{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605385752428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605385752428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 14:29:12 2020 " "Processing started: Sat Nov 14 14:29:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605385752428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605385752428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj0 -c proj0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj0 -c proj0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605385752429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605385752893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605385752893 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Entity \"OR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 144 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR3 " "Entity \"OR3\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 164 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR4 " "Entity \"OR4\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 185 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND3 " "Entity \"AND3\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 230 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND4 " "Entity \"AND4\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 251 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "XOR3 ../../Resources/ttu.vhdl " "Entity \"XOR3\" obtained from \"../../Resources/ttu.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 296 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "XOR4 ../../Resources/ttu.vhdl " "Entity \"XOR4\" obtained from \"../../Resources/ttu.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 317 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOR2 " "Entity \"NOR2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 342 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOR3 " "Entity \"NOR3\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 362 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NOR4 " "Entity \"NOR4\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 383 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND2 " "Entity \"NAND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 408 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND3 " "Entity \"NAND3\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 428 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND4 " "Entity \"NAND4\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 449 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "XNOR3 ../../Resources/ttu.vhdl " "Entity \"XNOR3\" obtained from \"../../Resources/ttu.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 494 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "XNOR4 ../../Resources/ttu.vhdl " "Entity \"XNOR4\" obtained from \"../../Resources/ttu.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 515 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605385761823 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "SRFF " "Entity \"SRFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 636 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1605385761824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alanh/documents/digitalsysyemdesign/digitaldesignproject/resources/ttu.vhdl 54 26 " "Found 54 design units, including 26 entities, in source file /alanh/documents/digitalsysyemdesign/digitaldesignproject/resources/ttu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTU " "Found design unit 1: TTU" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TTU-body " "Found design unit 2: TTU-body" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_PACKAGE-A1 " "Found design unit 3: EX_PACKAGE-A1" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INV-RTL " "Found design unit 4: INV-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR2-RTL " "Found design unit 5: OR2-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or3-RTL " "Found design unit 6: or3-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR4-RTL " "Found design unit 7: OR4-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 AND_2-RTL " "Found design unit 8: AND_2-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 AND3-RTL " "Found design unit 9: AND3-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 AND4-RTL " "Found design unit 10: AND4-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR2-RTL " "Found design unit 11: XOR2-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 283 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XOR3-RTL " "Found design unit 12: XOR3-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 XOR4-RTL " "Found design unit 13: XOR4-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 326 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR2-RTL " "Found design unit 14: NOR2-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 NOR3-RTL " "Found design unit 15: NOR3-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 370 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 NOR4-RTL " "Found design unit 16: NOR4-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 392 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 NAND2-RTL " "Found design unit 17: NAND2-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 NAND3-RTL " "Found design unit 18: NAND3-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 NAND4-RTL " "Found design unit 19: NAND4-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR2-RTL " "Found design unit 20: XNOR2-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 XNOR3-RTL " "Found design unit 21: XNOR3-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 XNOR4-RTL " "Found design unit 22: XNOR4-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 524 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 decoder_3to8-behavioral " "Found design unit 23: decoder_3to8-behavioral" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 mux_2to1-behavioral " "Found design unit 24: mux_2to1-behavioral" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 570 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 mux_4to1-behavioral " "Found design unit 25: mux_4to1-behavioral" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 594 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 SR_LATCH-RTL " "Found design unit 26: SR_LATCH-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 625 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 SRFF-RTL " "Found design unit 27: SRFF-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 645 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 D_FF-RTL " "Found design unit 28: D_FF-RTL" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_PACKAGE " "Found entity 1: EX_PACKAGE" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "2 INV " "Found entity 2: INV" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_2 " "Found entity 3: AND_2" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "4 XOR2 " "Found entity 4: XOR2" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR3 " "Found entity 5: XOR3" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR4 " "Found entity 6: XOR4" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR2 " "Found entity 7: XNOR2" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "8 XNOR3 " "Found entity 8: XNOR3" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR4 " "Found entity 9: XNOR4" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "10 decoder_3to8 " "Found entity 10: decoder_3to8" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_2to1 " "Found entity 11: mux_2to1" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux_4to1 " "Found entity 12: mux_4to1" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "13 SR_LATCH " "Found entity 13: SR_LATCH" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""} { "Info" "ISGN_ENTITY_NAME" "14 D_FF " "Found entity 14: D_FF" {  } { { "../../Resources/ttu.vhdl" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/Resources/ttu.vhdl" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605385761824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proj0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj0-ST " "Found design unit 1: proj0-ST" {  } { { "proj0.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761827 ""} { "Info" "ISGN_ENTITY_NAME" "1 proj0 " "Found entity 1: proj0" {  } { { "proj0.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605385761827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-BENCH " "Found design unit 1: testbench-BENCH" {  } { { "testbench.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761829 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605385761829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605385761829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj0 " "Elaborating entity \"proj0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605385761868 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q1b proj0.vhd(19) " "Verilog HDL or VHDL warning at proj0.vhd(19): object \"Q1b\" assigned a value but never read" {  } { { "proj0.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605385761869 "|proj0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q2b proj0.vhd(19) " "Verilog HDL or VHDL warning at proj0.vhd(19): object \"Q2b\" assigned a value but never read" {  } { { "proj0.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605385761869 "|proj0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputb proj0.vhd(19) " "Verilog HDL or VHDL warning at proj0.vhd(19): object \"outputb\" assigned a value but never read" {  } { { "proj0.vhd" "" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605385761869 "|proj0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "D_FF D_FF:U1 A:rtl " "Elaborating entity \"D_FF\" using architecture \"A:rtl\" for hierarchy \"D_FF:U1\"" {  } { { "proj0.vhd" "U1" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605385761871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AND_2 AND_2:U3 A:rtl " "Elaborating entity \"AND_2\" using architecture \"A:rtl\" for hierarchy \"AND_2:U3\"" {  } { { "proj0.vhd" "U3" { Text "D:/alanh/Documents/DigitalSysyemDesign/DigitalDesignProject/GroupToo/Quartus/proj0.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605385761873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605385762318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605385762736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605385762736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605385762798 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605385762798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605385762798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605385762798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605385762835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 14:29:22 2020 " "Processing ended: Sat Nov 14 14:29:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605385762835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605385762835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605385762835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605385762835 ""}
