	component qsys_top_spi_slave_to_avmm_master_bridge is
		port (
			clk                                                                    : in    std_logic                     := 'X';             -- clk
			reset_n                                                                : in    std_logic                     := 'X';             -- reset_n
			mosi_to_the_spislave_inst_for_spichain                                 : in    std_logic                     := 'X';             -- mosi_to_the_spislave_inst_for_spichain
			nss_to_the_spislave_inst_for_spichain                                  : in    std_logic                     := 'X';             -- nss_to_the_spislave_inst_for_spichain
			sclk_to_the_spislave_inst_for_spichain                                 : in    std_logic                     := 'X';             -- sclk_to_the_spislave_inst_for_spichain
			miso_to_and_from_the_spislave_inst_for_spichain                        : inout std_logic                     := 'X';             -- miso_to_and_from_the_spislave_inst_for_spichain
			address_from_the_altera_avalon_packets_to_master_inst_for_spichain     : out   std_logic_vector(31 downto 0);                    -- address
			byteenable_from_the_altera_avalon_packets_to_master_inst_for_spichain  : out   std_logic_vector(3 downto 0);                     -- byteenable
			read_from_the_altera_avalon_packets_to_master_inst_for_spichain        : out   std_logic;                                        -- read
			readdata_to_the_altera_avalon_packets_to_master_inst_for_spichain      : in    std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			readdatavalid_to_the_altera_avalon_packets_to_master_inst_for_spichain : in    std_logic                     := 'X';             -- readdatavalid
			waitrequest_to_the_altera_avalon_packets_to_master_inst_for_spichain   : in    std_logic                     := 'X';             -- waitrequest
			write_from_the_altera_avalon_packets_to_master_inst_for_spichain       : out   std_logic;                                        -- write
			writedata_from_the_altera_avalon_packets_to_master_inst_for_spichain   : out   std_logic_vector(31 downto 0)                     -- writedata
		);
	end component qsys_top_spi_slave_to_avmm_master_bridge;

