cocci_test_suite() {
	const struct drm_plane_funcs cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 997 */;
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 988 */;
	struct vop_win cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 95 */;
	struct vop cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 94 */;
	dma_addr_t cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 798 */;
	struct rockchip_gem_object *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 796 */;
	struct drm_gem_object *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 795 */;
	struct drm_rect *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 793 */;
	const struct vop_win_yuv2yuv_data *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 787 */;
	const struct vop_win_data *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 638 */;
	struct vop_win *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 637 */;
	int cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 632 */;
	struct vop *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 631 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 629 */;
	void cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 629 */;
	const struct vop_win *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 534 */;
	const struct drm_format_info *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 313 */;
	int *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 279 */;
	uint16_t cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 277 */;
	enum scale_mode cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 277 */;
	enum vop_data_format cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 251 */;
	uint32_t cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 238 */;
	bool cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 238 */;
	const struct vop_reg *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 220 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 2042 */;
	struct resource *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1941 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1939 */;
	const struct vop_data *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1938 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1937 */;
	struct device *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1935 */;
	void *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1935 */;
	unsigned long cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1899 */;
	unsigned int cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1896 */;
	struct reset_control *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1755 */;
	struct device_node *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1616 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1614 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1530 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1507 */;
	struct drm_flip_work *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1504 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1490 */;
	size_t *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1466 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1447 */;
	const char *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1444 */;
	struct drm_connector_list_iter cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1429 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1379 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1333 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1332 */;
	struct vop {
		struct drm_crtc crtc;
		struct device *dev;
		struct drm_device *drm_dev;
		bool is_enabled;
		struct completion dsp_hold_completion;
		unsigned int win_enabled;
		struct drm_pending_vblank_event *event;
		struct drm_flip_work fb_unref_work;
		unsigned long pending;
		struct completion line_flag_completion;
		const struct vop_data *data;
		uint32_t *regsbak;
		void __iomem *regs;
		void __iomem *lut_regs;
		uint32_t len;
		spinlock_t reg_lock;
		spinlock_t irq_lock;
		struct mutex vop_lock;
		unsigned int irq;
		struct clk *hclk;
		struct clk *dclk;
		struct clk *aclk;
		struct reset_control *dclk_rst;
		struct rockchip_rgb *rgb;
		struct vop_win win[];
	} cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 121 */;
	struct rockchip_rgb cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 120 */;
	u16 cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1163 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1162 */;
	struct rockchip_crtc_state *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1161 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1143 */;
	struct vop_win {
		struct drm_plane base;
		const struct vop_win_data *data;
		const struct vop_win_yuv2yuv_data *yuv2yuv_data;
		struct vop *vop;
	} cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 113 */;
	u32 cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1094 */;
	struct drm_color_lut *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1090 */;
	enum vop_pending{VOP_PENDING_FB_UNREF,} cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 109 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 1040 */;
	const uint32_t cocci_id/* drivers/gpu/drm/rockchip/rockchip_drm_vop.c 102 */[];
}
