
Spectrogram_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000117c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08001414  08001414  00002414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001418  08001418  00002420  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001418  08001418  00002420  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001418  08001420  00002420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001418  08001418  00002418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800141c  0800141c  0000241c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  24000000  24000000  00002420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002581c  24000000  08001420  00003000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2402581c  08001420  0000281c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00002420  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b38  00000000  00000000  0000244e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d6c  00000000  00000000  00007f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000430  00000000  00000000  00008cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000301  00000000  00000000  00009128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000fb3  00000000  00000000  00009429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002f0d  00000000  00000000  0000a3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00007b6f  00000000  00000000  0000d2e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00014e58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001058  00000000  00000000  00014e9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00015ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000000 	.word	0x24000000
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080013fc 	.word	0x080013fc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000004 	.word	0x24000004
 80002d4:	080013fc 	.word	0x080013fc

080002d8 <_Z18dma1_clearAllFlags10DMA_Stream>:
void dma2_clearItrFlag(DMA_Stream stream, DMA_ItrStatus flag){
    volatile uint32_t& IFCR = ((int)stream / 4) ? DMA1->HIFCR : DMA1->LIFCR;
    IFCR = (1<<(flagStartbit[(int)stream % 4] + (int)flag));
}

void dma1_clearAllFlags(DMA_Stream stream){
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
	volatile uint32_t& IFCR = ((int)stream / 4) ? DMA1->HIFCR : DMA1->LIFCR;
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	3303      	adds	r3, #3
 80002e4:	2b06      	cmp	r3, #6
 80002e6:	d901      	bls.n	80002ec <_Z18dma1_clearAllFlags10DMA_Stream+0x14>
 80002e8:	4b0c      	ldr	r3, [pc, #48]	@ (800031c <_Z18dma1_clearAllFlags10DMA_Stream+0x44>)
 80002ea:	e000      	b.n	80002ee <_Z18dma1_clearAllFlags10DMA_Stream+0x16>
 80002ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000320 <_Z18dma1_clearAllFlags10DMA_Stream+0x48>)
 80002ee:	60fb      	str	r3, [r7, #12]
	IFCR = (0b111101<<(flagStartbit[(int)stream % 4]));
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	425a      	negs	r2, r3
 80002f4:	f003 0303 	and.w	r3, r3, #3
 80002f8:	f002 0203 	and.w	r2, r2, #3
 80002fc:	bf58      	it	pl
 80002fe:	4253      	negpl	r3, r2
 8000300:	4a08      	ldr	r2, [pc, #32]	@ (8000324 <_Z18dma1_clearAllFlags10DMA_Stream+0x4c>)
 8000302:	5cd3      	ldrb	r3, [r2, r3]
 8000304:	461a      	mov	r2, r3
 8000306:	233d      	movs	r3, #61	@ 0x3d
 8000308:	4093      	lsls	r3, r2
 800030a:	461a      	mov	r2, r3
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	601a      	str	r2, [r3, #0]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	4002000c 	.word	0x4002000c
 8000320:	40020008 	.word	0x40020008
 8000324:	08001414 	.word	0x08001414

08000328 <_Z16dma_configstreamR33DMA_StreamCfg_PeripheralAndMemory21DMA_TransferDirectionP9DMAStruct>:
    S.CR |= ((uint32_t)cfg.destinBurst<<23) | ((uint32_t)cfg.sourceBurst<<21) | (cfg.allowBufferableTransfers<<20) | ((uint32_t)cfg.priority<<16) | ((uint32_t)cfg.isSourceIncrFixedOffset<<15) | ((uint32_t)cfg.destinDataSize<<13) | ((uint32_t)cfg.sourceDataSize<<11)
            | (cfg.enableDestinMemIncr<<10) | (cfg.enableSourceMemIncr<<9) | (DMA_TransferDirection::MemToMem<<6) | (cfg.enableTransferCompleteItr<<4) | (cfg.enableHalftransferItr<<3) | (cfg.enableTransferErrorItr<<2);
}

//Helper function that actually writes the configuration for any transfer between peripheral and memory.
void dma_configstream(DMA_StreamCfg_PeripheralAndMemory& cfg, DMA_TransferDirection direction, DMAStruct* DMA){
 8000328:	b480      	push	{r7}
 800032a:	b087      	sub	sp, #28
 800032c:	af00      	add	r7, sp, #0
 800032e:	60f8      	str	r0, [r7, #12]
 8000330:	460b      	mov	r3, r1
 8000332:	607a      	str	r2, [r7, #4]
 8000334:	72fb      	strb	r3, [r7, #11]
    volatile DMAStreamStruct& S = ((volatile DMAStreamStruct *) (&DMA->S0CR))[(int)cfg.stream];
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	f103 0210 	add.w	r2, r3, #16
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4619      	mov	r1, r3
 8000342:	460b      	mov	r3, r1
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	440b      	add	r3, r1
 8000348:	00db      	lsls	r3, r3, #3
 800034a:	4413      	add	r3, r2
 800034c:	617b      	str	r3, [r7, #20]
    S.FCR &= ~(0b10000111); 	//clear FEIE, DMDIS, FTH[1:0]
 800034e:	697b      	ldr	r3, [r7, #20]
 8000350:	695b      	ldr	r3, [r3, #20]
 8000352:	f023 0287 	bic.w	r2, r3, #135	@ 0x87
 8000356:	697b      	ldr	r3, [r7, #20]
 8000358:	615a      	str	r2, [r3, #20]
    S.FCR |= ((uint32_t)cfg.fifoThreshold) | (cfg.isNotDirectMode<<2)  | ((uint32_t)cfg.enableFIFOErrorItr<<7);
 800035a:	697b      	ldr	r3, [r7, #20]
 800035c:	695a      	ldr	r2, [r3, #20]
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	4619      	mov	r1, r3
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800036a:	009b      	lsls	r3, r3, #2
 800036c:	4319      	orrs	r1, r3
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8000374:	01db      	lsls	r3, r3, #7
 8000376:	430b      	orrs	r3, r1
 8000378:	431a      	orrs	r2, r3
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	615a      	str	r2, [r3, #20]
    S.M0AR = cfg.memory0Addr;
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	695a      	ldr	r2, [r3, #20]
 8000382:	697b      	ldr	r3, [r7, #20]
 8000384:	60da      	str	r2, [r3, #12]
    S.M1AR = cfg.memory1Addr;
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	699a      	ldr	r2, [r3, #24]
 800038a:	697b      	ldr	r3, [r7, #20]
 800038c:	611a      	str	r2, [r3, #16]
    S.PAR = cfg.periphMemoryAddr;
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	691a      	ldr	r2, [r3, #16]
 8000392:	697b      	ldr	r3, [r7, #20]
 8000394:	609a      	str	r2, [r3, #8]
    S.NDTR = cfg.numberOfDataToTransfer;
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	899b      	ldrh	r3, [r3, #12]
 800039a:	461a      	mov	r2, r3
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	605a      	str	r2, [r3, #4]
    S.CR = 0;			//SxCR reset value is 0x0000 0000
 80003a0:	697b      	ldr	r3, [r7, #20]
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
    S.CR |= ((uint32_t)cfg.memoryBurst<<23) | ((uint32_t)cfg.periphBurst<<21) | (cfg.allowBufferableTransfers<<20) | ((uint32_t)cfg.startMemoryTarget<<19) | (cfg.isDoubleBuffer<<18) | ((uint32_t)cfg.priority<<16) | ((uint32_t)cfg.isPeriIncrFixedOffset<<15)
 80003a6:	697b      	ldr	r3, [r7, #20]
 80003a8:	681a      	ldr	r2, [r3, #0]
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ae:	05d9      	lsls	r1, r3, #23
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	6a1b      	ldr	r3, [r3, #32]
 80003b4:	055b      	lsls	r3, r3, #21
 80003b6:	4319      	orrs	r1, r3
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80003be:	051b      	lsls	r3, r3, #20
 80003c0:	4319      	orrs	r1, r3
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003c6:	04db      	lsls	r3, r3, #19
 80003c8:	4319      	orrs	r1, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80003d0:	049b      	lsls	r3, r3, #18
 80003d2:	4319      	orrs	r1, r3
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	041b      	lsls	r3, r3, #16
 80003da:	4319      	orrs	r1, r3
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	7f9b      	ldrb	r3, [r3, #30]
 80003e0:	03db      	lsls	r3, r3, #15
 80003e2:	4319      	orrs	r1, r3
    		| ((uint32_t)cfg.memoryDataSize<<13) | ((uint32_t)cfg.periphDataSize<<11) | (cfg.enableMemIncr<<10) | (cfg.enablePeriphMemIncr<<9) | (cfg.isCircularMode<<8) | ((uint32_t)direction<<6) | (cfg.isPeriphFlowController<<5)
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003e8:	035b      	lsls	r3, r3, #13
 80003ea:	4319      	orrs	r1, r3
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80003f0:	02db      	lsls	r3, r3, #11
 80003f2:	4319      	orrs	r1, r3
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	7f5b      	ldrb	r3, [r3, #29]
 80003f8:	029b      	lsls	r3, r3, #10
 80003fa:	4319      	orrs	r1, r3
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	7f1b      	ldrb	r3, [r3, #28]
 8000400:	025b      	lsls	r3, r3, #9
 8000402:	4319      	orrs	r1, r3
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800040a:	021b      	lsls	r3, r3, #8
 800040c:	4319      	orrs	r1, r3
 800040e:	7afb      	ldrb	r3, [r7, #11]
 8000410:	019b      	lsls	r3, r3, #6
 8000412:	4319      	orrs	r1, r3
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800041a:	015b      	lsls	r3, r3, #5
 800041c:	4319      	orrs	r1, r3
			| (cfg.enableTransferCompleteItr<<4) | (cfg.enableHalftransferItr<<3) | (cfg.enableTransferErrorItr<<2) | (cfg.enableDirectModeErrorItr<<1);
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000424:	011b      	lsls	r3, r3, #4
 8000426:	4319      	orrs	r1, r3
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800042e:	00db      	lsls	r3, r3, #3
 8000430:	4319      	orrs	r1, r3
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8000438:	009b      	lsls	r3, r3, #2
 800043a:	4319      	orrs	r1, r3
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000442:	005b      	lsls	r3, r3, #1
 8000444:	430b      	orrs	r3, r1
    S.CR |= ((uint32_t)cfg.memoryBurst<<23) | ((uint32_t)cfg.periphBurst<<21) | (cfg.allowBufferableTransfers<<20) | ((uint32_t)cfg.startMemoryTarget<<19) | (cfg.isDoubleBuffer<<18) | ((uint32_t)cfg.priority<<16) | ((uint32_t)cfg.isPeriIncrFixedOffset<<15)
 8000446:	431a      	orrs	r2, r3
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	601a      	str	r2, [r3, #0]
}
 800044c:	bf00      	nop
 800044e:	371c      	adds	r7, #28
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr

08000458 <_Z16dma_configStreamR22DMA_StreamCfg_MemToPerP9DMAStruct>:
void dma_configStream(DMA_StreamCfg_PerToMem& cfg, DMAStruct* DMA){
    dma_configstream(cfg, DMA_TransferDirection::PeriphToMem, DMA);
}

//Configures a DMA stream for memory to peripheral.
void dma_configStream(DMA_StreamCfg_MemToPer& cfg, DMAStruct* DMA){
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
 8000460:	6039      	str	r1, [r7, #0]
	dma_configstream(cfg, DMA_TransferDirection::MemToPeriph, DMA);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	683a      	ldr	r2, [r7, #0]
 8000466:	2101      	movs	r1, #1
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff ff5d 	bl	8000328 <_Z16dma_configstreamR33DMA_StreamCfg_PeripheralAndMemory21DMA_TransferDirectionP9DMAStruct>
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
	...

08000478 <_Z17dma1_enableStream10DMA_Stream>:

//Enables a DMA1 Stream.
void dma1_enableStream(DMA_Stream stream){
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
    volatile DMAStreamStruct& S = ((volatile DMAStreamStruct *) (&DMA1->S0CR))[(int)stream];
 8000480:	687a      	ldr	r2, [r7, #4]
 8000482:	4613      	mov	r3, r2
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	4413      	add	r3, r2
 8000488:	00db      	lsls	r3, r3, #3
 800048a:	461a      	mov	r2, r3
 800048c:	4b07      	ldr	r3, [pc, #28]	@ (80004ac <_Z17dma1_enableStream10DMA_Stream+0x34>)
 800048e:	4413      	add	r3, r2
 8000490:	60fb      	str	r3, [r7, #12]
    S.CR |= (1<<0);
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	f043 0201 	orr.w	r2, r3, #1
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	601a      	str	r2, [r3, #0]
}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40020010 	.word	0x40020010

080004b0 <_Z18dma1_disableStream10DMA_Stream>:
void dma2_enableStream(DMA_Stream stream){
    volatile DMAStreamStruct& S = ((volatile DMAStreamStruct *) (&DMA2->S0CR))[(int)stream];
    S.CR |= (1<<0);
}
//Disables a DMA1 Stream and waits until the stream is disabled.
void dma1_disableStream(DMA_Stream stream){
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
    volatile DMAStreamStruct& S = ((volatile DMAStreamStruct *) (&DMA1->S0CR))[(int)stream];
 80004b8:	687a      	ldr	r2, [r7, #4]
 80004ba:	4613      	mov	r3, r2
 80004bc:	005b      	lsls	r3, r3, #1
 80004be:	4413      	add	r3, r2
 80004c0:	00db      	lsls	r3, r3, #3
 80004c2:	461a      	mov	r2, r3
 80004c4:	4b0d      	ldr	r3, [pc, #52]	@ (80004fc <_Z18dma1_disableStream10DMA_Stream+0x4c>)
 80004c6:	4413      	add	r3, r2
 80004c8:	60fb      	str	r3, [r7, #12]
    S.CR &= ~(1<<0);
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	f023 0201 	bic.w	r2, r3, #1
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	601a      	str	r2, [r3, #0]
    while(S.CR & 1);
 80004d6:	bf00      	nop
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	f003 0301 	and.w	r3, r3, #1
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	bf14      	ite	ne
 80004e4:	2301      	movne	r3, #1
 80004e6:	2300      	moveq	r3, #0
 80004e8:	b2db      	uxtb	r3, r3
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d1f4      	bne.n	80004d8 <_Z18dma1_disableStream10DMA_Stream+0x28>
}
 80004ee:	bf00      	nop
 80004f0:	bf00      	nop
 80004f2:	3714      	adds	r7, #20
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr
 80004fc:	40020010 	.word	0x40020010

08000500 <_Z24dma1_setDataTransferSize10DMA_Streamt>:
    volatile DMAStreamStruct& S = ((volatile DMAStreamStruct *) (&DMA2->S0CR))[(int)stream];
    S.CR &= ~(1<<0);
    while(S.CR & 1);
}

void dma1_setDataTransferSize(DMA_Stream stream, uint16_t items){
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	460b      	mov	r3, r1
 800050a:	807b      	strh	r3, [r7, #2]
    volatile DMAStreamStruct& S = ((volatile DMAStreamStruct *) (&DMA1->S0CR))[(int)stream];
 800050c:	687a      	ldr	r2, [r7, #4]
 800050e:	4613      	mov	r3, r2
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	4413      	add	r3, r2
 8000514:	00db      	lsls	r3, r3, #3
 8000516:	461a      	mov	r2, r3
 8000518:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <_Z24dma1_setDataTransferSize10DMA_Streamt+0x30>)
 800051a:	4413      	add	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
    S.NDTR = items;
 800051e:	887a      	ldrh	r2, [r7, #2]
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	605a      	str	r2, [r3, #4]
}
 8000524:	bf00      	nop
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	40020010 	.word	0x40020010

08000534 <_Z19dmamux1_chConfigRegi>:
#include "dmamux.h"

//Helper function that returns the appropriate CxCR registers for a channel in DMAMUX1.
volatile uint32_t& dmamux1_chConfigReg(int channel){
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	volatile uint32_t* C0CR = &DMAMUX1.C0CR;
 800053c:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <_Z19dmamux1_chConfigRegi+0x20>)
 800053e:	60fb      	str	r3, [r7, #12]
	return C0CR[channel];
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	009b      	lsls	r3, r3, #2
 8000544:	68fa      	ldr	r2, [r7, #12]
 8000546:	4413      	add	r3, r2
}
 8000548:	4618      	mov	r0, r3
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	40020800 	.word	0x40020800

08000558 <_Z20dmamux_configChannel18DMAMUX1_ChannelCfg>:
	volatile uint32_t* RG0CR = &DMAMUX2.RG0CR;
	return RG0CR[channel];	
}

//Configures a particular DMAMUX1 channel
void dmamux_configChannel(DMAMUX1_ChannelCfg cfg){
 8000558:	b084      	sub	sp, #16
 800055a:	b580      	push	{r7, lr}
 800055c:	b082      	sub	sp, #8
 800055e:	af00      	add	r7, sp, #0
 8000560:	f107 0c10 	add.w	ip, r7, #16
 8000564:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	volatile uint32_t& CxCR = dmamux1_chConfigReg((int)cfg.channel);
 8000568:	693b      	ldr	r3, [r7, #16]
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff ffe2 	bl	8000534 <_Z19dmamux1_chConfigRegi>
 8000570:	6078      	str	r0, [r7, #4]
	CxCR = 0; 	//Reset value of CxCR is 0x0000 0000
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
	CxCR |= ((uint32_t)cfg.syncInput<<24) | (cfg.numberForwardDMARequests<<19) | ((uint32_t)cfg.syncPolarity<<17) | (cfg.enableSynchronization<<16) | (cfg.enableEventGeneration<<9) | (cfg.enableSyncOverrunItr<<8) | ((uint32_t)cfg.inputRequest<<0);
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	69bb      	ldr	r3, [r7, #24]
 800057e:	0619      	lsls	r1, r3, #24
 8000580:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000584:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8000588:	b2db      	uxtb	r3, r3
 800058a:	04db      	lsls	r3, r3, #19
 800058c:	4319      	orrs	r1, r3
 800058e:	69fb      	ldr	r3, [r7, #28]
 8000590:	045b      	lsls	r3, r3, #17
 8000592:	4319      	orrs	r1, r3
 8000594:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000598:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800059c:	b2db      	uxtb	r3, r3
 800059e:	041b      	lsls	r3, r3, #16
 80005a0:	4319      	orrs	r1, r3
 80005a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005a6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	025b      	lsls	r3, r3, #9
 80005ae:	4319      	orrs	r1, r3
 80005b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	021b      	lsls	r3, r3, #8
 80005bc:	430b      	orrs	r3, r1
 80005be:	6979      	ldr	r1, [r7, #20]
 80005c0:	430b      	orrs	r3, r1
 80005c2:	431a      	orrs	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	601a      	str	r2, [r3, #0]
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005d2:	b004      	add	sp, #16
 80005d4:	4770      	bx	lr

080005d6 <_Z15gpio_setPinModeP10GPIOStruct8GPIO_Pin12GPIO_PinMode>:
#include "gpio.h"

//Configures the pin mode of a pin.
void gpio_setPinMode(GPIOStruct* GPIOx, GPIO_Pin pin, GPIO_PinMode mode){
 80005d6:	b480      	push	{r7}
 80005d8:	b087      	sub	sp, #28
 80005da:	af00      	add	r7, sp, #0
 80005dc:	60f8      	str	r0, [r7, #12]
 80005de:	60b9      	str	r1, [r7, #8]
 80005e0:	607a      	str	r2, [r7, #4]
	uint32_t shiftAmount = (uint32_t)pin * 2;
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	617b      	str	r3, [r7, #20]
	GPIOx->MODER &= ~(0x3<<shiftAmount);
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2103      	movs	r1, #3
 80005ee:	697a      	ldr	r2, [r7, #20]
 80005f0:	fa01 f202 	lsl.w	r2, r1, r2
 80005f4:	43d2      	mvns	r2, r2
 80005f6:	401a      	ands	r2, r3
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= ((uint32_t)mode<<shiftAmount);
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	fa01 f303 	lsl.w	r3, r1, r3
 8000608:	431a      	orrs	r2, r3
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	601a      	str	r2, [r3, #0]
}
 800060e:	bf00      	nop
 8000610:	371c      	adds	r7, #28
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr

0800061a <_Z21gpio_setPinOutputTypeP10GPIOStruct8GPIO_Pin15GPIO_OutputType>:

//Configures the output type of a pin.
void gpio_setPinOutputType(GPIOStruct* GPIOx, GPIO_Pin pin, GPIO_OutputType otype){
 800061a:	b480      	push	{r7}
 800061c:	b085      	sub	sp, #20
 800061e:	af00      	add	r7, sp, #0
 8000620:	60f8      	str	r0, [r7, #12]
 8000622:	60b9      	str	r1, [r7, #8]
 8000624:	607a      	str	r2, [r7, #4]
	GPIOx->OTYPER &= ~(1<<(uint32_t)pin);
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	2101      	movs	r1, #1
 800062e:	fa01 f202 	lsl.w	r2, r1, r2
 8000632:	43d2      	mvns	r2, r2
 8000634:	401a      	ands	r2, r3
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= ((uint32_t)otype<<(uint32_t)pin);
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	685a      	ldr	r2, [r3, #4]
 800063e:	6879      	ldr	r1, [r7, #4]
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	fa01 f303 	lsl.w	r3, r1, r3
 8000646:	431a      	orrs	r2, r3
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	605a      	str	r2, [r3, #4]
}
 800064c:	bf00      	nop
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <_Z15gpio_setPinPullP10GPIOStruct8GPIO_Pin12GPIO_PinPull>:

//Configures the pull resistor for a pin.
void gpio_setPinPull(GPIOStruct* GPIOx, GPIO_Pin pin, GPIO_PinPull pull){
 8000658:	b480      	push	{r7}
 800065a:	b087      	sub	sp, #28
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	607a      	str	r2, [r7, #4]
	uint32_t shiftAmount = (uint32_t)pin * 2;
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	617b      	str	r3, [r7, #20]
	GPIOx->PUPDR &= ~(0x3<<shiftAmount);
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	68db      	ldr	r3, [r3, #12]
 800066e:	2103      	movs	r1, #3
 8000670:	697a      	ldr	r2, [r7, #20]
 8000672:	fa01 f202 	lsl.w	r2, r1, r2
 8000676:	43d2      	mvns	r2, r2
 8000678:	401a      	ands	r2, r3
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= ((uint32_t)pull<<shiftAmount);
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	68da      	ldr	r2, [r3, #12]
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	431a      	orrs	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	60da      	str	r2, [r3, #12]
}
 8000690:	bf00      	nop
 8000692:	371c      	adds	r7, #28
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <_Z18gpio_setPinAltFuncP10GPIOStruct8GPIO_Pin12GPIO_AltFunc>:

//Sets the alternate function for a pin.
void gpio_setPinAltFunc(GPIOStruct* GPIOx, GPIO_Pin pin, GPIO_AltFunc AF){
 800069c:	b480      	push	{r7}
 800069e:	b087      	sub	sp, #28
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
	if ((uint32_t)pin/7 == 0){		//Low AF Register
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d818      	bhi.n	80006e0 <_Z18gpio_setPinAltFuncP10GPIOStruct8GPIO_Pin12GPIO_AltFunc+0x44>
		uint32_t shiftAmount = ((uint32_t)pin * 4) - 32;
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	4b1a      	ldr	r3, [pc, #104]	@ (800071c <_Z18gpio_setPinAltFuncP10GPIOStruct8GPIO_Pin12GPIO_AltFunc+0x80>)
 80006b2:	4413      	add	r3, r2
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	613b      	str	r3, [r7, #16]
		GPIOx->AFRL &= ~(0xF<<shiftAmount);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	6a1b      	ldr	r3, [r3, #32]
 80006bc:	210f      	movs	r1, #15
 80006be:	693a      	ldr	r2, [r7, #16]
 80006c0:	fa01 f202 	lsl.w	r2, r1, r2
 80006c4:	43d2      	mvns	r2, r2
 80006c6:	401a      	ands	r2, r3
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	621a      	str	r2, [r3, #32]
		GPIOx->AFRL |= ((uint32_t)AF<<shiftAmount);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	6a1a      	ldr	r2, [r3, #32]
 80006d0:	6879      	ldr	r1, [r7, #4]
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	fa01 f303 	lsl.w	r3, r1, r3
 80006d8:	431a      	orrs	r2, r3
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	621a      	str	r2, [r3, #32]
	} else {						//High AF Register
		uint32_t shiftAmount = ((uint32_t)pin * 4) - 32;
		GPIOx->AFRH &= ~(0xF<<shiftAmount);
		GPIOx->AFRH |= ((uint32_t)AF<<shiftAmount);
	}
}
 80006de:	e017      	b.n	8000710 <_Z18gpio_setPinAltFuncP10GPIOStruct8GPIO_Pin12GPIO_AltFunc+0x74>
		uint32_t shiftAmount = ((uint32_t)pin * 4) - 32;
 80006e0:	68ba      	ldr	r2, [r7, #8]
 80006e2:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <_Z18gpio_setPinAltFuncP10GPIOStruct8GPIO_Pin12GPIO_AltFunc+0x80>)
 80006e4:	4413      	add	r3, r2
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	617b      	str	r3, [r7, #20]
		GPIOx->AFRH &= ~(0xF<<shiftAmount);
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ee:	210f      	movs	r1, #15
 80006f0:	697a      	ldr	r2, [r7, #20]
 80006f2:	fa01 f202 	lsl.w	r2, r1, r2
 80006f6:	43d2      	mvns	r2, r2
 80006f8:	401a      	ands	r2, r3
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	625a      	str	r2, [r3, #36]	@ 0x24
		GPIOx->AFRH |= ((uint32_t)AF<<shiftAmount);
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000702:	6879      	ldr	r1, [r7, #4]
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	fa01 f303 	lsl.w	r3, r1, r3
 800070a:	431a      	orrs	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000710:	bf00      	nop
 8000712:	371c      	adds	r7, #28
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	3ffffff8 	.word	0x3ffffff8

08000720 <_Z22gpio_setPinOutputSpeedP10GPIOStruct8GPIO_Pin16GPIO_OutputSpeed>:

//Sets the output speed for a pin.
void gpio_setPinOutputSpeed(GPIOStruct* GPIOx, GPIO_Pin pin, GPIO_OutputSpeed ospeed){
 8000720:	b480      	push	{r7}
 8000722:	b087      	sub	sp, #28
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	607a      	str	r2, [r7, #4]
	uint32_t shiftAmount = (uint32_t)pin * 2;
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	617b      	str	r3, [r7, #20]
	GPIOx->OSPEEDR &= ~(0x3<<shiftAmount);
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	689b      	ldr	r3, [r3, #8]
 8000736:	2103      	movs	r1, #3
 8000738:	697a      	ldr	r2, [r7, #20]
 800073a:	fa01 f202 	lsl.w	r2, r1, r2
 800073e:	43d2      	mvns	r2, r2
 8000740:	401a      	ands	r2, r3
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= ((uint32_t)ospeed<<shiftAmount);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	689a      	ldr	r2, [r3, #8]
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	fa01 f303 	lsl.w	r3, r1, r3
 8000752:	431a      	orrs	r2, r3
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	609a      	str	r2, [r3, #8]
}
 8000758:	bf00      	nop
 800075a:	371c      	adds	r7, #28
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>:


void gpio_configPin(GPIOStruct* GPIOx, GPIO_Pin pin, GPIO_PinCFG& cfg){
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
	gpio_setPinMode(GPIOx, pin, cfg.mode);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	461a      	mov	r2, r3
 8000776:	68b9      	ldr	r1, [r7, #8]
 8000778:	68f8      	ldr	r0, [r7, #12]
 800077a:	f7ff ff2c 	bl	80005d6 <_Z15gpio_setPinModeP10GPIOStruct8GPIO_Pin12GPIO_PinMode>
	gpio_setPinOutputType(GPIOx, pin, cfg.otype);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	461a      	mov	r2, r3
 8000784:	68b9      	ldr	r1, [r7, #8]
 8000786:	68f8      	ldr	r0, [r7, #12]
 8000788:	f7ff ff47 	bl	800061a <_Z21gpio_setPinOutputTypeP10GPIOStruct8GPIO_Pin15GPIO_OutputType>
	gpio_setPinPull(GPIOx, pin, cfg.pull);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	461a      	mov	r2, r3
 8000792:	68b9      	ldr	r1, [r7, #8]
 8000794:	68f8      	ldr	r0, [r7, #12]
 8000796:	f7ff ff5f 	bl	8000658 <_Z15gpio_setPinPullP10GPIOStruct8GPIO_Pin12GPIO_PinPull>
	gpio_setPinAltFunc(GPIOx,  pin, cfg.AF);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	68db      	ldr	r3, [r3, #12]
 800079e:	461a      	mov	r2, r3
 80007a0:	68b9      	ldr	r1, [r7, #8]
 80007a2:	68f8      	ldr	r0, [r7, #12]
 80007a4:	f7ff ff7a 	bl	800069c <_Z18gpio_setPinAltFuncP10GPIOStruct8GPIO_Pin12GPIO_AltFunc>
	gpio_setPinOutputSpeed(GPIOx, pin, cfg.ospeed);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	691b      	ldr	r3, [r3, #16]
 80007ac:	461a      	mov	r2, r3
 80007ae:	68b9      	ldr	r1, [r7, #8]
 80007b0:	68f8      	ldr	r0, [r7, #12]
 80007b2:	f7ff ffb5 	bl	8000720 <_Z22gpio_setPinOutputSpeedP10GPIOStruct8GPIO_Pin16GPIO_OutputSpeed>
}
 80007b6:	bf00      	nop
 80007b8:	3710      	adds	r7, #16
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <_Z18allocatePeripheral3BUSii>:
#include "rcc.h"

enum BUS {AHB3=0, AHB1=1, AHB2=2, AHB4=3, APB3=4, APB1L=5, APB1H=6, APB2=7, APB4=8};

//Allocates a peripheral from a bus to a particular CPU
void allocatePeripheral(BUS bus, int peripheral, int CPU){
 80007c0:	b480      	push	{r7}
 80007c2:	b087      	sub	sp, #28
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
 80007cc:	73fb      	strb	r3, [r7, #15]
	volatile uint32_t* ENR = &(RCC->AHB3ENR);
 80007ce:	4b13      	ldr	r3, [pc, #76]	@ (800081c <_Z18allocatePeripheral3BUSii+0x5c>)
 80007d0:	617b      	str	r3, [r7, #20]
    switch (CPU){
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d005      	beq.n	80007e4 <_Z18allocatePeripheral3BUSii+0x24>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b02      	cmp	r3, #2
 80007dc:	d105      	bne.n	80007ea <_Z18allocatePeripheral3BUSii+0x2a>
		case 2:
			ENR = &(RCC->C2_AHB3ENR);
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <_Z18allocatePeripheral3BUSii+0x60>)
 80007e0:	617b      	str	r3, [r7, #20]
			break;
 80007e2:	e004      	b.n	80007ee <_Z18allocatePeripheral3BUSii+0x2e>
		case 1:
			ENR = &(RCC->C1_AHB3ENR);
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <_Z18allocatePeripheral3BUSii+0x64>)
 80007e6:	617b      	str	r3, [r7, #20]
			break;
 80007e8:	e001      	b.n	80007ee <_Z18allocatePeripheral3BUSii+0x2e>
		default:
			ENR = &(RCC->AHB3ENR);
 80007ea:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <_Z18allocatePeripheral3BUSii+0x5c>)
 80007ec:	617b      	str	r3, [r7, #20]
    }
    ENR[bus] |= (1 << peripheral);
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	697a      	ldr	r2, [r7, #20]
 80007f4:	4413      	add	r3, r2
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	2101      	movs	r1, #1
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000800:	4618      	mov	r0, r3
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	009b      	lsls	r3, r3, #2
 8000806:	6979      	ldr	r1, [r7, #20]
 8000808:	440b      	add	r3, r1
 800080a:	4302      	orrs	r2, r0
 800080c:	601a      	str	r2, [r3, #0]
}
 800080e:	bf00      	nop
 8000810:	371c      	adds	r7, #28
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	580244d4 	.word	0x580244d4
 8000820:	58024590 	.word	0x58024590
 8000824:	58024534 	.word	0x58024534

08000828 <_Z15resetPeripheral3BUSi>:
void allocatePeripheral(APB4_Peripheral peripheral, SysCPU CPU){
	allocatePeripheral(BUS::APB4, (int)peripheral, (int)CPU);
}

//Resets the related peripheral for a particular bus
void resetPeripheral(BUS bus, int peripheral){
 8000828:	b480      	push	{r7}
 800082a:	b085      	sub	sp, #20
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	6039      	str	r1, [r7, #0]
 8000832:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t* RSTR = &(RCC->AHB3RSTR);
 8000834:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <_Z15resetPeripheral3BUSi+0x60>)
 8000836:	60fb      	str	r3, [r7, #12]
    RSTR[bus] |= (1 << peripheral);
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	68fa      	ldr	r2, [r7, #12]
 800083e:	4413      	add	r3, r2
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	2101      	movs	r1, #1
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	fa01 f303 	lsl.w	r3, r1, r3
 800084a:	4618      	mov	r0, r3
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	68f9      	ldr	r1, [r7, #12]
 8000852:	440b      	add	r3, r1
 8000854:	4302      	orrs	r2, r0
 8000856:	601a      	str	r2, [r3, #0]
    RSTR[bus] &= ~(1 << peripheral);
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	4413      	add	r3, r2
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	2101      	movs	r1, #1
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	fa01 f303 	lsl.w	r3, r1, r3
 800086a:	43db      	mvns	r3, r3
 800086c:	4618      	mov	r0, r3
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	68f9      	ldr	r1, [r7, #12]
 8000874:	440b      	add	r3, r1
 8000876:	4002      	ands	r2, r0
 8000878:	601a      	str	r2, [r3, #0]
}
 800087a:	bf00      	nop
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	5802447c 	.word	0x5802447c

0800088c <_Z17reallocPeripheral3BUSii>:
void resetPeripheral(APB4_Peripheral peripheral){
	resetPeripheral(APB4, (int)peripheral);
}

//Both resets and allocates a peripheral from a bus to a particular CPU
void reallocPeripheral(BUS bus, int peripheral, int CPU){
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
 8000898:	73fb      	strb	r3, [r7, #15]
	resetPeripheral(bus, peripheral);
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	68b9      	ldr	r1, [r7, #8]
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ffc2 	bl	8000828 <_Z15resetPeripheral3BUSi>
	allocatePeripheral(bus, peripheral, CPU);
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	68b9      	ldr	r1, [r7, #8]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff ff88 	bl	80007c0 <_Z18allocatePeripheral3BUSii>
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <_Z17reallocPeripheral15AHB1_Peripheral6SysCPU>:

void reallocPeripheral(AHB3_Peripheral peripheral, SysCPU CPU){
	reallocPeripheral(AHB3, (int)peripheral, (int)CPU);
}
void reallocPeripheral(AHB1_Peripheral peripheral, SysCPU CPU){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	6039      	str	r1, [r7, #0]
	reallocPeripheral(AHB1, (int)peripheral, (int)CPU);
 80008c2:	683a      	ldr	r2, [r7, #0]
 80008c4:	6879      	ldr	r1, [r7, #4]
 80008c6:	2001      	movs	r0, #1
 80008c8:	f7ff ffe0 	bl	800088c <_Z17reallocPeripheral3BUSii>
}
 80008cc:	bf00      	nop
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <_Z17reallocPeripheral15AHB4_Peripheral6SysCPU>:
void reallocPeripheral(AHB2_Peripheral peripheral, SysCPU CPU){
	reallocPeripheral(AHB2, (int)peripheral, (int)CPU);
}
void reallocPeripheral(AHB4_Peripheral peripheral, SysCPU CPU){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
	reallocPeripheral(AHB4, (int)peripheral, (int)CPU);
 80008de:	683a      	ldr	r2, [r7, #0]
 80008e0:	6879      	ldr	r1, [r7, #4]
 80008e2:	2003      	movs	r0, #3
 80008e4:	f7ff ffd2 	bl	800088c <_Z17reallocPeripheral3BUSii>
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <_Z17reallocPeripheral16APB1L_Peripheral6SysCPU>:
void reallocPeripheral(APB3_Peripheral peripheral, SysCPU CPU){
	reallocPeripheral(APB3, (int)peripheral, (int)CPU);
}
void reallocPeripheral(APB1L_Peripheral peripheral, SysCPU CPU){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
	reallocPeripheral(APB1L, (int)peripheral, (int)CPU);
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	6879      	ldr	r1, [r7, #4]
 80008fe:	2005      	movs	r0, #5
 8000900:	f7ff ffc4 	bl	800088c <_Z17reallocPeripheral3BUSii>
}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <_Z10spi_config13SPI_MasterCFGP9SPIStruct>:
#include <spi.h>

#define MASTER_BIT          22

void spi_config(SPI_MasterCFG cfg, SPIStruct* SPIx){
 800090c:	b084      	sub	sp, #16
 800090e:	b490      	push	{r4, r7}
 8000910:	af00      	add	r7, sp, #0
 8000912:	f107 0408 	add.w	r4, r7, #8
 8000916:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    SPIx->CFG1 = 0x00070000 | (cfg.bitsPerDataFrame<<0);      //Reset Value with the new DSize
 800091a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800091c:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8000920:	b2db      	uxtb	r3, r3
 8000922:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000926:	461a      	mov	r2, r3
 8000928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800092a:	609a      	str	r2, [r3, #8]
    SPIx->CFG1 |= ((uint32_t)cfg.masterPresc<<28) | (cfg.enableTxDMA<<15) | (cfg.enableRxDMA<<14) | ((uint32_t)cfg.fifoThresholdLevel<<5);
 800092c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800092e:	689a      	ldr	r2, [r3, #8]
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	0719      	lsls	r1, r3, #28
 8000934:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000938:	03db      	lsls	r3, r3, #15
 800093a:	4319      	orrs	r1, r3
 800093c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000940:	039b      	lsls	r3, r3, #14
 8000942:	4319      	orrs	r1, r3
 8000944:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000948:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800094c:	b2db      	uxtb	r3, r3
 800094e:	015b      	lsls	r3, r3, #5
 8000950:	430b      	orrs	r3, r1
 8000952:	431a      	orrs	r2, r3
 8000954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000956:	609a      	str	r2, [r3, #8]
    SPIx->CFG2 = 0;       //CFG2 reset value
 8000958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
    SPIx->CFG2 |= (cfg.periphControlsGPIOAltFunc<<31) | (cfg.enableSSOutput<<29) | ((uint32_t)cfg.ssPol<<28) | ((uint32_t)cfg.spiMode<<24)
 800095e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000960:	68da      	ldr	r2, [r3, #12]
 8000962:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000966:	07d9      	lsls	r1, r3, #31
 8000968:	f897 3020 	ldrb.w	r3, [r7, #32]
 800096c:	075b      	lsls	r3, r3, #29
 800096e:	430b      	orrs	r3, r1
 8000970:	4619      	mov	r1, r3
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	071b      	lsls	r3, r3, #28
 8000976:	4319      	orrs	r1, r3
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	061b      	lsls	r3, r3, #24
 800097c:	4319      	orrs	r1, r3
                | ((uint32_t)cfg.format<<23) | (1<<MASTER_BIT) | ((uint32_t)cfg.protocol<<19) | ((uint32_t)cfg.commMode<<17)
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	4319      	orrs	r1, r3
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	04db      	lsls	r3, r3, #19
 8000988:	4319      	orrs	r1, r3
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	045b      	lsls	r3, r3, #17
 800098e:	4319      	orrs	r1, r3
                | (cfg.swapMOSI_MISO<<15) | (cfg.interDataIdleness<<4) | (cfg.SSIdleness<<0);
 8000990:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000994:	03db      	lsls	r3, r3, #15
 8000996:	4319      	orrs	r1, r3
 8000998:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800099c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	011b      	lsls	r3, r3, #4
 80009a4:	430b      	orrs	r3, r1
 80009a6:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 80009aa:	f3c1 1103 	ubfx	r1, r1, #4, #4
 80009ae:	b2c9      	uxtb	r1, r1
 80009b0:	430b      	orrs	r3, r1
    SPIx->CFG2 |= (cfg.periphControlsGPIOAltFunc<<31) | (cfg.enableSSOutput<<29) | ((uint32_t)cfg.ssPol<<28) | ((uint32_t)cfg.spiMode<<24)
 80009b2:	4313      	orrs	r3, r2
 80009b4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80009b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009ba:	60da      	str	r2, [r3, #12]
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc90      	pop	{r4, r7}
 80009c2:	b004      	add	sp, #16
 80009c4:	4770      	bx	lr

080009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>:
		return;
	}

	SPIx->IER |= (1<<(uint32_t)event);
}
void spi_clearFlag(SPIStruct* SPIx, SPI_Event event){
 80009c6:	b480      	push	{r7}
 80009c8:	b083      	sub	sp, #12
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
 80009ce:	6039      	str	r1, [r7, #0]
	SPIx->IFCR = (1<<(uint32_t)event);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	2201      	movs	r2, #1
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	461a      	mov	r2, r3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	619a      	str	r2, [r3, #24]
}
 80009de:	bf00      	nop
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <_Z12spi_readFlagP9SPIStruct9SPI_Event>:
bool spi_readFlag(SPIStruct* SPIx, SPI_Event event){
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
 80009f2:	6039      	str	r1, [r7, #0]
	return (SPIx->SR & (1<<(uint32_t)event));
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	695b      	ldr	r3, [r3, #20]
 80009f8:	683a      	ldr	r2, [r7, #0]
 80009fa:	2101      	movs	r1, #1
 80009fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	bf14      	ite	ne
 8000a06:	2301      	movne	r3, #1
 8000a08:	2300      	moveq	r3, #0
 8000a0a:	b2db      	uxtb	r3, r3
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <_Z10spi_enableP9SPIStruct>:
void spi_iolock(SPIStruct* SPIx){
    SPIx->CR1 |= (1<<16);
}

//When SPI is enabled, configurations are write protected. Same for IOLOCK, CRCPOLY, and UDRDR in CR1.
void spi_enable(SPIStruct* SPIx){
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
    SPIx->CR1 |= (1<<0);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f043 0201 	orr.w	r2, r3, #1
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	601a      	str	r2, [r3, #0]
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <_Z11spi_disableP9SPIStruct>:

void spi_disable(SPIStruct* SPIx){
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
    SPIx->CR1 &= ~(1<<0);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f023 0201 	bic.w	r2, r3, #1
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	601a      	str	r2, [r3, #0]
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <_Z15spi_masterStartP9SPIStruct>:

void spi_masterStart(SPIStruct* SPIx){
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
    SPIx->CR1 |= (1<<9);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	601a      	str	r2, [r3, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <_Z12spi_setTSizeP9SPIStructt>:
void spi_masterSuspend(SPIStruct* SPIx){
    SPIx->CR1 |= (1<<10);
}

//SPI needs to be disabled to change the TSize value
void spi_setTSize(SPIStruct* SPIx, uint16_t tsize){
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	460b      	mov	r3, r1
 8000a82:	807b      	strh	r3, [r7, #2]
	SPIx->CR2 &= ~0xFFFF;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	685a      	ldr	r2, [r3, #4]
 8000a88:	4b07      	ldr	r3, [pc, #28]	@ (8000aa8 <_Z12spi_setTSizeP9SPIStructt+0x30>)
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	6053      	str	r3, [r2, #4]
	SPIx->CR2 |= tsize;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685a      	ldr	r2, [r3, #4]
 8000a94:	887b      	ldrh	r3, [r7, #2]
 8000a96:	431a      	orrs	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	605a      	str	r2, [r3, #4]
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	ffff0000 	.word	0xffff0000

08000aac <_Z11gpio_setPinP10GPIOStruct8GPIO_Pin>:
		return;
	}
	GPIOx->ODR &= ~(1<<(uint32_t)pin);
}

void inline gpio_setPin(GPIOStruct* GPIOx, GPIO_Pin pin){
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
	GPIOx->BSRR = (1<<(uint32_t)pin);
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	2201      	movs	r2, #1
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	461a      	mov	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	619a      	str	r2, [r3, #24]
}
 8000ac4:	bf00      	nop
 8000ac6:	370c      	adds	r7, #12
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <_Z13gpio_resetPinP10GPIOStruct8GPIO_Pin>:

void inline gpio_resetPin(GPIOStruct* GPIOx, GPIO_Pin pin){
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
	GPIOx->BSRR = (1<<((uint32_t)pin + 16));
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	3310      	adds	r3, #16
 8000ade:	2201      	movs	r2, #1
 8000ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	619a      	str	r2, [r3, #24]
}
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr

08000af6 <_ZN13SPI_MasterCFGC1Ev>:
    uint32_t interDataIdleness : 4;         //Number of clock cycles as extra delay between data frames
    uint32_t SSIdleness : 4;                //Number of clock cycles as extra delay between active edge of SS and first data frame
    uint32_t fifoThresholdLevel : 4;    //Number of data frames per data packet plus 1. Packet size cannot be more than half of FIFO space.
    uint32_t bitsPerDataFrame : 5;      //Numbers of bits + 1 per data frame. Cannot have less than 4 bits per frame.

    SPI_MasterCFG() :
 8000af6:	b480      	push	{r7}
 8000af8:	b083      	sub	sp, #12
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
        spiMode(SPI_Mode::Mode0), ssPol(SPI_SSPolarity::Low), format(SPI_DataFrameFormat::MSBFirst), commMode(SPI_CommMode::FullDuplex), protocol(SPI_Protocol::Motorola), masterPresc(SPI_MasterBaudRatePresc::Div2),
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	611a      	str	r2, [r3, #16]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	615a      	str	r2, [r3, #20]
        enableSSOutput(false), periphControlsGPIOAltFunc(false), swapMOSI_MISO(false), enableTxDMA(false), enableRxDMA(false), interDataIdleness(0), SSIdleness(0), fifoThresholdLevel(1 - 1),
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2200      	movs	r2, #0
 8000b26:	761a      	strb	r2, [r3, #24]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	765a      	strb	r2, [r3, #25]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2200      	movs	r2, #0
 8000b32:	769a      	strb	r2, [r3, #26]
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	76da      	strb	r2, [r3, #27]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	771a      	strb	r2, [r3, #28]
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	7f53      	ldrb	r3, [r2, #29]
 8000b44:	f023 030f 	bic.w	r3, r3, #15
 8000b48:	7753      	strb	r3, [r2, #29]
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	7f53      	ldrb	r3, [r2, #29]
 8000b4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000b52:	7753      	strb	r3, [r2, #29]
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	7f93      	ldrb	r3, [r2, #30]
 8000b58:	f023 030f 	bic.w	r3, r3, #15
 8000b5c:	7793      	strb	r3, [r2, #30]
        bitsPerDataFrame(8 - 1)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	7f9a      	ldrb	r2, [r3, #30]
 8000b62:	f002 020f 	and.w	r2, r2, #15
 8000b66:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8000b6a:	779a      	strb	r2, [r3, #30]
 8000b6c:	7fda      	ldrb	r2, [r3, #31]
 8000b6e:	f022 0201 	bic.w	r2, r2, #1
 8000b72:	77da      	strb	r2, [r3, #31]
    {}
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <_ZN33DMA_StreamCfg_PeripheralAndMemoryC1Ev>:
    bool enableFIFOErrorItr;
    bool enableDirectModeErrorItr;
    bool allowBufferableTransfers;          //Must be set to 1 if DMA manages any kind of USART/UART transfer

    //Default values for SxCR and SxFCR. The stream doesn't have a default value.
    DMA_StreamCfg_PeripheralAndMemory() :
 8000b82:	b480      	push	{r7}
 8000b84:	b083      	sub	sp, #12
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
        fifoThreshold(DMA_FifoThreshold::HalfFull), priority(DMA_PriorityLevel::Low), numberOfDataToTransfer(0), periphMemoryAddr(0), memory0Addr(0), memory1Addr(0),
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	819a      	strh	r2, [r3, #12]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	611a      	str	r2, [r3, #16]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	615a      	str	r2, [r3, #20]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2200      	movs	r2, #0
 8000bac:	619a      	str	r2, [r3, #24]
        enablePeriphMemIncr(false), enableMemIncr(false), isPeriIncrFixedOffset(false), periphBurst(DMA_BurstType::SingleTransfer), memoryBurst(DMA_BurstType::SingleTransfer),
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	771a      	strb	r2, [r3, #28]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	775a      	strb	r2, [r3, #29]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	779a      	strb	r2, [r3, #30]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	625a      	str	r2, [r3, #36]	@ 0x24
        periphDataSize(DMA_DataSize::Byte), memoryDataSize(DMA_DataSize::Byte), isPeriphFlowController(false), isNotDirectMode(true), isCircularMode(false),
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2201      	movs	r2, #1
 8000be4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        isDoubleBuffer(false), startMemoryTarget(DMA_MemoryStart::Memory0), enableTransferCompleteItr(false), enableHalftransferItr(false),
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2200      	movs	r2, #0
 8000c02:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
		enableTransferErrorItr(false), enableFIFOErrorItr(false), enableDirectModeErrorItr(false), allowBufferableTransfers(false)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {}
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <_ZN22DMA_StreamCfg_MemToPerC1Ev>:
	DMA_StreamCfg_PerToMem() :
		DMA_StreamCfg_PeripheralAndMemory()
	{}
};
struct DMA_StreamCfg_MemToPer : DMA_StreamCfg_PeripheralAndMemory {
	DMA_StreamCfg_MemToPer() :
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
		DMA_StreamCfg_PeripheralAndMemory()
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff9b 	bl	8000b82 <_ZN33DMA_StreamCfg_PeripheralAndMemoryC1Ev>
	{}
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <_ZN18DMAMUX1_ChannelCfgC1Ev>:
    uint8_t enableEventGeneration : 1;
    uint8_t enableSyncOverrunItr : 1;
    uint8_t numberForwardDMARequests : 5; //The number requests forwarded is +1, so a value of 0 forwards 1 request.

    //Initializes struct to CxCR default values
    DMAMUX1_ChannelCfg():
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
    	channel(DMAMUX1_Channel::Ch0), inputRequest(DMAMUX1_MultiplexerInput::null_input), syncInput(DMAMUX1_SynchInput::dmamux1_evt0), syncPolarity(DMAMUX_Polarity::NoEvent),
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2200      	movs	r2, #0
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	60da      	str	r2, [r3, #12]
		enableSynchronization(false), enableEventGeneration(false), enableSyncOverrunItr(false), numberForwardDMARequests(0)
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	7c13      	ldrb	r3, [r2, #16]
 8000c7a:	f023 0301 	bic.w	r3, r3, #1
 8000c7e:	7413      	strb	r3, [r2, #16]
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	7c13      	ldrb	r3, [r2, #16]
 8000c84:	f023 0302 	bic.w	r3, r3, #2
 8000c88:	7413      	strb	r3, [r2, #16]
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	7c13      	ldrb	r3, [r2, #16]
 8000c8e:	f023 0304 	bic.w	r3, r3, #4
 8000c92:	7413      	strb	r3, [r2, #16]
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	7c13      	ldrb	r3, [r2, #16]
 8000c98:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000c9c:	7413      	strb	r3, [r2, #16]
    {}
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <SPI3_IRQHandler>:
#define BLK_PORT		GPIOC
#define BLK_PIN			GPIO_Pin::P7


extern "C" {
	void SPI3_IRQHandler(void){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
		if (spi_readFlag(SPI3, SPI_Event::TXTF) && spi_readFlag(SPI3, SPI_Event::EOT)){
 8000cb0:	2104      	movs	r1, #4
 8000cb2:	480e      	ldr	r0, [pc, #56]	@ (8000cec <SPI3_IRQHandler+0x40>)
 8000cb4:	f7ff fe99 	bl	80009ea <_Z12spi_readFlagP9SPIStruct9SPI_Event>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d008      	beq.n	8000cd0 <SPI3_IRQHandler+0x24>
 8000cbe:	2103      	movs	r1, #3
 8000cc0:	480a      	ldr	r0, [pc, #40]	@ (8000cec <SPI3_IRQHandler+0x40>)
 8000cc2:	f7ff fe92 	bl	80009ea <_Z12spi_readFlagP9SPIStruct9SPI_Event>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <SPI3_IRQHandler+0x24>
 8000ccc:	2301      	movs	r3, #1
 8000cce:	e000      	b.n	8000cd2 <SPI3_IRQHandler+0x26>
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d007      	beq.n	8000ce6 <SPI3_IRQHandler+0x3a>
			spi_clearFlag(SPI3, SPI_Event::TXTF);
 8000cd6:	2104      	movs	r1, #4
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <SPI3_IRQHandler+0x40>)
 8000cda:	f7ff fe74 	bl	80009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>
			spi_clearFlag(SPI3, SPI_Event::EOT);
 8000cde:	2103      	movs	r1, #3
 8000ce0:	4802      	ldr	r0, [pc, #8]	@ (8000cec <SPI3_IRQHandler+0x40>)
 8000ce2:	f7ff fe70 	bl	80009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>
		}
	}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40003c00 	.word	0x40003c00

08000cf0 <_ZN8st7789v315initPeripheralsEv>:
}

//Initializes the peripherals needed for the peripheral.
void st7789v3::initPeripherals(){
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b0ab      	sub	sp, #172	@ 0xac
 8000cf4:	af06      	add	r7, sp, #24
 8000cf6:	6078      	str	r0, [r7, #4]
	//Reset and allocate peripherals used for the display
	reallocPeripheral(APB1L_Peripheral::spi3);
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	200f      	movs	r0, #15
 8000cfc:	f7ff fdf8 	bl	80008f0 <_Z17reallocPeripheral16APB1L_Peripheral6SysCPU>
	reallocPeripheral(AHB1_Peripheral::dma1);
 8000d00:	2100      	movs	r1, #0
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff fdd8 	bl	80008b8 <_Z17reallocPeripheral15AHB1_Peripheral6SysCPU>
	reallocPeripheral(AHB4_Peripheral::gpioa);
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff fde2 	bl	80008d4 <_Z17reallocPeripheral15AHB4_Peripheral6SysCPU>
	reallocPeripheral(AHB4_Peripheral::gpiob);
 8000d10:	2100      	movs	r1, #0
 8000d12:	2001      	movs	r0, #1
 8000d14:	f7ff fdde 	bl	80008d4 <_Z17reallocPeripheral15AHB4_Peripheral6SysCPU>
	reallocPeripheral(AHB4_Peripheral::gpioc);
 8000d18:	2100      	movs	r1, #0
 8000d1a:	2002      	movs	r0, #2
 8000d1c:	f7ff fdda 	bl	80008d4 <_Z17reallocPeripheral15AHB4_Peripheral6SysCPU>

    //GPIO configurations

    //PinsControlled by SPI Peripheral
    GPIO_PinCFG pinCfg;
    pinCfg.AF = GPIO_AltFunc::AF6;
 8000d20:	2306      	movs	r3, #6
 8000d22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    pinCfg.mode = GPIO_PinMode::AltFunc;
 8000d26:	2302      	movs	r3, #2
 8000d28:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pinCfg.ospeed = GPIO_OutputSpeed::Low;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    pinCfg.otype = GPIO_OutputType::PushPull;
 8000d30:	2300      	movs	r3, #0
 8000d32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    pinCfg.pull = GPIO_PinPull::None;
 8000d36:	2300      	movs	r3, #0
 8000d38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	gpio_configPin(SCK_PORT, SCK_PIN, pinCfg);   	//SCK
 8000d3c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d40:	461a      	mov	r2, r3
 8000d42:	210a      	movs	r1, #10
 8000d44:	485b      	ldr	r0, [pc, #364]	@ (8000eb4 <_ZN8st7789v315initPeripheralsEv+0x1c4>)
 8000d46:	f7ff fd0d 	bl	8000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>
    gpio_configPin(MOSI_PORT, MOSI_PIN, pinCfg);   	//MISO (Swapped to MOSI)
 8000d4a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d4e:	461a      	mov	r2, r3
 8000d50:	210b      	movs	r1, #11
 8000d52:	4858      	ldr	r0, [pc, #352]	@ (8000eb4 <_ZN8st7789v315initPeripheralsEv+0x1c4>)
 8000d54:	f7ff fd06 	bl	8000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>
    gpio_configPin(NSS_PORT, NSS_PIN, pinCfg);   	//NSS
 8000d58:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	210f      	movs	r1, #15
 8000d60:	4855      	ldr	r0, [pc, #340]	@ (8000eb8 <_ZN8st7789v315initPeripheralsEv+0x1c8>)
 8000d62:	f7ff fcff 	bl	8000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>

    //Pins Controlled by software
    pinCfg.mode = GPIO_PinMode::Output;
 8000d66:	2301      	movs	r3, #1
 8000d68:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pinCfg.AF = GPIO_AltFunc::AF0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    gpio_configPin(DC_PORT, DC_PIN, pinCfg);   		//DC
 8000d70:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d74:	461a      	mov	r2, r3
 8000d76:	210c      	movs	r1, #12
 8000d78:	4850      	ldr	r0, [pc, #320]	@ (8000ebc <_ZN8st7789v315initPeripheralsEv+0x1cc>)
 8000d7a:	f7ff fcf3 	bl	8000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>
    gpio_configPin(RESET_PORT, RESET_PIN, pinCfg);  //Reset
 8000d7e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d82:	461a      	mov	r2, r3
 8000d84:	210c      	movs	r1, #12
 8000d86:	484b      	ldr	r0, [pc, #300]	@ (8000eb4 <_ZN8st7789v315initPeripheralsEv+0x1c4>)
 8000d88:	f7ff fcec 	bl	8000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>
    gpio_configPin(BLK_PORT, BLK_PIN, pinCfg);    	//BLK  (Back light enable)
 8000d8c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d90:	461a      	mov	r2, r3
 8000d92:	2107      	movs	r1, #7
 8000d94:	4847      	ldr	r0, [pc, #284]	@ (8000eb4 <_ZN8st7789v315initPeripheralsEv+0x1c4>)
 8000d96:	f7ff fce5 	bl	8000764 <_Z14gpio_configPinP10GPIOStruct8GPIO_PinR11GPIO_PinCFG>

    //SPI Configurations
	RCC->D2CCIP1R |= (0b100<<12);	//Select Per_CK for SPI123 Ker clock
 8000d9a:	4b49      	ldr	r3, [pc, #292]	@ (8000ec0 <_ZN8st7789v315initPeripheralsEv+0x1d0>)
 8000d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d9e:	4a48      	ldr	r2, [pc, #288]	@ (8000ec0 <_ZN8st7789v315initPeripheralsEv+0x1d0>)
 8000da0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000da4:	6513      	str	r3, [r2, #80]	@ 0x50
	SPI_MasterCFG SPIcfg;
 8000da6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fea3 	bl	8000af6 <_ZN13SPI_MasterCFGC1Ev>
	SPIcfg.spiMode = SPI_Mode::Mode0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	SPIcfg.ssPol = SPI_SSPolarity::Low;
 8000db4:	2300      	movs	r3, #0
 8000db6:	663b      	str	r3, [r7, #96]	@ 0x60
	SPIcfg.commMode = SPI_CommMode::Simplex;
 8000db8:	2301      	movs	r3, #1
 8000dba:	66bb      	str	r3, [r7, #104]	@ 0x68
	SPIcfg.masterPresc = SPI_MasterBaudRatePresc::Div256;
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	673b      	str	r3, [r7, #112]	@ 0x70
	SPIcfg.enableSSOutput = true;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
	SPIcfg.periphControlsGPIOAltFunc = true;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
	SPIcfg.enableTxDMA = true;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	SPIcfg.swapMOSI_MISO = true;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	SPIcfg.interDataIdleness = 0;
 8000dd8:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8000ddc:	f023 030f 	bic.w	r3, r3, #15
 8000de0:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
	SPIcfg.SSIdleness = 0;
 8000de4:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8000de8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000dec:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
	SPIcfg.bitsPerDataFrame = 8 - 1;
 8000df0:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 8000df4:	f003 030f 	and.w	r3, r3, #15
 8000df8:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8000dfc:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
 8000e00:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8000e04:	f023 0301 	bic.w	r3, r3, #1
 8000e08:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
	spi_config(SPIcfg, SPI3);
 8000e0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec4 <_ZN8st7789v315initPeripheralsEv+0x1d4>)
 8000e0e:	9304      	str	r3, [sp, #16]
 8000e10:	466c      	mov	r4, sp
 8000e12:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000e16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000e1c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e22:	f7ff fd73 	bl	800090c <_Z10spi_config13SPI_MasterCFGP9SPIStruct>

	//DMA configurations
	DMA_StreamCfg_MemToPer DMAcfg;
 8000e26:	f107 031c 	add.w	r3, r7, #28
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff ff06 	bl	8000c3c <_ZN22DMA_StreamCfg_MemToPerC1Ev>
	DMAcfg.stream = DMA_Stream::Stream0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61fb      	str	r3, [r7, #28]
	DMAcfg.fifoThreshold = DMA_FifoThreshold::Full;
 8000e34:	2303      	movs	r3, #3
 8000e36:	623b      	str	r3, [r7, #32]
	DMAcfg.numberOfDataToTransfer = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	853b      	strh	r3, [r7, #40]	@ 0x28
	DMAcfg.enableMemIncr = true;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	DMAcfg.enablePeriphMemIncr = false;
 8000e42:	2300      	movs	r3, #0
 8000e44:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	DMAcfg.isCircularMode = false;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	DMAcfg.isDoubleBuffer = false;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	DMAcfg.isNotDirectMode = true;
 8000e54:	2301      	movs	r3, #1
 8000e56:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	DMAcfg.memory0Addr = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	633b      	str	r3, [r7, #48]	@ 0x30
	DMAcfg.startMemoryTarget = DMA_MemoryStart::Memory0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	653b      	str	r3, [r7, #80]	@ 0x50
	DMAcfg.periphMemoryAddr = (uint32_t) &SPI3->TXDR;
 8000e62:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <_ZN8st7789v315initPeripheralsEv+0x1d8>)
 8000e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
	DMAcfg.memoryDataSize = DMA_DataSize::Byte;
 8000e66:	2300      	movs	r3, #0
 8000e68:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMAcfg.periphDataSize = DMA_DataSize::Byte;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	647b      	str	r3, [r7, #68]	@ 0x44
	DMAcfg.memoryBurst = DMA_BurstType::SingleTransfer;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	643b      	str	r3, [r7, #64]	@ 0x40
	DMAcfg.periphBurst = DMA_BurstType::SingleTransfer;
 8000e72:	2300      	movs	r3, #0
 8000e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
	dma_configStream(DMAcfg, DMA1);
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	4914      	ldr	r1, [pc, #80]	@ (8000ecc <_ZN8st7789v315initPeripheralsEv+0x1dc>)
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff faeb 	bl	8000458 <_Z16dma_configStreamR22DMA_StreamCfg_MemToPerP9DMAStruct>

	//DMAMUX configurations
	DMAMUX1_ChannelCfg MUXcfg;
 8000e82:	f107 0308 	add.w	r3, r7, #8
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fee5 	bl	8000c56 <_ZN18DMAMUX1_ChannelCfgC1Ev>
	MUXcfg.channel = DMAMUX1_Channel::Ch0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60bb      	str	r3, [r7, #8]
	MUXcfg.inputRequest = DMAMUX1_MultiplexerInput::spi3_tx_dma;
 8000e90:	233e      	movs	r3, #62	@ 0x3e
 8000e92:	60fb      	str	r3, [r7, #12]
	MUXcfg.numberForwardDMARequests = 1 - 1;
 8000e94:	7e3b      	ldrb	r3, [r7, #24]
 8000e96:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e9a:	763b      	strb	r3, [r7, #24]
	dmamux_configChannel(MUXcfg);
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ea6:	f7ff fb57 	bl	8000558 <_Z20dmamux_configChannel18DMAMUX1_ChannelCfg>
}
 8000eaa:	bf00      	nop
 8000eac:	3794      	adds	r7, #148	@ 0x94
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd90      	pop	{r4, r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	58020800 	.word	0x58020800
 8000eb8:	58020000 	.word	0x58020000
 8000ebc:	58020400 	.word	0x58020400
 8000ec0:	58024400 	.word	0x58024400
 8000ec4:	40003c00 	.word	0x40003c00
 8000ec8:	40003c20 	.word	0x40003c20
 8000ecc:	40020000 	.word	0x40020000

08000ed0 <_ZN8st7789v39setDCLineEv>:

//Sets the DC line to indicate incoming data frames are a command
void st7789v3::setDCLine(){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
    gpio_setPin(DC_PORT, DC_PIN);
 8000ed8:	210c      	movs	r1, #12
 8000eda:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <_ZN8st7789v39setDCLineEv+0x18>)
 8000edc:	f7ff fde6 	bl	8000aac <_Z11gpio_setPinP10GPIOStruct8GPIO_Pin>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	58020400 	.word	0x58020400

08000eec <_ZN8st7789v311resetDCLineEv>:

///Sets the DC line to indicate incoming data frames are data
void st7789v3::resetDCLine(){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
    gpio_resetPin(DC_PORT, DC_PIN);
 8000ef4:	210c      	movs	r1, #12
 8000ef6:	4803      	ldr	r0, [pc, #12]	@ (8000f04 <_ZN8st7789v311resetDCLineEv+0x18>)
 8000ef8:	f7ff fdea 	bl	8000ad0 <_Z13gpio_resetPinP10GPIOStruct8GPIO_Pin>
}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	58020400 	.word	0x58020400

08000f08 <_ZN8st7789v39setRstPinEv>:

//Disables the reset pin
void st7789v3::setRstPin(){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
    gpio_setPin(RESET_PORT, RESET_PIN);
 8000f10:	210c      	movs	r1, #12
 8000f12:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <_ZN8st7789v39setRstPinEv+0x18>)
 8000f14:	f7ff fdca 	bl	8000aac <_Z11gpio_setPinP10GPIOStruct8GPIO_Pin>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	58020800 	.word	0x58020800

08000f24 <_ZN8st7789v311resetRstPinEv>:

//Enables the reset pin
void st7789v3::resetRstPin(){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
    gpio_resetPin(RESET_PORT, RESET_PIN);
 8000f2c:	210c      	movs	r1, #12
 8000f2e:	4803      	ldr	r0, [pc, #12]	@ (8000f3c <_ZN8st7789v311resetRstPinEv+0x18>)
 8000f30:	f7ff fdce 	bl	8000ad0 <_Z13gpio_resetPinP10GPIOStruct8GPIO_Pin>
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	58020800 	.word	0x58020800

08000f40 <_ZN8st7789v315enableBacklightEv>:

void st7789v3::enableBacklight(){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
    gpio_setPin(BLK_PORT, BLK_PIN);
 8000f48:	2107      	movs	r1, #7
 8000f4a:	4803      	ldr	r0, [pc, #12]	@ (8000f58 <_ZN8st7789v315enableBacklightEv+0x18>)
 8000f4c:	f7ff fdae 	bl	8000aac <_Z11gpio_setPinP10GPIOStruct8GPIO_Pin>
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	58020800 	.word	0x58020800

08000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>:

void st7789v3::disableBacklight(){
    gpio_resetPin(BLK_PORT, BLK_PIN);
}

void st7789v3::sendCommand(st7789v3::commands command, bool waitForTx){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	4613      	mov	r3, r2
 8000f68:	71fb      	strb	r3, [r7, #7]
	if (waitForTx){
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <_ZN8st7789v311sendCommandENS_8commandsEb+0x1a>
		waitTxComplete();
 8000f70:	68f8      	ldr	r0, [r7, #12]
 8000f72:	f000 f895 	bl	80010a0 <_ZN8st7789v314waitTxCompleteEv>
	}
	resetDCLine();
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f7ff ffb8 	bl	8000eec <_ZN8st7789v311resetDCLineEv>
	spi_clearFlag(SPI3, SPI_Event::TXTF);
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	481f      	ldr	r0, [pc, #124]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000f80:	f7ff fd21 	bl	80009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>
	spi_clearFlag(SPI3, SPI_Event::EOT);
 8000f84:	2103      	movs	r1, #3
 8000f86:	481d      	ldr	r0, [pc, #116]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000f88:	f7ff fd1d 	bl	80009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>
	uint32_t dataLength = 1;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	617b      	str	r3, [r7, #20]
	uint8_t commandBuff[1] = {(uint8_t) command};
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	743b      	strb	r3, [r7, #16]

	dma1_disableStream(DMA_Stream::Stream0);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f7ff fa8a 	bl	80004b0 <_Z18dma1_disableStream10DMA_Stream>
	spi_disable(SPI3);
 8000f9c:	4817      	ldr	r0, [pc, #92]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000f9e:	f7ff fd4b 	bl	8000a38 <_Z11spi_disableP9SPIStruct>
	SPI3->CFG1 &= ~(1<<15);
 8000fa2:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	4a15      	ldr	r2, [pc, #84]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fa8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000fac:	6093      	str	r3, [r2, #8]

	DMA1->S0M0AR = (uint32_t) commandBuff;
 8000fae:	4a14      	ldr	r2, [pc, #80]	@ (8001000 <_ZN8st7789v311sendCommandENS_8commandsEb+0xa4>)
 8000fb0:	f107 0310 	add.w	r3, r7, #16
 8000fb4:	61d3      	str	r3, [r2, #28]
	spi_setTSize(SPI3, dataLength);
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	4619      	mov	r1, r3
 8000fbc:	480f      	ldr	r0, [pc, #60]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fbe:	f7ff fd5b 	bl	8000a78 <_Z12spi_setTSizeP9SPIStructt>
	dma1_clearAllFlags(DMA_Stream::Stream0);
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f7ff f988 	bl	80002d8 <_Z18dma1_clearAllFlags10DMA_Stream>
	dma1_setDataTransferSize(DMA_Stream::Stream0, dataLength);
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2000      	movs	r0, #0
 8000fd0:	f7ff fa96 	bl	8000500 <_Z24dma1_setDataTransferSize10DMA_Streamt>
	dma1_enableStream(DMA_Stream::Stream0);
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f7ff fa4f 	bl	8000478 <_Z17dma1_enableStream10DMA_Stream>

	SPI3->CFG1 |= (1<<15);
 8000fda:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	4a07      	ldr	r2, [pc, #28]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fe0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fe4:	6093      	str	r3, [r2, #8]
	spi_enable(SPI3);
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fe8:	f7ff fd16 	bl	8000a18 <_Z10spi_enableP9SPIStruct>
	spi_masterStart(SPI3);
 8000fec:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <_ZN8st7789v311sendCommandENS_8commandsEb+0xa0>)
 8000fee:	f7ff fd33 	bl	8000a58 <_Z15spi_masterStartP9SPIStruct>
}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40003c00 	.word	0x40003c00
 8001000:	40020000 	.word	0x40020000

08001004 <_ZN8st7789v38sendDataEPhmb>:

//Can only send up to a maximum value of 65535 data frames per call. Any data chunking should be done by the user.
void st7789v3::sendData(uint8_t* buff, uint32_t dataLength, bool waitForTx){
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	70fb      	strb	r3, [r7, #3]
	if (waitForTx){
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <_ZN8st7789v38sendDataEPhmb+0x1a>
		waitTxComplete();
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f000 f841 	bl	80010a0 <_ZN8st7789v314waitTxCompleteEv>
	}
	setDCLine();
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f7ff ff56 	bl	8000ed0 <_ZN8st7789v39setDCLineEv>
	spi_clearFlag(SPI3, SPI_Event::TXTF);
 8001024:	2104      	movs	r1, #4
 8001026:	481c      	ldr	r0, [pc, #112]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001028:	f7ff fccd 	bl	80009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>
	spi_clearFlag(SPI3, SPI_Event::EOT);
 800102c:	2103      	movs	r1, #3
 800102e:	481a      	ldr	r0, [pc, #104]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001030:	f7ff fcc9 	bl	80009c6 <_Z13spi_clearFlagP9SPIStruct9SPI_Event>
	dma1_disableStream(DMA_Stream::Stream0);
 8001034:	2000      	movs	r0, #0
 8001036:	f7ff fa3b 	bl	80004b0 <_Z18dma1_disableStream10DMA_Stream>
	spi_disable(SPI3);
 800103a:	4817      	ldr	r0, [pc, #92]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 800103c:	f7ff fcfc 	bl	8000a38 <_Z11spi_disableP9SPIStruct>
	SPI3->CFG1 &= ~(1<<15);
 8001040:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	4a14      	ldr	r2, [pc, #80]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001046:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800104a:	6093      	str	r3, [r2, #8]

	//Configure DMA
	DMA1->S0M0AR = (uint32_t) buff;
 800104c:	4a13      	ldr	r2, [pc, #76]	@ (800109c <_ZN8st7789v38sendDataEPhmb+0x98>)
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	61d3      	str	r3, [r2, #28]
	dma1_clearAllFlags(DMA_Stream::Stream0);
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff f940 	bl	80002d8 <_Z18dma1_clearAllFlags10DMA_Stream>
	dma1_setDataTransferSize(DMA_Stream::Stream0, dataLength);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	b29b      	uxth	r3, r3
 800105c:	4619      	mov	r1, r3
 800105e:	2000      	movs	r0, #0
 8001060:	f7ff fa4e 	bl	8000500 <_Z24dma1_setDataTransferSize10DMA_Streamt>
	dma1_enableStream(DMA_Stream::Stream0);
 8001064:	2000      	movs	r0, #0
 8001066:	f7ff fa07 	bl	8000478 <_Z17dma1_enableStream10DMA_Stream>

	//Configure SPI
	spi_setTSize(SPI3, dataLength);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	b29b      	uxth	r3, r3
 800106e:	4619      	mov	r1, r3
 8001070:	4809      	ldr	r0, [pc, #36]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001072:	f7ff fd01 	bl	8000a78 <_Z12spi_setTSizeP9SPIStructt>
	SPI3->CFG1 |= (1<<15);
 8001076:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	4a07      	ldr	r2, [pc, #28]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 800107c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001080:	6093      	str	r3, [r2, #8]
	spi_enable(SPI3);
 8001082:	4805      	ldr	r0, [pc, #20]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 8001084:	f7ff fcc8 	bl	8000a18 <_Z10spi_enableP9SPIStruct>
	spi_masterStart(SPI3);
 8001088:	4803      	ldr	r0, [pc, #12]	@ (8001098 <_ZN8st7789v38sendDataEPhmb+0x94>)
 800108a:	f7ff fce5 	bl	8000a58 <_Z15spi_masterStartP9SPIStruct>
}
 800108e:	bf00      	nop
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40003c00 	.word	0x40003c00
 800109c:	40020000 	.word	0x40020000

080010a0 <_ZN8st7789v314waitTxCompleteEv>:

void st7789v3::waitTxComplete(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	while (!spi_readFlag(SPI3, SPI_Event::EOT));
 80010a8:	bf00      	nop
 80010aa:	2103      	movs	r1, #3
 80010ac:	480c      	ldr	r0, [pc, #48]	@ (80010e0 <_ZN8st7789v314waitTxCompleteEv+0x40>)
 80010ae:	f7ff fc9c 	bl	80009ea <_Z12spi_readFlagP9SPIStruct9SPI_Event>
 80010b2:	4603      	mov	r3, r0
 80010b4:	f083 0301 	eor.w	r3, r3, #1
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1f5      	bne.n	80010aa <_ZN8st7789v314waitTxCompleteEv+0xa>
	while (!spi_readFlag(SPI3, SPI_Event::TXTF));
 80010be:	bf00      	nop
 80010c0:	2104      	movs	r1, #4
 80010c2:	4807      	ldr	r0, [pc, #28]	@ (80010e0 <_ZN8st7789v314waitTxCompleteEv+0x40>)
 80010c4:	f7ff fc91 	bl	80009ea <_Z12spi_readFlagP9SPIStruct9SPI_Event>
 80010c8:	4603      	mov	r3, r0
 80010ca:	f083 0301 	eor.w	r3, r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1f5      	bne.n	80010c0 <_ZN8st7789v314waitTxCompleteEv+0x20>
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40003c00 	.word	0x40003c00

080010e4 <_ZN8st7789v3C1Ev>:
		PROMACT = 	0xFE		//Program action
	};
	void enableBacklight();
	void disableBacklight();

	st7789v3(){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
		initPeripherals();
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fdff 	bl	8000cf0 <_ZN8st7789v315initPeripheralsEv>
		resetRstPin();
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff16 	bl	8000f24 <_ZN8st7789v311resetRstPinEv>
		setRstPin();
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ff05 	bl	8000f08 <_ZN8st7789v39setRstPinEv>
	}
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <_ZN8st7789v313setColumnAddrEtt>:
    void sendCommand(st7789v3::commands command, bool waitForTx=true);
    void sendData(uint8_t* buff, uint32_t dataLength, bool waitForTx=true);
    void waitTxComplete();

    void setColumnAddr(uint16_t xStart, uint16_t xEnd){
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	807b      	strh	r3, [r7, #2]
 8001114:	4613      	mov	r3, r2
 8001116:	803b      	strh	r3, [r7, #0]
    	sendCommand(st7789v3::commands::CASET);
 8001118:	2201      	movs	r2, #1
 800111a:	212a      	movs	r1, #42	@ 0x2a
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff1d 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
        uint8_t x[4] = {
            static_cast<uint8_t>((xStart >> 8) & 0xFF),  // MSB
 8001122:	887b      	ldrh	r3, [r7, #2]
 8001124:	0a1b      	lsrs	r3, r3, #8
 8001126:	b29b      	uxth	r3, r3
            static_cast<uint8_t>( xStart        & 0xFF), // LSB
            static_cast<uint8_t>((xEnd   >> 8) & 0xFF),  // MSB
            static_cast<uint8_t>( xEnd          & 0xFF)  // LSB
        };
 8001128:	b2db      	uxtb	r3, r3
 800112a:	733b      	strb	r3, [r7, #12]
 800112c:	887b      	ldrh	r3, [r7, #2]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	737b      	strb	r3, [r7, #13]
            static_cast<uint8_t>((xEnd   >> 8) & 0xFF),  // MSB
 8001132:	883b      	ldrh	r3, [r7, #0]
 8001134:	0a1b      	lsrs	r3, r3, #8
 8001136:	b29b      	uxth	r3, r3
        };
 8001138:	b2db      	uxtb	r3, r3
 800113a:	73bb      	strb	r3, [r7, #14]
 800113c:	883b      	ldrh	r3, [r7, #0]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	73fb      	strb	r3, [r7, #15]
    	sendData(x, 4);
 8001142:	f107 010c 	add.w	r1, r7, #12
 8001146:	2301      	movs	r3, #1
 8001148:	2204      	movs	r2, #4
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ff5a 	bl	8001004 <_ZN8st7789v38sendDataEPhmb>
    }
 8001150:	bf00      	nop
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <_ZN8st7789v310setRowAddrEtt>:
    void setRowAddr(uint16_t yStart, uint16_t yEnd){
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	807b      	strh	r3, [r7, #2]
 8001164:	4613      	mov	r3, r2
 8001166:	803b      	strh	r3, [r7, #0]
    	sendCommand(st7789v3::commands::RASET);
 8001168:	2201      	movs	r2, #1
 800116a:	212b      	movs	r1, #43	@ 0x2b
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fef5 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
        uint8_t y[4] = {
            static_cast<uint8_t>((yStart >> 8) & 0xFF),
 8001172:	887b      	ldrh	r3, [r7, #2]
 8001174:	0a1b      	lsrs	r3, r3, #8
 8001176:	b29b      	uxth	r3, r3
            static_cast<uint8_t>( yStart        & 0xFF),
            static_cast<uint8_t>((yEnd   >> 8) & 0xFF),
            static_cast<uint8_t>( yEnd          & 0xFF)
        };
 8001178:	b2db      	uxtb	r3, r3
 800117a:	733b      	strb	r3, [r7, #12]
 800117c:	887b      	ldrh	r3, [r7, #2]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	737b      	strb	r3, [r7, #13]
            static_cast<uint8_t>((yEnd   >> 8) & 0xFF),
 8001182:	883b      	ldrh	r3, [r7, #0]
 8001184:	0a1b      	lsrs	r3, r3, #8
 8001186:	b29b      	uxth	r3, r3
        };
 8001188:	b2db      	uxtb	r3, r3
 800118a:	73bb      	strb	r3, [r7, #14]
 800118c:	883b      	ldrh	r3, [r7, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	73fb      	strb	r3, [r7, #15]
    	sendData(y, 4);
 8001192:	f107 010c 	add.w	r1, r7, #12
 8001196:	2301      	movs	r3, #1
 8001198:	2204      	movs	r2, #4
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ff32 	bl	8001004 <_ZN8st7789v38sendDataEPhmb>
    }
 80011a0:	bf00      	nop
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <main>:

const uint32_t buffSize = 240 * 320 * 2;
uint8_t buff1[buffSize] = {0};

int main(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b088      	sub	sp, #32
 80011ac:	af00      	add	r7, sp, #0
	init();
 80011ae:	f000 f8bf 	bl	8001330 <_Z4initv>

	st7789v3 display;
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff ff94 	bl	80010e4 <_ZN8st7789v3C1Ev>
	display.enableBacklight();
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff febd 	bl	8000f40 <_ZN8st7789v315enableBacklightEv>
	display.sendCommand(st7789v3::commands::SWRESET, false);
 80011c6:	f107 0308 	add.w	r3, r7, #8
 80011ca:	2200      	movs	r2, #0
 80011cc:	2101      	movs	r1, #1
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fec4 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	display.sendCommand(st7789v3::commands::SLPOUT);
 80011d4:	f107 0308 	add.w	r3, r7, #8
 80011d8:	2201      	movs	r2, #1
 80011da:	2111      	movs	r1, #17
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff febd 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	display.sendCommand(st7789v3::commands::NORON);
 80011e2:	f107 0308 	add.w	r3, r7, #8
 80011e6:	2201      	movs	r2, #1
 80011e8:	2113      	movs	r1, #19
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff feb6 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	display.sendCommand(st7789v3::commands::DISPON);
 80011f0:	f107 0308 	add.w	r3, r7, #8
 80011f4:	2201      	movs	r2, #1
 80011f6:	2129      	movs	r1, #41	@ 0x29
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff feaf 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	display.sendCommand(st7789v3::commands::INVON);
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	2201      	movs	r2, #1
 8001204:	2121      	movs	r1, #33	@ 0x21
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fea8 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	display.sendCommand(st7789v3::commands::COLMOD);
 800120c:	f107 0308 	add.w	r3, r7, #8
 8001210:	2201      	movs	r2, #1
 8001212:	213a      	movs	r1, #58	@ 0x3a
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fea1 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	uint8_t colmod = 0b01010101;
 800121a:	2355      	movs	r3, #85	@ 0x55
 800121c:	71fb      	strb	r3, [r7, #7]
	display.sendData(&colmod, 1);
 800121e:	1df9      	adds	r1, r7, #7
 8001220:	f107 0008 	add.w	r0, r7, #8
 8001224:	2301      	movs	r3, #1
 8001226:	2201      	movs	r2, #1
 8001228:	f7ff feec 	bl	8001004 <_ZN8st7789v38sendDataEPhmb>
	display.sendCommand(st7789v3::commands::MADCTL);
 800122c:	f107 0308 	add.w	r3, r7, #8
 8001230:	2201      	movs	r2, #1
 8001232:	2136      	movs	r1, #54	@ 0x36
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fe91 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
	uint8_t madctl = 0b000000000;
 800123a:	2300      	movs	r3, #0
 800123c:	71bb      	strb	r3, [r7, #6]
	display.sendData(&madctl, 1);
 800123e:	1db9      	adds	r1, r7, #6
 8001240:	f107 0008 	add.w	r0, r7, #8
 8001244:	2301      	movs	r3, #1
 8001246:	2201      	movs	r2, #1
 8001248:	f7ff fedc 	bl	8001004 <_ZN8st7789v38sendDataEPhmb>

	display.setColumnAddr(0, 239);
 800124c:	f107 0308 	add.w	r3, r7, #8
 8001250:	22ef      	movs	r2, #239	@ 0xef
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff57 	bl	8001108 <_ZN8st7789v313setColumnAddrEtt>
	display.setRowAddr(0, 319);
 800125a:	f107 0308 	add.w	r3, r7, #8
 800125e:	f240 123f 	movw	r2, #319	@ 0x13f
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff77 	bl	8001158 <_ZN8st7789v310setRowAddrEtt>


	uint32_t chunks = (buffSize + chunkSize - 1) / chunkSize;
 800126a:	2303      	movs	r3, #3
 800126c:	613b      	str	r3, [r7, #16]
	uint32_t lastChunkSize = buffSize % chunkSize;
 800126e:	f645 0302 	movw	r3, #22530	@ 0x5802
 8001272:	60fb      	str	r3, [r7, #12]
	uint32_t k = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
	while(true){
		display.sendCommand(st7789v3::commands::RAMWR);
 8001278:	f107 0308 	add.w	r3, r7, #8
 800127c:	2201      	movs	r2, #1
 800127e:	212c      	movs	r1, #44	@ 0x2c
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fe6b 	bl	8000f5c <_ZN8st7789v311sendCommandENS_8commandsEb>
		for (uint32_t i = 0; i < buffSize; i++){
 8001286:	2300      	movs	r3, #0
 8001288:	61bb      	str	r3, [r7, #24]
 800128a:	e01e      	b.n	80012ca <main+0x122>
			buff1[i] = i*k;
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	b2da      	uxtb	r2, r3
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	fb12 f303 	smulbb	r3, r2, r3
 8001298:	b2d9      	uxtb	r1, r3
 800129a:	4a23      	ldr	r2, [pc, #140]	@ (8001328 <main+0x180>)
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	4413      	add	r3, r2
 80012a0:	460a      	mov	r2, r1
 80012a2:	701a      	strb	r2, [r3, #0]
			i++;
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	3301      	adds	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
			buff1[i] = (i-1)*k;
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	3b01      	subs	r3, #1
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	fb12 f303 	smulbb	r3, r2, r3
 80012b8:	b2d9      	uxtb	r1, r3
 80012ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001328 <main+0x180>)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	4413      	add	r3, r2
 80012c0:	460a      	mov	r2, r1
 80012c2:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < buffSize; i++){
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	3301      	adds	r3, #1
 80012c8:	61bb      	str	r3, [r7, #24]
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	f5b3 3f16 	cmp.w	r3, #153600	@ 0x25800
 80012d0:	d3dc      	bcc.n	800128c <main+0xe4>
		}
		k++;
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3301      	adds	r3, #1
 80012d6:	61fb      	str	r3, [r7, #28]
		for (uint32_t i = 0; i < (chunks - 1); i++){
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	e00f      	b.n	80012fe <main+0x156>
			display.sendData(&buff1[i*chunkSize], chunkSize);
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	4613      	mov	r3, r2
 80012e2:	041b      	lsls	r3, r3, #16
 80012e4:	1a9b      	subs	r3, r3, r2
 80012e6:	4a10      	ldr	r2, [pc, #64]	@ (8001328 <main+0x180>)
 80012e8:	1899      	adds	r1, r3, r2
 80012ea:	f107 0008 	add.w	r0, r7, #8
 80012ee:	2301      	movs	r3, #1
 80012f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f4:	f7ff fe86 	bl	8001004 <_ZN8st7789v38sendDataEPhmb>
		for (uint32_t i = 0; i < (chunks - 1); i++){
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	3301      	adds	r3, #1
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	3b01      	subs	r3, #1
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	429a      	cmp	r2, r3
 8001306:	d3ea      	bcc.n	80012de <main+0x136>
		}
		display.sendData(&buff1[chunkSize*(chunks-1)], lastChunkSize);
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4613      	mov	r3, r2
 800130c:	041b      	lsls	r3, r3, #16
 800130e:	1a9a      	subs	r2, r3, r2
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <main+0x184>)
 8001312:	4413      	add	r3, r2
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <main+0x180>)
 8001316:	1899      	adds	r1, r3, r2
 8001318:	f107 0008 	add.w	r0, r7, #8
 800131c:	2301      	movs	r3, #1
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	f7ff fe70 	bl	8001004 <_ZN8st7789v38sendDataEPhmb>
	}
 8001324:	e7a8      	b.n	8001278 <main+0xd0>
 8001326:	bf00      	nop
 8001328:	2400001c 	.word	0x2400001c
 800132c:	ffff0001 	.word	0xffff0001

08001330 <_Z4initv>:
 * B12 DC	(Data/Command select)
 * A15 NSS
 * C7  BLK	(Black light)
 */

void init(){
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
	reallocPeripheral(AHB4_Peripheral::hsem);
 8001334:	2100      	movs	r1, #0
 8001336:	2019      	movs	r0, #25
 8001338:	f7ff facc 	bl	80008d4 <_Z17reallocPeripheral15AHB4_Peripheral6SysCPU>
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}

08001340 <SystemInit>:

#define tim2_it				(1 << 28)

#define __CPU_M7

void SystemInit(void){
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	//Set full access privilege to enable FPU
	CPACR |= (0xF << 20);
 8001344:	4b05      	ldr	r3, [pc, #20]	@ (800135c <SystemInit+0x1c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a04      	ldr	r2, [pc, #16]	@ (800135c <SystemInit+0x1c>)
 800134a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800134e:	6013      	str	r3, [r2, #0]
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000ed88 	.word	0xe000ed88

08001360 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001360:	480d      	ldr	r0, [pc, #52]	@ (8001398 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001362:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001364:	f7ff ffec 	bl	8001340 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001368:	480c      	ldr	r0, [pc, #48]	@ (800139c <LoopForever+0x6>)
  ldr r1, =_edata
 800136a:	490d      	ldr	r1, [pc, #52]	@ (80013a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800136c:	4a0d      	ldr	r2, [pc, #52]	@ (80013a4 <LoopForever+0xe>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001370:	e002      	b.n	8001378 <LoopCopyDataInit>

08001372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001376:	3304      	adds	r3, #4

08001378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800137c:	d3f9      	bcc.n	8001372 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800137e:	4a0a      	ldr	r2, [pc, #40]	@ (80013a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001380:	4c0a      	ldr	r4, [pc, #40]	@ (80013ac <LoopForever+0x16>)
  movs r3, #0
 8001382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001384:	e001      	b.n	800138a <LoopFillZerobss>

08001386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001388:	3204      	adds	r2, #4

0800138a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800138c:	d3fb      	bcc.n	8001386 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800138e:	f000 f811 	bl	80013b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001392:	f7ff ff09 	bl	80011a8 <main>

08001396 <LoopForever>:

LoopForever:
  b LoopForever
 8001396:	e7fe      	b.n	8001396 <LoopForever>
  ldr   r0, =_estack
 8001398:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800139c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80013a0:	24000000 	.word	0x24000000
  ldr r2, =_sidata
 80013a4:	08001420 	.word	0x08001420
  ldr r2, =_sbss
 80013a8:	24000000 	.word	0x24000000
  ldr r4, =_ebss
 80013ac:	2402581c 	.word	0x2402581c

080013b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013b0:	e7fe      	b.n	80013b0 <ADC1_2_IRQHandler>
	...

080013b4 <__libc_init_array>:
 80013b4:	b570      	push	{r4, r5, r6, lr}
 80013b6:	4d0d      	ldr	r5, [pc, #52]	@ (80013ec <__libc_init_array+0x38>)
 80013b8:	4c0d      	ldr	r4, [pc, #52]	@ (80013f0 <__libc_init_array+0x3c>)
 80013ba:	1b64      	subs	r4, r4, r5
 80013bc:	10a4      	asrs	r4, r4, #2
 80013be:	2600      	movs	r6, #0
 80013c0:	42a6      	cmp	r6, r4
 80013c2:	d109      	bne.n	80013d8 <__libc_init_array+0x24>
 80013c4:	4d0b      	ldr	r5, [pc, #44]	@ (80013f4 <__libc_init_array+0x40>)
 80013c6:	4c0c      	ldr	r4, [pc, #48]	@ (80013f8 <__libc_init_array+0x44>)
 80013c8:	f000 f818 	bl	80013fc <_init>
 80013cc:	1b64      	subs	r4, r4, r5
 80013ce:	10a4      	asrs	r4, r4, #2
 80013d0:	2600      	movs	r6, #0
 80013d2:	42a6      	cmp	r6, r4
 80013d4:	d105      	bne.n	80013e2 <__libc_init_array+0x2e>
 80013d6:	bd70      	pop	{r4, r5, r6, pc}
 80013d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80013dc:	4798      	blx	r3
 80013de:	3601      	adds	r6, #1
 80013e0:	e7ee      	b.n	80013c0 <__libc_init_array+0xc>
 80013e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80013e6:	4798      	blx	r3
 80013e8:	3601      	adds	r6, #1
 80013ea:	e7f2      	b.n	80013d2 <__libc_init_array+0x1e>
 80013ec:	08001418 	.word	0x08001418
 80013f0:	08001418 	.word	0x08001418
 80013f4:	08001418 	.word	0x08001418
 80013f8:	0800141c 	.word	0x0800141c

080013fc <_init>:
 80013fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013fe:	bf00      	nop
 8001400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001402:	bc08      	pop	{r3}
 8001404:	469e      	mov	lr, r3
 8001406:	4770      	bx	lr

08001408 <_fini>:
 8001408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800140a:	bf00      	nop
 800140c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800140e:	bc08      	pop	{r3}
 8001410:	469e      	mov	lr, r3
 8001412:	4770      	bx	lr
