#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep  6 14:36:32 2021
# Process ID: 295092
# Current directory: C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1
# Command line: vivado.exe -log design_1_umbral_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_umbral_0_5.tcl
# Log file: C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1/design_1_umbral_0_5.vds
# Journal file: C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_umbral_0_5.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/guill/Documents/Vitis_workspace/TFM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_umbral_0_5 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 160784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.270 ; gain = 51.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_umbral_0_5' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ip/design_1_umbral_0_5/synth/design_1_umbral_0_5.v:58]
INFO: [Synth 8-6157] synthesizing module 'umbral' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'umbral_regslice_both' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'umbral_regslice_both' (1#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'umbral_regslice_both__parameterized0' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'umbral_regslice_both__parameterized0' (1#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'umbral_regslice_both__parameterized1' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'umbral_regslice_both__parameterized1' (1#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'umbral_regslice_both__parameterized2' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'umbral_regslice_both__parameterized2' (1#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'umbral_regslice_both__parameterized3' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
	Parameter DataWidth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'umbral_regslice_both__parameterized3' (1#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'umbral_regslice_both__parameterized4' [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
	Parameter DataWidth bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'umbral_regslice_both__parameterized4' (1#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'umbral' (2#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_umbral_0_5' (3#1) [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ip/design_1_umbral_0_5/synth/design_1_umbral_0_5.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.594 ; gain = 111.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.594 ; gain = 111.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.594 ; gain = 111.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1237.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ip/design_1_umbral_0_5/constraints/umbral_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/guill/Documents/Vivado/Umbral/Umbral.gen/sources_1/bd/design_1/ip/design_1_umbral_0_5/constraints/umbral_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1358.504 ; gain = 12.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_output_V_keep_V_U' (umbral_regslice_both__parameterized0) to 'inst/regslice_both_output_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1358.504 ; gain = 232.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |    39|
|5     |LUT4   |     4|
|6     |LUT5   |     3|
|7     |LUT6   |    40|
|8     |FDRE   |   120|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1367.559 ; gain = 120.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.559 ; gain = 241.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1376.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1376.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1376.355 ; gain = 249.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1/design_1_umbral_0_5.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_umbral_0_5, cache-ID = f8dd79092643ccdf
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/guill/Documents/Vivado/Umbral/Umbral.runs/design_1_umbral_0_5_synth_1/design_1_umbral_0_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_umbral_0_5_utilization_synth.rpt -pb design_1_umbral_0_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  6 14:37:13 2021...
