$date
	Mon May 31 10:23:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_SbRb_Latch_gatelevel $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # Rb $end
$var reg 1 $ Sb $end
$scope module M0 $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 # Rb $end
$var wire 1 $ Sb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
x"
x!
$end
#5
1"
#10
0!
#30
1$
#60
0#
#65
1!
#70
0"
#90
1#
#120
0$
0#
#125
1"
#150
1$
1#
#155
0"
0!
#160
1!
1"
#165
0"
0!
#170
1!
1"
#175
0"
0!
#180
1!
1"
0$
#185
0!
#250
