INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:53:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_6_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Destination:            buffer11/outs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.820ns  (clk rise@4.820ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.106ns (41.600%)  route 2.957ns (58.400%))
  Logic Levels:           19  (CARRY4=12 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.303 - 4.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2026, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X23Y141        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_6_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_6_q_reg/Q
                         net (fo=33, routed)          0.463     1.187    lsq3/handshake_lsq_lsq3_core/ldq_alloc_6_q
    SLICE_X23Y138        LUT3 (Prop_lut3_I0_O)        0.043     1.230 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_12__0/O
                         net (fo=1, routed)           0.455     1.686    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_6[0]
    SLICE_X22Y142        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.882 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.882    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9_n_0
    SLICE_X22Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.932 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.932    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.079 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10/O[3]
                         net (fo=2, routed)           0.256     2.335    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[15]
    SLICE_X22Y145        LUT5 (Prop_lut5_I1_O)        0.120     2.455 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_6/O
                         net (fo=33, routed)          0.487     2.942    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_7_0
    SLICE_X16Y145        LUT4 (Prop_lut4_I3_O)        0.043     2.985 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1/O
                         net (fo=1, routed)           0.170     3.155    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1_n_0
    SLICE_X16Y144        LUT5 (Prop_lut5_I4_O)        0.043     3.198 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2/O
                         net (fo=1, routed)           0.290     3.488    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2_n_0
    SLICE_X16Y144        LUT6 (Prop_lut6_I5_O)        0.043     3.531 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_1__2/O
                         net (fo=3, routed)           0.339     3.869    load0/data_tehb/control/D[1]
    SLICE_X17Y144        LUT3 (Prop_lut3_I2_O)        0.043     3.912 r  load0/data_tehb/control/result_carry_i_3/O
                         net (fo=1, routed)           0.173     4.085    addi1/lhs[1]
    SLICE_X19Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.327 r  addi1/result_carry/CO[3]
                         net (fo=1, routed)           0.000     4.327    addi1/result_carry_n_0
    SLICE_X19Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.480 r  addi1/result_carry__0/O[1]
                         net (fo=2, routed)           0.323     4.803    load2/data_tehb/control/outs_reg[7][1]
    SLICE_X20Y145        LUT4 (Prop_lut4_I0_O)        0.119     4.922 r  load2/data_tehb/control/result__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.922    addi1/outs_reg[7]_0[1]
    SLICE_X20Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.168 r  addi1/result__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.168    addi1/result__93_carry__0_n_0
    SLICE_X20Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.218 r  addi1/result__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.218    addi1/result__93_carry__1_n_0
    SLICE_X20Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.268 r  addi1/result__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.268    addi1/result__93_carry__2_n_0
    SLICE_X20Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.318 r  addi1/result__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.318    addi1/result__93_carry__3_n_0
    SLICE_X20Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.368 r  addi1/result__93_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.369    addi1/result__93_carry__4_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.419 r  addi1/result__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.419    addi1/result__93_carry__5_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.571 r  addi1/result__93_carry__6/O[1]
                         net (fo=1, routed)           0.000     5.571    buffer11/D[29]
    SLICE_X20Y151        FDRE                                         r  buffer11/outs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.820     4.820 r  
                                                      0.000     4.820 r  clk (IN)
                         net (fo=2026, unset)         0.483     5.303    buffer11/clk
    SLICE_X20Y151        FDRE                                         r  buffer11/outs_reg[29]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty           -0.035     5.267    
    SLICE_X20Y151        FDRE (Setup_fdre_C_D)        0.076     5.343    buffer11/outs_reg[29]
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 -0.227    




