

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s'
================================================================
* Date:           Wed Nov 15 18:38:10 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.979 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      140|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       18|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       18|      167|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_59_fu_252_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln415_fu_120_p2         |     +    |      0|  0|   8|           8|           8|
    |and_ln415_1_fu_110_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln415_8_fu_242_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln416_59_fu_272_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_140_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_60_p2      |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_8_fu_192_p2     |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln768_59_fu_294_p2     |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_162_p2        |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_59_fu_288_p2     |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_156_p2        |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_59_fu_228_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_96_p2           |    or    |      0|  0|   2|           1|           1|
    |select_ln1494_59_fu_316_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln1494_fu_184_p3     |  select  |      0|  0|   8|           1|           8|
    |select_ln340_1_fu_176_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln340_8_fu_308_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln777_59_fu_300_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_168_p3      |  select  |      0|  0|   2|           1|           1|
    |xor_ln416_59_fu_266_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_134_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 140|          87|          69|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   17|         34|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |ap_return_0_preg  |  8|   0|    8|          0|
    |ap_return_1_preg  |  8|   0|    8|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 18|   0|   18|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_done        | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_return_0    | out |    8| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|ap_return_1    | out |    8| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> | return value |
|data_1_V_read  |  in |   16|   ap_none  |                              data_1_V_read                              |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                              data_8_V_read                              |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.67ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 5 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_1_V_read_1, i32 2, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 6 'partselect' 'trunc_ln' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 2)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 7 'bitselect' 'tmp' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln718 = trunc i16 %data_1_V_read_1 to i1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 8 'trunc' 'trunc_ln718' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 9 'bitselect' 'tmp_241' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %trunc_ln718, %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 10 'or' 'or_ln412' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 1)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 11 'bitselect' 'tmp_242' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415_1 = and i1 %or_ln412, %tmp_242" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 12 'and' 'and_ln415_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415_1 to i8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 13 'zext' 'zext_ln415' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'add' 'add_ln415' <Predicate = (icmp_ln1494_1)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415, i32 7)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'bitselect' 'tmp_243' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%xor_ln416 = xor i1 %tmp_243, true" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'xor' 'xor_ln416' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%and_ln416 = and i1 %tmp_241, %xor_ln416" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'and' 'and_ln416' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_20_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_1, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'partselect' 'p_Result_20_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln879 = icmp eq i6 %p_Result_20_1, -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'icmp' 'icmp_ln879' <Predicate = (icmp_ln1494_1 & and_ln416)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_20_1, 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'icmp' 'icmp_ln768' <Predicate = (icmp_ln1494_1 & !and_ln416)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'select' 'select_ln777' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%select_ln340_1 = select i1 %select_ln777, i8 %add_ln415, i8 -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'select' 'select_ln340_1' <Predicate = (icmp_ln1494_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1494 = select i1 %icmp_ln1494_1, i8 %select_ln340_1, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'select' 'select_ln1494' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %data_8_V_read_1, i32 2, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'partselect' 'trunc_ln708_s' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 2)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'bitselect' 'tmp_244' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%trunc_ln718_59 = trunc i16 %data_8_V_read_1 to i1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'trunc' 'trunc_ln718_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 9)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'bitselect' 'tmp_245' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%or_ln412_59 = or i1 %trunc_ln718_59, %tmp_244" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'or' 'or_ln412_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 1)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'bitselect' 'tmp_246' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%and_ln415_8 = and i1 %or_ln412_59, %tmp_246" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'and' 'and_ln415_8' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_59)   --->   "%zext_ln415_59 = zext i1 %and_ln415_8 to i8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'zext' 'zext_ln415_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns) (out node of the LUT)   --->   "%add_ln415_59 = add i8 %zext_ln415_59, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'add' 'add_ln415_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %add_ln415_59, i32 7)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'bitselect' 'tmp_247' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%xor_ln416_59 = xor i1 %tmp_247, true" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'xor' 'xor_ln416_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%and_ln416_59 = and i1 %tmp_245, %xor_ln416_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'and' 'and_ln416_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_20_8 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_1, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'partselect' 'p_Result_20_8' <Predicate = (icmp_ln1494_8)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln879_59 = icmp eq i6 %p_Result_20_8, -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'icmp' 'icmp_ln879_59' <Predicate = (icmp_ln1494_8 & and_ln416_59)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln768_59 = icmp eq i6 %p_Result_20_8, 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'icmp' 'icmp_ln768_59' <Predicate = (icmp_ln1494_8 & !and_ln416_59)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_59, i1 %icmp_ln768_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'select' 'select_ln777_59' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_59)   --->   "%select_ln340_8 = select i1 %select_ln777_59, i8 %add_ln415_59, i8 -1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'select' 'select_ln340_8' <Predicate = (icmp_ln1494_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1494_59 = select i1 %icmp_ln1494_8, i8 %select_ln340_8, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'select' 'select_ln1494_59' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8 } undef, i8 %select_ln1494, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8 } %mrv, i8 %select_ln1494_59, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "ret { i8, i8 } %mrv_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_8_V_read_1   (read        ) [ 00]
data_1_V_read_1   (read        ) [ 00]
specpipeline_ln40 (specpipeline) [ 00]
icmp_ln1494_1     (icmp        ) [ 01]
trunc_ln          (partselect  ) [ 00]
tmp               (bitselect   ) [ 00]
trunc_ln718       (trunc       ) [ 00]
tmp_241           (bitselect   ) [ 00]
or_ln412          (or          ) [ 00]
tmp_242           (bitselect   ) [ 00]
and_ln415_1       (and         ) [ 00]
zext_ln415        (zext        ) [ 00]
add_ln415         (add         ) [ 00]
tmp_243           (bitselect   ) [ 00]
xor_ln416         (xor         ) [ 00]
and_ln416         (and         ) [ 01]
p_Result_20_1     (partselect  ) [ 00]
icmp_ln879        (icmp        ) [ 00]
icmp_ln768        (icmp        ) [ 00]
select_ln777      (select      ) [ 00]
select_ln340_1    (select      ) [ 00]
select_ln1494     (select      ) [ 00]
icmp_ln1494_8     (icmp        ) [ 01]
trunc_ln708_s     (partselect  ) [ 00]
tmp_244           (bitselect   ) [ 00]
trunc_ln718_59    (trunc       ) [ 00]
tmp_245           (bitselect   ) [ 00]
or_ln412_59       (or          ) [ 00]
tmp_246           (bitselect   ) [ 00]
and_ln415_8       (and         ) [ 00]
zext_ln415_59     (zext        ) [ 00]
add_ln415_59      (add         ) [ 00]
tmp_247           (bitselect   ) [ 00]
xor_ln416_59      (xor         ) [ 00]
and_ln416_59      (and         ) [ 01]
p_Result_20_8     (partselect  ) [ 00]
icmp_ln879_59     (icmp        ) [ 00]
icmp_ln768_59     (icmp        ) [ 00]
select_ln777_59   (select      ) [ 00]
select_ln340_8    (select      ) [ 00]
select_ln1494_59  (select      ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
ret_ln50          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_1_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_8_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="data_8_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_1_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln1494_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="0" index="3" bw="5" slack="0"/>
<pin id="71" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln718_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_241_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_241/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="or_ln412_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_242_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_242/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="and_ln415_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln415_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln415_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_243_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_243/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_ln416_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="and_ln416_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Result_20_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="5" slack="0"/>
<pin id="151" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln879_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln768_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln777_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln340_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln1494_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1494_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_8/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln708_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_244_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_244/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln718_59_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_59/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_245_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_245/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln412_59_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_59/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_246_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_246/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln415_8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln415_59_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_59/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln415_59_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_59/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_247_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_247/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln416_59_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_59/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln416_59_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_59/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_20_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="0" index="3" bw="5" slack="0"/>
<pin id="283" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_8/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln879_59_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_59/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln768_59_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_59/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln777_59_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_59/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln340_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln1494_59_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_59/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mrv_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mrv_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="54" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="54" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="54" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="84" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="76" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="96" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="66" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="88" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="54" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="146" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="146" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="140" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="156" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="120" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="60" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="176" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="48" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="48" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="48" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="48" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="48" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="216" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="208" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="48" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="228" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="198" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="220" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="48" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="292"><net_src comp="278" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="278" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="272" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="288" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="252" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="192" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="184" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="316" pin="3"/><net_sink comp="330" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> : data_1_V_read | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config11> : data_8_V_read | {1 }
  - Chain level:
	State 1
		or_ln412 : 1
		and_ln415_1 : 1
		zext_ln415 : 1
		add_ln415 : 2
		tmp_243 : 3
		xor_ln416 : 4
		and_ln416 : 4
		icmp_ln879 : 1
		icmp_ln768 : 1
		select_ln777 : 4
		select_ln340_1 : 5
		select_ln1494 : 6
		or_ln412_59 : 1
		and_ln415_8 : 1
		zext_ln415_59 : 1
		add_ln415_59 : 2
		tmp_247 : 3
		xor_ln416_59 : 4
		and_ln416_59 : 4
		icmp_ln879_59 : 1
		icmp_ln768_59 : 1
		select_ln777_59 : 4
		select_ln340_8 : 5
		select_ln1494_59 : 6
		mrv : 7
		mrv_1 : 8
		ret_ln50 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     icmp_ln1494_1_fu_60    |    0    |    13   |
|          |      icmp_ln879_fu_156     |    0    |    11   |
|   icmp   |      icmp_ln768_fu_162     |    0    |    11   |
|          |    icmp_ln1494_8_fu_192    |    0    |    13   |
|          |    icmp_ln879_59_fu_288    |    0    |    11   |
|          |    icmp_ln768_59_fu_294    |    0    |    11   |
|----------|----------------------------|---------|---------|
|          |     select_ln777_fu_168    |    0    |    2    |
|          |    select_ln340_1_fu_176   |    0    |    8    |
|  select  |    select_ln1494_fu_184    |    0    |    8    |
|          |   select_ln777_59_fu_300   |    0    |    2    |
|          |    select_ln340_8_fu_308   |    0    |    8    |
|          |   select_ln1494_59_fu_316  |    0    |    8    |
|----------|----------------------------|---------|---------|
|    add   |      add_ln415_fu_120      |    0    |    8    |
|          |     add_ln415_59_fu_252    |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |     and_ln415_1_fu_110     |    0    |    2    |
|    and   |      and_ln416_fu_140      |    0    |    2    |
|          |     and_ln415_8_fu_242     |    0    |    2    |
|          |     and_ln416_59_fu_272    |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln412_fu_96       |    0    |    2    |
|          |     or_ln412_59_fu_228     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln416_fu_134      |    0    |    2    |
|          |     xor_ln416_59_fu_266    |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | data_8_V_read_1_read_fu_48 |    0    |    0    |
|          | data_1_V_read_1_read_fu_54 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       trunc_ln_fu_66       |    0    |    0    |
|partselect|    p_Result_20_1_fu_146    |    0    |    0    |
|          |    trunc_ln708_s_fu_198    |    0    |    0    |
|          |    p_Result_20_8_fu_278    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          tmp_fu_76         |    0    |    0    |
|          |        tmp_241_fu_88       |    0    |    0    |
|          |       tmp_242_fu_102       |    0    |    0    |
| bitselect|       tmp_243_fu_126       |    0    |    0    |
|          |       tmp_244_fu_208       |    0    |    0    |
|          |       tmp_245_fu_220       |    0    |    0    |
|          |       tmp_246_fu_234       |    0    |    0    |
|          |       tmp_247_fu_258       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln718_fu_84     |    0    |    0    |
|          |    trunc_ln718_59_fu_216   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln415_fu_116     |    0    |    0    |
|          |    zext_ln415_59_fu_248    |    0    |    0    |
|----------|----------------------------|---------|---------|
|insertvalue|         mrv_fu_324         |    0    |    0    |
|          |        mrv_1_fu_330        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   138   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   138  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   138  |
+-----------+--------+--------+
