INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary, at Fri Mar  8 19:30:16 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Fri Mar  8 19:30:17 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:30:51] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:31:56] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:32:20] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 335556 ; free virtual = 837960
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:32:20] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -nk alveo_hls4ml:4 -sp alveo_hls4ml_1.in:HBM[0:3] -sp alveo_hls4ml_1.out:HBM[4:7] -sp alveo_hls4ml_2.in:HBM[8:11] -sp alveo_hls4ml_2.out:HBM[12:15] -sp alveo_hls4ml_3.in:HBM[16:19] -sp alveo_hls4ml_3.out:HBM[20:23] -sp alveo_hls4ml_4.in:HBM[24:27] -sp alveo_hls4ml_4.out:HBM[28:31] -dpa_mem_offload false -dmclkid 0 -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 4  {alveo_hls4ml_1 alveo_hls4ml_2 alveo_hls4ml_3 alveo_hls4ml_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[0:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[4:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in, sptag: HBM[8:11]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[12:15]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: in, sptag: HBM[16:19]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_3, k_port: out, sptag: HBM[20:23]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_4, k_port: in, sptag: HBM[24:27]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_4, k_port: out, sptag: HBM[28:31]
INFO: [SYSTEM_LINK 82-37] [19:32:34] cfgen finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 334760 ; free virtual = 837322
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:32:35] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:32:48] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 335196 ; free virtual = 837807
INFO: [v++ 60-1441] [19:32:48] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:30 ; elapsed = 00:01:57 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 334986 ; free virtual = 837871
INFO: [v++ 60-1443] [19:32:49] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [19:33:01] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 334588 ; free virtual = 837364
INFO: [v++ 60-1443] [19:33:02] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [19:33:03] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.92 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 334615 ; free virtual = 837413
INFO: [v++ 60-1443] [19:33:04] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --remote_ip_cache /home/ayvol/accelerator_wrapper/.ipcache --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[19:34:14] Run vpl: Step create_project: Started
Creating Vivado project.
[19:34:59] Run vpl: Step create_project: Completed
[19:34:59] Run vpl: Step create_bd: Started
[19:36:15] Run vpl: Step create_bd: RUNNING...
[19:37:35] Run vpl: Step create_bd: RUNNING...
[19:38:51] Run vpl: Step create_bd: RUNNING...
[19:40:16] Run vpl: Step create_bd: RUNNING...
[19:40:55] Run vpl: Step create_bd: Completed
[19:40:55] Run vpl: Step update_bd: Started
[19:41:06] Run vpl: Step update_bd: Completed
[19:41:06] Run vpl: Step generate_target: Started
[19:42:23] Run vpl: Step generate_target: RUNNING...
[19:43:43] Run vpl: Step generate_target: RUNNING...
[19:45:07] Run vpl: Step generate_target: RUNNING...
[19:46:23] Run vpl: Step generate_target: RUNNING...
[19:47:39] Run vpl: Step generate_target: RUNNING...
[19:49:07] Run vpl: Step generate_target: RUNNING...
[19:50:29] Run vpl: Step generate_target: RUNNING...
[19:52:07] Run vpl: Step generate_target: RUNNING...
[19:53:35] Run vpl: Step generate_target: RUNNING...
[19:55:14] Run vpl: Step generate_target: RUNNING...
[19:56:40] Run vpl: Step generate_target: RUNNING...
[19:58:04] Run vpl: Step generate_target: RUNNING...
[19:58:51] Run vpl: Step generate_target: Completed
[19:58:51] Run vpl: Step config_hw_runs: Started
[19:59:52] Run vpl: Step config_hw_runs: Completed
[19:59:52] Run vpl: Step synth: Started
[20:00:55] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:01:25] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:01:56] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:02:26] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:02:56] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:03:27] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:03:57] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:04:28] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:04:58] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:05:29] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:05:59] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:06:29] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:07:00] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:07:30] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:08:00] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:08:31] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:09:01] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:09:31] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:10:01] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:10:32] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:11:02] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:11:33] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:12:03] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:12:33] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:13:04] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:13:34] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:14:04] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:14:34] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:15:05] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:15:35] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:16:05] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:16:36] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:17:06] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:17:36] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:18:06] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:18:37] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:19:07] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:19:37] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:20:08] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:20:38] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:21:09] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:21:39] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:22:09] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:22:39] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:23:10] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:23:40] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:24:10] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:24:41] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:25:11] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:25:41] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:26:12] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:26:42] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:27:12] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[20:27:43] Block-level synthesis in progress, 1 of 4 jobs complete, 0 jobs running.
[20:28:13] Block-level synthesis in progress, 1 of 4 jobs complete, 0 jobs running.
[20:28:44] Block-level synthesis in progress, 1 of 4 jobs complete, 3 jobs running.
[20:29:14] Block-level synthesis in progress, 4 of 4 jobs complete, 0 jobs running.
[20:29:45] Top-level synthesis in progress.
[20:30:15] Top-level synthesis in progress.
[20:30:45] Top-level synthesis in progress.
[20:31:16] Top-level synthesis in progress.
[20:31:46] Top-level synthesis in progress.
[20:32:16] Top-level synthesis in progress.
[20:32:46] Top-level synthesis in progress.
[20:33:17] Top-level synthesis in progress.
[20:33:47] Top-level synthesis in progress.
[20:34:17] Top-level synthesis in progress.
[20:34:47] Top-level synthesis in progress.
[20:35:18] Top-level synthesis in progress.
[20:35:48] Top-level synthesis in progress.
[20:36:18] Top-level synthesis in progress.
[20:36:49] Top-level synthesis in progress.
[20:37:19] Top-level synthesis in progress.
[20:37:50] Top-level synthesis in progress.
[20:38:20] Top-level synthesis in progress.
[20:38:51] Top-level synthesis in progress.
[20:39:21] Top-level synthesis in progress.
[20:39:51] Top-level synthesis in progress.
[20:40:19] Run vpl: Step synth: Completed
[20:40:19] Run vpl: Step impl: Started
[21:18:11] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 45m 03s 

[21:18:11] Starting logic optimization..
[21:21:44] Phase 1 Retarget
[21:22:14] Phase 2 Constant propagation
[21:23:14] Phase 3 Sweep
[21:25:16] Phase 4 BUFG optimization
[21:25:46] Phase 5 Shift Register Optimization
[21:25:46] Phase 6 Post Processing Netlist
[21:28:48] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 10m 36s 

[21:28:48] Starting logic placement..
[21:29:49] Phase 1 Placer Initialization
[21:29:49] Phase 1.1 Placer Initialization Netlist Sorting
[21:34:51] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[21:37:53] Phase 1.3 Build Placer Netlist Model
[21:45:28] Phase 1.4 Constrain Clocks/Macros
[21:46:29] Phase 2 Global Placement
[21:46:29] Phase 2.1 Floorplanning
[21:49:00] Phase 2.1.1 Partition Driven Placement
[21:49:00] Phase 2.1.1.1 PBP: Partition Driven Placement
[21:51:02] Phase 2.1.1.2 PBP: Clock Region Placement
[21:52:34] Phase 2.1.1.3 PBP: Compute Congestion
[21:53:05] Phase 2.1.1.4 PBP: UpdateTiming
[21:54:07] Phase 2.1.1.5 PBP: Add part constraints
[21:54:07] Phase 2.2 Physical Synthesis After Floorplan
[21:55:40] Phase 2.3 Update Timing before SLR Path Opt
[21:55:40] Phase 2.4 Post-Processing in Floorplanning
[21:55:40] Phase 2.5 Global Placement Core
[22:11:06] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[22:11:37] Phase 2.5.2 Physical Synthesis In Placer
[22:19:19] Phase 3 Detail Placement
[22:20:20] Phase 3.1 Commit Multi Column Macros
[22:20:20] Phase 3.2 Commit Most Macros & LUTRAMs
[22:25:28] Phase 3.3 Small Shape DP
[22:25:28] Phase 3.3.1 Small Shape Clustering
[22:25:59] Phase 3.3.2 Flow Legalize Slice Clusters
[22:26:30] Phase 3.3.3 Slice Area Swap
[22:26:30] Phase 3.3.3.1 Slice Area Swap Initial
[22:28:33] Phase 3.4 Place Remaining
[22:29:04] Phase 3.5 Re-assign LUT pins
[22:30:06] Phase 3.6 Pipeline Register Optimization
[22:30:36] Phase 3.7 Fast Optimization
[22:33:10] Phase 4 Post Placement Optimization and Clean-Up
[22:33:10] Phase 4.1 Post Commit Optimization
[22:38:18] Phase 4.1.1 Post Placement Optimization
[22:38:49] Phase 4.1.1.1 BUFG Insertion
[22:38:49] Phase 1 Physical Synthesis Initialization
[22:40:22] Phase 4.1.1.2 BUFG Replication
[22:40:22] Phase 4.1.1.3 Post Placement Timing Optimization
[23:09:09] Phase 4.1.1.4 Replication
[23:13:15] Phase 4.2 Post Placement Cleanup
[23:13:15] Phase 4.3 Placer Reporting
[23:13:15] Phase 4.3.1 Print Estimated Congestion
[23:14:17] Phase 4.4 Final Placement Cleanup
[23:36:53] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 02h 08m 04s 

[23:36:53] Starting logic routing..
[23:38:56] Phase 1 Build RT Design
[23:46:08] Phase 2 Router Initialization
[23:46:08] Phase 2.1 Fix Topology Constraints
[23:47:10] Phase 2.2 Pre Route Cleanup
[23:48:12] Phase 2.3 Global Clock Net Routing
[23:49:44] Phase 2.4 Update Timing
[23:58:28] Phase 2.5 Update Timing for Bus Skew
[23:58:28] Phase 2.5.1 Update Timing
[00:02:35] Phase 3 Initial Routing
[00:02:35] Phase 3.1 Global Routing
[00:06:11] Phase 4 Rip-up And Reroute
[00:06:11] Phase 4.1 Global Iteration 0
[00:33:25] Phase 4.2 Global Iteration 1
[00:39:04] Phase 4.3 Global Iteration 2
[00:41:07] Phase 5 Delay and Skew Optimization
[00:41:07] Phase 5.1 Delay CleanUp
[00:41:07] Phase 5.1.1 Update Timing
[00:44:12] Phase 5.1.2 Update Timing
[00:47:17] Phase 5.1.3 Update Timing
[00:50:22] Phase 5.2 Clock Skew Optimization
[00:51:55] Phase 6 Post Hold Fix
[00:51:55] Phase 6.1 Hold Fix Iter
[00:52:26] Phase 6.1.1 Update Timing
[00:56:32] Phase 7 Route finalize
[00:57:34] Phase 8 Verifying routed nets
[00:58:05] Phase 9 Depositing Routes
[01:00:39] Phase 10 Leaf Clock Prog Delay Opt
[01:07:19] Phase 10.1 Delay CleanUp
[01:07:19] Phase 10.1.1 Update Timing
[01:10:24] Phase 10.1.2 Update Timing
[01:13:29] Phase 10.1.3 Update Timing
[01:17:06] Phase 10.2 Hold Fix Iter
[01:17:06] Phase 10.2.1 Update Timing
[01:26:21] Phase 11 Depositing Routes
[01:28:55] Phase 12 Resolve XTalk
[01:29:57] Phase 13 Post Router Timing
[01:36:06] Phase 14 Physical Synthesis in Router
[01:36:07] Phase 14.1 Physical Synthesis Initialization
[01:42:47] Phase 14.2 Critical Path Optimization
[01:47:25] Phase 15 Route finalize
[01:47:56] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 02h 11m 02s 

[01:47:56] Starting bitstream generation..
Starting optional post-route physical design optimization.
[02:10:03] Phase 1 Physical Synthesis Initialization
[02:16:44] Phase 2 Critical Path Optimization
[03:28:47] Phase 3 Hold Fix Optimization
Finished optional post-route physical design optimization.
[04:11:00] Creating bitmap...
[04:30:02] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[04:30:02] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 42m 06s 
Check VPL, containing 1 checks, has run: 0 errors
[04:31:42] Run vpl: Step impl: Completed
[04:31:44] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [04:31:53] Run run_link: Step vpl: Completed
Time (s): cpu = 00:09:29 ; elapsed = 08:58:49 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 352910 ; free virtual = 823981
INFO: [v++ 60-1443] [04:31:54] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 202
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [04:32:18] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 357158 ; free virtual = 828042
INFO: [v++ 60-1443] [04:32:20] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 74425074 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3174 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 104619 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 59814 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (74627688 bytes) to the output file: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [04:32:23] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:04 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 356753 ; free virtual = 827761
INFO: [v++ 60-1443] [04:32:23] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.info --input /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [04:32:25] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:01 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 356625 ; free virtual = 827646
INFO: [v++ 60-1443] [04:32:25] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [04:32:25] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.43 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 356578 ; free virtual = 827603
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 9h 2m 23s
INFO: [v++ 60-1653] Closing dispatch client.
