Qflow route logfile created on Sunday 22 October 2023 12:33:18 PM IST
qrouter -noc  -s boolean_equation.cfg
Qrouter detail maze router version 1.4.59.T
Reading LEF data from file /usr/local/share/qflow/tech/osu018/osu018_stdcells.lef.
LEF Read, Line 191: NOTE:  Old format VIARULE ignored.
LEF Read, Line 192: NOTE:  Old format VIARULE ignored.
LEF Read, Line 196: NOTE:  Old format VIARULE ignored.
LEF Read, Line 197: NOTE:  Old format VIARULE ignored.
LEF Read, Line 207: NOTE:  Old format VIARULE ignored.
LEF Read, Line 208: NOTE:  Old format VIARULE ignored.
LEF Read, Line 212: NOTE:  Old format VIARULE ignored.
LEF Read, Line 213: NOTE:  Old format VIARULE ignored.
LEF Read, Line 223: NOTE:  Old format VIARULE ignored.
LEF Read, Line 224: NOTE:  Old format VIARULE ignored.
LEF Read, Line 228: NOTE:  Old format VIARULE ignored.
LEF Read, Line 229: NOTE:  Old format VIARULE ignored.
LEF Read, Line 239: NOTE:  Old format VIARULE ignored.
LEF Read, Line 240: NOTE:  Old format VIARULE ignored.
LEF Read, Line 244: NOTE:  Old format VIARULE ignored.
LEF Read, Line 245: NOTE:  Old format VIARULE ignored.
LEF Read, Line 255: NOTE:  Old format VIARULE ignored.
LEF Read, Line 256: NOTE:  Old format VIARULE ignored.
LEF Read, Line 260: NOTE:  Old format VIARULE ignored.
LEF Read, Line 261: NOTE:  Old format VIARULE ignored.
LEF file:  Defines site core (ignored)
LEF read: Processed 2941 lines.
LEF Read: encountered 0 errors and 20 warnings total.
Vertical route layer at non-minimum pitch 1.6.  Using smaller pitch 0.8, will route on 1-of-2 tracks for layer metal6.
Reading DEF data from file boolean_equation.def.
Diagnostic: Design name: "boolean_equation"
  Processed 5 vias total.
  Processed 8 subcell instances total.
  Processed 8 pins total.
  Processed 9 nets total (0 fixed).
  Processed 2 special nets total (4 fixed).
DEF read: Processed 131 lines.
Output scale = microns / 100, precision 1
No antenna cell defined!
There are 11 nets in this design.
*** Running stage1 routing with defaults
Finished routing net B
Nets remaining: 10
Finished routing net A
Nets remaining: 9
Finished routing net _0_
Nets remaining: 8
Finished routing net D
Nets remaining: 7
Finished routing net C
Nets remaining: 6
Finished routing net E
Nets remaining: 5
Finished routing net _1_
Nets remaining: 4
Finished routing net _2_
Nets remaining: 3
Finished routing net F
Nets remaining: 2

----------------------------------------------
Progress: Stage 1 total routes completed: 9
No failed routes!
----------------------------------------------
*** Running stage3 routing with defaults, 1st round
Finished routing net B
Nets remaining: 10
Finished routing net A
Nets remaining: 9
Finished routing net _0_
Nets remaining: 8
Finished routing net D
Nets remaining: 7
Finished routing net C
Nets remaining: 6
Finished routing net E
Nets remaining: 5
Keeping route for net _1_
Keeping route for net _2_
Finished routing net F
Nets remaining: 2

----------------------------------------------
Progress: Stage 3 total routes completed: 16
No failed routes!
----------------------------------------------
*** Running stage3 routing with defaults, 2nd round
Finished routing net B
Nets remaining: 10
Finished routing net A
Nets remaining: 9
Finished routing net _0_
Nets remaining: 8
Finished routing net D
Nets remaining: 7
Finished routing net C
Nets remaining: 6
Finished routing net E
Nets remaining: 5
Keeping route for net _1_
Keeping route for net _2_
Finished routing net F
Nets remaining: 2

----------------------------------------------
Progress: Stage 3 total routes completed: 23
No failed routes!
----------------------------------------------
*** Writing DEF file boolean_equation_route.def
emit_routes():  DEF file has 9 nets and 4 specialnets.
but qrouter wants to write 11 nets and specialnets.
----------------------------------------------
Final: No failed routes!
----------------------------------------------
*** Writing RC file boolean_equation_route.rc
Running annotate.tcl antenna.out /home/aryavardhan/iverilog/lab_practices/synthesis/boolean_equation.rtlnopwr.v
  /home/aryavardhan/iverilog/lab_practices/synthesis/boolean_equation.spc /home/aryavardhan/iverilog/lab_practices/synthesis/boolean_equation.rtlnopwr.anno.v
  /home/aryavardhan/iverilog/lab_practices/synthesis/boolean_equation.anno.spc  /usr/local/share/qflow/tech/osu018/osu018_stdcells.sp /home/aryavardhan/iverilog/lab_practices/synthesis/boolean_equation_powerground
Running annotate.tcl
found cell FILL pinlist vdd gnd
Done with annotate.tcl
Router script ended on Sunday 22 October 2023 12:33:18 PM IST
