// Seed: 743289271
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2[~1] = 1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  logic id_3;
endmodule
