<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › include › asm › ptrace.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ptrace.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_M32R_PTRACE_H</span>
<span class="cp">#define _ASM_M32R_PTRACE_H</span>

<span class="cm">/*</span>
<span class="cm"> * linux/include/asm-m32r/ptrace.h</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * M32R version:</span>
<span class="cm"> *   Copyright (C) 2001-2002, 2004  Hirokazu Takata &lt;takata at linux-m32r.org&gt;</span>
<span class="cm"> */</span>

<span class="cm">/* 0 - 13 are integer registers (general purpose registers).  */</span>
<span class="cp">#define PT_R4		0</span>
<span class="cp">#define PT_R5		1</span>
<span class="cp">#define PT_R6		2</span>
<span class="cp">#define PT_REGS 	3</span>
<span class="cp">#define PT_R0		4</span>
<span class="cp">#define PT_R1		5</span>
<span class="cp">#define PT_R2		6</span>
<span class="cp">#define PT_R3		7</span>
<span class="cp">#define PT_R7		8</span>
<span class="cp">#define PT_R8		9</span>
<span class="cp">#define PT_R9		10</span>
<span class="cp">#define PT_R10		11</span>
<span class="cp">#define PT_R11		12</span>
<span class="cp">#define PT_R12		13</span>
<span class="cp">#define PT_SYSCNR	14</span>
<span class="cp">#define PT_R13		PT_FP</span>
<span class="cp">#define PT_R14		PT_LR</span>
<span class="cp">#define PT_R15		PT_SP</span>

<span class="cm">/* processor status and miscellaneous context registers.  */</span>
<span class="cp">#define PT_ACC0H	15</span>
<span class="cp">#define PT_ACC0L	16</span>
<span class="cp">#define PT_ACC1H	17	</span><span class="cm">/* ISA_DSP_LEVEL2 only */</span><span class="cp"></span>
<span class="cp">#define PT_ACC1L	18	</span><span class="cm">/* ISA_DSP_LEVEL2 only */</span><span class="cp"></span>
<span class="cp">#define PT_PSW		19</span>
<span class="cp">#define PT_BPC		20</span>
<span class="cp">#define PT_BBPSW	21</span>
<span class="cp">#define PT_BBPC		22</span>
<span class="cp">#define PT_SPU		23</span>
<span class="cp">#define PT_FP		24</span>
<span class="cp">#define PT_LR		25</span>
<span class="cp">#define PT_SPI		26</span>
<span class="cp">#define PT_ORIGR0	27</span>

<span class="cm">/* virtual pt_reg entry for gdb */</span>
<span class="cp">#define PT_PC		30</span>
<span class="cp">#define PT_CBR		31</span>
<span class="cp">#define PT_EVB		32</span>


<span class="cm">/* Control registers.  */</span>
<span class="cp">#define SPR_CR0 PT_PSW</span>
<span class="cp">#define SPR_CR1 PT_CBR		</span><span class="cm">/* read only */</span><span class="cp"></span>
<span class="cp">#define SPR_CR2 PT_SPI</span>
<span class="cp">#define SPR_CR3 PT_SPU</span>
<span class="cp">#define SPR_CR4</span>
<span class="cp">#define SPR_CR5 PT_EVB		</span><span class="cm">/* part of M32R/E, M32R/I core only */</span><span class="cp"></span>
<span class="cp">#define SPR_CR6 PT_BPC</span>
<span class="cp">#define SPR_CR7</span>
<span class="cp">#define SPR_CR8 PT_BBPSW</span>
<span class="cp">#define SPR_CR9</span>
<span class="cp">#define SPR_CR10</span>
<span class="cp">#define SPR_CR11</span>
<span class="cp">#define SPR_CR12</span>
<span class="cp">#define SPR_CR13 PT_WR</span>
<span class="cp">#define SPR_CR14 PT_BBPC</span>
<span class="cp">#define SPR_CR15</span>

<span class="cm">/* this struct defines the way the registers are stored on the</span>
<span class="cm">   stack during a system call. */</span>
<span class="k">struct</span> <span class="n">pt_regs</span> <span class="p">{</span>
	<span class="cm">/* Saved main processor registers. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r6</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">pt_regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r7</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r9</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r10</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r11</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r12</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">syscall_nr</span><span class="p">;</span>

	<span class="cm">/* Saved main processor status and miscellaneous context registers. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acc0h</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acc0l</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acc1h</span><span class="p">;</span>	<span class="cm">/* ISA_DSP_LEVEL2 only */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acc1l</span><span class="p">;</span>	<span class="cm">/* ISA_DSP_LEVEL2 only */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">psw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bpc</span><span class="p">;</span>		<span class="cm">/* saved PC for TRAP syscalls */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bbpsw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bbpc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">spu</span><span class="p">;</span>		<span class="cm">/* saved user stack */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lr</span><span class="p">;</span>		<span class="cm">/* saved PC for JL syscalls */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">spi</span><span class="p">;</span>		<span class="cm">/* saved kernel stack */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">orig_r0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Arbitrarily choose the same ptrace numbers as used by the Sparc code. */</span>
<span class="cp">#define PTRACE_GETREGS		12</span>
<span class="cp">#define PTRACE_SETREGS		13</span>

<span class="cp">#define PTRACE_OLDSETOPTIONS	21</span>

<span class="cm">/* options set using PTRACE_SETOPTIONS */</span>
<span class="cp">#define PTRACE_O_TRACESYSGOOD	0x00000001</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cp">#include &lt;asm/m32r.h&gt;		</span><span class="cm">/* M32R_PSW_BSM, M32R_PSW_BPM */</span><span class="cp"></span>

<span class="cp">#define arch_has_single_step() (1)</span>

<span class="k">struct</span> <span class="n">task_struct</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">init_debug_traps</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#define arch_ptrace_attach(child) \</span>
<span class="cp">	init_debug_traps(child)</span>

<span class="cp">#if defined(CONFIG_ISA_M32R2) || defined(CONFIG_CHIP_VDEC2)</span>
<span class="cp">#define user_mode(regs) ((M32R_PSW_BPM &amp; (regs)-&gt;psw) != 0)</span>
<span class="cp">#elif defined(CONFIG_ISA_M32R)</span>
<span class="cp">#define user_mode(regs) ((M32R_PSW_BSM &amp; (regs)-&gt;psw) != 0)</span>
<span class="cp">#else</span>
<span class="cp">#error unknown isa configuration</span>
<span class="cp">#endif</span>

<span class="cp">#define instruction_pointer(regs) ((regs)-&gt;bpc)</span>
<span class="cp">#define profile_pc(regs) instruction_pointer(regs)</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">withdraw_debug_trap</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">);</span>

<span class="cp">#define task_pt_regs(task) \</span>
<span class="cp">        ((struct pt_regs *)(task_stack_page(task) + THREAD_SIZE) - 1)</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_M32R_PTRACE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
