<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 27 19:54:37 2016

C:/lscc/diamond/3.6_x64/ispfpga\bin\nt64\par -f lcd200_lcd200.p2t
lcd200_lcd200_map.ncd lcd200_lcd200.dir lcd200_lcd200.prf -gui -msgset
C:/Users/Gabriela/Desktop/PracticasG/lcd2/promote.xml


Preference file: lcd200_lcd200.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/      Number      Worst       Timing      Worst       Timing      Run         NCD
Cost [ncd]  Unrouted    Slack       Score       Slack(hold) Score(hold) Time        Status
----------  --------    -----       ------      ----------- ----------- -----       ------
5_1   *     0           468.920     0           0.377       0           18          Complete        


* : Design saved.

Total (real) run time for 1-seed: 18 secs 

par done!

Lattice Place and Route Report for Design &quot;lcd200_lcd200_map.ncd&quot;
Fri May 27 19:54:37 2016


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Gabriela/Desktop/PracticasG/lcd2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lcd200_lcd200_map.ncd lcd200_lcd200.dir/5_1.ncd lcd200_lcd200.prf
Preference file: lcd200_lcd200.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lcd200_lcd200_map.ncd.
Design name: toplcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file &apos;xo2c7000.nph&apos; in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)   32+4(JTAG)/336     11% used
                  32+4(JTAG)/115     31% bonded
   IOLOGIC            1/336          &lt;1% used

   SLICE             81/3432          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 228
Number of Connections: 621

Pin Constraint Summary:
   32 out of 32 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    LCD01.soscout0 (driver: LCD01/OS00/OSCInst0, clk load #: 23)


The following 3 signals are selected to use the secondary clock routing resources:
    LCD05/un2_incontw (driver: SLICE_61, clk load #: 8, sr load #: 0, ce load #: 0)
    LCD06/un2_inflagbuffwrite (driver: SLICE_29, clk load #: 6, sr load #: 0, ce load #: 0)
    LCD01/OS01/un1_outdiv37_RNI0M15 (driver: LCD01/OS01/SLICE_60, clk load #: 0, sr load #: 11, ce load #: 0)

Signal inFlagcc0_c is selected as Global Set/Reset.
Starting Placer Phase 0.
....
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
....................
Placer score = 62466.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  62349
Finished Placer Phase 2.  REAL time: 11 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY &quot;LCD01.soscout0&quot; from OSC on comp &quot;LCD01/OS00/OSCInst0&quot; on site &quot;OSC&quot;, clk load = 23
  SECONDARY &quot;LCD05/un2_incontw&quot; from F0 on comp &quot;SLICE_61&quot; on site &quot;R14C20C&quot;, clk load = 8, ce load = 0, sr load = 0
  SECONDARY &quot;LCD06/un2_inflagbuffwrite&quot; from F1 on comp &quot;SLICE_29&quot; on site &quot;R14C20B&quot;, clk load = 6, ce load = 0, sr load = 0
  SECONDARY &quot;LCD01/OS01/un1_outdiv37_RNI0M15&quot; from F1 on comp &quot;LCD01/OS01/SLICE_60&quot; on site &quot;R14C20D&quot;, clk load = 0, ce load = 0, sr load = 11

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.




I/O Usage Summary (final):
   32 + 4(JTAG) out of 336 (10.7%) PIO sites used.
   32 + 4(JTAG) out of 115 (31.3%) bonded PIO sites used.
   Number of PIO comps: 32; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 8 / 28 ( 28%)  | 2.5V       | -         |
| 1        | 13 / 29 ( 44%) | 2.5V       | -         |
| 2        | 3 / 29 ( 10%)  | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 8 / 10 ( 80%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 9 secs 

Dumping design to file lcd200_lcd200.dir/5_1.ncd.

0 connections routed; 621 unrouted.
Starting router resource preassignment

WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=LCD04.pcw.un2_outcontcw loads=5 clock_loads=1
   Signal=LCD03/un1_inflagc_1_0_a2 loads=1 clock_loads=1
   Signal=LCD03/outWordc_1_RNO[6] loads=1 clock_loads=1
   Signal=LCD03/N_6_i loads=1 clock_loads=1
   Signal=LCD03/N_15_i loads=1 clock_loads=1
   Signal=LCD03/un1_inflagc_8_0 loads=1 clock_loads=1
   Signal=LC   ....     Signal=LCD03/un1_inflagc_7_0 loads=1 clock_loads=1
   Signal=LCD03/un1_inflagc_6_clk loads=3 clock_loads=1
   Signal=LCD03/un1_inflagc_2_0_a2 loads=1 clock_loads=1

Completed router resource preassignment. Real time: 14 secs 

Start NBR router at 19:54:51 05/27/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:54:51 05/27/16

Start NBR section for initial routing at 19:54:52 05/27/16
Level 4, iteration 1
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 15 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:54:52 05/27/16
Level 4, iteration 1
20(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 15 secs 
Level 4, iteration 2
20(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 15 secs 
Level 4, iteration 3
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 15 secs 
Level 4, iteration 4
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 5
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 6
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 7
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 8
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 469.553ns/0.000ns; real time: 16 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 10
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 11
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 13
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 17
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 16 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:54:53 05/27/16

Start NBR section for re-routing at 19:54:54 05/27/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 468.920ns/0.000ns; real time: 17 secs 

Start NBR section for post-routing at 19:54:54 05/27/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 468.920ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=LCD04.pcw.un2_outcontcw loads=5 clock_loads=1
   Signal=LCD03/un1_inflagc_1_0_a2 loads=1 clock_loads=1
   Signal=LCD03/outWordc_1_RNO[6] loads=1 clock_loads=1
   Signal=LCD03/N_6_i loads=1 clock_loads=1
   Signal=LCD03/N_15_i loads=1 clock_loads=1
   Signal=LCD03/un1_inflagc_8_0 loads=1 clock_loads=1
   Signal=LC   ....     Signal=LCD03/un1_inflagc_7_0 loads=1 clock_loads=1
   Signal=LCD03/un1_inflagc_6_clk loads=3 clock_loads=1
   Signal=LCD03/un1_inflagc_2_0_a2 loads=1 clock_loads=1

Total CPU time 14 secs 
Total REAL time: 17 secs 
Completely routed.
End of route.  621 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lcd200_lcd200.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 468.920
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.377
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 14 secs 
Total REAL time to completion: 18 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
