###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:28:45 2023
#  Design:            computer
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   SegD                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 17.915
= Slack Time                  2973.585
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   |  Delay | Arrival | Required | 
     |                             |       |                      |          |        |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+--------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |        |   0.125 | 2973.710 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     |  0.000 |   0.125 | 2973.710 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     |  0.808 |   0.933 | 2974.518 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  |  0.015 |   0.948 | 2974.533 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  |  0.165 |   1.114 | 2974.698 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  |  0.003 |   1.116 | 2974.701 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  |  0.193 |   1.309 | 2974.894 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  |  0.012 |   1.322 | 2974.906 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  |  0.433 |   1.755 | 2975.340 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  |  0.007 |   1.762 | 2975.347 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  |  0.422 |   2.184 | 2975.769 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  |  0.005 |   2.189 | 2975.773 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  |  0.259 |   2.448 | 2976.032 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  |  0.026 |   2.474 | 2976.058 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  |  0.251 |   2.725 | 2976.310 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  |  0.012 |   2.737 | 2976.322 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  |  0.216 |   2.953 | 2976.538 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  |  0.005 |   2.958 | 2976.542 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  |  0.212 |   3.169 | 2976.754 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  |  0.003 |   3.172 | 2976.757 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  |  0.193 |   3.365 | 2976.950 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  |  0.002 |   3.367 | 2976.952 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  |  0.214 |   3.581 | 2977.166 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   |  0.006 |   3.587 | 2977.172 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   |  1.355 |   4.942 | 2978.527 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     |  0.000 |   4.942 | 2978.527 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     |  1.372 |   6.314 | 2979.899 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    |  0.001 |   6.316 | 2979.900 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    |  0.503 |   6.818 | 2980.403 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     |  0.000 |   6.818 | 2980.403 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     |  1.772 |   8.591 | 2982.175 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   |  0.024 |   8.614 | 2982.199 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   |  1.299 |   9.913 | 2983.498 | 
     | U16640/D                    |   v   | n17345               | AOI2110  |  0.001 |   9.914 | 2983.499 | 
     | U16640/Q                    |   ^   | n13217               | AOI2110  |  0.736 |  10.649 | 2984.234 | 
     | U16641/D                    |   ^   | n13217               | AOI310   |  0.000 |  10.650 | 2984.235 | 
     | U16641/Q                    |   v   | n13219               | AOI310   |  0.671 |  11.321 | 2984.906 | 
     | U16642/D                    |   v   | n13219               | OAI310   |  0.001 |  11.322 | 2984.906 | 
     | U16642/Q                    |   ^   | n17335               | OAI310   |  1.015 |  12.336 | 2985.921 | 
     | U16643/D                    |   ^   | n17335               | AOI2110  |  0.000 |  12.337 | 2985.922 | 
     | U16643/Q                    |   v   | n13233               | AOI2110  |  1.132 |  13.469 | 2987.054 | 
     | U16650/B                    |   v   | n13233               | NAND31   |  0.001 |  13.470 | 2987.055 | 
     | U16650/Q                    |   ^   | CORE_SegD            | NAND31   |  2.311 |  15.781 | 2989.366 | 
     | PAD_SegD/A                  |   ^   | CORE_SegD            | BU8P     | -0.006 |  15.775 | 2989.360 | 
     | PAD_SegD/PAD                |   ^   | SegD                 | BU8P     |  2.140 |  17.915 | 2991.500 | 
     | SegD                        |   ^   | SegD                 | computer |  0.000 |  17.915 | 2991.500 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   SegE                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 16.840
= Slack Time                  2974.660
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2974.785 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2974.785 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.933 | 2975.593 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.948 | 2975.609 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.114 | 2975.774 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.116 | 2975.776 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.309 | 2975.969 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.321 | 2975.982 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.755 | 2976.415 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.762 | 2976.422 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.184 | 2976.844 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.188 | 2976.849 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.447 | 2977.108 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.473 | 2977.134 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.251 |   2.725 | 2977.385 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.737 | 2977.397 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.216 |   2.953 | 2977.613 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.958 | 2977.618 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.212 |   3.169 | 2977.830 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.172 | 2977.832 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.193 |   3.365 | 2978.025 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.367 | 2978.028 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.214 |   3.581 | 2978.241 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.006 |   3.587 | 2978.247 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   | 1.355 |   4.942 | 2979.602 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     | 0.000 |   4.942 | 2979.602 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     | 1.372 |   6.314 | 2980.975 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    | 0.001 |   6.315 | 2980.976 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    | 0.503 |   6.818 | 2981.479 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     | 0.000 |   6.818 | 2981.479 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     | 1.772 |   8.590 | 2983.251 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   | 0.024 |   8.614 | 2983.274 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   | 1.299 |   9.913 | 2984.573 | 
     | U16640/D                    |   v   | n17345               | AOI2110  | 0.001 |   9.914 | 2984.574 | 
     | U16640/Q                    |   ^   | n13217               | AOI2110  | 0.736 |  10.649 | 2985.310 | 
     | U16641/D                    |   ^   | n13217               | AOI310   | 0.000 |  10.650 | 2985.310 | 
     | U16641/Q                    |   v   | n13219               | AOI310   | 0.671 |  11.321 | 2985.981 | 
     | U16642/D                    |   v   | n13219               | OAI310   | 0.001 |  11.321 | 2985.982 | 
     | U16642/Q                    |   ^   | n17335               | OAI310   | 1.015 |  12.336 | 2986.997 | 
     | U19742/D                    |   ^   | n17335               | NOR40    | 0.000 |  12.337 | 2986.997 | 
     | U19742/Q                    |   v   | n17340               | NOR40    | 0.909 |  13.246 | 2987.906 | 
     | U19744/C                    |   v   | n17340               | OAI2112  | 0.001 |  13.246 | 2987.907 | 
     | U19744/Q                    |   ^   | CORE_SegE            | OAI2112  | 1.649 |  14.895 | 2989.556 | 
     | PAD_SegE/A                  |   ^   | CORE_SegE            | BU8P     | 0.013 |  14.908 | 2989.569 | 
     | PAD_SegE/PAD                |   ^   | SegE                 | BU8P     | 1.931 |  16.840 | 2991.500 | 
     | SegE                        |   ^   | SegE                 | computer | 0.000 |  16.840 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   SegA                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 16.758
= Slack Time                  2974.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2974.866 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2974.866 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.933 | 2975.675 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.948 | 2975.690 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.114 | 2975.855 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.116 | 2975.858 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.309 | 2976.051 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.321 | 2976.063 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.755 | 2976.496 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.762 | 2976.504 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.184 | 2976.926 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.188 | 2976.930 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.447 | 2977.189 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.473 | 2977.215 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.251 |   2.725 | 2977.466 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.737 | 2977.479 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.216 |   2.953 | 2977.694 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.958 | 2977.699 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.212 |   3.169 | 2977.911 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.172 | 2977.914 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.193 |   3.365 | 2978.106 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.367 | 2978.109 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.214 |   3.581 | 2978.323 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.006 |   3.587 | 2978.328 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   | 1.355 |   4.942 | 2979.684 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     | 0.000 |   4.942 | 2979.684 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     | 1.372 |   6.314 | 2981.056 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    | 0.001 |   6.315 | 2981.057 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    | 0.503 |   6.818 | 2981.560 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     | 0.000 |   6.818 | 2981.560 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     | 1.772 |   8.590 | 2983.332 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   | 0.024 |   8.614 | 2983.356 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   | 1.299 |   9.913 | 2984.655 | 
     | U16640/D                    |   v   | n17345               | AOI2110  | 0.001 |   9.914 | 2984.655 | 
     | U16640/Q                    |   ^   | n13217               | AOI2110  | 0.736 |  10.649 | 2985.391 | 
     | U16641/D                    |   ^   | n13217               | AOI310   | 0.000 |  10.650 | 2985.391 | 
     | U16641/Q                    |   v   | n13219               | AOI310   | 0.671 |  11.321 | 2986.062 | 
     | U16642/D                    |   v   | n13219               | OAI310   | 0.001 |  11.321 | 2986.063 | 
     | U16642/Q                    |   ^   | n17335               | OAI310   | 1.015 |  12.336 | 2987.078 | 
     | U16643/D                    |   ^   | n17335               | AOI2110  | 0.000 |  12.337 | 2987.078 | 
     | U16643/Q                    |   v   | n13233               | AOI2110  | 1.132 |  13.469 | 2988.211 | 
     | U9763/A                     |   v   | n13233               | NAND33   | 0.001 |  13.470 | 2988.212 | 
     | U9763/Q                     |   ^   | CORE_SegA            | NAND33   | 1.405 |  14.875 | 2989.617 | 
     | PAD_SegA/A                  |   ^   | CORE_SegA            | BU8P     | 0.037 |  14.912 | 2989.654 | 
     | PAD_SegA/PAD                |   ^   | SegA                 | BU8P     | 1.846 |  16.758 | 2991.500 | 
     | SegA                        |   ^   | SegA                 | computer | 0.000 |  16.758 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   SegB                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 16.751
= Slack Time                  2974.749
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2974.875 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2974.875 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.934 | 2975.683 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.949 | 2975.698 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.114 | 2975.863 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.117 | 2975.866 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.310 | 2976.059 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.322 | 2976.071 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.755 | 2976.504 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.763 | 2976.512 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.185 | 2976.934 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.189 | 2976.938 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.448 | 2977.197 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.474 | 2977.223 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.225 |   2.699 | 2977.448 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.703 | 2977.452 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.242 |   2.945 | 2977.694 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.012 |   2.957 | 2977.706 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.230 |   3.188 | 2977.937 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.191 | 2977.940 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.211 |   3.402 | 2978.151 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.406 | 2978.155 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.223 |   3.629 | 2978.378 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.633 | 2978.382 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.420 |   5.053 | 2979.802 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   5.053 | 2979.802 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.462 |   6.515 | 2981.264 | 
     | U14713/C                    |   v   | FE_OFN88_n26424      | NAND30   | 0.002 |   6.517 | 2981.266 | 
     | U14713/Q                    |   ^   | n17904               | NAND30   | 1.681 |   8.198 | 2982.947 | 
     | U9266/B                     |   ^   | n17904               | NOR23    | 0.000 |   8.198 | 2982.947 | 
     | U9266/Q                     |   v   | n17901               | NOR23    | 1.237 |   9.435 | 2984.184 | 
     | U16609/B                    |   v   | n17901               | NOR40    | 0.025 |   9.461 | 2984.210 | 
     | U16609/Q                    |   ^   | n17332               | NOR40    | 0.819 |  10.280 | 2985.029 | 
     | U19740/A                    |   ^   | n17332               | CLKIN0   | 0.000 |  10.280 | 2985.029 | 
     | U19740/Q                    |   v   | n17357               | CLKIN0   | 0.830 |  11.110 | 2985.859 | 
     | U9682/A                     |   v   | n17357               | NAND20   | 0.000 |  11.110 | 2985.859 | 
     | U9682/Q                     |   ^   | n17348               | NAND20   | 1.057 |  12.167 | 2986.917 | 
     | U9729/C                     |   ^   | n17348               | NOR30    | 0.000 |  12.168 | 2986.917 | 
     | U9729/Q                     |   v   | n17354               | NOR30    | 0.943 |  13.111 | 2987.860 | 
     | U19750/C                    |   v   | n17354               | OAI2112  | 0.000 |  13.111 | 2987.860 | 
     | U19750/Q                    |   ^   | CORE_SegB            | OAI2112  | 1.658 |  14.769 | 2989.518 | 
     | PAD_SegB/A                  |   ^   | CORE_SegB            | BU8P     | 0.017 |  14.786 | 2989.535 | 
     | PAD_SegB/PAD                |   ^   | SegB                 | BU8P     | 1.965 |  16.751 | 2991.500 | 
     | SegB                        |   ^   | SegB                 | computer | 0.000 |  16.751 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   SegF                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 16.707
= Slack Time                  2974.793
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2974.917 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2974.917 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.933 | 2975.726 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.948 | 2975.741 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.114 | 2975.906 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.116 | 2975.909 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.309 | 2976.102 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.321 | 2976.114 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.755 | 2976.547 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.762 | 2976.555 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.184 | 2976.977 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.188 | 2976.981 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.447 | 2977.240 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.473 | 2977.266 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.251 |   2.725 | 2977.517 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.737 | 2977.530 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.216 |   2.953 | 2977.745 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.958 | 2977.750 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.212 |   3.169 | 2977.962 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.172 | 2977.965 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.193 |   3.365 | 2978.157 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.367 | 2978.160 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.214 |   3.581 | 2978.374 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.006 |   3.587 | 2978.379 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   | 1.355 |   4.942 | 2979.735 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     | 0.000 |   4.942 | 2979.735 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     | 1.372 |   6.314 | 2981.107 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    | 0.001 |   6.315 | 2981.108 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    | 0.503 |   6.818 | 2981.611 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     | 0.000 |   6.818 | 2981.611 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     | 1.772 |   8.590 | 2983.383 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   | 0.024 |   8.614 | 2983.407 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   | 1.299 |   9.913 | 2984.706 | 
     | U16621/C                    |   v   | n17345               | AOI210   | 0.001 |   9.914 | 2984.706 | 
     | U16621/Q                    |   ^   | n17338               | AOI210   | 1.038 |  10.951 | 2985.744 | 
     | U19731/C                    |   ^   | n17338               | OAI210   | 0.000 |  10.952 | 2985.745 | 
     | U19731/Q                    |   v   | n17321               | OAI210   | 0.281 |  11.233 | 2986.026 | 
     | U19732/A                    |   v   | n17321               | CLKIN0   | 0.000 |  11.233 | 2986.026 | 
     | U19732/Q                    |   ^   | n17322               | CLKIN0   | 0.654 |  11.887 | 2986.679 | 
     | U19733/D                    |   ^   | n17322               | NOR40    | 0.000 |  11.887 | 2986.680 | 
     | U19733/Q                    |   v   | n17326               | NOR40    | 1.016 |  12.903 | 2987.696 | 
     | U19734/D                    |   v   | n17326               | OAI2112  | 0.001 |  12.905 | 2987.698 | 
     | U19734/Q                    |   ^   | CORE_SegF            | OAI2112  | 1.850 |  14.755 | 2989.548 | 
     | PAD_SegF/A                  |   ^   | CORE_SegF            | BU8P     | 0.016 |  14.771 | 2989.564 | 
     | PAD_SegF/PAD                |   ^   | SegF                 | BU8P     | 1.936 |  16.707 | 2991.500 | 
     | SegF                        |   ^   | SegF                 | computer | 0.000 |  16.707 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   SegG                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 15.888
= Slack Time                  2975.612
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.126 | 2975.737 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.126 | 2975.737 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.934 | 2976.545 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.949 | 2976.561 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.115 | 2976.726 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.117 | 2976.729 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.310 | 2976.922 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.322 | 2976.934 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.756 | 2977.367 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.763 | 2977.375 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.185 | 2977.796 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.189 | 2977.801 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.448 | 2978.060 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.474 | 2978.086 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.225 |   2.699 | 2978.311 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.703 | 2978.315 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.242 |   2.945 | 2978.557 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.012 |   2.957 | 2978.569 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.230 |   3.188 | 2978.799 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.191 | 2978.803 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.211 |   3.403 | 2979.014 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.406 | 2979.018 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.223 |   3.629 | 2979.241 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.633 | 2979.244 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.420 |   5.053 | 2980.665 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   5.053 | 2980.665 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.462 |   6.516 | 2982.127 | 
     | U9034/A                     |   v   | FE_OFN88_n26424      | NOR40    | 0.003 |   6.518 | 2982.130 | 
     | U9034/Q                     |   ^   | n17351               | NOR40    | 0.595 |   7.113 | 2982.724 | 
     | FE_OFC237_n17351/A          |   ^   | n17351               | BUF2     | 0.000 |   7.113 | 2982.724 | 
     | FE_OFC237_n17351/Q          |   ^   | FE_OFN237_n17351     | BUF2     | 1.726 |   8.838 | 2984.450 | 
     | U16613/A                    |   ^   | FE_OFN237_n17351     | CLKIN1   | 0.024 |   8.862 | 2984.474 | 
     | U16613/Q                    |   v   | n17359               | CLKIN1   | 1.227 |  10.089 | 2985.701 | 
     | U16614/C                    |   v   | n17359               | NOR30    | 0.000 |  10.089 | 2985.701 | 
     | U16614/Q                    |   ^   | n13215               | NOR30    | 0.848 |  10.937 | 2986.549 | 
     | U16617/C                    |   ^   | n13215               | NOR40    | 0.000 |  10.937 | 2986.549 | 
     | U16617/Q                    |   v   | n17327               | NOR40    | 1.372 |  12.309 | 2987.920 | 
     | U9762/B                     |   v   | n17327               | NAND42   | 0.001 |  12.310 | 2987.922 | 
     | U9762/Q                     |   ^   | CORE_SegG            | NAND42   | 1.702 |  14.012 | 2989.624 | 
     | PAD_SegG/A                  |   ^   | CORE_SegG            | BU8P     | 0.007 |  14.019 | 2989.631 | 
     | PAD_SegG/PAD                |   ^   | SegG                 | BU8P     | 1.869 |  15.888 | 2991.500 | 
     | SegG                        |   ^   | SegG                 | computer | 0.000 |  15.888 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   SegC                        (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3114_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 15.691
= Slack Time                  2975.809
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2975.934 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2975.934 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.933 | 2976.742 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.948 | 2976.758 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.114 | 2976.923 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.116 | 2976.925 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.309 | 2977.118 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.321 | 2977.131 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.755 | 2977.564 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.762 | 2977.571 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.184 | 2977.993 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.188 | 2977.998 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.447 | 2978.257 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.473 | 2978.283 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.225 |   2.698 | 2978.508 | 
     | CORE_Clock__L7_I15/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.003 |   2.702 | 2978.511 | 
     | CORE_Clock__L7_I15/Q        |   v   | CORE_Clock__L7_N15   | CLKIN15  | 0.173 |   2.875 | 2978.684 | 
     | CORE_Clock__L8_I29/A        |   v   | CORE_Clock__L7_N15   | CLKIN15  | 0.010 |   2.885 | 2978.694 | 
     | CORE_Clock__L8_I29/Q        |   ^   | CORE_Clock__L8_N29   | CLKIN15  | 0.212 |   3.097 | 2978.906 | 
     | CORE_Clock__L9_I56/A        |   ^   | CORE_Clock__L8_N29   | CLKIN15  | 0.004 |   3.101 | 2978.910 | 
     | CORE_Clock__L9_I56/Q        |   v   | CORE_Clock__L9_N56   | CLKIN15  | 0.196 |   3.297 | 2979.106 | 
     | CORE_Clock__L10_I109/A      |   v   | CORE_Clock__L9_N56   | CLKIN15  | 0.003 |   3.300 | 2979.109 | 
     | CORE_Clock__L10_I109/Q      |   ^   | CORE_Clock__L10_N109 | CLKIN15  | 0.236 |   3.536 | 2979.345 | 
     | master_clock_r_REG3114_S1/C |   ^   | CORE_Clock__L10_N109 | DFSP1    | 0.007 |   3.543 | 2979.353 | 
     | master_clock_r_REG3114_S1/Q |   ^   | n25739               | DFSP1    | 1.227 |   4.770 | 2980.579 | 
     | FE_OFC71_n25739/A           |   ^   | n25739               | BUF2     | 0.000 |   4.770 | 2980.579 | 
     | FE_OFC71_n25739/Q           |   ^   | FE_OFN71_n25739      | BUF2     | 1.588 |   6.357 | 2982.167 | 
     | U14712/D                    |   ^   | FE_OFN71_n25739      | NOR40    | 0.003 |   6.361 | 2982.170 | 
     | U14712/Q                    |   v   | n13201               | NOR40    | 0.948 |   7.308 | 2983.118 | 
     | FE_OFC233_n13201/A          |   v   | n13201               | BUF2     | 0.000 |   7.309 | 2983.118 | 
     | FE_OFC233_n13201/Q          |   v   | FE_OFN233_n13201     | BUF2     | 1.492 |   8.800 | 2984.609 | 
     | U16599/B                    |   v   | FE_OFN233_n13201     | NAND20   | 0.019 |   8.819 | 2984.628 | 
     | U16599/Q                    |   ^   | n17328               | NAND20   | 1.514 |  10.333 | 2986.142 | 
     | U16600/A                    |   ^   | n17328               | CLKIN0   | 0.001 |  10.334 | 2986.143 | 
     | U16600/Q                    |   v   | n13204               | CLKIN0   | 0.748 |  11.082 | 2986.891 | 
     | U16624/B                    |   v   | n13204               | NAND20   | 0.000 |  11.082 | 2986.892 | 
     | U16624/Q                    |   ^   | n13205               | NAND20   | 0.650 |  11.732 | 2987.541 | 
     | U16625/A                    |   ^   | n13205               | CLKIN0   | 0.000 |  11.732 | 2987.542 | 
     | U16625/Q                    |   v   | n13225               | CLKIN0   | 0.595 |  12.327 | 2988.137 | 
     | U16632/B                    |   v   | n13225               | NOR40    | 0.000 |  12.328 | 2988.137 | 
     | U16632/Q                    |   ^   | n13213               | NOR40    | 1.054 |  13.382 | 2989.191 | 
     | U16635/A                    |   ^   | n13213               | NAND33   | 0.001 |  13.383 | 2989.192 | 
     | U16635/Q                    |   v   | CORE_SegC            | NAND33   | 0.607 |  13.990 | 2989.799 | 
     | PAD_SegC/A                  |   v   | CORE_SegC            | BU8P     | 0.023 |  14.013 | 2989.822 | 
     | PAD_SegC/PAD                |   v   | SegC                 | BU8P     | 1.678 |  15.691 | 2991.500 | 
     | SegC                        |   v   | SegC                 | computer | 0.000 |  15.691 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   DP                          (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 14.726
= Slack Time                  2976.774
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2976.900 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2976.900 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.808 |   0.934 | 2977.708 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.015 |   0.949 | 2977.723 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.165 |   1.114 | 2977.889 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.117 | 2977.891 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.193 |   1.310 | 2978.084 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.012 |   1.322 | 2978.096 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.433 |   1.755 | 2978.530 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.763 | 2978.537 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.422 |   2.185 | 2978.959 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.005 |   2.189 | 2978.964 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.259 |   2.448 | 2979.222 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.474 | 2979.249 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.225 |   2.699 | 2979.474 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.703 | 2979.478 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.242 |   2.945 | 2979.719 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.012 |   2.957 | 2979.731 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.230 |   3.188 | 2979.962 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.191 | 2979.966 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.211 |   3.402 | 2980.177 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.406 | 2980.180 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.223 |   3.629 | 2980.403 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.633 | 2980.407 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.420 |   5.053 | 2981.827 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   5.053 | 2981.827 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.462 |   6.515 | 2983.290 | 
     | U14713/C                    |   v   | FE_OFN88_n26424      | NAND30   | 0.002 |   6.517 | 2983.291 | 
     | U14713/Q                    |   ^   | n17904               | NAND30   | 1.681 |   8.198 | 2984.972 | 
     | U9266/B                     |   ^   | n17904               | NOR23    | 0.000 |   8.198 | 2984.972 | 
     | U9266/Q                     |   v   | n17901               | NOR23    | 1.237 |   9.435 | 2986.210 | 
     | U16609/B                    |   v   | n17901               | NOR40    | 0.025 |   9.461 | 2986.235 | 
     | U16609/Q                    |   ^   | n17332               | NOR40    | 0.819 |  10.280 | 2987.054 | 
     | U19740/A                    |   ^   | n17332               | CLKIN0   | 0.000 |  10.280 | 2987.054 | 
     | U19740/Q                    |   v   | n17357               | CLKIN0   | 0.830 |  11.110 | 2987.884 | 
     | U19752/D                    |   v   | n17357               | OAI2112  | 0.000 |  11.110 | 2987.885 | 
     | U19752/Q                    |   ^   | CORE_DP              | OAI2112  | 1.656 |  12.766 | 2989.540 | 
     | PAD_DP/A                    |   ^   | CORE_DP              | BU8P     | 0.017 |  12.782 | 2989.557 | 
     | PAD_DP/PAD                  |   ^   | DP                   | BU8P     | 1.943 |  14.726 | 2991.500 | 
     | DP                          |   ^   | DP                   | computer | 0.000 |  14.726 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin master_clock_r_REG1344_S8_IP/C 
Endpoint:   master_clock_r_REG1344_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.768
= Slack Time                  2981.306
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.444 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.444 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.114 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.113 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.657 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.657 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.091 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.106 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.714 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.722 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.317 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.659 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.119 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.181 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.991 | 
     | master_clock_r_REG1344_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.083 |  21.768 | 3003.074 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.180 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.180 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.934 | -2980.372 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.357 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.192 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.117 | -2980.189 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.996 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.984 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.551 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.543 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.087 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.230 | -2979.076 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.393 | -2978.913 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.907 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.371 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.353 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.122 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.118 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.924 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.921 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.734 | 
     | master_clock_r_REG1344_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.575 | -2977.731 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin master_clock_r_REG1400_S8_IP/C 
Endpoint:   master_clock_r_REG1400_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.768
= Slack Time                  2981.306
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.444 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.444 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.114 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.113 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.657 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.657 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.091 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.106 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.714 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.722 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.317 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.659 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.119 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.181 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.991 | 
     | master_clock_r_REG1400_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.083 |  21.768 | 3003.074 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.181 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.181 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.373 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.357 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.192 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.189 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.996 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.984 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.551 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.544 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.087 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.076 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.914 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.908 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.371 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.353 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.122 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.118 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.924 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.921 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.734 | 
     | master_clock_r_REG1400_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.575 | -2977.731 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin master_clock_r_REG950_S13_IP/C 
Endpoint:   master_clock_r_REG950_S13_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.768
= Slack Time                  2981.306
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.444 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.444 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.114 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.114 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.657 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.658 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.091 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.106 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.714 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.723 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.317 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.659 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.120 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.181 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.991 | 
     | master_clock_r_REG950_S13_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.083 |  21.768 | 3003.074 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.181 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.181 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.373 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.357 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.192 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.190 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.997 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.984 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.551 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.544 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.088 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.077 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.914 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.908 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.371 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.353 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.123 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.119 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.924 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.921 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.190 |   3.575 | -2977.731 | 
     | master_clock_r_REG950_S13_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.000 |   3.575 | -2977.731 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin master_clock_r_REG1286_S8_IP/C 
Endpoint:   master_clock_r_REG1286_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.576
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.075
- Arrival Time                 21.768
= Slack Time                  2981.306
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.444 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.444 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.114 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.114 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.658 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.658 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.091 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.106 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.715 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.723 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.318 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.660 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.120 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.182 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.991 | 
     | master_clock_r_REG1286_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.083 |  21.768 | 3003.075 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.181 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.181 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.934 | -2980.373 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.357 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.192 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.117 | -2980.190 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.997 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.984 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.551 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.544 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.088 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.230 | -2979.077 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.393 | -2978.914 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.908 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.371 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.353 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.123 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.119 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.924 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.921 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.734 | 
     | master_clock_r_REG1286_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.004 |   3.576 | -2977.731 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin master_clock_r_REG945_S8_IP/C 
Endpoint:   master_clock_r_REG945_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.574
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.073
- Arrival Time                 21.767
= Slack Time                  2981.306
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2993.444 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.444 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.114 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.114 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.658 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.658 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.091 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.106 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.715 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.723 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.318 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.660 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.120 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.182 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.991 | 
     | master_clock_r_REG945_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.082 |  21.767 | 3003.073 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   0.125 | -2981.181 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.181 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.934 | -2980.373 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.357 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.192 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.117 | -2980.190 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.997 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.984 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.551 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.544 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.088 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.230 | -2979.077 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.393 | -2978.914 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.908 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.371 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.353 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.123 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.119 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.924 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.921 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.734 | 
     | master_clock_r_REG945_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   3.574 | -2977.732 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin master_clock_r_REG944_S8_IP/C 
Endpoint:   master_clock_r_REG944_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.574
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.073
- Arrival Time                 21.767
= Slack Time                  2981.307
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2993.444 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.444 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.114 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.114 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.658 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.658 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.091 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.106 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.715 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.723 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.318 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.660 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.120 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.182 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.991 | 
     | master_clock_r_REG944_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.082 |  21.767 | 3003.073 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   0.125 | -2981.181 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.181 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.934 | -2980.373 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.358 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.192 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.117 | -2980.190 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.997 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.985 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.551 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.544 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.088 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.230 | -2979.077 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.393 | -2978.914 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.908 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.625 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.372 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.353 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.123 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.119 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.924 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.921 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.735 | 
     | master_clock_r_REG944_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   3.574 | -2977.732 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin master_clock_r_REG943_S8_IP/C 
Endpoint:   master_clock_r_REG943_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.766
= Slack Time                  2981.308
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2993.446 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.446 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.116 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.115 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.659 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.660 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.093 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.108 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.716 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.725 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.319 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.661 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.122 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.183 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.993 | 
     | master_clock_r_REG943_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.081 |  21.766 | 3003.074 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   0.125 | -2981.183 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.183 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.934 | -2980.375 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.359 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.194 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.117 | -2980.191 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2979.998 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.986 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.553 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.546 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.089 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.230 | -2979.078 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.393 | -2978.916 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.910 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.627 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.627 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.373 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.355 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.124 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.120 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.926 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.923 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.736 | 
     | master_clock_r_REG943_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.575 | -2977.733 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin master_clock_r_REG1375_S8_IP/C 
Endpoint:   master_clock_r_REG1375_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.073
- Arrival Time                 21.761
= Slack Time                  2981.312
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.450 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.450 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.120 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.120 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.664 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.664 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.097 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.112 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.720 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.729 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.323 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.666 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.126 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.188 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.997 | 
     | master_clock_r_REG1375_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.076 |  21.761 | 3003.073 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.187 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.187 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.379 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.364 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.198 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.196 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.003 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.990 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.557 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.550 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.094 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.083 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.920 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.914 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.631 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.631 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.377 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.359 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.129 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.125 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.930 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.927 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.740 | 
     | master_clock_r_REG1375_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.574 | -2977.738 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin master_clock_r_REG1431_S8_IP/C 
Endpoint:   master_clock_r_REG1431_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.761
= Slack Time                  2981.312
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.450 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.450 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.120 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.120 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.664 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.664 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.097 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.112 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.720 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.729 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.323 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.666 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.126 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.188 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3002.997 | 
     | master_clock_r_REG1431_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.077 |  21.761 | 3003.074 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.187 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.187 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.934 | -2980.379 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.364 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.198 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.117 | -2980.196 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.003 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.990 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.557 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.550 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.094 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.230 | -2979.083 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.393 | -2978.920 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.914 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.631 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.631 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.377 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.359 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.129 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.125 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.930 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.927 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.740 | 
     | master_clock_r_REG1431_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.575 | -2977.738 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin master_clock_r_REG1372_S8_IP/C 
Endpoint:   master_clock_r_REG1372_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.764
= Slack Time                  2981.315
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.453 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.453 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.123 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.122 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.666 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.666 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.100 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.115 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.723 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.731 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.326 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.668 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.128 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.190 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.000 | 
     | master_clock_r_REG1372_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.080 |  21.764 | 3003.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.190 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.190 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.382 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.366 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.201 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.198 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.005 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2979.993 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.576 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.572 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.102 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.086 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.913 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.907 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.665 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.661 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.399 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.379 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.145 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.142 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.944 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.940 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.739 | 
     | master_clock_r_REG1372_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   3.580 | -2977.735 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin master_clock_r_REG1430_S20_IP/C 
Endpoint:   master_clock_r_REG1430_S20_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.759
= Slack Time                  2981.315
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.453 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.453 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.123 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.122 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.666 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.666 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.100 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.115 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.723 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.731 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.326 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.668 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.128 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.190 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.000 | 
     | master_clock_r_REG1430_S20_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.074 |  21.759 | 3003.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                     |         |       |  Time   |   Time    | 
     |---------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.125 | -2981.190 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.190 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.382 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.366 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.201 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.198 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.005 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.993 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.560 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.553 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.096 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.085 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.923 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.917 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.634 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.634 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.380 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.362 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.131 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.127 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.933 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.930 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.743 | 
     | master_clock_r_REG1430_S20_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.575 | -2977.740 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin master_clock_r_REG1343_S14_IP/C 
Endpoint:   master_clock_r_REG1343_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.764
= Slack Time                  2981.315
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.453 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.453 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.123 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.122 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.666 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.667 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.100 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.115 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.723 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.731 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.326 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.668 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.128 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.190 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.000 | 
     | master_clock_r_REG1343_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.079 |  21.764 | 3003.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.190 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.190 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.382 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.367 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.201 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.199 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.006 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2979.994 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.576 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.573 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.103 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.087 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.914 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.907 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.666 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.661 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.400 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.380 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.146 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.143 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.944 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.940 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.739 | 
     | master_clock_r_REG1343_S14_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   3.580 | -2977.735 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin master_clock_r_REG1285_S14_IP/C 
Endpoint:   master_clock_r_REG1285_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.575
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.074
- Arrival Time                 21.758
= Slack Time                  2981.316
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.454 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.454 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.124 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.123 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.667 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.667 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.101 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.116 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.724 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.732 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.327 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.669 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.129 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.191 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.000 | 
     | master_clock_r_REG1285_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.073 |  21.758 | 3003.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                     |         |       |  Time   |   Time    | 
     |---------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.125 | -2981.190 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.190 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.382 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.367 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.202 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.199 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.006 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.994 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.561 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.553 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.097 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.086 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.923 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.917 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.635 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.635 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.381 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.363 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.132 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.128 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.934 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.931 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.187 |   3.572 | -2977.744 | 
     | master_clock_r_REG1285_S14_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   3.575 | -2977.741 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin master_clock_r_REG1373_S8_IP/C 
Endpoint:   master_clock_r_REG1373_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.763
= Slack Time                  2981.316
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.454 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.454 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.124 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.124 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.667 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.668 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.101 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.116 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.724 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.733 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.327 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.669 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.130 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.191 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.001 | 
     | master_clock_r_REG1373_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.078 |  21.763 | 3003.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.191 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.191 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.383 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.368 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.202 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.200 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.007 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2979.995 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.577 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.574 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.104 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.088 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.915 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.908 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.667 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.662 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.401 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.381 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.146 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.144 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.945 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.941 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.740 | 
     | master_clock_r_REG1373_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   3.580 | -2977.736 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin master_clock_r_REG1374_S20_IP/C 
Endpoint:   master_clock_r_REG1374_S20_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.762
= Slack Time                  2981.316
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.454 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.454 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.124 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.124 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.668 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.668 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.101 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.116 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.725 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.733 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.328 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.670 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.130 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.192 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.001 | 
     | master_clock_r_REG1374_S20_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.077 |  21.762 | 3003.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.191 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.191 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.383 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.368 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.203 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.200 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.007 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2979.995 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.578 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.574 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.104 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.088 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.915 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.908 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.667 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.663 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.401 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.381 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.147 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.144 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.946 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.942 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.740 | 
     | master_clock_r_REG1374_S20_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   3.580 | -2977.737 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin master_clock_r_REG1429_S8_IP/C 
Endpoint:   master_clock_r_REG1429_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.579
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.078
- Arrival Time                 21.760
= Slack Time                  2981.318
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.456 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.456 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.126 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.125 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.669 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.669 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.103 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.118 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.726 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.734 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.329 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.671 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.131 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.193 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.003 | 
     | master_clock_r_REG1429_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.075 |  21.760 | 3003.078 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.193 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.193 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.385 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.370 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.204 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.202 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.009 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2979.997 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.579 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.576 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.105 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.090 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.917 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.910 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.669 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.664 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.403 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.383 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.148 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.146 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.947 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.943 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.742 | 
     | master_clock_r_REG1429_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.003 |   3.579 | -2977.739 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin master_clock_r_REG951_S7_IP/C 
Endpoint:   master_clock_r_REG951_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.578
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.077
- Arrival Time                 21.757
= Slack Time                  2981.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2993.457 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.457 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.127 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.127 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.671 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.671 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.104 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.119 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.728 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.736 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.331 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.673 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.133 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.195 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.004 | 
     | master_clock_r_REG951_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.073 |  21.757 | 3003.077 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   0.125 | -2981.194 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.194 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.386 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.371 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.205 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.203 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.010 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2979.998 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.564 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.557 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.101 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.090 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.927 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.921 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.638 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.638 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.385 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.366 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.136 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.132 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.937 | 
     | CORE_Clock__L10_I65/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.935 | 
     | CORE_Clock__L10_I65/Q         |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.190 |   3.575 | -2977.744 | 
     | master_clock_r_REG951_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   3.578 | -2977.742 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin master_clock_r_REG1293_S7_IP/C 
Endpoint:   master_clock_r_REG1293_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.578
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.077
- Arrival Time                 21.754
= Slack Time                  2981.323
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.461 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.461 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.131 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.130 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.674 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.675 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.108 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.123 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.731 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.740 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.334 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.676 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.136 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.198 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.008 | 
     | master_clock_r_REG1293_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.070 |  21.754 | 3003.077 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.198 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.198 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.390 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.374 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.209 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.207 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.013 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2980.001 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.568 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.561 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.104 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.094 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.931 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.925 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.642 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.642 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.388 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.370 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.139 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.135 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.941 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.938 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.190 |   3.575 | -2977.748 | 
     | master_clock_r_REG1293_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   3.578 | -2977.745 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin master_clock_r_REG1283_S7_IP/C 
Endpoint:   master_clock_r_REG1283_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.578
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.077
- Arrival Time                 21.752
= Slack Time                  2981.325
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.463 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.463 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.133 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.133 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.677 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.677 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.110 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.125 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.733 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.742 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.336 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.678 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.139 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.200 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.010 | 
     | master_clock_r_REG1283_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.067 |  21.752 | 3003.077 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.125 | -2981.200 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.200 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.392 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.376 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.211 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.209 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.016 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2980.003 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.570 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.563 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.107 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.096 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.933 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.927 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.644 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.644 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.390 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.372 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.142 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   3.188 | -2978.138 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.195 |   3.382 | -2977.943 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   3.385 | -2977.940 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.190 |   3.575 | -2977.750 | 
     | master_clock_r_REG1283_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   3.578 | -2977.747 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin master_clock_r_REG1284_S23_IP/C 
Endpoint:   master_clock_r_REG1284_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.579
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.078
- Arrival Time                 21.750
= Slack Time                  2981.328
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.466 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.466 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.136 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.135 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.679 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.679 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.113 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.128 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.736 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.744 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.339 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.681 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.141 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.203 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.013 | 
     | master_clock_r_REG1284_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.065 |  21.750 | 3003.078 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.203 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.203 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.395 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.380 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.214 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.212 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.019 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.007 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.589 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.586 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.115 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.100 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.927 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.920 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.679 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.674 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.413 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.393 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.158 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.156 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.957 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.953 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.752 | 
     | master_clock_r_REG1284_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.002 |   3.579 | -2977.750 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin master_clock_r_REG1312_S23_IP/C 
Endpoint:   master_clock_r_REG1312_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.579
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.078
- Arrival Time                 21.744
= Slack Time                  2981.334
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.471 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.471 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.141 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.141 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.685 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.685 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.118 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.134 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.742 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.750 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.345 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.687 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.147 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.209 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.018 | 
     | master_clock_r_REG1312_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.059 |  21.744 | 3003.078 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.209 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.209 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.401 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.385 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.220 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.218 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.024 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.012 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.595 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.591 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.121 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.105 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.932 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.926 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.684 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.680 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.418 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.398 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.164 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.161 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.963 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.959 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.758 | 
     | master_clock_r_REG1312_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.003 |   3.579 | -2977.755 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin master_clock_r_REG1311_S7_IP/C 
Endpoint:   master_clock_r_REG1311_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.579
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.078
- Arrival Time                 21.743
= Slack Time                  2981.335
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.473 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.473 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.143 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.142 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.686 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.686 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.120 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.135 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.743 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.751 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.346 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.688 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.148 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.210 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.020 | 
     | master_clock_r_REG1311_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.058 |  21.743 | 3003.078 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.210 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.210 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.402 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.386 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.221 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.219 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.025 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.013 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.596 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.592 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.122 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.106 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.933 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.927 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.685 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.681 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.419 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.399 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.165 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.162 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.964 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.960 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.759 | 
     | master_clock_r_REG1311_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.002 |   3.579 | -2977.756 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin master_clock_r_REG942_S23_IP/C 
Endpoint:   master_clock_r_REG942_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.577
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.076
- Arrival Time                 21.739
= Slack Time                  2981.337
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.475 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.475 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.145 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.145 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.688 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.689 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.122 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.137 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.745 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.754 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.348 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.690 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.151 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.212 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.022 | 
     | master_clock_r_REG942_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.054 |  21.739 | 3003.076 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.212 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.212 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.404 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.389 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.224 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.221 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.028 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.016 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.599 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.595 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.125 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.109 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.936 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.929 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.688 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.684 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.422 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.402 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.168 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.165 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.967 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.963 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.761 | 
     | master_clock_r_REG942_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.001 |   3.577 | -2977.760 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin master_clock_r_REG1342_S23_IP/C 
Endpoint:   master_clock_r_REG1342_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.739
= Slack Time                  2981.341
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.478 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.478 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.148 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.148 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.692 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.692 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.125 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.140 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.749 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.757 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.352 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.694 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.154 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.216 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.025 | 
     | master_clock_r_REG1342_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.054 |  21.739 | 3003.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.216 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.216 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.407 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.392 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.227 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.224 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.031 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.019 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.602 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.598 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.128 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.112 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.939 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.933 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.691 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.687 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.425 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.405 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.171 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.168 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.970 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.966 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.764 | 
     | master_clock_r_REG1342_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   3.581 | -2977.760 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin master_clock_r_REG1398_S14_IP/C 
Endpoint:   master_clock_r_REG1398_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.739
= Slack Time                  2981.341
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.479 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.479 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.149 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.149 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.693 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.693 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.126 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.141 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.750 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.758 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.353 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.695 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.155 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.217 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.026 | 
     | master_clock_r_REG1398_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.054 |  21.739 | 3003.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.216 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.216 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.408 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.393 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.228 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.225 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.032 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.020 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.603 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.599 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.129 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.113 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.940 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.933 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.692 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.688 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.426 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.406 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.172 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.169 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.970 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.967 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.765 | 
     | master_clock_r_REG1398_S14_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   3.581 | -2977.760 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin master_clock_r_REG1396_S7_IP/C 
Endpoint:   master_clock_r_REG1396_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.738
= Slack Time                  2981.343
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.480 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.480 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.150 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.150 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.694 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.694 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.127 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.142 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.750 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.759 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.354 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.696 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.156 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.218 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.027 | 
     | master_clock_r_REG1396_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.053 |  21.738 | 3003.080 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.218 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.218 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.409 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.394 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.229 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.226 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.033 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.021 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.604 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.600 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.130 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.114 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.941 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.935 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.693 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.689 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.427 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.407 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.173 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.170 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.972 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.968 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.766 | 
     | master_clock_r_REG1396_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   3.581 | -2977.761 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin master_clock_r_REG1341_S7_IP/C 
Endpoint:   master_clock_r_REG1341_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.737
= Slack Time                  2981.343
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.481 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.481 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.151 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.150 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.694 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.695 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.128 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.143 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.751 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.760 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.354 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.696 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.156 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.218 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.028 | 
     | master_clock_r_REG1341_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.052 |  21.737 | 3003.080 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.218 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.218 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.410 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.395 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.229 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.227 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.034 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.022 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.604 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.601 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.131 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.115 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.942 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.935 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.694 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.689 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.428 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.408 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.174 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.171 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.972 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.969 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.767 | 
     | master_clock_r_REG1341_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   3.581 | -2977.762 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin master_clock_r_REG323_S7_IP/C 
Endpoint:   master_clock_r_REG323_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.596
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.095
- Arrival Time                 21.751
= Slack Time                  2981.344
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2993.482 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.482 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.152 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.152 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.696 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.696 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.129 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.144 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.752 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.761 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.355 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.698 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.158 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.219 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.029 | 
     | master_clock_r_REG323_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.066 |  21.751 | 3003.095 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                      |         |       |  Time   |   Time    | 
     |-------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.125 | -2981.220 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.220 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.412 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.396 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.231 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.229 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.035 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.023 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.606 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.602 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.132 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.116 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.943 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.937 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.695 | 
     | CORE_Clock__L7_I26/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.691 | 
     | CORE_Clock__L7_I26/Q          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.429 | 
     | CORE_Clock__L8_I51/A          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.409 | 
     | CORE_Clock__L8_I51/Q          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.175 | 
     | CORE_Clock__L9_I85/A          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.173 | -2978.172 | 
     | CORE_Clock__L9_I85/Q          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.200 |   3.373 | -2977.971 | 
     | CORE_Clock__L10_I164/A        |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   3.376 | -2977.969 | 
     | CORE_Clock__L10_I164/Q        |   ^   | CORE_Clock__L10_N164 | CLKIN15 | 0.217 |   3.593 | -2977.752 | 
     | master_clock_r_REG323_S7_IP/C |   ^   | CORE_Clock__L10_N164 | DFSEC1  | 0.004 |   3.596 | -2977.748 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin master_clock_r_REG1409_S14_IP/C 
Endpoint:   master_clock_r_REG1409_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.597
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.096
- Arrival Time                 21.751
= Slack Time                  2981.344
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.482 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.482 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.152 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.152 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.696 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.696 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.129 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.145 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.753 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.761 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.356 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.698 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.158 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.220 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.029 | 
     | master_clock_r_REG1409_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.066 |  21.751 | 3003.096 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.220 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.220 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.412 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.396 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.231 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.229 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.035 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.023 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.606 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.602 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.132 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.116 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.943 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.937 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.695 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.691 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.429 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.409 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.175 | 
     | CORE_Clock__L9_I85/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.173 | -2978.172 | 
     | CORE_Clock__L9_I85/Q            |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.200 |   3.373 | -2977.971 | 
     | CORE_Clock__L10_I164/A          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   3.376 | -2977.969 | 
     | CORE_Clock__L10_I164/Q          |   ^   | CORE_Clock__L10_N164 | CLKIN15 | 0.217 |   3.593 | -2977.752 | 
     | master_clock_r_REG1409_S14_IP/C |   ^   | CORE_Clock__L10_N164 | DFSEC1  | 0.004 |   3.597 | -2977.748 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin master_clock_r_REG941_S7_IP/C 
Endpoint:   master_clock_r_REG941_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.582
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.081
- Arrival Time                 21.735
= Slack Time                  2981.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2993.484 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.484 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.154 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.153 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.697 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.697 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.131 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.146 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.754 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.762 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.357 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.699 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.159 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.221 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.031 | 
     | master_clock_r_REG941_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.050 |  21.735 | 3003.081 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                      |         |       |  Time   |   Time    | 
     |-------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.125 | -2981.221 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.221 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.413 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.397 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.232 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.229 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.036 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.024 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.607 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.603 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.133 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.117 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.944 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.938 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.696 | 
     | CORE_Clock__L7_I26/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.692 | 
     | CORE_Clock__L7_I26/Q          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.430 | 
     | CORE_Clock__L8_I51/A          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.410 | 
     | CORE_Clock__L8_I51/Q          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.176 | 
     | CORE_Clock__L9_I86/A          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.173 | 
     | CORE_Clock__L9_I86/Q          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.975 | 
     | CORE_Clock__L10_I166/A        |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.971 | 
     | CORE_Clock__L10_I166/Q        |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.770 | 
     | master_clock_r_REG941_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   3.582 | -2977.764 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin master_clock_r_REG1368_S23_IP/C 
Endpoint:   master_clock_r_REG1368_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.731
= Slack Time                  2981.349
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.486 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.486 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.156 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.156 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.700 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.700 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.133 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.148 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.757 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.765 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.360 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.702 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.162 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.224 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.033 | 
     | master_clock_r_REG1368_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.047 |  21.731 | 3003.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.224 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.224 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.416 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.401 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.113 | -2980.235 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.233 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.040 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.028 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.738 | -2979.610 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.607 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.136 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.121 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.948 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.407 | -2978.941 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.700 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.653 | -2978.695 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.434 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.414 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.179 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.177 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.370 | -2977.978 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.974 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.576 | -2977.772 | 
     | master_clock_r_REG1368_S23_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.581 | -2977.768 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin master_clock_r_REG1397_S23_IP/C 
Endpoint:   master_clock_r_REG1397_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.582
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.081
- Arrival Time                 21.731
= Slack Time                  2981.349
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.487 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.487 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.157 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.157 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.701 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.701 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.134 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.149 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.758 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.766 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.361 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.703 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.163 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.225 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.034 | 
     | master_clock_r_REG1397_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.046 |  21.731 | 3003.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.224 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.224 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.416 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.401 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.236 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.233 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.040 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.028 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.611 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.607 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.137 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.121 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.948 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.941 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.700 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.696 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.434 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.414 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.180 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.177 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.979 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.975 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.773 | 
     | master_clock_r_REG1397_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   3.582 | -2977.768 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin master_clock_r_REG1425_S23_IP/C 
Endpoint:   master_clock_r_REG1425_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.582
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.081
- Arrival Time                 21.726
= Slack Time                  2981.355
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.493 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.493 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.163 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.162 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.706 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.706 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.140 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.155 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.763 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.771 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.366 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.708 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.168 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.230 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.040 | 
     | master_clock_r_REG1425_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.041 |  21.726 | 3003.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.230 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.230 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.422 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.406 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.241 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.239 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.046 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.322 | -2980.033 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.616 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.613 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.213 | -2979.142 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.229 | -2979.126 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.402 | -2978.953 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.947 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.706 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.701 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.440 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.420 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.170 | -2978.185 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.183 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.984 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.980 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.201 |   3.576 | -2977.779 | 
     | master_clock_r_REG1425_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   3.582 | -2977.773 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin master_clock_r_REG972_S23_IP/C 
Endpoint:   master_clock_r_REG972_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.577
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.076
- Arrival Time                 21.720
= Slack Time                  2981.356
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.494 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.494 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.164 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.163 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.707 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.708 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.141 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.156 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.764 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.772 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.367 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.709 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.169 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.231 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.041 | 
     | master_clock_r_REG972_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.035 |  21.720 | 3003.076 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.231 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.231 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.423 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.408 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.242 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.240 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.047 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.035 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.617 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.614 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.144 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.128 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.955 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.948 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.707 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.702 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.441 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.421 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.187 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.184 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.985 | 
     | CORE_Clock__L10_I167/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.981 | 
     | CORE_Clock__L10_I167/Q         |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.577 | -2977.779 | 
     | master_clock_r_REG972_S23_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.001 |   3.577 | -2977.779 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin master_clock_r_REG952_S10_IP/C 
Endpoint:   master_clock_r_REG952_S10_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.712
= Slack Time                  2981.367
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2993.505 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.505 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.175 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.174 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.718 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.718 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.152 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.167 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.775 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.783 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.378 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.720 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.180 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.242 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.052 | 
     | master_clock_r_REG952_S10_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.028 |  21.712 | 3003.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.125 | -2981.242 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.242 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.434 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.419 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.253 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.251 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.058 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.046 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.628 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.625 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.155 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.139 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.966 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.959 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.718 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.713 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.452 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.432 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.198 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.195 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.996 | 
     | CORE_Clock__L10_I167/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.992 | 
     | CORE_Clock__L10_I167/Q         |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.577 | -2977.790 | 
     | master_clock_r_REG952_S10_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.003 |   3.580 | -2977.787 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin master_clock_r_REG1294_S10_IP/C 
Endpoint:   master_clock_r_REG1294_S10_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.711
= Slack Time                  2981.368
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.506 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.506 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.176 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.175 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.719 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.719 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.153 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.168 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.776 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.784 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.379 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.721 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.181 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.243 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.053 | 
     | master_clock_r_REG1294_S10_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.026 |  21.711 | 3003.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.243 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.243 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.435 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.420 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.254 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.252 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.059 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.047 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.629 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.626 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.156 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.140 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.967 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.960 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.719 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.714 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.453 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.433 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.198 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.196 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2977.997 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.993 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.577 | -2977.791 | 
     | master_clock_r_REG1294_S10_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.580 | -2977.788 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin master_clock_r_REG1322_S10_IP/C 
Endpoint:   master_clock_r_REG1322_S10_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.711
= Slack Time                  2981.368
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.506 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.506 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.176 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.175 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.719 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.719 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.153 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.168 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.776 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.784 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.379 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.721 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.181 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.243 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.053 | 
     | master_clock_r_REG1322_S10_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.027 |  21.711 | 3003.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.244 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.244 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.436 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.420 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.113 | -2980.255 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.252 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.059 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.047 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.738 | -2979.630 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.626 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.156 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.140 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.967 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.407 | -2978.961 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.719 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.653 | -2978.715 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.453 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.433 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.199 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.196 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.370 | -2977.998 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.993 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.576 | -2977.792 | 
     | master_clock_r_REG1322_S10_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.580 | -2977.788 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin master_clock_r_REG1369_S10_IP/C 
Endpoint:   master_clock_r_REG1369_S10_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.711
= Slack Time                  2981.368
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.506 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.506 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.176 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.176 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.720 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.720 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.153 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.168 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.777 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.785 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.380 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.722 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.182 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.244 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.053 | 
     | master_clock_r_REG1369_S10_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.027 |  21.711 | 3003.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.244 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.244 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.436 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.420 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.113 | -2980.255 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.253 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.060 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.047 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.738 | -2979.630 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.626 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.156 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.140 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.967 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.407 | -2978.961 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.719 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.653 | -2978.715 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.454 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.434 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.199 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.197 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.370 | -2977.998 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.994 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.576 | -2977.792 | 
     | master_clock_r_REG1369_S10_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.581 | -2977.788 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin master_clock_r_REG1370_S12_IP/C 
Endpoint:   master_clock_r_REG1370_S12_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.706
= Slack Time                  2981.374
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.512 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.512 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.182 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.181 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.725 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.725 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.159 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.174 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.782 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.790 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.385 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.727 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.187 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.249 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.059 | 
     | master_clock_r_REG1370_S12_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.021 |  21.706 | 3003.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.249 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.249 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.441 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.426 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.113 | -2980.260 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.258 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.065 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.053 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.738 | -2979.635 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.632 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.162 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.146 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.973 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.407 | -2978.966 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.725 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.653 | -2978.720 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.459 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.439 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.205 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.202 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.370 | -2978.003 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.999 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.576 | -2977.797 | 
     | master_clock_r_REG1370_S12_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.580 | -2977.793 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin master_clock_r_REG1428_S21_IP/C 
Endpoint:   master_clock_r_REG1428_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.580
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.079
- Arrival Time                 21.705
= Slack Time                  2981.374
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.511 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.511 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.181 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.181 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.725 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.725 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.158 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.174 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.782 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.790 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.385 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.727 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.187 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.249 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.058 | 
     | master_clock_r_REG1428_S21_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.021 |  21.705 | 3003.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.249 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.249 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.441 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.426 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.260 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.258 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.065 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.052 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.635 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.632 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.161 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.146 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.972 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.966 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.725 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.720 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.459 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.439 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.204 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.202 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2978.003 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.999 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.577 | -2977.797 | 
     | master_clock_r_REG1428_S21_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.580 | -2977.794 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin master_clock_r_REG1371_S21_IP/C 
Endpoint:   master_clock_r_REG1371_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.581
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.080
- Arrival Time                 21.706
= Slack Time                  2981.374
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.512 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.512 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.182 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.181 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.725 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.351 | 2994.725 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.159 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.174 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.782 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.416 | 2997.790 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.385 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.727 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.187 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.062 |  19.875 | 3001.249 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.809 |  21.685 | 3003.059 | 
     | master_clock_r_REG1371_S21_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.021 |  21.706 | 3003.080 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.125 | -2981.249 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.125 | -2981.249 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.808 |   0.933 | -2980.441 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.015 |   0.948 | -2980.426 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.165 |   1.114 | -2980.260 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   1.116 | -2980.258 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.193 |   1.309 | -2980.065 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   1.321 | -2980.053 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.417 |   1.739 | -2979.635 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   1.742 | -2979.632 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.470 |   2.212 | -2979.162 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.016 |   2.228 | -2979.146 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.173 |   2.401 | -2978.973 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   2.408 | -2978.966 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.241 |   2.649 | -2978.725 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   2.654 | -2978.720 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.261 |   2.915 | -2978.459 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.020 |   2.935 | -2978.439 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.234 |   3.169 | -2978.205 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   3.172 | -2978.202 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.199 |   3.371 | -2978.003 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   3.375 | -2977.999 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.202 |   3.577 | -2977.797 | 
     | master_clock_r_REG1371_S21_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   3.581 | -2977.793 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin master_clock_r_REG1291_S15_IP/C 
Endpoint:   master_clock_r_REG1291_S15_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          3.522
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3003.021
- Arrival Time                 21.636
= Slack Time                  2981.386
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2993.524 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2993.524 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.670 |  12.808 | 2994.194 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.000 |  12.807 | 2994.193 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.544 |  13.351 | 2994.737 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.352 | 2994.737 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.433 |  14.785 | 2996.171 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.015 |  14.800 | 2996.186 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.608 |  16.408 | 2997.794 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN12 |  0.008 |  16.417 | 2997.802 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN12 |  1.595 |  18.011 | 2999.397 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.342 |  18.353 | 2999.739 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.460 |  19.813 | 3001.199 | 
     | FE_OFC205_n31537/A               |   ^   | FE_OFN194_n31537 | CLKBU12 |  0.049 |  19.862 | 3001.248 | 
     | FE_OFC205_n31537/Q               |   ^   | FE_OFN205_n31537 | CLKBU12 |  1.590 |  21.452 | 3002.838 | 
     | master_clock_r_REG1291_S15_IP/RN |   ^   | FE_OFN205_n31537 | DFSEC1  |  0.184 |  21.636 | 3003.021 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                     |         |       |  Time   |   Time    | 
     |---------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.125 | -2981.260 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.125 | -2981.260 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.808 |   0.933 | -2980.452 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.015 |   0.949 | -2980.437 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.165 |   1.114 | -2980.272 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   1.116 | -2980.269 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.193 |   1.310 | -2980.076 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   1.322 | -2980.064 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.433 |   1.755 | -2979.631 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.007 |   1.762 | -2979.624 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.456 |   2.219 | -2979.167 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.011 |   2.229 | -2979.156 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.163 |   2.392 | -2978.993 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.006 |   2.398 | -2978.988 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.283 |   2.681 | -2978.705 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   2.681 | -2978.705 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.254 |   2.935 | -2978.451 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   2.953 | -2978.433 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.230 |   3.184 | -2978.202 | 
     | CORE_Clock__L9_I34/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   3.187 | -2978.199 | 
     | CORE_Clock__L9_I34/Q            |   v   | CORE_Clock__L9_N34  | CLKIN15 | 0.134 |   3.321 | -2978.064 | 
     | CORE_Clock__L10_I66/A           |   v   | CORE_Clock__L9_N34  | CLKIN15 | 0.000 |   3.321 | -2978.064 | 
     | CORE_Clock__L10_I66/Q           |   ^   | CORE_Clock__L10_N66 | CLKIN15 | 0.199 |   3.521 | -2977.865 | 
     | master_clock_r_REG1291_S15_IP/C |   ^   | CORE_Clock__L10_N66 | DFSEC1  | 0.002 |   3.522 | -2977.863 | 
     +-------------------------------------------------------------------------------------------------------+ 

