{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676314473673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676314473674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 13:54:33 2023 " "Processing started: Mon Feb 13 13:54:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676314473674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676314473674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labs -c Labs " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labs -c Labs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676314473674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676314473983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file labs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Labs " "Found entity 1: Labs" {  } { { "Labs.bdf" "" { Schematic "C:/Users/simon/Documents/Github/ELEC_374_Labs/Labs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474020 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BusMux.v(64) " "Verilog HDL warning at BusMux.v(64): extended using \"x\" or \"z\"" {  } { { "BusMux.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/BusMux.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676314474022 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.v " "Entity \"BusMux\" obtained from \"BusMux.v\" instead of from Quartus II megafunction library" {  } { { "BusMux.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/BusMux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1676314474022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474022 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(7) " "Verilog HDL information at MDR.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/MDR.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676314474024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb " "Found entity 1: bus_tb" {  } { { "bus_tb.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676314474032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676314474032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676314474053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i ALU.v(2) " "Verilog HDL or VHDL warning at ALU.v(2): object \"i\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314474054 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev ALU.v(3) " "Verilog HDL or VHDL warning at ALU.v(3): object \"prev\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314474054 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ALU.v(4) " "Verilog HDL or VHDL warning at ALU.v(4): object \"temp\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314474054 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c ALU.v(5) " "Verilog HDL or VHDL warning at ALU.v(5): object \"c\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314474055 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r ALU.v(6) " "Verilog HDL or VHDL warning at ALU.v(6): object \"r\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676314474055 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(15) " "Verilog HDL assignment warning at ALU.v(15): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474055 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474058 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(72) " "Verilog HDL assignment warning at ALU.v(72): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474064 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(73) " "Verilog HDL assignment warning at ALU.v(73): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474066 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(76) " "Verilog HDL assignment warning at ALU.v(76): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474067 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(80) " "Verilog HDL assignment warning at ALU.v(80): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474069 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474179 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(36) " "Verilog HDL assignment warning at ALU.v(36): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474180 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474180 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(43) " "Verilog HDL assignment warning at ALU.v(43): truncated value with size 64 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474181 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(186) " "Verilog HDL assignment warning at ALU.v(186): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474193 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(201) " "Verilog HDL assignment warning at ALU.v(201): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676314474193 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c ALU.v(207) " "Verilog HDL Always Construct warning at ALU.v(207): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676314474200 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] ALU.v(207) " "Inferred latch for \"i\[0\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] ALU.v(207) " "Inferred latch for \"i\[31\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] ALU.v(207) " "Inferred latch for \"c\[0\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] ALU.v(207) " "Inferred latch for \"c\[1\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] ALU.v(207) " "Inferred latch for \"c\[2\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] ALU.v(207) " "Inferred latch for \"c\[3\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] ALU.v(207) " "Inferred latch for \"c\[4\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474227 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] ALU.v(207) " "Inferred latch for \"c\[5\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] ALU.v(207) " "Inferred latch for \"c\[6\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] ALU.v(207) " "Inferred latch for \"c\[7\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] ALU.v(207) " "Inferred latch for \"c\[8\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] ALU.v(207) " "Inferred latch for \"c\[9\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] ALU.v(207) " "Inferred latch for \"c\[10\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] ALU.v(207) " "Inferred latch for \"c\[11\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] ALU.v(207) " "Inferred latch for \"c\[12\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474228 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] ALU.v(207) " "Inferred latch for \"c\[13\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] ALU.v(207) " "Inferred latch for \"c\[14\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] ALU.v(207) " "Inferred latch for \"c\[15\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] ALU.v(207) " "Inferred latch for \"c\[16\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] ALU.v(207) " "Inferred latch for \"c\[17\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] ALU.v(207) " "Inferred latch for \"c\[18\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] ALU.v(207) " "Inferred latch for \"c\[19\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] ALU.v(207) " "Inferred latch for \"c\[20\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] ALU.v(207) " "Inferred latch for \"c\[21\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474229 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] ALU.v(207) " "Inferred latch for \"c\[22\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] ALU.v(207) " "Inferred latch for \"c\[23\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] ALU.v(207) " "Inferred latch for \"c\[24\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] ALU.v(207) " "Inferred latch for \"c\[25\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] ALU.v(207) " "Inferred latch for \"c\[26\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] ALU.v(207) " "Inferred latch for \"c\[27\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] ALU.v(207) " "Inferred latch for \"c\[28\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] ALU.v(207) " "Inferred latch for \"c\[29\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] ALU.v(207) " "Inferred latch for \"c\[30\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] ALU.v(207) " "Inferred latch for \"c\[31\]\" at ALU.v(207)" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676314474230 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c\[0\] " "Latch c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[3\] " "Ports D and ENA on the latch are fed by the same signal op\[3\]" {  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676314477665 ""}  } { { "ALU.v" "" { Text "C:/Users/simon/Documents/Github/ELEC_374_Labs/ALU.v" 207 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676314477665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676314481653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/simon/Documents/Github/ELEC_374_Labs/output_files/Labs.map.smsg " "Generated suppressed messages file C:/Users/simon/Documents/Github/ELEC_374_Labs/output_files/Labs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676314484783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676314485163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676314485163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7862 " "Implemented 7862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676314485427 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676314485427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7730 " "Implemented 7730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676314485427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676314485427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676314485451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 13:54:45 2023 " "Processing ended: Mon Feb 13 13:54:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676314485451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676314485451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676314485451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676314485451 ""}
