/* Generated by Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os) */

(* top =  1  *)
(* src = "blinky_int_osc_pll.v:1.1-38.10" *)
module top();
  (* ROUTING = "UFMTILE(08,01):BBMUXE01;UFMTILE(08,01):BBMUXE01:I0 <= LogicTILE(09,01):RMUX49:O0;1;UFMTILE(08,01):alta_ufm_gddd03:in;UFMTILE(08,01):alta_ufm_gddd03:in <= UFMTILE(08,01):BBMUXE01:O0;1;PLLTILE(01,00):alta_pllx00:resetn;PLLTILE(01,00):alta_pllx00:resetn <= PLLTILE(01,00):SinkMUXPseudo01:O0;1;UFMTILE(08,01):BBMUXE00;UFMTILE(08,01):BBMUXE00:I0 <= LogicTILE(09,01):RMUX49:O0;1;UFMTILE(08,01):alta_ufm_gddd02:in;UFMTILE(08,01):alta_ufm_gddd02:in <= UFMTILE(08,01):BBMUXE00:O0;1;PLLTILE(01,00):alta_pllx00:pllen;PLLTILE(01,00):alta_pllx00:pllen <= PLLTILE(01,00):SinkMUXPseudo00:O0;1;LogicTILE(00,07):RMUX87;LogicTILE(00,07):RMUX87:I0 <= LogicTILE(00,07):OMUX38:O0;1;LogicTILE(00,03):RMUX68;LogicTILE(00,03):RMUX68:I20 <= LogicTILE(00,07):RMUX87:O0;1;LogicTILE(01,03):RMUX74;LogicTILE(01,03):RMUX74:I9 <= LogicTILE(00,03):RMUX68:O0;1;LogicTILE(05,03):RMUX08;LogicTILE(05,03):RMUX08:I12 <= LogicTILE(01,03):RMUX74:O0;1;LogicTILE(09,03):RMUX37;LogicTILE(09,03):RMUX37:I12 <= LogicTILE(05,03):RMUX08:O0;1;LogicTILE(01,07):IMUX26;LogicTILE(01,07):IMUX26:I25 <= LogicTILE(01,07):RMUX88:O0;1;UFMTILE(08,01):alta_ufm_gddd04:in;UFMTILE(08,01):alta_ufm_gddd04:in <= UFMTILE(08,01):BBMUXE02:O0;1;LogicTILE(00,07):RMUX95;LogicTILE(00,07):RMUX95:I0 <= LogicTILE(00,07):OMUX38:O0;1;UFMTILE(08,01):BBMUXE02;UFMTILE(08,01):BBMUXE02:I0 <= LogicTILE(09,01):RMUX49:O0;1;LogicTILE(01,08):IMUX19;LogicTILE(01,08):IMUX19:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(01,08):IMUX18;LogicTILE(01,08):IMUX18:I12 <= LogicTILE(01,08):RMUX10:O0;1;LogicTILE(01,08):alta_slice04:C;LogicTILE(01,08):alta_slice04:C <= LogicTILE(01,08):IMUX18:O0;1;LogicTILE(01,08):alta_slice11:D;LogicTILE(01,08):alta_slice11:D <= LogicTILE(01,08):IMUX47:O0;1;LogicTILE(01,08):IMUX17;LogicTILE(01,08):IMUX17:I12 <= LogicTILE(01,08):RMUX11:O0;1;UFMTILE(08,01):alta_ufm_gddd02:out;UFMTILE(08,01):alta_ufm_gddd02:in <= UFMTILE(08,01):alta_ufm_gddd02:out;1;LogicTILE(02,04):alta_slice04:C;LogicTILE(02,04):alta_slice04:C <= LogicTILE(02,04):IMUX18:O0;1;UFMTILE(08,01):alta_ufm_gddd03:out;UFMTILE(08,01):alta_ufm_gddd03:in <= UFMTILE(08,01):alta_ufm_gddd03:out;1;LogicTILE(02,07):alta_slice13:D;LogicTILE(02,07):alta_slice13:D <= LogicTILE(02,07):IMUX55:O0;1;LogicTILE(01,08):IMUX63;LogicTILE(01,08):IMUX63:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(01,07):alta_slice01:D;LogicTILE(01,07):alta_slice01:D <= LogicTILE(01,07):IMUX07:O0;1;LogicTILE(01,07):IMUX06;LogicTILE(01,07):IMUX06:I25 <= LogicTILE(01,07):RMUX88:O0;1;LogicTILE(00,08):IMUX47;LogicTILE(00,08):IMUX47:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(02,04):IMUX18;LogicTILE(02,04):IMUX18:I13 <= LogicTILE(02,04):RMUX16:O0;1;PLLTILE(01,00):SinkMUXPseudo00;PLLTILE(01,00):SinkMUXPseudo00:I0 <= UFMTILE(08,01):alta_ufm_gddd02:out;1;LogicTILE(02,08):IMUX19;LogicTILE(02,08):IMUX19:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(01,07):alta_slice01:C;LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0;1;LogicTILE(00,08):alta_slice13:C;LogicTILE(00,08):alta_slice13:C <= LogicTILE(00,08):IMUX54:O0;1;LogicTILE(02,08):alta_slice04:D;LogicTILE(02,08):alta_slice04:D <= LogicTILE(02,08):IMUX19:O0;1;LogicTILE(01,07):alta_slice03:D;LogicTILE(01,07):alta_slice03:D <= LogicTILE(01,07):IMUX15:O0;1;LogicTILE(02,08):IMUX47;LogicTILE(02,08):IMUX47:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(01,08):IMUX59;LogicTILE(01,08):IMUX59:I12 <= LogicTILE(01,08):RMUX11:O0;1;PLLTILE(01,00):alta_pllx00:clkout0en;PLLTILE(01,00):alta_pllx00:clkout0en <= PLLTILE(01,00):SinkMUXPseudo02:O0;1;LogicTILE(02,08):IMUX35;LogicTILE(02,08):IMUX35:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(02,08):alta_slice11:D;LogicTILE(02,08):alta_slice11:D <= LogicTILE(02,08):IMUX47:O0;1;LogicTILE(02,04):RMUX23;LogicTILE(02,04):RMUX23:I9 <= LogicTILE(01,04):RMUX01:O0;1;LogicTILE(00,08):alta_slice11:C;LogicTILE(00,08):alta_slice11:C <= LogicTILE(00,08):IMUX46:O0;1;LogicTILE(02,08):IMUX46;LogicTILE(02,08):IMUX46:I20 <= LogicTILE(02,08):RMUX58:O0;1;LogicTILE(00,08):IMUX63;LogicTILE(00,08):IMUX63:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(01,07):alta_slice07:C;LogicTILE(01,07):alta_slice07:C <= LogicTILE(01,07):IMUX30:O0;1;LogicTILE(00,08):IMUX07;LogicTILE(00,08):IMUX07:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(00,08):alta_slice15:D;LogicTILE(00,08):alta_slice15:D <= LogicTILE(00,08):IMUX63:O0;1;LogicTILE(01,07):IMUX30;LogicTILE(01,07):IMUX30:I25 <= LogicTILE(01,07):RMUX88:O0;1;LogicTILE(01,08):alta_slice04:B;LogicTILE(01,08):alta_slice04:B <= LogicTILE(01,08):IMUX17:O0;1;LogicTILE(00,08):IMUX55;LogicTILE(00,08):IMUX55:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(00,08):alta_slice13:D;LogicTILE(00,08):alta_slice13:D <= LogicTILE(00,08):IMUX55:O0;1;LogicTILE(00,07):RMUX85;LogicTILE(00,07):RMUX85:I0 <= LogicTILE(00,07):OMUX38:O0;1;LogicTILE(00,07):IMUX39;LogicTILE(00,07):IMUX39:I26 <= LogicTILE(00,07):RMUX95:O0;1;LogicTILE(00,07):alta_slice09:D;LogicTILE(00,07):alta_slice09:D <= LogicTILE(00,07):IMUX39:O0;1;LogicTILE(00,07):OMUX38;LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut;1;LogicTILE(00,07):IMUX47;LogicTILE(00,07):IMUX47:I26 <= LogicTILE(00,07):RMUX95:O0;1;LogicTILE(00,07):IMUX46;LogicTILE(00,07):IMUX46:I7 <= LogicTILE(00,07):OMUX37:O0;1;LogicTILE(00,07):OMUX37;LogicTILE(00,07):OMUX37:I0 <= LogicTILE(00,07):alta_slice12:LutOut;1;LogicTILE(02,08):alta_slice11:C;LogicTILE(02,08):alta_slice11:C <= LogicTILE(02,08):IMUX46:O0;1;LogicTILE(01,08):IMUX62;LogicTILE(01,08):IMUX62:I12 <= LogicTILE(01,08):RMUX10:O0;1;LogicTILE(01,08):alta_slice15:C;LogicTILE(01,08):alta_slice15:C <= LogicTILE(01,08):IMUX62:O0;1;LogicTILE(00,08):alta_slice01:D;LogicTILE(00,08):alta_slice01:D <= LogicTILE(00,08):IMUX07:O0;1;PLLTILE(01,00):SinkMUXPseudo01;PLLTILE(01,00):SinkMUXPseudo01:I0 <= UFMTILE(08,01):alta_ufm_gddd03:out;1;LogicTILE(00,07):alta_slice11:C;LogicTILE(00,07):alta_slice11:C <= LogicTILE(00,07):IMUX46:O0;1;LogicTILE(01,08):alta_slice14:D;LogicTILE(01,08):alta_slice14:D <= LogicTILE(01,08):IMUX59:O0;1;LogicTILE(02,04):alta_slice04:D;LogicTILE(02,04):alta_slice04:D <= LogicTILE(02,04):IMUX19:O0;1;LogicTILE(01,07):RMUX73;LogicTILE(01,07):RMUX73:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(00,07):alta_slice12:LutOut;;1;LogicTILE(02,04):IMUX19;LogicTILE(02,04):IMUX19:I14 <= LogicTILE(02,04):RMUX23:O0;1;LogicTILE(01,08):RMUX11;LogicTILE(01,08):RMUX11:I13 <= LogicTILE(01,07):RMUX75:O0;1;LogicTILE(00,08):IMUX46;LogicTILE(00,08):IMUX46:I21 <= LogicTILE(00,08):RMUX64:O0;1;LogicTILE(01,08):IMUX35;LogicTILE(01,08):IMUX35:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(02,08):alta_slice03:C;LogicTILE(02,08):alta_slice03:C <= LogicTILE(02,08):IMUX14:O0;1;LogicTILE(01,07):RMUX75;LogicTILE(01,07):RMUX75:I0 <= LogicTILE(00,07):OMUX36:O0;1;PLLTILE(01,00):SinkMUXPseudo02;PLLTILE(01,00):SinkMUXPseudo02:I0 <= UFMTILE(08,01):alta_ufm_gddd04:out;1;LogicTILE(01,04):RMUX01;LogicTILE(01,04):RMUX01:I19 <= LogicTILE(01,07):RMUX73:O0;1;LogicTILE(01,07):IMUX07;LogicTILE(01,07):IMUX07:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(01,08):alta_slice08:C;LogicTILE(01,08):alta_slice08:C <= LogicTILE(01,08):IMUX34:O0;1;LogicTILE(01,08):RMUX10;LogicTILE(01,08):RMUX10:I13 <= LogicTILE(01,07):RMUX75:O0;1;LogicTILE(01,07):RMUX77;LogicTILE(01,07):RMUX77:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(02,07):IMUX55;LogicTILE(02,07):IMUX55:I15 <= LogicTILE(02,07):RMUX29:O0;1;LogicTILE(01,07):alta_slice06:C;LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0;1;UFMTILE(08,01):alta_ufm_gddd04:out;UFMTILE(08,01):alta_ufm_gddd04:in <= UFMTILE(08,01):alta_ufm_gddd04:out;1;LogicTILE(02,08):IMUX15;LogicTILE(02,08):IMUX15:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(01,07):RMUX81;LogicTILE(01,07):RMUX81:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(02,08):IMUX14;LogicTILE(02,08):IMUX14:I20 <= LogicTILE(02,08):RMUX58:O0;1;LogicTILE(01,08):IMUX34;LogicTILE(01,08):IMUX34:I12 <= LogicTILE(01,08):RMUX10:O0;1;LogicTILE(01,07):IMUX15;LogicTILE(01,07):IMUX15:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(01,08):alta_slice08:D;LogicTILE(01,08):alta_slice08:D <= LogicTILE(01,08):IMUX35:O0;1;LogicTILE(00,08):IMUX54;LogicTILE(00,08):IMUX54:I21 <= LogicTILE(00,08):RMUX64:O0;1;LogicTILE(01,07):alta_slice07:D;LogicTILE(01,07):alta_slice07:D <= LogicTILE(01,07):IMUX31:O0;1;LogicTILE(02,07):RMUX29;LogicTILE(02,07):RMUX29:I9 <= LogicTILE(01,07):RMUX81:O0;1;LogicTILE(01,07):alta_slice12:D;LogicTILE(01,07):alta_slice12:D <= LogicTILE(01,07):IMUX51:O0;1;LogicTILE(02,08):alta_slice03:D;LogicTILE(02,08):alta_slice03:D <= LogicTILE(02,08):IMUX15:O0;1;LogicTILE(09,01):RMUX49;LogicTILE(09,01):RMUX49:I18 <= LogicTILE(09,03):RMUX37:O0;1;LogicTILE(00,07):alta_slice11:D;LogicTILE(00,07):alta_slice11:D <= LogicTILE(00,07):IMUX47:O0;1;LogicTILE(00,08):RMUX64;LogicTILE(00,08):RMUX64:I13 <= LogicTILE(00,07):RMUX85:O0;1;LogicTILE(01,07):alta_slice06:D;LogicTILE(01,07):alta_slice06:D <= LogicTILE(01,07):IMUX27:O0;1;LogicTILE(02,04):RMUX16;LogicTILE(02,04):RMUX16:I9 <= LogicTILE(01,04):RMUX01:O0;1;LogicTILE(02,08):alta_slice08:D;LogicTILE(02,08):alta_slice08:D <= LogicTILE(02,08):IMUX35:O0;1;LogicTILE(02,07):RMUX39;LogicTILE(02,07):RMUX39:I9 <= LogicTILE(01,07):RMUX81:O0;1;LogicTILE(01,07):IMUX31;LogicTILE(01,07):IMUX31:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(01,08):alta_slice04:D;LogicTILE(01,08):alta_slice04:D <= LogicTILE(01,08):IMUX19:O0;1;LogicTILE(02,08):RMUX53;LogicTILE(02,08):RMUX53:I13 <= LogicTILE(02,07):RMUX39:O0;1;LogicTILE(01,07):IMUX51;LogicTILE(01,07):IMUX51:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(00,08):RMUX65;LogicTILE(00,08):RMUX65:I13 <= LogicTILE(00,07):RMUX85:O0;1;LogicTILE(01,08):IMUX47;LogicTILE(01,08):IMUX47:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(00,07):OMUX36;LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut;1;LogicTILE(01,08):alta_slice15:D;LogicTILE(01,08):alta_slice15:D <= LogicTILE(01,08):IMUX63:O0;1;LogicTILE(00,08):alta_slice11:D;LogicTILE(00,08):alta_slice11:D <= LogicTILE(00,08):IMUX47:O0;1;LogicTILE(02,08):RMUX58;LogicTILE(02,08):RMUX58:I13 <= LogicTILE(02,07):RMUX39:O0;1;LogicTILE(01,07):RMUX88;LogicTILE(01,07):RMUX88:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(01,07):IMUX27;LogicTILE(01,07):IMUX27:I23 <= LogicTILE(01,07):RMUX77:O0;1" *)
  wire _00_;
  (* ROUTING = "LogicTILE(01,08):alta_slice09:A;LogicTILE(01,08):alta_slice09:A <= LogicTILE(01,08):IMUX36:O0;1;LogicTILE(01,08):IMUX00;LogicTILE(01,08):IMUX00:I2 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):IMUX44;LogicTILE(01,08):IMUX44:I1 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):IMUX36;LogicTILE(01,08):IMUX36:I1 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):alta_slice00:A;LogicTILE(01,08):alta_slice00:A <= LogicTILE(01,08):IMUX00:O0;1;LogicTILE(01,08):alta_slice11:A;LogicTILE(01,08):alta_slice11:A <= LogicTILE(01,08):IMUX44:O0;1;LogicTILE(01,08):OMUX07;LogicTILE(01,08):OMUX07:I0 <= LogicTILE(01,08):alta_slice02:LutOut;1;LogicTILE(01,08):IMUX60;LogicTILE(01,08):IMUX60:I1 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):alta_slice15:A;LogicTILE(01,08):alta_slice15:A <= LogicTILE(01,08):IMUX60:O0;1;LogicTILE(01,08):alta_slice02:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _01_;
  (* ROUTING = "LogicTILE(00,07):IMUX12;LogicTILE(00,07):IMUX12:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(00,07):IMUX28;LogicTILE(00,07):IMUX28:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(00,07):alta_slice07:A;LogicTILE(00,07):alta_slice07:A <= LogicTILE(00,07):IMUX28:O0;1;LogicTILE(00,07):IMUX36;LogicTILE(00,07):IMUX36:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(00,07):alta_slice09:A;LogicTILE(00,07):alta_slice09:A <= LogicTILE(00,07):IMUX36:O0;1;LogicTILE(01,08):OMUX29;LogicTILE(01,08):OMUX29:I0 <= LogicTILE(01,08):alta_slice09:LutOut;1;LogicTILE(01,08):RMUX67;LogicTILE(01,08):RMUX67:I1 <= LogicTILE(01,08):OMUX29:O0;1;LogicTILE(00,07):alta_slice03:A;LogicTILE(00,07):alta_slice03:A <= LogicTILE(00,07):IMUX12:O0;1;LogicTILE(00,07):IMUX44;LogicTILE(00,07):IMUX44:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(01,07):RMUX72;LogicTILE(01,07):RMUX72:I17 <= LogicTILE(01,08):RMUX67:O0;1;LogicTILE(00,07):alta_slice11:A;LogicTILE(00,07):alta_slice11:A <= LogicTILE(00,07):IMUX44:O0;1;LogicTILE(01,08):alta_slice09:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _02_;
  (* ROUTING = "LogicTILE(00,08):IMUX24;LogicTILE(00,08):IMUX24:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,07):RMUX25;LogicTILE(00,07):RMUX25:I3 <= LogicTILE(00,07):OMUX23:O0;1;LogicTILE(00,08):alta_slice06:A;LogicTILE(00,08):alta_slice06:A <= LogicTILE(00,08):IMUX24:O0;1;LogicTILE(00,08):alta_slice08:A;LogicTILE(00,08):alta_slice08:A <= LogicTILE(00,08):IMUX32:O0;1;LogicTILE(00,08):alta_slice15:A;LogicTILE(00,08):alta_slice15:A <= LogicTILE(00,08):IMUX60:O0;1;LogicTILE(00,08):IMUX60;LogicTILE(00,08):IMUX60:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,07):OMUX23;LogicTILE(00,07):OMUX23:I0 <= LogicTILE(00,07):alta_slice07:LutOut;1;LogicTILE(00,07):alta_slice07:LutOut;;1;LogicTILE(00,08):RMUX16;LogicTILE(00,08):RMUX16:I13 <= LogicTILE(00,07):RMUX25:O0;1;LogicTILE(00,08):IMUX52;LogicTILE(00,08):IMUX52:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,08):IMUX32;LogicTILE(00,08):IMUX32:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,08):alta_slice13:A;LogicTILE(00,08):alta_slice13:A <= LogicTILE(00,08):IMUX52:O0;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _03_;
  (* ROUTING = "LogicTILE(02,08):alta_slice14:A;LogicTILE(02,08):alta_slice14:A <= LogicTILE(02,08):IMUX56:O0;1;LogicTILE(02,08):IMUX16;LogicTILE(02,08):IMUX16:I24 <= LogicTILE(02,08):RMUX82:O0;1;LogicTILE(02,08):IMUX60;LogicTILE(02,08):IMUX60:I24 <= LogicTILE(02,08):RMUX82:O0;1;LogicTILE(02,08):alta_slice15:A;LogicTILE(02,08):alta_slice15:A <= LogicTILE(02,08):IMUX60:O0;1;LogicTILE(02,08):alta_slice04:A;LogicTILE(02,08):alta_slice04:A <= LogicTILE(02,08):IMUX16:O0;1;LogicTILE(00,08):OMUX18;LogicTILE(00,08):OMUX18:I0 <= LogicTILE(00,08):alta_slice06:LutOut;1;LogicTILE(00,08):alta_slice06:LutOut;;1;LogicTILE(02,08):IMUX56;LogicTILE(02,08):IMUX56:I24 <= LogicTILE(02,08):RMUX82:O0;1;LogicTILE(01,08):RMUX45;LogicTILE(01,08):RMUX45:I2 <= LogicTILE(00,08):OMUX18:O0;1;LogicTILE(02,08):RMUX82;LogicTILE(02,08):RMUX82:I9 <= LogicTILE(01,08):RMUX45:O0;1;LogicTILE(02,08):alta_slice11:A;LogicTILE(02,08):alta_slice11:A <= LogicTILE(02,08):IMUX44:O0;1;LogicTILE(02,08):IMUX44;LogicTILE(02,08):IMUX44:I24 <= LogicTILE(02,08):RMUX82:O0;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _04_;
  (* ROUTING = "LogicTILE(00,08):IMUX36;LogicTILE(00,08):IMUX36:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(00,08):IMUX56;LogicTILE(00,08):IMUX56:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(00,08):alta_slice09:A;LogicTILE(00,08):alta_slice09:A <= LogicTILE(00,08):IMUX36:O0;1;LogicTILE(00,08):IMUX04;LogicTILE(00,08):IMUX04:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(02,08):OMUX47;LogicTILE(02,08):OMUX47:I0 <= LogicTILE(02,08):alta_slice15:LutOut;1;LogicTILE(00,08):alta_slice14:A;LogicTILE(00,08):alta_slice14:A <= LogicTILE(00,08):IMUX56:O0;1;LogicTILE(00,08):alta_slice11:A;LogicTILE(00,08):alta_slice11:A <= LogicTILE(00,08):IMUX44:O0;1;LogicTILE(02,08):RMUX79;LogicTILE(02,08):RMUX79:I3 <= LogicTILE(02,08):OMUX47:O0;1;LogicTILE(00,08):RMUX46;LogicTILE(00,08):RMUX46:I11 <= LogicTILE(02,08):RMUX79:O0;1;LogicTILE(00,08):IMUX44;LogicTILE(00,08):IMUX44:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(00,08):alta_slice01:A;LogicTILE(00,08):alta_slice01:A <= LogicTILE(00,08):IMUX04:O0;1;LogicTILE(02,08):alta_slice15:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _05_;
  (* ROUTING = "LogicTILE(02,07):IMUX16;LogicTILE(02,07):IMUX16:I23 <= LogicTILE(02,07):RMUX76:O0;1;LogicTILE(02,07):IMUX52;LogicTILE(02,07):IMUX52:I23 <= LogicTILE(02,07):RMUX76:O0;1;LogicTILE(00,08):OMUX27;LogicTILE(00,08):OMUX27:I0 <= LogicTILE(00,08):alta_slice09:LutOut;1;LogicTILE(02,07):alta_slice04:A;LogicTILE(02,07):alta_slice04:A <= LogicTILE(02,07):IMUX16:O0;1;LogicTILE(01,07):RMUX45;LogicTILE(01,07):RMUX45:I17 <= LogicTILE(01,08):RMUX57:O0;1;LogicTILE(02,07):IMUX32;LogicTILE(02,07):IMUX32:I23 <= LogicTILE(02,07):RMUX76:O0;1;LogicTILE(01,07):alta_slice01:A;LogicTILE(01,07):alta_slice01:A <= LogicTILE(01,07):IMUX04:O0;1;LogicTILE(02,07):alta_slice13:A;LogicTILE(02,07):alta_slice13:A <= LogicTILE(02,07):IMUX52:O0;1;LogicTILE(02,07):alta_slice08:A;LogicTILE(02,07):alta_slice08:A <= LogicTILE(02,07):IMUX32:O0;1;LogicTILE(02,07):RMUX76;LogicTILE(02,07):RMUX76:I9 <= LogicTILE(01,07):RMUX45:O0;1;LogicTILE(01,07):RMUX34;LogicTILE(01,07):RMUX34:I17 <= LogicTILE(01,08):RMUX57:O0;1;LogicTILE(01,08):RMUX57;LogicTILE(01,08):RMUX57:I1 <= LogicTILE(00,08):OMUX27:O0;1;LogicTILE(01,07):IMUX04;LogicTILE(01,07):IMUX04:I16 <= LogicTILE(01,07):RMUX34:O0;1;LogicTILE(00,08):alta_slice09:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _06_;
  (* ROUTING = "LogicTILE(02,07):OMUX26;LogicTILE(02,07):OMUX26:I0 <= LogicTILE(02,07):alta_slice08:LutOut;1;LogicTILE(02,07):RMUX67;LogicTILE(02,07):RMUX67:I0 <= LogicTILE(02,07):OMUX26:O0;1;LogicTILE(02,04):IMUX16;LogicTILE(02,04):IMUX16:I26 <= LogicTILE(02,04):RMUX94:O0;1;LogicTILE(02,04):alta_slice04:A;LogicTILE(02,04):alta_slice04:A <= LogicTILE(02,04):IMUX16:O0;1;LogicTILE(02,04):RMUX94;LogicTILE(02,04):RMUX94:I19 <= LogicTILE(02,07):RMUX67:O0;1;LogicTILE(02,07):alta_slice08:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _07_;
  (* ROUTING = "LogicTILE(01,07):IMUX40;LogicTILE(01,07):IMUX40:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):alta_slice10:A;LogicTILE(01,07):alta_slice10:A <= LogicTILE(01,07):IMUX40:O0;1;LogicTILE(01,07):IMUX12;LogicTILE(01,07):IMUX12:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):IMUX00;LogicTILE(01,07):IMUX00:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):alta_slice03:A;LogicTILE(01,07):alta_slice03:A <= LogicTILE(01,07):IMUX12:O0;1;LogicTILE(01,07):RMUX52;LogicTILE(01,07):RMUX52:I1 <= LogicTILE(01,07):OMUX29:O0;1;LogicTILE(01,07):alta_slice06:A;LogicTILE(01,07):alta_slice06:A <= LogicTILE(01,07):IMUX24:O0;1;LogicTILE(01,07):OMUX29;LogicTILE(01,07):OMUX29:I0 <= LogicTILE(01,07):alta_slice09:LutOut;1;LogicTILE(01,07):IMUX24;LogicTILE(01,07):IMUX24:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):alta_slice00:A;LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0;1;LogicTILE(01,07):alta_slice09:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _08_;
  (* ROUTING = "LogicTILE(02,08):IMUX20;LogicTILE(02,08):IMUX20:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):alta_slice05:A;LogicTILE(02,08):alta_slice05:A <= LogicTILE(02,08):IMUX20:O0;1;LogicTILE(02,08):IMUX28;LogicTILE(02,08):IMUX28:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):alta_slice08:A;LogicTILE(02,08):alta_slice08:A <= LogicTILE(02,08):IMUX32:O0;1;LogicTILE(02,08):alta_slice03:A;LogicTILE(02,08):alta_slice03:A <= LogicTILE(02,08):IMUX12:O0;1;LogicTILE(01,07):OMUX00;LogicTILE(01,07):OMUX00:I0 <= LogicTILE(01,07):alta_slice00:LutOut;1;LogicTILE(02,08):IMUX12;LogicTILE(02,08):IMUX12:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):alta_slice07:A;LogicTILE(02,08):alta_slice07:A <= LogicTILE(02,08):IMUX28:O0;1;LogicTILE(02,07):RMUX09;LogicTILE(02,07):RMUX09:I0 <= LogicTILE(01,07):OMUX00:O0;1;LogicTILE(01,07):alta_slice00:LutOut;;1;LogicTILE(02,08):IMUX32;LogicTILE(02,08):IMUX32:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):RMUX28;LogicTILE(02,08):RMUX28:I13 <= LogicTILE(02,07):RMUX09:O0;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _09_;
  (* ROUTING = "LogicTILE(01,08):IMUX08;LogicTILE(01,08):IMUX08:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):IMUX48;LogicTILE(01,08):IMUX48:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):alta_slice12:A;LogicTILE(01,08):alta_slice12:A <= LogicTILE(01,08):IMUX48:O0;1;LogicTILE(01,08):IMUX56;LogicTILE(01,08):IMUX56:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):alta_slice14:A;LogicTILE(01,08):alta_slice14:A <= LogicTILE(01,08):IMUX56:O0;1;LogicTILE(02,08):RMUX43;LogicTILE(02,08):RMUX43:I1 <= LogicTILE(02,08):OMUX17:O0;1;LogicTILE(01,08):RMUX94;LogicTILE(01,08):RMUX94:I12 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(01,08):alta_slice02:A;LogicTILE(01,08):alta_slice02:A <= LogicTILE(01,08):IMUX08:O0;1;LogicTILE(02,08):OMUX17;LogicTILE(02,08):OMUX17:I0 <= LogicTILE(02,08):alta_slice05:LutOut;1;LogicTILE(01,08):IMUX32;LogicTILE(01,08):IMUX32:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):alta_slice08:A;LogicTILE(01,08):alta_slice08:A <= LogicTILE(01,08):IMUX32:O0;1;LogicTILE(02,08):alta_slice05:LutOut;;1" *)
  (* src = "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  (* ROUTING = "PLLTILE(01,00):PllClkFbMUX00;PLLTILE(01,00):PllClkFbMUX00:I0 <= PLLTILE(01,00):PllIntFbMUX00:O0;1;PLLTILE(01,00):alta_pllx00:clkfb;PLLTILE(01,00):alta_pllx00:clkfb <= PLLTILE(01,00):PllClkFbMUX00:O0;1;LogicTILE(00,07):ClkMUX11;LogicTILE(00,07):ClkMUX11:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX12;LogicTILE(01,08):ClkMUX12:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX14;LogicTILE(01,08):ClkMUX14:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX08;LogicTILE(01,08):ClkMUX08:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX08;LogicTILE(02,08):ClkMUX08:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX10;LogicTILE(01,07):ClkMUX10:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX03;LogicTILE(01,07):ClkMUX03:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX06;LogicTILE(01,07):ClkMUX06:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX07;LogicTILE(01,07):ClkMUX07:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX04;LogicTILE(01,08):ClkMUX04:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,04):SeamMUX00;LogicTILE(02,04):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,04):TileClkMUX00;LogicTILE(02,04):TileClkMUX00:I0 <= LogicTILE(02,04):SeamMUX00:O0;1;LogicTILE(02,04):ClkMUX04;LogicTILE(02,04):ClkMUX04:I0 <= LogicTILE(02,04):alta_clkenctrl00:ClkOut;1;LogicTILE(02,04):alta_clkenctrl00:ClkOut;LogicTILE(02,04):alta_clkenctrl00:ClkIn <= LogicTILE(02,04):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX03;LogicTILE(02,08):ClkMUX03:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX12;LogicTILE(01,07):ClkMUX12:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):SeamMUX00;LogicTILE(02,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,08):SeamMUX00;LogicTILE(01,08):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,08):alta_clkenctrl00:ClkOut;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):alta_clkenctrl00:ClkIn;LogicTILE(02,07):alta_clkenctrl00:ClkIn <= LogicTILE(02,07):TileClkMUX00:O0;1;LogicTILE(02,08):ClkMUX07;LogicTILE(02,08):ClkMUX07:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):alta_clkenctrl00:ClkOut;LogicTILE(02,07):alta_clkenctrl00:ClkIn <= LogicTILE(02,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):TileClkMUX00;LogicTILE(01,07):TileClkMUX00:I0 <= LogicTILE(01,07):SeamMUX00:O0;1;LogicTILE(01,07):alta_clkenctrl00:ClkOut;LogicTILE(01,07):alta_clkenctrl00:ClkIn <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):TileClkMUX00;LogicTILE(02,07):TileClkMUX00:I0 <= LogicTILE(02,07):SeamMUX00:O0;1;LogicTILE(01,07):SeamMUX00;LogicTILE(01,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,07):ClkMUX01;LogicTILE(01,07):ClkMUX01:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):ClkMUX14;LogicTILE(00,08):ClkMUX14:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):alta_io_gclk00:outclk;IOTILE(04,09):alta_io_gclk00:inclk <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,08):ClkMUX04;LogicTILE(02,08):ClkMUX04:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):ClkMUX01;LogicTILE(00,08):ClkMUX01:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):TileClkMUX00;LogicTILE(02,08):TileClkMUX00:I0 <= LogicTILE(02,08):SeamMUX00:O0;1;LogicTILE(01,08):ClkMUX15;LogicTILE(01,08):ClkMUX15:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):alta_io_gclk00:inclk;IOTILE(04,09):alta_io_gclk00:inclk <= IOTILE(04,09):GclkDMUX00:O0;1;PLLTILE(01,00):PllIntFbMUX00;PLLTILE(01,00):PllIntFbMUX00:I0 <= PLLTILE(01,00):alta_pllx00:clkout0;1;LogicTILE(00,08):ClkMUX08;LogicTILE(00,08):ClkMUX08:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):ClkMUX04;LogicTILE(02,07):ClkMUX04:I0 <= LogicTILE(02,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):alta_clkenctrl00:ClkIn;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):TileClkMUX00:O0;1;LogicTILE(00,08):ClkMUX15;LogicTILE(00,08):ClkMUX15:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):SeamMUX00;LogicTILE(02,08):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,07):ClkMUX13;LogicTILE(02,07):ClkMUX13:I0 <= LogicTILE(02,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX14;LogicTILE(02,08):ClkMUX14:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):GclkDMUX00;IOTILE(04,09):GclkDMUX00:I10 <= PLLTILE(01,00):alta_pllx00:clkout0;1;LogicTILE(00,08):TileClkMUX00;LogicTILE(00,08):TileClkMUX00:I0 <= LogicTILE(00,08):SeamMUX00:O0;1;LogicTILE(01,07):ClkMUX11;LogicTILE(01,07):ClkMUX11:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):alta_clkenctrl00:ClkIn;LogicTILE(00,08):alta_clkenctrl00:ClkIn <= LogicTILE(00,08):TileClkMUX00:O0;1;LogicTILE(00,07):SeamMUX00;LogicTILE(00,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,07):alta_clkenctrl00:ClkIn;LogicTILE(01,07):alta_clkenctrl00:ClkIn <= LogicTILE(01,07):TileClkMUX00:O0;1;LogicTILE(00,08):ClkMUX11;LogicTILE(00,08):ClkMUX11:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):TileClkMUX00;LogicTILE(00,07):TileClkMUX00:I0 <= LogicTILE(00,07):SeamMUX00:O0;1;LogicTILE(00,08):alta_clkenctrl00:ClkOut;LogicTILE(00,08):alta_clkenctrl00:ClkIn <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX03;LogicTILE(00,07):ClkMUX03:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):alta_clkenctrl00:ClkIn;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):TileClkMUX00:O0;1;LogicTILE(01,08):ClkMUX00;LogicTILE(01,08):ClkMUX00:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX09;LogicTILE(00,07):ClkMUX09:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):TileClkMUX00;LogicTILE(01,08):TileClkMUX00:I0 <= LogicTILE(01,08):SeamMUX00:O0;1;PLLTILE(01,00):alta_pllx00:clkout0;;1;LogicTILE(02,08):alta_clkenctrl00:ClkOut;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX11;LogicTILE(02,08):ClkMUX11:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkIn;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0;1;LogicTILE(00,07):alta_clkenctrl00:ClkOut;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):ClkMUX13;LogicTILE(00,08):ClkMUX13:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX11;LogicTILE(01,08):ClkMUX11:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):SeamMUX00;LogicTILE(00,08):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,04):alta_clkenctrl00:ClkIn;LogicTILE(02,04):alta_clkenctrl00:ClkIn <= LogicTILE(02,04):TileClkMUX00:O0;1" *)
  (* src = "blinky_int_osc_pll.v:22.6-22.13" *)
  wire clk_pll;
  (* ROUTING = "LogicTILE(01,08):OMUX13;LogicTILE(01,08):OMUX13:I1 <= LogicTILE(01,08):alta_slice04:Q;1;LogicTILE(01,07):alta_slice09:A;LogicTILE(01,07):alta_slice09:A <= LogicTILE(01,07):IMUX36:O0;1;LogicTILE(01,08):IMUX16;LogicTILE(01,08):IMUX16:I2 <= LogicTILE(01,08):OMUX13:O0;1;LogicTILE(01,07):IMUX44;LogicTILE(01,07):IMUX44:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):IMUX36;LogicTILE(01,07):IMUX36:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):alta_slice11:A;LogicTILE(01,07):alta_slice11:A <= LogicTILE(01,07):IMUX44:O0;1;LogicTILE(01,07):IMUX28;LogicTILE(01,07):IMUX28:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):IMUX48;LogicTILE(01,07):IMUX48:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):alta_slice12:A;LogicTILE(01,07):alta_slice12:A <= LogicTILE(01,07):IMUX48:O0;1;LogicTILE(01,08):alta_slice04:Q;;1;LogicTILE(01,08):RMUX37;LogicTILE(01,08):RMUX37:I0 <= LogicTILE(01,08):OMUX14:O0;1;LogicTILE(01,08):alta_slice04:A;LogicTILE(01,08):alta_slice04:A <= LogicTILE(01,08):IMUX16:O0;1;LogicTILE(01,07):RMUX64;LogicTILE(01,07):RMUX64:I17 <= LogicTILE(01,08):RMUX37:O0;1;LogicTILE(01,07):alta_slice07:A;LogicTILE(01,07):alta_slice07:A <= LogicTILE(01,07):IMUX28:O0;1;LogicTILE(01,08):OMUX14;LogicTILE(01,08):OMUX14:I1 <= LogicTILE(01,08):alta_slice04:Q;1" *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[0] ;
  (* ROUTING = "LogicTILE(01,08):IMUX09;LogicTILE(01,08):IMUX09:I22 <= LogicTILE(01,08):RMUX71:O0;1;LogicTILE(01,08):alta_slice02:B;LogicTILE(01,08):alta_slice02:B <= LogicTILE(01,08):IMUX09:O0;1;LogicTILE(01,08):alta_slice12:B;LogicTILE(01,08):alta_slice12:B <= LogicTILE(01,08):IMUX49:O0;1;LogicTILE(01,08):RMUX71;LogicTILE(01,08):RMUX71:I0 <= LogicTILE(01,08):OMUX26:O0;1;LogicTILE(01,08):IMUX57;LogicTILE(01,08):IMUX57:I22 <= LogicTILE(01,08):RMUX71:O0;1;LogicTILE(01,08):OMUX25;LogicTILE(01,08):OMUX25:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(01,08):IMUX33;LogicTILE(01,08):IMUX33:I4 <= LogicTILE(01,08):OMUX25:O0;1;LogicTILE(01,08):alta_slice08:B;LogicTILE(01,08):alta_slice08:B <= LogicTILE(01,08):IMUX33:O0;1;LogicTILE(01,08):IMUX49;LogicTILE(01,08):IMUX49:I22 <= LogicTILE(01,08):RMUX71:O0;1;LogicTILE(01,08):OMUX26;LogicTILE(01,08):OMUX26:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(01,08):alta_slice14:B;LogicTILE(01,08):alta_slice14:B <= LogicTILE(01,08):IMUX57:O0;1;LogicTILE(01,08):alta_slice08:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[10] ;
  (* ROUTING = "LogicTILE(01,08):IMUX10;LogicTILE(01,08):IMUX10:I8 <= LogicTILE(01,08):OMUX43:O0;1;LogicTILE(01,08):IMUX50;LogicTILE(01,08):IMUX50:I8 <= LogicTILE(01,08):OMUX43:O0;1;LogicTILE(01,08):alta_slice12:C;LogicTILE(01,08):alta_slice12:C <= LogicTILE(01,08):IMUX50:O0;1;LogicTILE(01,08):IMUX58;LogicTILE(01,08):IMUX58:I7 <= LogicTILE(01,08):OMUX43:O0;1;LogicTILE(01,08):alta_slice02:C;LogicTILE(01,08):alta_slice02:C <= LogicTILE(01,08):IMUX10:O0;1;LogicTILE(01,08):OMUX43;LogicTILE(01,08):OMUX43:I1 <= LogicTILE(01,08):alta_slice14:Q;1;LogicTILE(01,08):alta_slice14:C;LogicTILE(01,08):alta_slice14:C <= LogicTILE(01,08):IMUX58:O0;1;LogicTILE(01,08):alta_slice14:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[11] ;
  (* ROUTING = "LogicTILE(01,08):OMUX38;LogicTILE(01,08):OMUX38:I1 <= LogicTILE(01,08):alta_slice12:Q;1;LogicTILE(01,08):RMUX95;LogicTILE(01,08):RMUX95:I0 <= LogicTILE(01,08):OMUX38:O0;1;LogicTILE(01,08):alta_slice12:D;LogicTILE(01,08):alta_slice12:D <= LogicTILE(01,08):IMUX51:O0;1;LogicTILE(01,08):OMUX37;LogicTILE(01,08):OMUX37:I1 <= LogicTILE(01,08):alta_slice12:Q;1;LogicTILE(01,08):IMUX51;LogicTILE(01,08):IMUX51:I6 <= LogicTILE(01,08):OMUX37:O0;1;LogicTILE(01,08):alta_slice02:D;LogicTILE(01,08):alta_slice02:D <= LogicTILE(01,08):IMUX11:O0;1;LogicTILE(01,08):IMUX11;LogicTILE(01,08):IMUX11:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(01,08):alta_slice12:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[12] ;
  (* ROUTING = "LogicTILE(01,08):IMUX37;LogicTILE(01,08):IMUX37:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):alta_slice09:B;LogicTILE(01,08):alta_slice09:B <= LogicTILE(01,08):IMUX37:O0;1;LogicTILE(01,08):IMUX01;LogicTILE(01,08):IMUX01:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):IMUX45;LogicTILE(01,08):IMUX45:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):OMUX46;LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q;1;LogicTILE(01,08):IMUX61;LogicTILE(01,08):IMUX61:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):alta_slice15:B;LogicTILE(01,08):alta_slice15:B <= LogicTILE(01,08):IMUX61:O0;1;LogicTILE(01,08):alta_slice00:B;LogicTILE(01,08):alta_slice00:B <= LogicTILE(01,08):IMUX01:O0;1;LogicTILE(01,08):alta_slice11:B;LogicTILE(01,08):alta_slice11:B <= LogicTILE(01,08):IMUX45:O0;1;LogicTILE(01,08):alta_slice15:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[13] ;
  (* ROUTING = "LogicTILE(01,08):alta_slice09:C;LogicTILE(01,08):alta_slice09:C <= LogicTILE(01,08):IMUX38:O0;1;LogicTILE(01,08):IMUX38;LogicTILE(01,08):IMUX38:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):OMUX35;LogicTILE(01,08):OMUX35:I1 <= LogicTILE(01,08):alta_slice11:Q;1;LogicTILE(01,08):RMUX70;LogicTILE(01,08):RMUX70:I3 <= LogicTILE(01,08):OMUX35:O0;1;LogicTILE(01,08):OMUX34;LogicTILE(01,08):OMUX34:I1 <= LogicTILE(01,08):alta_slice11:Q;1;LogicTILE(01,08):alta_slice11:C;LogicTILE(01,08):alta_slice11:C <= LogicTILE(01,08):IMUX46:O0;1;LogicTILE(01,08):alta_slice00:C;LogicTILE(01,08):alta_slice00:C <= LogicTILE(01,08):IMUX02:O0;1;LogicTILE(01,08):IMUX02;LogicTILE(01,08):IMUX02:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):IMUX46;LogicTILE(01,08):IMUX46:I6 <= LogicTILE(01,08):OMUX34:O0;1;LogicTILE(01,08):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[14] ;
  (* ROUTING = "LogicTILE(01,08):IMUX39;LogicTILE(01,08):IMUX39:I13 <= LogicTILE(01,08):RMUX17:O0;1;LogicTILE(01,08):alta_slice09:D;LogicTILE(01,08):alta_slice09:D <= LogicTILE(01,08):IMUX39:O0;1;LogicTILE(01,08):IMUX03;LogicTILE(01,08):IMUX03:I0 <= LogicTILE(01,08):OMUX01:O0;1;LogicTILE(01,08):OMUX01;LogicTILE(01,08):OMUX01:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):OMUX02;LogicTILE(01,08):OMUX02:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):RMUX17;LogicTILE(01,08):RMUX17:I0 <= LogicTILE(01,08):OMUX02:O0;1;LogicTILE(01,08):alta_slice00:D;LogicTILE(01,08):alta_slice00:D <= LogicTILE(01,08):IMUX03:O0;1;LogicTILE(01,08):alta_slice00:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[15] ;
  (* ROUTING = "LogicTILE(00,07):alta_slice07:B;LogicTILE(00,07):alta_slice07:B <= LogicTILE(00,07):IMUX29:O0;1;LogicTILE(00,07):IMUX13;LogicTILE(00,07):IMUX13:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):alta_slice03:B;LogicTILE(00,07):alta_slice03:B <= LogicTILE(00,07):IMUX13:O0;1;LogicTILE(00,07):IMUX37;LogicTILE(00,07):IMUX37:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):IMUX29;LogicTILE(00,07):IMUX29:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):alta_slice09:B;LogicTILE(00,07):alta_slice09:B <= LogicTILE(00,07):IMUX37:O0;1;LogicTILE(00,07):IMUX45;LogicTILE(00,07):IMUX45:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):OMUX34;LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):alta_slice11:B;LogicTILE(00,07):alta_slice11:B <= LogicTILE(00,07):IMUX45:O0;1;LogicTILE(00,07):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[16] ;
  (* ROUTING = "LogicTILE(00,07):IMUX30;LogicTILE(00,07):IMUX30:I20 <= LogicTILE(00,07):RMUX58:O0;1;LogicTILE(00,07):alta_slice07:C;LogicTILE(00,07):alta_slice07:C <= LogicTILE(00,07):IMUX30:O0;1;LogicTILE(00,07):RMUX58;LogicTILE(00,07):RMUX58:I1 <= LogicTILE(00,07):OMUX29:O0;1;LogicTILE(00,07):IMUX14;LogicTILE(00,07):IMUX14:I20 <= LogicTILE(00,07):RMUX58:O0;1;LogicTILE(00,07):OMUX29;LogicTILE(00,07):OMUX29:I1 <= LogicTILE(00,07):alta_slice09:Q;1;LogicTILE(00,07):IMUX38;LogicTILE(00,07):IMUX38:I5 <= LogicTILE(00,07):OMUX28:O0;1;LogicTILE(00,07):alta_slice03:C;LogicTILE(00,07):alta_slice03:C <= LogicTILE(00,07):IMUX14:O0;1;LogicTILE(00,07):OMUX28;LogicTILE(00,07):OMUX28:I1 <= LogicTILE(00,07):alta_slice09:Q;1;LogicTILE(00,07):alta_slice09:C;LogicTILE(00,07):alta_slice09:C <= LogicTILE(00,07):IMUX38:O0;1;LogicTILE(00,07):alta_slice09:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[17] ;
  (* ROUTING = "LogicTILE(00,07):IMUX31;LogicTILE(00,07):IMUX31:I1 <= LogicTILE(00,07):OMUX10:O0;1;LogicTILE(00,07):alta_slice07:D;LogicTILE(00,07):alta_slice07:D <= LogicTILE(00,07):IMUX31:O0;1;LogicTILE(00,07):OMUX10;LogicTILE(00,07):OMUX10:I1 <= LogicTILE(00,07):alta_slice03:Q;1;LogicTILE(00,07):IMUX15;LogicTILE(00,07):IMUX15:I2 <= LogicTILE(00,07):OMUX10:O0;1;LogicTILE(00,07):alta_slice03:D;LogicTILE(00,07):alta_slice03:D <= LogicTILE(00,07):IMUX15:O0;1;LogicTILE(00,07):alta_slice03:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[18] ;
  (* ROUTING = "LogicTILE(00,08):alta_slice06:B;LogicTILE(00,08):alta_slice06:B <= LogicTILE(00,08):IMUX25:O0;1;LogicTILE(00,08):IMUX33;LogicTILE(00,08):IMUX33:I7 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):alta_slice08:B;LogicTILE(00,08):alta_slice08:B <= LogicTILE(00,08):IMUX33:O0;1;LogicTILE(00,08):IMUX61;LogicTILE(00,08):IMUX61:I6 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):IMUX25;LogicTILE(00,08):IMUX25:I7 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):alta_slice15:B;LogicTILE(00,08):alta_slice15:B <= LogicTILE(00,08):IMUX61:O0;1;LogicTILE(00,08):alta_slice13:Q;;1;LogicTILE(00,08):IMUX53;LogicTILE(00,08):IMUX53:I7 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):alta_slice13:B;LogicTILE(00,08):alta_slice13:B <= LogicTILE(00,08):IMUX53:O0;1;LogicTILE(00,08):OMUX40;LogicTILE(00,08):OMUX40:I1 <= LogicTILE(00,08):alta_slice13:Q;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[19] ;
  (* ROUTING = "LogicTILE(01,07):IMUX37;LogicTILE(01,07):IMUX37:I3 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):alta_slice11:B;LogicTILE(01,07):alta_slice11:B <= LogicTILE(01,07):IMUX45:O0;1;LogicTILE(01,07):IMUX49;LogicTILE(01,07):IMUX49:I3 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):alta_slice09:B;LogicTILE(01,07):alta_slice09:B <= LogicTILE(01,07):IMUX37:O0;1;LogicTILE(01,07):OMUX22;LogicTILE(01,07):OMUX22:I1 <= LogicTILE(01,07):alta_slice07:Q;1;LogicTILE(01,07):IMUX29;LogicTILE(01,07):IMUX29:I4 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):IMUX45;LogicTILE(01,07):IMUX45:I3 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):alta_slice12:B;LogicTILE(01,07):alta_slice12:B <= LogicTILE(01,07):IMUX49:O0;1;LogicTILE(01,07):alta_slice07:B;LogicTILE(01,07):alta_slice07:B <= LogicTILE(01,07):IMUX29:O0;1;LogicTILE(01,07):alta_slice07:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[1] ;
  (* ROUTING = "LogicTILE(00,08):IMUX26;LogicTILE(00,08):IMUX26:I26 <= LogicTILE(00,08):RMUX94:O0;1;LogicTILE(00,08):IMUX34;LogicTILE(00,08):IMUX34:I26 <= LogicTILE(00,08):RMUX94:O0;1;LogicTILE(00,08):alta_slice08:C;LogicTILE(00,08):alta_slice08:C <= LogicTILE(00,08):IMUX34:O0;1;LogicTILE(00,08):RMUX94;LogicTILE(00,08):RMUX94:I3 <= LogicTILE(00,08):OMUX47:O0;1;LogicTILE(00,08):alta_slice15:C;LogicTILE(00,08):alta_slice15:C <= LogicTILE(00,08):IMUX62:O0;1;LogicTILE(00,08):OMUX46;LogicTILE(00,08):OMUX46:I1 <= LogicTILE(00,08):alta_slice15:Q;1;LogicTILE(00,08):alta_slice06:C;LogicTILE(00,08):alta_slice06:C <= LogicTILE(00,08):IMUX26:O0;1;LogicTILE(00,08):IMUX62;LogicTILE(00,08):IMUX62:I8 <= LogicTILE(00,08):OMUX46:O0;1;LogicTILE(00,08):OMUX47;LogicTILE(00,08):OMUX47:I1 <= LogicTILE(00,08):alta_slice15:Q;1;LogicTILE(00,08):alta_slice15:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[20] ;
  (* ROUTING = "LogicTILE(00,08):RMUX71;LogicTILE(00,08):RMUX71:I0 <= LogicTILE(00,08):OMUX26:O0;1;LogicTILE(00,08):OMUX26;LogicTILE(00,08):OMUX26:I1 <= LogicTILE(00,08):alta_slice08:Q;1;LogicTILE(00,08):IMUX27;LogicTILE(00,08):IMUX27:I22 <= LogicTILE(00,08):RMUX71:O0;1;LogicTILE(00,08):alta_slice06:D;LogicTILE(00,08):alta_slice06:D <= LogicTILE(00,08):IMUX27:O0;1;LogicTILE(00,08):IMUX35;LogicTILE(00,08):IMUX35:I4 <= LogicTILE(00,08):OMUX25:O0;1;LogicTILE(00,08):alta_slice08:D;LogicTILE(00,08):alta_slice08:D <= LogicTILE(00,08):IMUX35:O0;1;LogicTILE(00,08):OMUX25;LogicTILE(00,08):OMUX25:I1 <= LogicTILE(00,08):alta_slice08:Q;1;LogicTILE(00,08):alta_slice08:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[21] ;
  (* ROUTING = "LogicTILE(02,08):alta_slice14:B;LogicTILE(02,08):alta_slice14:B <= LogicTILE(02,08):IMUX57:O0;1;LogicTILE(02,08):alta_slice15:B;LogicTILE(02,08):alta_slice15:B <= LogicTILE(02,08):IMUX61:O0;1;LogicTILE(02,08):alta_slice04:B;LogicTILE(02,08):alta_slice04:B <= LogicTILE(02,08):IMUX17:O0;1;LogicTILE(02,08):IMUX61;LogicTILE(02,08):IMUX61:I5 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):IMUX17;LogicTILE(02,08):IMUX17:I6 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):OMUX34;LogicTILE(02,08):OMUX34:I1 <= LogicTILE(02,08):alta_slice11:Q;1;LogicTILE(02,08):IMUX45;LogicTILE(02,08):IMUX45:I6 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):alta_slice11:B;LogicTILE(02,08):alta_slice11:B <= LogicTILE(02,08):IMUX45:O0;1;LogicTILE(02,08):IMUX57;LogicTILE(02,08):IMUX57:I5 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[22] ;
  (* ROUTING = "LogicTILE(02,08):IMUX58;LogicTILE(02,08):IMUX58:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(02,08):OMUX13;LogicTILE(02,08):OMUX13:I1 <= LogicTILE(02,08):alta_slice04:Q;1;LogicTILE(02,08):IMUX62;LogicTILE(02,08):IMUX62:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(02,08):IMUX18;LogicTILE(02,08):IMUX18:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(02,08):alta_slice14:C;LogicTILE(02,08):alta_slice14:C <= LogicTILE(02,08):IMUX58:O0;1;LogicTILE(02,08):alta_slice15:C;LogicTILE(02,08):alta_slice15:C <= LogicTILE(02,08):IMUX62:O0;1;LogicTILE(02,08):alta_slice04:C;LogicTILE(02,08):alta_slice04:C <= LogicTILE(02,08):IMUX18:O0;1;LogicTILE(02,08):alta_slice04:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[23] ;
  (* ROUTING = "LogicTILE(02,08):OMUX44;LogicTILE(02,08):OMUX44:I1 <= LogicTILE(02,08):alta_slice14:Q;1;LogicTILE(02,08):IMUX63;LogicTILE(02,08):IMUX63:I7 <= LogicTILE(02,08):OMUX43:O0;1;LogicTILE(02,08):alta_slice15:D;LogicTILE(02,08):alta_slice15:D <= LogicTILE(02,08):IMUX63:O0;1;LogicTILE(02,08):OMUX43;LogicTILE(02,08):OMUX43:I1 <= LogicTILE(02,08):alta_slice14:Q;1;LogicTILE(02,08):IMUX59;LogicTILE(02,08):IMUX59:I7 <= LogicTILE(02,08):OMUX43:O0;1;LogicTILE(02,08):RMUX92;LogicTILE(02,08):RMUX92:I2 <= LogicTILE(02,08):OMUX44:O0;1;LogicTILE(02,08):alta_slice14:D;LogicTILE(02,08):alta_slice14:D <= LogicTILE(02,08):IMUX59:O0;1;IOTILE(02,09):RMUX24;IOTILE(02,09):RMUX24:I4 <= LogicTILE(02,08):RMUX92:O0;1;IOTILE(02,09):IOMUX00;IOTILE(02,09):IOMUX00:I6 <= IOTILE(02,09):RMUX24:O0;1;LogicTILE(02,08):alta_slice14:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[24] ;
  (* ROUTING = "LogicTILE(00,08):OMUX33;LogicTILE(00,08):OMUX33:I1 <= LogicTILE(00,08):alta_slice11:Q;1;IOTILE(01,09):RMUX28;IOTILE(01,09):RMUX28:I2 <= LogicTILE(01,08):RMUX69:O0;1;IOTILE(01,09):IOMUX03;IOTILE(01,09):IOMUX03:I7 <= IOTILE(01,09):RMUX28:O0;1;LogicTILE(00,08):IMUX37;LogicTILE(00,08):IMUX37:I6 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(01,08):RMUX69;LogicTILE(01,08):RMUX69:I3 <= LogicTILE(00,08):OMUX33:O0;1;LogicTILE(00,08):IMUX05;LogicTILE(00,08):IMUX05:I6 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(00,08):alta_slice09:B;LogicTILE(00,08):alta_slice09:B <= LogicTILE(00,08):IMUX37:O0;1;LogicTILE(00,08):alta_slice14:B;LogicTILE(00,08):alta_slice14:B <= LogicTILE(00,08):IMUX57:O0;1;LogicTILE(00,08):alta_slice01:B;LogicTILE(00,08):alta_slice01:B <= LogicTILE(00,08):IMUX05:O0;1;LogicTILE(00,08):IMUX45;LogicTILE(00,08):IMUX45:I6 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(00,08):alta_slice11:B;LogicTILE(00,08):alta_slice11:B <= LogicTILE(00,08):IMUX45:O0;1;LogicTILE(00,08):OMUX34;LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q;1;LogicTILE(00,08):IMUX57;LogicTILE(00,08):IMUX57:I5 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(00,08):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[25] ;
  (* ROUTING = "LogicTILE(00,08):OMUX05;LogicTILE(00,08):OMUX05:I1 <= LogicTILE(00,08):alta_slice01:Q;1;LogicTILE(00,08):IMUX38;LogicTILE(00,08):IMUX38:I12 <= LogicTILE(00,08):RMUX10:O0;1;IOTILE(00,09):IOMUX02;IOTILE(00,09):IOMUX02:I6 <= IOTILE(00,09):RMUX24:O0;1;LogicTILE(00,08):alta_slice09:C;LogicTILE(00,08):alta_slice09:C <= LogicTILE(00,08):IMUX38:O0;1;LogicTILE(00,08):RMUX10;LogicTILE(00,08):RMUX10:I1 <= LogicTILE(00,08):OMUX05:O0;1;LogicTILE(00,08):alta_slice14:C;LogicTILE(00,08):alta_slice14:C <= LogicTILE(00,08):IMUX58:O0;1;IOTILE(00,09):RMUX24;IOTILE(00,09):RMUX24:I0 <= LogicTILE(00,08):RMUX19:O0;1;LogicTILE(00,08):IMUX06;LogicTILE(00,08):IMUX06:I1 <= LogicTILE(00,08):OMUX04:O0;1;LogicTILE(00,08):alta_slice01:C;LogicTILE(00,08):alta_slice01:C <= LogicTILE(00,08):IMUX06:O0;1;LogicTILE(00,08):IMUX58;LogicTILE(00,08):IMUX58:I12 <= LogicTILE(00,08):RMUX10:O0;1;LogicTILE(00,08):RMUX19;LogicTILE(00,08):RMUX19:I1 <= LogicTILE(00,08):OMUX05:O0;1;LogicTILE(00,08):OMUX04;LogicTILE(00,08):OMUX04:I1 <= LogicTILE(00,08):alta_slice01:Q;1;LogicTILE(00,08):alta_slice01:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[26] ;
  (* ROUTING = "LogicTILE(00,08):RMUX75;LogicTILE(00,08):RMUX75:I2 <= LogicTILE(00,08):OMUX44:O0;1;LogicTILE(00,08):OMUX44;LogicTILE(00,08):OMUX44:I1 <= LogicTILE(00,08):alta_slice14:Q;1;LogicTILE(00,08):RMUX83;LogicTILE(00,08):RMUX83:I2 <= LogicTILE(00,08):OMUX44:O0;1;LogicTILE(00,08):IMUX39;LogicTILE(00,08):IMUX39:I24 <= LogicTILE(00,08):RMUX83:O0;1;LogicTILE(00,08):OMUX43;LogicTILE(00,08):OMUX43:I1 <= LogicTILE(00,08):alta_slice14:Q;1;LogicTILE(00,08):IMUX59;LogicTILE(00,08):IMUX59:I7 <= LogicTILE(00,08):OMUX43:O0;1;LogicTILE(00,08):alta_slice09:D;LogicTILE(00,08):alta_slice09:D <= LogicTILE(00,08):IMUX39:O0;1;IOTILE(00,09):RMUX04;IOTILE(00,09):RMUX04:I2 <= LogicTILE(00,08):RMUX75:O0;1;IOTILE(00,09):IOMUX00;IOTILE(00,09):IOMUX00:I1 <= IOTILE(00,09):RMUX04:O0;1;LogicTILE(00,08):alta_slice14:D;LogicTILE(00,08):alta_slice14:D <= LogicTILE(00,08):IMUX59:O0;1;LogicTILE(00,08):alta_slice14:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[27] ;
  (* ROUTING = "LogicTILE(01,07):RMUX02;LogicTILE(01,07):RMUX02:I1 <= LogicTILE(01,07):OMUX05:O0;1;IOTILE(01,09):RMUX00;IOTILE(01,09):RMUX00:I5 <= LogicTILE(01,07):RMUX02:O0;1;LogicTILE(02,07):IMUX33;LogicTILE(02,07):IMUX33:I12 <= LogicTILE(02,07):RMUX11:O0;1;LogicTILE(01,07):OMUX03;LogicTILE(01,07):OMUX03:I1 <= LogicTILE(01,07):alta_slice01:Q;1;LogicTILE(02,07):RMUX11;LogicTILE(02,07):RMUX11:I1 <= LogicTILE(01,07):OMUX03:O0;1;LogicTILE(01,07):alta_slice01:B;LogicTILE(01,07):alta_slice01:B <= LogicTILE(01,07):IMUX05:O0;1;LogicTILE(02,07):alta_slice13:B;LogicTILE(02,07):alta_slice13:B <= LogicTILE(02,07):IMUX53:O0;1;LogicTILE(01,07):IMUX05;LogicTILE(01,07):IMUX05:I1 <= LogicTILE(01,07):OMUX04:O0;1;LogicTILE(02,07):IMUX17;LogicTILE(02,07):IMUX17:I12 <= LogicTILE(02,07):RMUX11:O0;1;LogicTILE(02,07):alta_slice04:B;LogicTILE(02,07):alta_slice04:B <= LogicTILE(02,07):IMUX17:O0;1;LogicTILE(01,07):OMUX05;LogicTILE(01,07):OMUX05:I1 <= LogicTILE(01,07):alta_slice01:Q;1;LogicTILE(01,07):OMUX04;LogicTILE(01,07):OMUX04:I1 <= LogicTILE(01,07):alta_slice01:Q;1;IOTILE(01,09):IOMUX01;IOTILE(01,09):IOMUX01:I0 <= IOTILE(01,09):RMUX00:O0;1;LogicTILE(02,07):alta_slice08:B;LogicTILE(02,07):alta_slice08:B <= LogicTILE(02,07):IMUX33:O0;1;LogicTILE(02,07):IMUX53;LogicTILE(02,07):IMUX53:I12 <= LogicTILE(02,07):RMUX11:O0;1;LogicTILE(01,07):alta_slice01:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[28] ;
  (* ROUTING = "BramTILE(03,07):RMUX81;BramTILE(03,07):RMUX81:I1 <= LogicTILE(02,07):OMUX39:O0;1;LogicTILE(06,07):RMUX39;LogicTILE(06,07):RMUX39:I11 <= BramTILE(03,07):RMUX81:O0;1;LogicTILE(02,07):OMUX40;LogicTILE(02,07):OMUX40:I1 <= LogicTILE(02,07):alta_slice13:Q;1;LogicTILE(02,07):alta_slice08:C;LogicTILE(02,07):alta_slice08:C <= LogicTILE(02,07):IMUX34:O0;1;LogicTILE(02,07):OMUX41;LogicTILE(02,07):OMUX41:I1 <= LogicTILE(02,07):alta_slice13:Q;1;IOTILE(06,09):IOMUX02;IOTILE(06,09):IOMUX02:I5 <= IOTILE(06,09):RMUX20:O0;1;IOTILE(06,09):RMUX20;IOTILE(06,09):RMUX20:I3 <= LogicTILE(06,07):RMUX39:O0;1;LogicTILE(02,07):RMUX82;LogicTILE(02,07):RMUX82:I1 <= LogicTILE(02,07):OMUX41:O0;1;LogicTILE(02,07):alta_slice04:C;LogicTILE(02,07):alta_slice04:C <= LogicTILE(02,07):IMUX18:O0;1;LogicTILE(02,07):IMUX54;LogicTILE(02,07):IMUX54:I7 <= LogicTILE(02,07):OMUX40:O0;1;LogicTILE(02,07):IMUX18;LogicTILE(02,07):IMUX18:I24 <= LogicTILE(02,07):RMUX82:O0;1;LogicTILE(02,07):OMUX39;LogicTILE(02,07):OMUX39:I1 <= LogicTILE(02,07):alta_slice13:Q;1;LogicTILE(02,07):alta_slice13:C;LogicTILE(02,07):alta_slice13:C <= LogicTILE(02,07):IMUX54:O0;1;LogicTILE(02,07):IMUX34;LogicTILE(02,07):IMUX34:I24 <= LogicTILE(02,07):RMUX82:O0;1;LogicTILE(02,07):alta_slice13:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[29] ;
  (* ROUTING = "LogicTILE(01,07):IMUX38;LogicTILE(01,07):IMUX38:I7 <= LogicTILE(01,07):OMUX37:O0;1;LogicTILE(01,07):alta_slice09:C;LogicTILE(01,07):alta_slice09:C <= LogicTILE(01,07):IMUX38:O0;1;LogicTILE(01,07):IMUX46;LogicTILE(01,07):IMUX46:I7 <= LogicTILE(01,07):OMUX37:O0;1;LogicTILE(01,07):IMUX50;LogicTILE(01,07):IMUX50:I6 <= LogicTILE(01,07):OMUX37:O0;1;LogicTILE(01,07):alta_slice12:C;LogicTILE(01,07):alta_slice12:C <= LogicTILE(01,07):IMUX50:O0;1;LogicTILE(01,07):alta_slice11:C;LogicTILE(01,07):alta_slice11:C <= LogicTILE(01,07):IMUX46:O0;1;LogicTILE(01,07):OMUX37;LogicTILE(01,07):OMUX37:I1 <= LogicTILE(01,07):alta_slice12:Q;1;LogicTILE(01,07):alta_slice12:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[2] ;
  (* ROUTING = "LogicTILE(02,07):OMUX12;LogicTILE(02,07):OMUX12:I1 <= LogicTILE(02,07):alta_slice04:Q;1;BramTILE(03,03):RMUX91;BramTILE(03,03):RMUX91:I20 <= BramTILE(03,07):RMUX44:O0;1;BramTILE(03,07):RMUX44;BramTILE(03,07):RMUX44:I0 <= LogicTILE(02,07):OMUX12:O0;1;LogicTILE(02,07):alta_slice08:D;LogicTILE(02,07):alta_slice08:D <= LogicTILE(02,07):IMUX35:O0;1;IOTILE(07,01):RMUX00;IOTILE(07,01):RMUX00:I1 <= LogicTILE(07,03):RMUX73:O0;1;LogicTILE(02,07):OMUX14;LogicTILE(02,07):OMUX14:I1 <= LogicTILE(02,07):alta_slice04:Q;1;LogicTILE(02,07):RMUX47;LogicTILE(02,07):RMUX47:I0 <= LogicTILE(02,07):OMUX14:O0;1;LogicTILE(02,07):IMUX35;LogicTILE(02,07):IMUX35:I18 <= LogicTILE(02,07):RMUX47:O0;1;LogicTILE(02,07):alta_slice04:D;LogicTILE(02,07):alta_slice04:D <= LogicTILE(02,07):IMUX19:O0;1;IOTILE(07,01):IOMUX00;IOTILE(07,01):IOMUX00:I0 <= IOTILE(07,01):RMUX00:O0;1;LogicTILE(02,07):OMUX13;LogicTILE(02,07):OMUX13:I1 <= LogicTILE(02,07):alta_slice04:Q;1;LogicTILE(07,03):RMUX73;LogicTILE(07,03):RMUX73:I12 <= BramTILE(03,03):RMUX91:O0;1;LogicTILE(02,07):alta_slice04:Q;;1;LogicTILE(02,07):IMUX19;LogicTILE(02,07):IMUX19:I2 <= LogicTILE(02,07):OMUX13:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[30] ;
  (* ROUTING = "LogicTILE(02,04):OMUX14;LogicTILE(02,04):OMUX14:I1 <= LogicTILE(02,04):alta_slice04:Q;1;LogicTILE(02,04):RMUX37;LogicTILE(02,04):RMUX37:I0 <= LogicTILE(02,04):OMUX14:O0;1;IOTILE(02,01):IOMUX02;IOTILE(02,01):IOMUX02:I4 <= IOTILE(02,01):RMUX16:O0;1;LogicTILE(02,04):alta_slice04:Q;;1;LogicTILE(02,04):OMUX13;LogicTILE(02,04):OMUX13:I1 <= LogicTILE(02,04):alta_slice04:Q;1;LogicTILE(02,04):IMUX17;LogicTILE(02,04):IMUX17:I2 <= LogicTILE(02,04):OMUX13:O0;1;IOTILE(02,01):RMUX16;IOTILE(02,01):RMUX16:I2 <= LogicTILE(02,04):RMUX37:O0;1;LogicTILE(02,04):alta_slice04:B;LogicTILE(02,04):alta_slice04:B <= LogicTILE(02,04):IMUX17:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:3.13-3.17" *)
  wire \ctr[31] ;
  (* ROUTING = "LogicTILE(01,07):alta_slice09:D;LogicTILE(01,07):alta_slice09:D <= LogicTILE(01,07):IMUX39:O0;1;LogicTILE(01,07):IMUX47;LogicTILE(01,07):IMUX47:I6 <= LogicTILE(01,07):OMUX34:O0;1;LogicTILE(01,07):alta_slice11:D;LogicTILE(01,07):alta_slice11:D <= LogicTILE(01,07):IMUX47:O0;1;LogicTILE(01,07):IMUX39;LogicTILE(01,07):IMUX39:I6 <= LogicTILE(01,07):OMUX34:O0;1;LogicTILE(01,07):OMUX34;LogicTILE(01,07):OMUX34:I1 <= LogicTILE(01,07):alta_slice11:Q;1;LogicTILE(01,07):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[3] ;
  (* ROUTING = "LogicTILE(01,07):IMUX25;LogicTILE(01,07):IMUX25:I3 <= LogicTILE(01,07):OMUX19:O0;1;LogicTILE(01,07):alta_slice10:B;LogicTILE(01,07):alta_slice10:B <= LogicTILE(01,07):IMUX41:O0;1;LogicTILE(01,07):OMUX20;LogicTILE(01,07):OMUX20:I1 <= LogicTILE(01,07):alta_slice06:Q;1;LogicTILE(01,07):alta_slice00:B;LogicTILE(01,07):alta_slice00:B <= LogicTILE(01,07):IMUX01:O0;1;LogicTILE(01,07):RMUX35;LogicTILE(01,07):RMUX35:I2 <= LogicTILE(01,07):OMUX20:O0;1;LogicTILE(01,07):IMUX41;LogicTILE(01,07):IMUX41:I16 <= LogicTILE(01,07):RMUX35:O0;1;LogicTILE(01,07):alta_slice03:B;LogicTILE(01,07):alta_slice03:B <= LogicTILE(01,07):IMUX13:O0;1;LogicTILE(01,07):OMUX19;LogicTILE(01,07):OMUX19:I1 <= LogicTILE(01,07):alta_slice06:Q;1;LogicTILE(01,07):IMUX13;LogicTILE(01,07):IMUX13:I16 <= LogicTILE(01,07):RMUX35:O0;1;LogicTILE(01,07):IMUX01;LogicTILE(01,07):IMUX01:I16 <= LogicTILE(01,07):RMUX35:O0;1;LogicTILE(01,07):alta_slice06:B;LogicTILE(01,07):alta_slice06:B <= LogicTILE(01,07):IMUX25:O0;1;LogicTILE(01,07):alta_slice06:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[4] ;
  (* ROUTING = "LogicTILE(01,07):alta_slice00:C;LogicTILE(01,07):alta_slice00:C <= LogicTILE(01,07):IMUX02:O0;1;LogicTILE(01,07):RMUX16;LogicTILE(01,07):RMUX16:I3 <= LogicTILE(01,07):OMUX11:O0;1;LogicTILE(01,07):IMUX42;LogicTILE(01,07):IMUX42:I13 <= LogicTILE(01,07):RMUX16:O0;1;LogicTILE(01,07):IMUX02;LogicTILE(01,07):IMUX02:I13 <= LogicTILE(01,07):RMUX16:O0;1;LogicTILE(01,07):alta_slice10:C;LogicTILE(01,07):alta_slice10:C <= LogicTILE(01,07):IMUX42:O0;1;LogicTILE(01,07):IMUX14;LogicTILE(01,07):IMUX14:I2 <= LogicTILE(01,07):OMUX10:O0;1;LogicTILE(01,07):OMUX11;LogicTILE(01,07):OMUX11:I1 <= LogicTILE(01,07):alta_slice03:Q;1;LogicTILE(01,07):alta_slice03:C;LogicTILE(01,07):alta_slice03:C <= LogicTILE(01,07):IMUX14:O0;1;LogicTILE(01,07):OMUX10;LogicTILE(01,07):OMUX10:I1 <= LogicTILE(01,07):alta_slice03:Q;1;LogicTILE(01,07):alta_slice03:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[5] ;
  (* ROUTING = "LogicTILE(01,07):OMUX32;LogicTILE(01,07):OMUX32:I1 <= LogicTILE(01,07):alta_slice10:Q;1;LogicTILE(01,07):IMUX03;LogicTILE(01,07):IMUX03:I19 <= LogicTILE(01,07):RMUX53:O0;1;LogicTILE(01,07):RMUX53;LogicTILE(01,07):RMUX53:I2 <= LogicTILE(01,07):OMUX32:O0;1;LogicTILE(01,07):alta_slice00:D;LogicTILE(01,07):alta_slice00:D <= LogicTILE(01,07):IMUX03:O0;1;LogicTILE(01,07):IMUX43;LogicTILE(01,07):IMUX43:I5 <= LogicTILE(01,07):OMUX31:O0;1;LogicTILE(01,07):alta_slice10:D;LogicTILE(01,07):alta_slice10:D <= LogicTILE(01,07):IMUX43:O0;1;LogicTILE(01,07):OMUX31;LogicTILE(01,07):OMUX31:I1 <= LogicTILE(01,07):alta_slice10:Q;1;LogicTILE(01,07):alta_slice10:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[6] ;
  (* ROUTING = "LogicTILE(02,08):IMUX21;LogicTILE(02,08):IMUX21:I1 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):alta_slice05:B;LogicTILE(02,08):alta_slice05:B <= LogicTILE(02,08):IMUX21:O0;1;LogicTILE(02,08):alta_slice07:B;LogicTILE(02,08):alta_slice07:B <= LogicTILE(02,08):IMUX29:O0;1;LogicTILE(02,08):IMUX33;LogicTILE(02,08):IMUX33:I1 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):IMUX29;LogicTILE(02,08):IMUX29:I1 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):alta_slice03:Q;;1;LogicTILE(02,08):OMUX10;LogicTILE(02,08):OMUX10:I1 <= LogicTILE(02,08):alta_slice03:Q;1;LogicTILE(02,08):alta_slice08:B;LogicTILE(02,08):alta_slice08:B <= LogicTILE(02,08):IMUX33:O0;1;LogicTILE(02,08):IMUX13;LogicTILE(02,08):IMUX13:I2 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):alta_slice03:B;LogicTILE(02,08):alta_slice03:B <= LogicTILE(02,08):IMUX13:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[7] ;
  (* ROUTING = "LogicTILE(02,08):IMUX22;LogicTILE(02,08):IMUX22:I5 <= LogicTILE(02,08):OMUX25:O0;1;LogicTILE(02,08):alta_slice05:C;LogicTILE(02,08):alta_slice05:C <= LogicTILE(02,08):IMUX22:O0;1;LogicTILE(02,08):OMUX25;LogicTILE(02,08):OMUX25:I1 <= LogicTILE(02,08):alta_slice08:Q;1;LogicTILE(02,08):IMUX34;LogicTILE(02,08):IMUX34:I4 <= LogicTILE(02,08):OMUX25:O0;1;LogicTILE(02,08):alta_slice08:C;LogicTILE(02,08):alta_slice08:C <= LogicTILE(02,08):IMUX34:O0;1;LogicTILE(02,08):alta_slice07:C;LogicTILE(02,08):alta_slice07:C <= LogicTILE(02,08):IMUX30:O0;1;LogicTILE(02,08):IMUX30;LogicTILE(02,08):IMUX30:I5 <= LogicTILE(02,08):OMUX25:O0;1;LogicTILE(02,08):alta_slice08:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[8] ;
  (* ROUTING = "LogicTILE(02,08):IMUX23;LogicTILE(02,08):IMUX23:I4 <= LogicTILE(02,08):OMUX22:O0;1;LogicTILE(02,08):alta_slice05:D;LogicTILE(02,08):alta_slice05:D <= LogicTILE(02,08):IMUX23:O0;1;LogicTILE(02,08):OMUX22;LogicTILE(02,08):OMUX22:I1 <= LogicTILE(02,08):alta_slice07:Q;1;LogicTILE(02,08):alta_slice07:D;LogicTILE(02,08):alta_slice07:D <= LogicTILE(02,08):IMUX31:O0;1;LogicTILE(02,08):IMUX31;LogicTILE(02,08):IMUX31:I4 <= LogicTILE(02,08):OMUX22:O0;1;LogicTILE(02,08):alta_slice07:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:21.12-21.15" *)
  wire \ctr[9] ;
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice12" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'hffff),
    .K(32'd4)
  ) _15_ (
    .CLK(),
    .F(_00_),
    .I({ _14_, _13_, _12_, _11_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _16_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[1] , \ctr[0]  }),
    .Q(\ctr[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice12" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _17_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q(\ctr[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _18_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[3] , \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q(\ctr[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _19_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[4] , _08_ }),
    .Q(\ctr[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _20_ (
    .CLK(),
    .F(_08_),
    .I({ \ctr[3] , \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _21_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[5] , \ctr[4] , _08_ }),
    .Q(\ctr[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice10" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _22_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[6] , \ctr[5] , \ctr[4] , _08_ }),
    .Q(\ctr[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _23_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[7] , _09_ }),
    .Q(\ctr[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _24_ (
    .CLK(),
    .F(_09_),
    .I({ \ctr[6] , \ctr[5] , \ctr[4] , _08_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _25_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[8] , \ctr[7] , _09_ }),
    .Q(\ctr[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _26_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[9] , \ctr[8] , \ctr[7] , _09_ }),
    .Q(\ctr[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _27_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[10] , _10_ }),
    .Q(\ctr[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice05" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _28_ (
    .CLK(),
    .F(_10_),
    .I({ \ctr[9] , \ctr[8] , \ctr[7] , _09_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice14" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _29_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[11] , \ctr[10] , _10_ }),
    .Q(\ctr[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice12" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _30_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[12] , \ctr[11] , \ctr[10] , _10_ }),
    .Q(\ctr[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _31_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[13] , _01_ }),
    .Q(\ctr[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice02" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _32_ (
    .CLK(),
    .F(_01_),
    .I({ \ctr[12] , \ctr[11] , \ctr[10] , _10_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _33_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[14] , \ctr[13] , _01_ }),
    .Q(\ctr[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _34_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[15] , \ctr[14] , \ctr[13] , _01_ }),
    .Q(\ctr[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _35_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[16] , _02_ }),
    .Q(\ctr[16] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _36_ (
    .CLK(),
    .F(_02_),
    .I({ \ctr[15] , \ctr[14] , \ctr[13] , _01_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _37_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[17] , \ctr[16] , _02_ }),
    .Q(\ctr[17] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _38_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[18] , \ctr[17] , \ctr[16] , _02_ }),
    .Q(\ctr[18] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _39_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[19] , _03_ }),
    .Q(\ctr[19] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,07):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _40_ (
    .CLK(),
    .F(_03_),
    .I({ \ctr[18] , \ctr[17] , \ctr[16] , _02_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _41_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[20] , \ctr[19] , _03_ }),
    .Q(\ctr[20] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _42_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[21] , \ctr[20] , \ctr[19] , _03_ }),
    .Q(\ctr[21] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _43_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[22] , _04_ }),
    .Q(\ctr[22] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _44_ (
    .CLK(),
    .F(_04_),
    .I({ \ctr[21] , \ctr[20] , \ctr[19] , _03_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _45_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[23] , \ctr[22] , _04_ }),
    .Q(\ctr[23] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice14" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _46_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[24] , \ctr[23] , \ctr[22] , _04_ }),
    .Q(\ctr[24] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _47_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[25] , _05_ }),
    .Q(\ctr[25] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,08):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _48_ (
    .CLK(),
    .F(_05_),
    .I({ \ctr[24] , \ctr[23] , \ctr[22] , _04_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice01" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _49_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[26] , \ctr[25] , _05_ }),
    .Q(\ctr[26] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice14" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _50_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[27] , \ctr[26] , \ctr[25] , _05_ }),
    .Q(\ctr[27] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,07):alta_slice01" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _51_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[28] , _06_ }),
    .Q(\ctr[28] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(00,08):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _52_ (
    .CLK(),
    .F(_06_),
    .I({ \ctr[27] , \ctr[26] , \ctr[25] , _05_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,07):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _53_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, \ctr[29] , \ctr[28] , _06_ }),
    .Q(\ctr[29] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,07):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _54_ (
    .CLK(clk_pll),
    .F(),
    .I({ \ctr[30] , \ctr[29] , \ctr[28] , _06_ }),
    .Q(\ctr[30] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,04):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _55_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, \ctr[31] , _07_ }),
    .Q(\ctr[31] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(02,07):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _56_ (
    .CLK(),
    .F(_07_),
    .I({ \ctr[30] , \ctr[29] , \ctr[28] , _06_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(01,08):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h5555),
    .K(32'd4)
  ) _57_ (
    .CLK(clk_pll),
    .F(),
    .I({ _00_, _00_, _00_, \ctr[0]  }),
    .Q(\ctr[0] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(02,09):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:19.49-19.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led0_obuf (
    .I(\ctr[24] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(01,09):alta_rio03" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:17.49-17.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led1_obuf (
    .I(\ctr[25] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(00,09):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:15.49-15.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led2_obuf (
    .I(\ctr[26] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(00,09):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:13.49-13.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led3_obuf (
    .I(\ctr[27] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(01,09):alta_rio01" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:11.49-11.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led4_obuf (
    .I(\ctr[28] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(06,09):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:9.49-9.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led5_obuf (
    .I(\ctr[29] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(07,01):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:7.49-7.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led6_obuf (
    .I(\ctr[30] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(02,01):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:5.49-5.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led7_obuf (
    .I(\ctr[31] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "PLLTILE(01,00)" *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky_int_osc_pll.v:24.13-30.2" *)
  GENERIC_PLL #(
    .CLKOUT0_DIV(6'h02)
  ) pll (
    .clkfb(clk_pll),
    .clkout0(clk_pll),
    .clkout0en(_00_),
    .pllen(_00_),
    .resetn(_00_)
  );
endmodule
