xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
full_adder.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/adder_subtracter32bit/src/full_adder.v,
adder_subtracter32.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/adder_subtracter32bit/src/adder_subtracter32.v,
adder_subtracter32bit.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/adder_subtracter32bit/sim/adder_subtracter32bit.v,
mux2.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/data_counter_mux2/src/mux2.v,
data_counter_mux2.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/data_counter_mux2/sim/data_counter_mux2.v,
divu_int.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/src/div_10bit/sources_1/new/divu_int.v,
div_10bit.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/src/div_10bit/sim/div_10bit.v,
bit_reversal.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/bram_bit_reversed_address/src/bit_reversal.v,
bram_bit_reversed_address.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/fft_control_unit.srcs/sources_1/ip/bram_bit_reversed_address/sim/bram_bit_reversed_address.v,
control_unit.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/src/control_unit.v,
fft_control_unit_1.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/fft_control_unit_1_1/sim/fft_control_unit_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
