   R0 = 0x00000000 <- kernel: 0x0+0x0
   R1 = 0x00000001 <- kernel: 0x0+0x1
   R2 = 0x00000001 <- kernel: 0x0+0x1
   R3 = 0x200013b0 <- jefe: 0x20001000+0x3b0
   R4 = 0x0000000c <- kernel: __EXCEPTIONS+0x4
   R5 = 0x200001a8 <- kernel: 0x20000000+0x1a8
   R6 = 0x00000001 <- kernel: 0x0+0x1
   R7 = 0x20000ea8 <- kernel: 0x20000000+0xea8
   R8 = 0x00000002 <- kernel: 0x0+0x2
   R9 = 0x00000000 <- kernel: 0x0+0x0
  R10 = 0x20000e74 <- kernel: 0x20000000+0xe74
  R11 = 0x000000b0 <- kernel: __INTERRUPTS+0x70
  R12 = 0x200012d8 <- jefe: 0x20001000+0x2d8
   SP = 0x20000e70 <- kernel: 0x20000000+0xe70
        |
        +--->  0x20000eb0 0x00001e72 core::option::Option<T>::expect
               0x20000eb0 0x00001e72 kern::task::select
               0x20000f58 0x00002074 kern::syscalls::syscall_entry::{{closure}}
               0x20000f58 0x00002048 kern::arch::arm_m::with_task_table
               0x20000f58 0x00002dce syscall_entry
               0x20000f58 0x00003636 SVCall

   LR = 0x00002023 <- kernel: next<core::ops::range::Range<usize>,core::ops::range::Range<usize>>+0x2b
   PC = 0x00001e72 <- kernel: select+0x62
  PSR = 0x6100000b <- 0110_0001_0000_0000_0000_0000_0000_1011
                      |||| | ||         |       |           |
                      |||| | ||         |       |           + Exception = 0xb
                      |||| | ||         |       +------------ IC/IT = 0x0
                      |||| | ||         +-------------------- GE = 0x0
                      |||| | |+------------------------------ T = 1
                      |||| | +------------------------------- IC/IT = 0x0
                      |||| +--------------------------------- Q = 0
                      |||+----------------------------------- V = 0
                      ||+------------------------------------ C = 1
                      |+------------------------------------- Z = 1
                      +-------------------------------------- N = 0

  MSP = 0x20000e70 <- kernel: 0x20000000+0xe70
  PSP = 0x200012d8 <- jefe: 0x20001000+0x2d8
  SPR = 0x0d000000 <- 0000_1101_0000_0000_0000_0000_0000_0000
                            |||         |         |         |
                            |||         |         |         + PRIMASK = 0
                            |||         |         +---------- BASEPRI = 0x0
                            |||         +-------------------- FAULTMASK = 0
                            ||+------------------------------ CONTROL.nPRIV = 1
                            |+------------------------------- CONTROL.SPSEL = 0
                            +-------------------------------- CONTROL.FPCA = 1

