<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_6b2c1e3aae921ca15ccf6ff784661eea.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2adc_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2014-2015 Atmel Corporation. All rights reserved.              */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifndef _SAMG55_ADC_COMPONENT_</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define _SAMG55_ADC_COMPONENT_</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_adc.xhtml">   62</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a5d52b4879f271e068da6e7d21292a623">   63</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_adc.xhtml#a5d52b4879f271e068da6e7d21292a623">ADC_CR</a>;        </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a124f275acf34e081bfa0199b54320600">   64</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a124f275acf34e081bfa0199b54320600">ADC_MR</a>;        </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a960e86a6c55d6e67df1229c1a5312e44">   65</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a960e86a6c55d6e67df1229c1a5312e44">ADC_SEQR1</a>;     </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a8737c766a65a40d2336c5a107677fa7a">   66</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[1];</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a2b9c44fc5ba71274cd3cf568cf0d7c85">   67</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_adc.xhtml#a2b9c44fc5ba71274cd3cf568cf0d7c85">ADC_CHER</a>;      </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#af7dc628206713228a9303a0358337ff1">   68</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_adc.xhtml#af7dc628206713228a9303a0358337ff1">ADC_CHDR</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a12cf23ac8529213d9459ee3749e2f092">   69</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a12cf23ac8529213d9459ee3749e2f092">ADC_CHSR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a101cee08e84b376d9183fca14b6c1ad1">   70</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[1];</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a71fe2bb542a4108966d8080bc0fa6df0">   71</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a71fe2bb542a4108966d8080bc0fa6df0">ADC_LCDR</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a3100a48dad85ac6b4195c5e947c9f3e4">   72</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_adc.xhtml#a3100a48dad85ac6b4195c5e947c9f3e4">ADC_IER</a>;       </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a172a5371c3b3ffae345440c1e4757adf">   73</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_adc.xhtml#a172a5371c3b3ffae345440c1e4757adf">ADC_IDR</a>;       </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a3f507ec79bfd00daa2c8ebc07350da0b">   74</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a3f507ec79bfd00daa2c8ebc07350da0b">ADC_IMR</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a17d4f1fccaf40a52381337f9fa70a1c7">   75</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a17d4f1fccaf40a52381337f9fa70a1c7">ADC_ISR</a>;       </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#af9cdd3473e7218daf015b94464301edc">   76</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#af9cdd3473e7218daf015b94464301edc">ADC_LCTMR</a>;     </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a23e36e2676732e1384047e155c063a1c">   77</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a23e36e2676732e1384047e155c063a1c">ADC_LCCWR</a>;     </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a7fc9be08459dce3f757d37c3c88c958a">   78</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a7fc9be08459dce3f757d37c3c88c958a">ADC_OVER</a>;      </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a0ab3d6f275ef53f9060f887a94bd731d">   79</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a0ab3d6f275ef53f9060f887a94bd731d">ADC_EMR</a>;       </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a432c89c5659fb344a25c0705c715eea1">   80</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a432c89c5659fb344a25c0705c715eea1">ADC_CWR</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a85a284c95338db8e5162c31791d150b1">   81</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[1];</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a4877675ec0d2b37b8d99c72d7520cb3d">   82</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a4877675ec0d2b37b8d99c72d7520cb3d">ADC_COR</a>;       </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#ac707d597bdb89e10fbb12dca1012c8d5">   83</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADC_CDR[8];    </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a7cd341aeb60ce06d1daedc21550f39ce">   84</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved4[29];</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a9e84fbb6323e4e417090abe6ec934290">   85</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a9e84fbb6323e4e417090abe6ec934290">ADC_WPMR</a>;      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a03e7f9eaa7b6921e35bbd25c57efd046">   86</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a03e7f9eaa7b6921e35bbd25c57efd046">ADC_WPSR</a>;      </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a40e486219a8a895c98f5de3ccfa3aa3f">   87</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved5[5];</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a4a7339b4b30cb5b761a3a1b3f4969bde">   88</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a4a7339b4b30cb5b761a3a1b3f4969bde">ADC_RPR</a>;       </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a2aef7c7d8d305b378bfd25c2c16604af">   89</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#a2aef7c7d8d305b378bfd25c2c16604af">ADC_RCR</a>;       </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a70fb5e7b04edbd13cc1e2bd9dec21e80">   90</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved6[2];</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#ad939f4abab2deba84443f28c29138390">   91</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#ad939f4abab2deba84443f28c29138390">ADC_RNPR</a>;      </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#ac7f96a68ea7e2c26ebb95043a97d24ab">   92</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_adc.xhtml#ac7f96a68ea7e2c26ebb95043a97d24ab">ADC_RNCR</a>;      </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a8db17ab44ef24667a7272a2b24121dff">   93</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved7[2];</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a0f9f7e391691b56bb84f05e11a3ddbc9">   94</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_adc.xhtml#a0f9f7e391691b56bb84f05e11a3ddbc9">ADC_PTCR</a>;      </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_adc.xhtml#a5ecf49e961e680bd72e592659b74a732">   95</a></span>&#160;  <a class="code" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_adc.xhtml#a5ecf49e961e680bd72e592659b74a732">ADC_PTSR</a>;      </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;} <a class="code" href="struct_adc.xhtml">Adc</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2c31214d4207b696a766ae1a178910e1">   99</a></span>&#160;<span class="preprocessor">#define ADC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga56fbb58750e557262a437d1a10af616f">  100</a></span>&#160;<span class="preprocessor">#define ADC_CR_START (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa161fddda154a6c3e8f44a5f0c38dea1">  101</a></span>&#160;<span class="preprocessor">#define ADC_CR_AUTOCAL (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa49f812e5682a4d9f515d7e3fbf81602">  102</a></span>&#160;<span class="preprocessor">#define ADC_CR_CMPRST (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1c1017315b6ec4fd689754eb958adc7d">  104</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0984d70894c377ba6da26aaab93eb027">  105</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga9c484ff4c31a3c3c7b3c9da886df1dc3">  106</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac6471abe692104213562be0a8d654fc7">  107</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gad11e93d4ef88f443cdf0dd9892c0639d">  108</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Msk (0x7u &lt;&lt; ADC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf6c2d8ca25a69771b27b2023c4677fa6">  109</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG0 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac409696ec19c741a748d798caec8a1e3">  110</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaeb94e6d91caaab7426215ed810bbe7a4">  111</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG2 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga9c15ec6eaa27b2e392aa2e2571f31a4d">  112</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG3 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4b47e6af5c9b0aa31025fe9de9aa3594">  113</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG4 (0x4u &lt;&lt; 1) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa8c1222c9fefb682857e04b74e3884d0">  114</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG5 (0x5u &lt;&lt; 1) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7002216ede5e2eb5ebd07a90cf73fa79">  115</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG6 (0x6u &lt;&lt; 1) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga3dc5dbe5056e284cc84b7b5d9b4d25e9">  116</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG7 (0x7u &lt;&lt; 1) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga394924577c53d8c5e7325f453edc192c">  117</a></span>&#160;<span class="preprocessor">#define ADC_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafb3ecf84d675ae490c1da2f6180e3924">  118</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa913c458dc3b5dddf46e2f442d40a5e4">  119</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf8235c7a40116783b97df9524c483c12">  120</a></span>&#160;<span class="preprocessor">#define ADC_MR_FWUP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae8460105c55c937b9eaf2937df0fcbc0">  121</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae517a83a46f0b9f3d55271cfd73fa376">  122</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga26be2c6b269951264240fecf089b0440">  123</a></span>&#160;<span class="preprocessor">#define ADC_MR_FREERUN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga8de0efd646cf40b240b0958d52e5afeb">  124</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FREERUN_OFF (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacbef7d54d0fb6c7531de98c53d838b55">  125</a></span>&#160;<span class="preprocessor">#define   ADC_MR_FREERUN_ON (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaef5a4d459b06f5622a25a9cfc6028648">  126</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafad8659c6f591e01e81a9f0e3c364477">  127</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga250c97e971bc5a33196da94e23835c74">  128</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7a8c2e3eecd6790f0387c7de98377bd7">  129</a></span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Pos 16</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2befc0d94b4f3fd57446418ce748c23f">  130</a></span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Msk (0xfu &lt;&lt; ADC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga631145520d365a0784eb7f2863d71073">  131</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga285f150e41c096f9c00dceb30b9636b7">  132</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaec6c9192c16e3798c1548853a19e34e4">  133</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gabdaa3a992ded30ea886eb801b30c9025">  134</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4457b30a7e600c7bb5ece681c2a8b9d3">  135</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga58299008bd630845ab1513402c4667ac">  136</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4dc4867e25dbc40f8e80668d302984a8">  137</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacfb7bf5dd0dcdc98b7c150dcd0aa2b70">  138</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacf0ed50eb450c039a566b0fcd7e86979">  139</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gad23f690c4bb5eea8ff209509b566db77">  140</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6ee2ed2e5c41895cfba8003348160eff">  141</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae2d240bd6308f8f8f8e24df185f92f14">  142</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4164c1359ac6c50367f09af7826e18e8">  143</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga39cbe75028107796726b6f44c5bc1ee3">  144</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga62edcf420372b2c6b65857c8a9cb588a">  145</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga10212162d0d83b35f05a99587ab42d15">  146</a></span>&#160;<span class="preprocessor">#define   ADC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga17391b666d2f38018f0b386754fc98f2">  147</a></span>&#160;<span class="preprocessor">#define ADC_MR_SETTLING_Pos 20</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga013e02dd02ea34cefca935b7f24b2716">  148</a></span>&#160;<span class="preprocessor">#define ADC_MR_SETTLING_Msk (0x3u &lt;&lt; ADC_MR_SETTLING_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa65075120adc53109110cbca26c0dde3">  149</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST3 (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga600b3899e023527da60e5ccaa6dba474">  150</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST5 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga51f36a75ee5b07236754fef372a11d58">  151</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST9 (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gad1aa6eda095915c2e9251962d64f7e5b">  152</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SETTLING_AST17 (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa1f9211eb43e827486c9bcc7b6dc30cd">  153</a></span>&#160;<span class="preprocessor">#define ADC_MR_ANACH (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga63f985ecba24c8c31e8467052e92f3f4">  154</a></span>&#160;<span class="preprocessor">#define   ADC_MR_ANACH_NONE (0x0u &lt;&lt; 23) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga25cde5970f6dd8ed886f75bd5dcffea8">  155</a></span>&#160;<span class="preprocessor">#define   ADC_MR_ANACH_ALLOWED (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga3fbe323fc3b2d0e2a1f463cf47d3f1aa">  156</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM_Pos 24</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac7a9f8b7be2199226463bacc350fe376">  157</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM_Msk (0xfu &lt;&lt; ADC_MR_TRACKTIM_Pos) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab3035e5333c7369a61ead0d0e8d80994">  158</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRACKTIM(value) ((ADC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; ADC_MR_TRACKTIM_Pos)))</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0f4984f2c0d5b295af0ed4daf064118c">  159</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRANSFER_Pos 28</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae1615d76a83907183f21824972a0678b">  160</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRANSFER_Msk (0x3u &lt;&lt; ADC_MR_TRANSFER_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac50ab211c2baafb5f8e3f8ecee31c0ce">  161</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRANSFER(value) ((ADC_MR_TRANSFER_Msk &amp; ((value) &lt;&lt; ADC_MR_TRANSFER_Pos)))</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga857b1949668cb4925568b7716f6c49b4">  162</a></span>&#160;<span class="preprocessor">#define ADC_MR_USEQ (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7c0945d69470300355be43292ca219b2">  163</a></span>&#160;<span class="preprocessor">#define   ADC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gadadc59cf1e76ee438da0a3be393b3de6">  164</a></span>&#160;<span class="preprocessor">#define   ADC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_SEQR1 : (ADC Offset: 0x08) Channel Sequence Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab0db9972acdb9f87aba45a23ee560e40">  166</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1_Pos 0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5e70359767aa30285b7277aae38a7f72">  167</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH1_Pos) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga515c976a68cac8d32720449a2984010c">  168</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH1(value) ((ADC_SEQR1_USCH1_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH1_Pos)))</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0c61fe7bcfc50a2bbfe791d75624c939">  169</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2_Pos 4</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga8c8f03b9599cfca02c9b6878e42ad1e0">  170</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH2_Pos) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa83c3ab9abbd43fb1e7325326969f57f">  171</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH2(value) ((ADC_SEQR1_USCH2_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH2_Pos)))</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga3159d34a8d84f20ad4cc4b5fd5908f05">  172</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3_Pos 8</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa1961433869050ea73324e095239b1b8">  173</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH3_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac59d5c5ce9b264f6d6b6803362a4a2ac">  174</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH3(value) ((ADC_SEQR1_USCH3_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH3_Pos)))</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga89924f2028eac20fa62d4ea945a5a7d4">  175</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4_Pos 12</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4b08b8f7a54c91f5dc47b1be8012e44a">  176</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH4_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf33a8078c624734b3d9f3c0bd1c65fb5">  177</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH4(value) ((ADC_SEQR1_USCH4_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH4_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6f52c2227fdc1fc6303cd0bf88ba8e5d">  178</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5_Pos 16</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4a0e1af0f827238eb77bf098057be1a3">  179</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH5_Pos) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0654162b22da83b574accbb6c89e84ec">  180</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH5(value) ((ADC_SEQR1_USCH5_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH5_Pos)))</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae85b022904d0a76d8a0cb993437cfe68">  181</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6_Pos 20</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0026d1e69b10b3deb1db9ce0b13b1429">  182</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH6_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac547b493c1ce3278b0cf0b6fb55d1b18">  183</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH6(value) ((ADC_SEQR1_USCH6_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH6_Pos)))</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaaeb3bfbe843851c3949416aade316085">  184</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7_Pos 24</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga25e68b2da3c165a4538a0e17fea62bec">  185</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH7_Pos) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga38c571890d44092b615aa050d25ee2aa">  186</a></span>&#160;<span class="preprocessor">#define ADC_SEQR1_USCH7(value) ((ADC_SEQR1_USCH7_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH7_Pos)))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga46876297a696b9676948370dd5676efa">  188</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga209e30b79785e7a415ff2418224df554">  189</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafb2a2ebf6eff26fa3ecd612407cf2169">  190</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac5a07cdd6a0302ad0a78da3915e6b6af">  191</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6bb6c35d75d759bfb93f2baaa8e80de7">  192</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa3a08ec5db6115af6a5e2e123a401a37">  193</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1b3beccfab2fe1a40a8e3bc143eb62c4">  194</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf1a77772c65367056ea6d94996539b21">  195</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga596cf67b4e76832d8ea824efca51c002">  197</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa98b83b89b1e9c37a30718b968163a46">  198</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1f7ee79e3d6dea2232ee7ec05fee6f4f">  199</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2c522062bb05ec6aa90e4518ca9f7a82">  200</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf1a46619630e0b607a999c8f270f8697">  201</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga336a2d01f32abb870ad2dd398c785b48">  202</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae3c8c1f24f22e2d65b0db56b1e9dafb8">  203</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0cdbcca639454a4fb65d375090c3c759">  204</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaad0e791db4e685e839c9cce30a82f884">  206</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae4f1efef69b6c934e954c3f86d262068">  207</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1eb92d72e0755892f5b866546731fe98">  208</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0857706cc27446d11102f94e28e44eca">  209</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2cc2e917fa207ffd86282c5e27eb6a3c">  210</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2f20a698fbf1b24dd5b47ffc348f09fb">  211</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf0b0e90d8f2b4bf54871d1d55654fdd7">  212</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gad4e168e80469c30f4691e95df62ed4d2">  213</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaac700b46ed70cddc593fe611459e6658">  215</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Pos 0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga35855b39820145b6b6a590f37d50e47a">  216</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Msk (0xffffu &lt;&lt; ADC_LCDR_LDATA_Pos) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf7b030a9affa8d7109c3868193e059cc">  217</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_CHNBOSR_Pos 24</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa65cd5b9d25765a2c236c70a137bf7f2">  218</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_CHNBOSR_Msk (0x1fu &lt;&lt; ADC_LCDR_CHNBOSR_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4d5d124fc05ea26c468009065e619620">  220</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf1f39c632a827bdf6fabe5cc067ad79f">  221</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga290795d2716ce865e1e448364a0cb9a6">  222</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacc9a8023f9d7943d94e57b542d1f3079">  223</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1bcdff6143dd6456b4713dcb71cc3652">  224</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga8cf67b926e1eee740047ab4075359980">  225</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae5212f986cfb11c9c86e9f55d1f13f78">  226</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gadfdfc96b8ead84c3dce50f7488811647">  227</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga08bebab090fb5d44a627e30282002e02">  228</a></span>&#160;<span class="preprocessor">#define ADC_IER_LCCHG (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga40a1e88c409c6a3518edbfbf7632f9c9">  229</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCAL (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac0cd794b80baa104198d920bf3555f3b">  230</a></span>&#160;<span class="preprocessor">#define ADC_IER_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga9cbf25525362696d9e8e2f27c0fb9b10">  231</a></span>&#160;<span class="preprocessor">#define ADC_IER_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaafcb7c97634ee855776929f0f533b0b1">  232</a></span>&#160;<span class="preprocessor">#define ADC_IER_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1200781b9677244f0ea885f14754dbf6">  233</a></span>&#160;<span class="preprocessor">#define ADC_IER_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf6ba21186742cf6170d4a67d87b2bed2">  234</a></span>&#160;<span class="preprocessor">#define ADC_IER_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafe224ef8e679784adf86be9bec84598f">  236</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga956e1cee55cfc50584a9467665b7c73b">  237</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2e50b44e974d7a6ef6bc371a475ae600">  238</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2660fff78d8ad48d2ebeb813de796040">  239</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga9b529824da4a15ff1968e0de0358fe98">  240</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2b6e50212726f49ae2404dbf224b23b7">  241</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa0674d3820e4906eb9c7f82a7afa758b">  242</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gadb71d065ed71b6ccb184f26c57a83cb9">  243</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaab3e881b730ba726084d0dab901ece21">  244</a></span>&#160;<span class="preprocessor">#define ADC_IDR_LCCHG (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga710f88d638e3c3437610016be1e633f7">  245</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOCAL (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga887c011548f9ad6ddd7b69fec09f11b6">  246</a></span>&#160;<span class="preprocessor">#define ADC_IDR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5d1cb808f4a6bd8b2285f850b5d43766">  247</a></span>&#160;<span class="preprocessor">#define ADC_IDR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga58ca4a2e26729605536d6fe5d1d0449d">  248</a></span>&#160;<span class="preprocessor">#define ADC_IDR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga9487c7c7f5b7be1f1c5d9810247bfda8">  249</a></span>&#160;<span class="preprocessor">#define ADC_IDR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga60cab80d28c7476e6de2974e131666f8">  250</a></span>&#160;<span class="preprocessor">#define ADC_IDR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac2ef8fc2eb0fa7e5b7b00bb5efdefe33">  252</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga769f8acc96ec443852b691f34c74abcd">  253</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga426065f713734b23f65c9d122535e8fd">  254</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf012c7f57ea531d37e50e91c673d2f06">  255</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga83df0a86fc36fe4ff48ec0aa8799cfa3">  256</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaef93930c19024b7ba0d9ffca71e6a966">  257</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab6a0806f28520f9eb5da7a03b8d08731">  258</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga9156ff8ccc592140f30ef564827bdd91">  259</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa41e402057754938fdc403013fac2ee7">  260</a></span>&#160;<span class="preprocessor">#define ADC_IMR_LCCHG (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1d91e6e2d6d3a288f99c19fd0db0254d">  261</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOCAL (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab75525e9869bb730069d85940af17e8b">  262</a></span>&#160;<span class="preprocessor">#define ADC_IMR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1f3fa3a1f7cbf465df536170c22ebe41">  263</a></span>&#160;<span class="preprocessor">#define ADC_IMR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6e367c9f9b4f05b610835f283f6656b6">  264</a></span>&#160;<span class="preprocessor">#define ADC_IMR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab57c257e73bb78d1f1562aff7b6b8f7f">  265</a></span>&#160;<span class="preprocessor">#define ADC_IMR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2e7e36109c2bb96544a5ca8763958d28">  266</a></span>&#160;<span class="preprocessor">#define ADC_IMR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_ISR : (ADC Offset: 0x30) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf1398368c5d84f609487270ed47948d0">  268</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa22f9eb93d9ae9a37c6dae42c475e036">  269</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga499e40988c331d787537cd9fe8fbaa69">  270</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacc592bfe3cc2664e3a84e66442834ba3">  271</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6a445abdb1a81b6c16fc6c5197ff7fb3">  272</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaeebb0b2d81afdc09c98a699157d785cc">  273</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga98a2ea2f761af42f2b2f08c61f9e8333">  274</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga958f7e155cb9dcc679c31c0afb8650af">  275</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga475ae6ca974d8ca5630b6fc0633a950f">  276</a></span>&#160;<span class="preprocessor">#define ADC_ISR_LCCHG (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gad2ef7277f6218ee3af4df1d57658031d">  277</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOCAL (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gad7d5544020640eae7ef077e5ed21bd74">  278</a></span>&#160;<span class="preprocessor">#define ADC_ISR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaadfffc514408f3a7797b80aec4f4d47f">  279</a></span>&#160;<span class="preprocessor">#define ADC_ISR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf079d7663d79ace968435b4d01e0c047">  280</a></span>&#160;<span class="preprocessor">#define ADC_ISR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga44b517dd41138740b432fad586e0d753">  281</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ENDRX (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5bc5e62fe971f03968a7af14878034db">  282</a></span>&#160;<span class="preprocessor">#define ADC_ISR_RXBUFF (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_LCTMR : (ADC Offset: 0x34) Last Channel Trigger Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1cfa5e4d0cdfc712907460f7937bc42e">  284</a></span>&#160;<span class="preprocessor">#define ADC_LCTMR_DUALTRIG (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae573efe2e3c41a96a268b7d827580c91">  285</a></span>&#160;<span class="preprocessor">#define ADC_LCTMR_CMPMOD_Pos 4</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga3d5d8795790b9860ad39b47350856092">  286</a></span>&#160;<span class="preprocessor">#define ADC_LCTMR_CMPMOD_Msk (0x3u &lt;&lt; ADC_LCTMR_CMPMOD_Pos) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac5e46a196163ecbec5d216443c5e4a4d">  287</a></span>&#160;<span class="preprocessor">#define   ADC_LCTMR_CMPMOD_LOW (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2e227141ffea16dc43e4e130b42acbee">  288</a></span>&#160;<span class="preprocessor">#define   ADC_LCTMR_CMPMOD_HIGH (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5e70ef8dedc60ef7d1a52e95e97fbdfc">  289</a></span>&#160;<span class="preprocessor">#define   ADC_LCTMR_CMPMOD_IN (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6e11756ce4641db6b4041fb67ef8f1ca">  290</a></span>&#160;<span class="preprocessor">#define   ADC_LCTMR_CMPMOD_OUT (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_LCCWR : (ADC Offset: 0x38) Last Channel Compare Window Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac55e90cd7671ff849d553f4e8113de7b">  292</a></span>&#160;<span class="preprocessor">#define ADC_LCCWR_LOWTHRES_Pos 0</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa5bdc8ea16313f12703814e16c7e4984">  293</a></span>&#160;<span class="preprocessor">#define ADC_LCCWR_LOWTHRES_Msk (0xfffu &lt;&lt; ADC_LCCWR_LOWTHRES_Pos) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga42a098333c29c1fc4455e22ab822611a">  294</a></span>&#160;<span class="preprocessor">#define ADC_LCCWR_LOWTHRES(value) ((ADC_LCCWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; ADC_LCCWR_LOWTHRES_Pos)))</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gabb247781559ebc85a58f3c377f4f9cd2">  295</a></span>&#160;<span class="preprocessor">#define ADC_LCCWR_HIGHTHRES_Pos 16</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac08c8b0e1f27f954091ab52662167ba7">  296</a></span>&#160;<span class="preprocessor">#define ADC_LCCWR_HIGHTHRES_Msk (0xfffu &lt;&lt; ADC_LCCWR_HIGHTHRES_Pos) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1e43401866b0b95a265892c953402f0f">  297</a></span>&#160;<span class="preprocessor">#define ADC_LCCWR_HIGHTHRES(value) ((ADC_LCCWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; ADC_LCCWR_HIGHTHRES_Pos)))</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* -------- ADC_OVER : (ADC Offset: 0x3C) Overrun Status Register -------- */</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5bee41149ce8a559a7b6c5e54377d9e6">  299</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga8e2d3b4102f22a8857f8ceacfbc4e886">  300</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae9c7208b27a24ab06714c91183f9ecf0">  301</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafb572da5cc4aef65538931844374e4e8">  302</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga79956aeab7f01289dfca6cfac21378f4">  303</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6935de0d9d22f87e2914617d110e4f11">  304</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacb7ae2876f7734c1a5f3531708327c36">  305</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6211ab73f4a3197cc38cddff60c2ca30">  306</a></span>&#160;<span class="preprocessor">#define ADC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_EMR : (ADC Offset: 0x40) Extended Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaebde0e9f814ddb1d49c08171b88a27c7">  308</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPMODE_Pos 0</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf703449b82bffcba75e8541b30de5f66">  309</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPMODE_Msk (0x3u &lt;&lt; ADC_EMR_CMPMODE_Pos) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafc58dcda34ea80bcfa480520de2acc6c">  310</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa06b9f2934fe3ade623c120288b4dd9a">  311</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaed95ada714c2c5d63f358138fd969c7e">  312</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1c4f38f75cfa937cb115de563d9009d3">  313</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf181eb5300584b9eeb48314ce1f03012">  314</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPTYPE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5e632884bb2ebd88f1af8cea7a5694a5">  315</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPTYPE_FLAG_ONLY (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa2eebd0f8f8d990cf2bc13d2e4d53e34">  316</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_CMPTYPE_START_CONDITION (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0c02931e2a2bd314c56ef128c1025fed">  317</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL_Pos 4</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7a93a367567e2e3ea75ffdfe210cd402">  318</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL_Msk (0xfu &lt;&lt; ADC_EMR_CMPSEL_Pos) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf867455b09a9359d30823784efc8f12e">  319</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPSEL(value) ((ADC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPSEL_Pos)))</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga8babbe5c26d6559bdba290bc040296f0">  320</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPALL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1096c806bca080288804af1996a3358e">  321</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPFILTER_Pos 12</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gace7472c7408d8a0ac129e2f8d7fbfb72">  322</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPFILTER_Msk (0x3u &lt;&lt; ADC_EMR_CMPFILTER_Pos) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaef66f43a9fe508dbdc6a64e095962a3c">  323</a></span>&#160;<span class="preprocessor">#define ADC_EMR_CMPFILTER(value) ((ADC_EMR_CMPFILTER_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPFILTER_Pos)))</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga178e914c9113e41d38fafd6ab827e21b">  324</a></span>&#160;<span class="preprocessor">#define ADC_EMR_OSR_Pos 16</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacccb3d6f53aad6cee97c08995f1250e7">  325</a></span>&#160;<span class="preprocessor">#define ADC_EMR_OSR_Msk (0x7u &lt;&lt; ADC_EMR_OSR_Pos) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga3741b75964574b37004b8cdc329b7abf">  326</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_OSR_NO_AVERAGE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0295eb6d3817a7901e1e1eda7b3e611f">  327</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_OSR_OSR4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6b91349a238d66831b3a04a26ca94d05">  328</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_OSR_OSR16 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6e3974b1bc8caa445ed07389398be642">  329</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_OSR_OSR64 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab45721c6f02ae9d437db419ce167791f">  330</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_OSR_OSR256 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa7c8d7dc7bbf83c0ace0355a8ae92cd2">  331</a></span>&#160;<span class="preprocessor">#define ADC_EMR_ASTE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa910eb05d320a67f1a56deba728545cb">  332</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_ASTE_MULTI_TRIG_AVERAGE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafceb3e66c29f06dfbb7c95f3eace6aad">  333</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_ASTE_SINGLE_TRIG_AVERAGE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6b1cb38643a61660b5da0c3a51ddccdf">  334</a></span>&#160;<span class="preprocessor">#define ADC_EMR_SRCCLK (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacc1c75589116e8b47de27942a51f8399">  335</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_SRCCLK_PERIPH_CLK (0x0u &lt;&lt; 21) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab38a39d1e890f3ff1de0da689b4cc093">  336</a></span>&#160;<span class="preprocessor">#define   ADC_EMR_SRCCLK_PMC_PCK (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacb41b6a01d0d3dddd761c1e0f23a88dc">  337</a></span>&#160;<span class="preprocessor">#define ADC_EMR_TAG (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CWR : (ADC Offset: 0x44) Compare Window Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae660f8dcd4b925e02ec8b3c522a2f89d">  339</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES_Pos 0</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae74a652c0c710b1838a3bd9e41f7a392">  340</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES_Msk (0xffffu &lt;&lt; ADC_CWR_LOWTHRES_Pos) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga086916197e5182999872b54dea7ab972">  341</a></span>&#160;<span class="preprocessor">#define ADC_CWR_LOWTHRES(value) ((ADC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_LOWTHRES_Pos)))</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7064f47d222832181d93824368baa1ec">  342</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES_Pos 16</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf5a4a827edbe77a7674af4cbf5a8d9e9">  343</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES_Msk (0xffffu &lt;&lt; ADC_CWR_HIGHTHRES_Pos) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga14961ca985129428fc573ff6dc23c825">  344</a></span>&#160;<span class="preprocessor">#define ADC_CWR_HIGHTHRES(value) ((ADC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_HIGHTHRES_Pos)))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* -------- ADC_COR : (ADC Offset: 0x4C) Channel Offset Register -------- */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga64a87035db317d211b1d983e84686014">  346</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga71045094971e769c282328914c9eaeda">  347</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga0baa08e129109a415a5bc22e2d8c7c3b">  348</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gafd88797c9537290149e702a4f0332477">  349</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaac18f94408aac4b8b8549b03578b99ad">  350</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga39786952cc76bc66f9835c8e1fa3fc79">  351</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga66cbc3840adc8b4395538c2aaecf9a19">  352</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga129e53e682474c545208af7885175a54">  353</a></span>&#160;<span class="preprocessor">#define ADC_COR_OFF7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga15cd34c4519e0f946a0f992560b2f07f">  354</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga502ccd81be30fc4ec4cb77f5db733a1e">  355</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab1cde6984f10a5599c3c29f9b0f99fd7">  356</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab704fc3db60e104d110b4f5d08c9438e">  357</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf87775129accf3dd90fa6f46647438c3">  358</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga93f21539e4b073755c4c8ff4503864f1">  359</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab0dff596e4c989777e9cdf4b8c9e209b">  360</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga729bc3a16a87ec2093e933344769cb89">  361</a></span>&#160;<span class="preprocessor">#define ADC_COR_DIFF7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CDR[8] : (ADC Offset: 0x50) Channel Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga43000a7d13b369ce8da325bc10393fac">  363</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga07047308e332017d78073f835a310a3f">  364</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Msk (0xffffu &lt;&lt; ADC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_WPMR : (ADC Offset: 0xE4) Write Protection Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga44a7d44b7a8a0e6a73ee208b42336973">  366</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaaaea235997b347ee79db41a539ef3426">  367</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7ab2320303b87a43a42735f8325578e1">  368</a></span>&#160;<span class="preprocessor">#define ADC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ADC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga7c520d5c352f30c3175fc5cf30978515">  369</a></span>&#160;<span class="preprocessor">#define   ADC_WPMR_WPKEY_PASSWD (0x414443u &lt;&lt; 8) </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_WPSR : (ADC Offset: 0xE8) Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae3a94ad5164df1617fe19b7bac8b769f">  371</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga74a40834a619dbc4e3938462a7a5fcf7">  372</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga958e8881aff49396a051275f59640a7a">  373</a></span>&#160;<span class="preprocessor">#define ADC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; ADC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_RPR : (ADC Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga226935b573c4a4664455caf58f8f6fbd">  375</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gac91d898a78fe2ba1983f7a349ea67fb8">  376</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; ADC_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga17adcb3d190d41eee8dd5d9de43cd739">  377</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR(value) ((ADC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; ADC_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* -------- ADC_RCR : (ADC Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga794a45dc11ac05bd21b08ecefa4db722">  379</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaf7366f04997f1d90fba2c5181cc1cf85">  380</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Msk (0xffffu &lt;&lt; ADC_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacaea760a4fa01481c34da05cc672b708">  381</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR(value) ((ADC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; ADC_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* -------- ADC_RNPR : (ADC Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga1a42fafe0226164521c044d8e36dfba7">  383</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga947049d632d07d37d6e0e192ee2cf731">  384</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; ADC_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga736ac9384e0084a597c97936ecf6dc71">  385</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR(value) ((ADC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; ADC_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* -------- ADC_RNCR : (ADC Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga906607b18942cac8f8ceb8364a36cc74">  387</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga3363d76a7a676c2e963d713d8bc28ecb">  388</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; ADC_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga59080c98a37f202139395a222cf6b6c8">  389</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR(value) ((ADC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; ADC_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* -------- ADC_PTCR : (ADC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga294ddaec33a01827c9d46f22c55a3e47">  391</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae670050b92e98252d63752b605fe2425">  392</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga2e6878b2587b0b9018801caa94d55c4c">  393</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga5f9f95322f3338a5f042268cc7011ed4">  394</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga42aff6fa2506984221b6e6ee9fafbbe0">  395</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gae69ca6a01bdcc9f3b489b36ebc5d0d30">  396</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXCBDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga11ab670ba86ab4091f87ec82024c792a">  397</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6cd93f1855fbe7a6b1a2fcf1ad8e034b">  398</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXCBDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gab846c7a9c68e1f76ec845827d9bf759b">  399</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_ERRCLR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_PTSR : (ADC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga6d85a156502d7eebd5856471e1445afd">  401</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gacb9c2eb9b682085787bd67cf087b78a9">  402</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga4b9e72e69bee3867b8dc54624001ccbb">  403</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_RXCBEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#ga34f579433861df782647d4812c40c993">  404</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_TXCBEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m_g55___a_d_c.xhtml#gaa3f75a23c90cb4ae33ab69e4e84563f1">  405</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_ERR (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMG55_ADC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_adc_xhtml_ad939f4abab2deba84443f28c29138390"><div class="ttname"><a href="struct_adc.xhtml#ad939f4abab2deba84443f28c29138390">Adc::ADC_RNPR</a></div><div class="ttdeci">__IO uint32_t ADC_RNPR</div><div class="ttdoc">(Adc Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> adc.h:91</div></div>
<div class="ttc" id="struct_adc_xhtml_a17d4f1fccaf40a52381337f9fa70a1c7"><div class="ttname"><a href="struct_adc.xhtml#a17d4f1fccaf40a52381337f9fa70a1c7">Adc::ADC_ISR</a></div><div class="ttdeci">__I uint32_t ADC_ISR</div><div class="ttdoc">(Adc Offset: 0x30) Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> adc.h:75</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm4.h:248</div></div>
<div class="ttc" id="struct_adc_xhtml_a23e36e2676732e1384047e155c063a1c"><div class="ttname"><a href="struct_adc.xhtml#a23e36e2676732e1384047e155c063a1c">Adc::ADC_LCCWR</a></div><div class="ttdeci">__IO uint32_t ADC_LCCWR</div><div class="ttdoc">(Adc Offset: 0x38) Last Channel Compare Window Register </div><div class="ttdef"><b>Definition:</b> adc.h:77</div></div>
<div class="ttc" id="struct_adc_xhtml_ac7f96a68ea7e2c26ebb95043a97d24ab"><div class="ttname"><a href="struct_adc.xhtml#ac7f96a68ea7e2c26ebb95043a97d24ab">Adc::ADC_RNCR</a></div><div class="ttdeci">__IO uint32_t ADC_RNCR</div><div class="ttdoc">(Adc Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> adc.h:92</div></div>
<div class="ttc" id="struct_adc_xhtml_a0ab3d6f275ef53f9060f887a94bd731d"><div class="ttname"><a href="struct_adc.xhtml#a0ab3d6f275ef53f9060f887a94bd731d">Adc::ADC_EMR</a></div><div class="ttdeci">__IO uint32_t ADC_EMR</div><div class="ttdoc">(Adc Offset: 0x40) Extended Mode Register </div><div class="ttdef"><b>Definition:</b> adc.h:79</div></div>
<div class="ttc" id="struct_adc_xhtml_a4a7339b4b30cb5b761a3a1b3f4969bde"><div class="ttname"><a href="struct_adc.xhtml#a4a7339b4b30cb5b761a3a1b3f4969bde">Adc::ADC_RPR</a></div><div class="ttdeci">__IO uint32_t ADC_RPR</div><div class="ttdoc">(Adc Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> adc.h:88</div></div>
<div class="ttc" id="struct_adc_xhtml"><div class="ttname"><a href="struct_adc.xhtml">Adc</a></div><div class="ttdoc">Adc hardware registers. </div><div class="ttdef"><b>Definition:</b> adc.h:62</div></div>
<div class="ttc" id="struct_adc_xhtml_a172a5371c3b3ffae345440c1e4757adf"><div class="ttname"><a href="struct_adc.xhtml#a172a5371c3b3ffae345440c1e4757adf">Adc::ADC_IDR</a></div><div class="ttdeci">__O uint32_t ADC_IDR</div><div class="ttdoc">(Adc Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> adc.h:73</div></div>
<div class="ttc" id="struct_adc_xhtml_a9e84fbb6323e4e417090abe6ec934290"><div class="ttname"><a href="struct_adc.xhtml#a9e84fbb6323e4e417090abe6ec934290">Adc::ADC_WPMR</a></div><div class="ttdeci">__IO uint32_t ADC_WPMR</div><div class="ttdoc">(Adc Offset: 0xE4) Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> adc.h:85</div></div>
<div class="ttc" id="struct_adc_xhtml_af7dc628206713228a9303a0358337ff1"><div class="ttname"><a href="struct_adc.xhtml#af7dc628206713228a9303a0358337ff1">Adc::ADC_CHDR</a></div><div class="ttdeci">__O uint32_t ADC_CHDR</div><div class="ttdoc">(Adc Offset: 0x14) Channel Disable Register </div><div class="ttdef"><b>Definition:</b> adc.h:68</div></div>
<div class="ttc" id="struct_adc_xhtml_a5ecf49e961e680bd72e592659b74a732"><div class="ttname"><a href="struct_adc.xhtml#a5ecf49e961e680bd72e592659b74a732">Adc::ADC_PTSR</a></div><div class="ttdeci">__I uint32_t ADC_PTSR</div><div class="ttdoc">(Adc Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> adc.h:95</div></div>
<div class="ttc" id="struct_adc_xhtml_af9cdd3473e7218daf015b94464301edc"><div class="ttname"><a href="struct_adc.xhtml#af9cdd3473e7218daf015b94464301edc">Adc::ADC_LCTMR</a></div><div class="ttdeci">__IO uint32_t ADC_LCTMR</div><div class="ttdoc">(Adc Offset: 0x34) Last Channel Trigger Mode Register </div><div class="ttdef"><b>Definition:</b> adc.h:76</div></div>
<div class="ttc" id="struct_adc_xhtml_a2aef7c7d8d305b378bfd25c2c16604af"><div class="ttname"><a href="struct_adc.xhtml#a2aef7c7d8d305b378bfd25c2c16604af">Adc::ADC_RCR</a></div><div class="ttdeci">__IO uint32_t ADC_RCR</div><div class="ttdoc">(Adc Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> adc.h:89</div></div>
<div class="ttc" id="struct_adc_xhtml_a3100a48dad85ac6b4195c5e947c9f3e4"><div class="ttname"><a href="struct_adc.xhtml#a3100a48dad85ac6b4195c5e947c9f3e4">Adc::ADC_IER</a></div><div class="ttdeci">__O uint32_t ADC_IER</div><div class="ttdoc">(Adc Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> adc.h:72</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:249</div></div>
<div class="ttc" id="struct_adc_xhtml_a71fe2bb542a4108966d8080bc0fa6df0"><div class="ttname"><a href="struct_adc.xhtml#a71fe2bb542a4108966d8080bc0fa6df0">Adc::ADC_LCDR</a></div><div class="ttdeci">__I uint32_t ADC_LCDR</div><div class="ttdoc">(Adc Offset: 0x20) Last Converted Data Register </div><div class="ttdef"><b>Definition:</b> adc.h:71</div></div>
<div class="ttc" id="struct_adc_xhtml_a3f507ec79bfd00daa2c8ebc07350da0b"><div class="ttname"><a href="struct_adc.xhtml#a3f507ec79bfd00daa2c8ebc07350da0b">Adc::ADC_IMR</a></div><div class="ttdeci">__I uint32_t ADC_IMR</div><div class="ttdoc">(Adc Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> adc.h:74</div></div>
<div class="ttc" id="struct_adc_xhtml_a4877675ec0d2b37b8d99c72d7520cb3d"><div class="ttname"><a href="struct_adc.xhtml#a4877675ec0d2b37b8d99c72d7520cb3d">Adc::ADC_COR</a></div><div class="ttdeci">__IO uint32_t ADC_COR</div><div class="ttdoc">(Adc Offset: 0x4C) Channel Offset Register </div><div class="ttdef"><b>Definition:</b> adc.h:82</div></div>
<div class="ttc" id="struct_adc_xhtml_a12cf23ac8529213d9459ee3749e2f092"><div class="ttname"><a href="struct_adc.xhtml#a12cf23ac8529213d9459ee3749e2f092">Adc::ADC_CHSR</a></div><div class="ttdeci">__I uint32_t ADC_CHSR</div><div class="ttdoc">(Adc Offset: 0x18) Channel Status Register </div><div class="ttdef"><b>Definition:</b> adc.h:69</div></div>
<div class="ttc" id="core__cm4_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:246</div></div>
<div class="ttc" id="struct_adc_xhtml_a7fc9be08459dce3f757d37c3c88c958a"><div class="ttname"><a href="struct_adc.xhtml#a7fc9be08459dce3f757d37c3c88c958a">Adc::ADC_OVER</a></div><div class="ttdeci">__I uint32_t ADC_OVER</div><div class="ttdoc">(Adc Offset: 0x3C) Overrun Status Register </div><div class="ttdef"><b>Definition:</b> adc.h:78</div></div>
<div class="ttc" id="struct_adc_xhtml_a432c89c5659fb344a25c0705c715eea1"><div class="ttname"><a href="struct_adc.xhtml#a432c89c5659fb344a25c0705c715eea1">Adc::ADC_CWR</a></div><div class="ttdeci">__IO uint32_t ADC_CWR</div><div class="ttdoc">(Adc Offset: 0x44) Compare Window Register </div><div class="ttdef"><b>Definition:</b> adc.h:80</div></div>
<div class="ttc" id="struct_adc_xhtml_a2b9c44fc5ba71274cd3cf568cf0d7c85"><div class="ttname"><a href="struct_adc.xhtml#a2b9c44fc5ba71274cd3cf568cf0d7c85">Adc::ADC_CHER</a></div><div class="ttdeci">__O uint32_t ADC_CHER</div><div class="ttdoc">(Adc Offset: 0x10) Channel Enable Register </div><div class="ttdef"><b>Definition:</b> adc.h:67</div></div>
<div class="ttc" id="struct_adc_xhtml_a5d52b4879f271e068da6e7d21292a623"><div class="ttname"><a href="struct_adc.xhtml#a5d52b4879f271e068da6e7d21292a623">Adc::ADC_CR</a></div><div class="ttdeci">__O uint32_t ADC_CR</div><div class="ttdoc">(Adc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> adc.h:63</div></div>
<div class="ttc" id="struct_adc_xhtml_a03e7f9eaa7b6921e35bbd25c57efd046"><div class="ttname"><a href="struct_adc.xhtml#a03e7f9eaa7b6921e35bbd25c57efd046">Adc::ADC_WPSR</a></div><div class="ttdeci">__I uint32_t ADC_WPSR</div><div class="ttdoc">(Adc Offset: 0xE8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> adc.h:86</div></div>
<div class="ttc" id="struct_adc_xhtml_a0f9f7e391691b56bb84f05e11a3ddbc9"><div class="ttname"><a href="struct_adc.xhtml#a0f9f7e391691b56bb84f05e11a3ddbc9">Adc::ADC_PTCR</a></div><div class="ttdeci">__O uint32_t ADC_PTCR</div><div class="ttdoc">(Adc Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> adc.h:94</div></div>
<div class="ttc" id="struct_adc_xhtml_a124f275acf34e081bfa0199b54320600"><div class="ttname"><a href="struct_adc.xhtml#a124f275acf34e081bfa0199b54320600">Adc::ADC_MR</a></div><div class="ttdeci">__IO uint32_t ADC_MR</div><div class="ttdoc">(Adc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> adc.h:64</div></div>
<div class="ttc" id="struct_adc_xhtml_a960e86a6c55d6e67df1229c1a5312e44"><div class="ttname"><a href="struct_adc.xhtml#a960e86a6c55d6e67df1229c1a5312e44">Adc::ADC_SEQR1</a></div><div class="ttdeci">__IO uint32_t ADC_SEQR1</div><div class="ttdoc">(Adc Offset: 0x08) Channel Sequence Register 1 </div><div class="ttdef"><b>Definition:</b> adc.h:65</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
