<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libarmcortex API: /github/workspace/include/libarmcortex/system_control.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libarmcortex API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_60e4db51e58a07903dbed9104cd84a5b.html">libarmcortex</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">system_control.hpp</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;array&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#include &lt;libembeddedhal/config.hpp&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="keyword">namespace </span>embed::cortex_m {</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="classembed_1_1cortex__m_1_1system__control.html">   15</a></span><span class="keyword">class </span><a class="code hl_class" href="classembed_1_1cortex__m_1_1system__control.html">system_control</a></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>{</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html">   19</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html">scb_registers_t</a></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>  {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#abb36782967ff1eefa1338460e3f35791">   22</a></span>    <span class="keyword">const</span> <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#abb36782967ff1eefa1338460e3f35791">cpuid</a>;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a0e85f97dbc6c6b9d624c7239801e13cf">   24</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a0e85f97dbc6c6b9d624c7239801e13cf">icsr</a>;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#aa92ddf010c733000fca186329fe18c94">   26</a></span>    <span class="keyword">volatile</span> intptr_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#aa92ddf010c733000fca186329fe18c94">vtor</a>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a256079b738e00bfa25137114c9f6ad73">   28</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a256079b738e00bfa25137114c9f6ad73">aircr</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#af84f214f4ba4710d4fb5c1ec2bff670b">   30</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#af84f214f4ba4710d4fb5c1ec2bff670b">scr</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a6f0c9372403396c3f8c0c1dfba527932">   32</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a6f0c9372403396c3f8c0c1dfba527932">ccr</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#add246ee559bbe3b0b2b4ec7b6cbb60cd">   34</a></span>    std::array&lt;volatile uint8_t, 12U&gt; <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#add246ee559bbe3b0b2b4ec7b6cbb60cd">shp</a>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a9cd9416fdcd99a3ea425326dcccb2544">   36</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a9cd9416fdcd99a3ea425326dcccb2544">shcsr</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a14daa81a54b958e26aee06826e66a6ec">   38</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a14daa81a54b958e26aee06826e66a6ec">cfsr</a>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a681dc64defc325a874b97ffd6e9606a6">   40</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a681dc64defc325a874b97ffd6e9606a6">hfsr</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a4ea127da48a3148c0ad39b1529302bbc">   42</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a4ea127da48a3148c0ad39b1529302bbc">dfsr</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a5ad13b6b83da21f6310eba8eeac933cb">   44</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a5ad13b6b83da21f6310eba8eeac933cb">mmfar</a>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a19fb7cb4de0219319614a311061d863c">   46</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a19fb7cb4de0219319614a311061d863c">bfar</a>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a5533302d0b6ce45f96a0d2f2cb0d61e9">   48</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a5533302d0b6ce45f96a0d2f2cb0d61e9">afsr</a>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#ac61b1942f0b09b00ede865b45864139f">   50</a></span>    <span class="keyword">const</span> std::array&lt;volatile uint32_t, 2U&gt; <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#ac61b1942f0b09b00ede865b45864139f">pfr</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a8ec8cc61e8d82f662d653b0de241a35b">   52</a></span>    <span class="keyword">const</span> <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a8ec8cc61e8d82f662d653b0de241a35b">dfr</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a37be597712bd313f64cd6ea17ed2b027">   54</a></span>    <span class="keyword">const</span> <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a37be597712bd313f64cd6ea17ed2b027">adr</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#af5c26f7d05b4bc7d7e7303158d5b6cc3">   56</a></span>    <span class="keyword">const</span> std::array&lt;volatile uint32_t, 4U&gt; <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#af5c26f7d05b4bc7d7e7303158d5b6cc3">mmfr</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a07d66193d30205cfe6d8a5e3e7687686">   58</a></span>    <span class="keyword">const</span> std::array&lt;volatile uint32_t, 5U&gt; <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a07d66193d30205cfe6d8a5e3e7687686">isar</a>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#aa01026c45b73a0ccebcf22398b97a9eb">   60</a></span>    std::array&lt;uint32_t, 5U&gt; <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#aa01026c45b73a0ccebcf22398b97a9eb">reserved0</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a8cd8ad73da97eec2f0dc6c444a56732e">   62</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a8cd8ad73da97eec2f0dc6c444a56732e">cpacr</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  };</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="classembed_1_1cortex__m_1_1system__control.html#a10225a8f0d3ee88bd40c094e40e0f52c">   66</a></span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> intptr_t <a class="code hl_variable" href="classembed_1_1cortex__m_1_1system__control.html#a10225a8f0d3ee88bd40c094e40e0f52c">scb_address</a> = 0xE000&#39;ED00UL;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">   69</a></span>  <span class="keyword">static</span> <span class="keyword">auto</span>* <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">scb</a>()</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (embed::is_a_test()) {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>      <span class="keyword">static</span> <a class="code hl_struct" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html">scb_registers_t</a> dummy_scb{};</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>      <span class="keywordflow">return</span> &amp;dummy_scb;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    }</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keywordflow">return</span> <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_struct" href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html">scb_registers_t</a>*<span class="keyword">&gt;</span>(<a class="code hl_variable" href="classembed_1_1cortex__m_1_1system__control.html#a10225a8f0d3ee88bd40c094e40e0f52c">scb_address</a>);</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  }</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="classembed_1_1cortex__m_1_1system__control.html#aa3a8ac3d0826d7aabfb8114912579ec3">   82</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#aa3a8ac3d0826d7aabfb8114912579ec3">initialize_floating_point_unit</a>()</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  {</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">scb</a>()-&gt;cpacr = <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">scb</a>()-&gt;cpacr | ((0b11 &lt;&lt; 10 * 2) | <span class="comment">/* set CP10 Full Access */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                                   (0b11 &lt;&lt; 11 * 2)); <span class="comment">/* set CP11 Full Access */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  }</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="classembed_1_1cortex__m_1_1system__control.html#a398a6b79a1b5d8e53d48ad9dd6f86fe8">  115</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#a398a6b79a1b5d8e53d48ad9dd6f86fe8">set_interrupt_vector_table_address</a>(<span class="keywordtype">void</span>* p_table_location)</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  {</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">// Relocate the interrupt vector table the vector buffer. By default this</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">// will be set to the address of the start of flash memory for the MCU.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">scb</a>()-&gt;vtor = <span class="keyword">reinterpret_cast&lt;</span>intptr_t<span class="keyword">&gt;</span>(p_table_location);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  }</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="classembed_1_1cortex__m_1_1system__control.html#aa7e8c25387eb7bdb30438dcf3729346e">  129</a></span>  <span class="keywordtype">void</span>* <a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#aa7e8c25387eb7bdb30438dcf3729346e">get_interrupt_vector_table_address</a>()</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// Relocate the interrupt vector table the vector buffer. By default this</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="comment">// will be set to the address of the start of flash memory for the MCU.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="keywordflow">return</span> <span class="keyword">reinterpret_cast&lt;</span><span class="keywordtype">void</span>*<span class="keyword">&gt;</span>(<a class="code hl_function" href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">scb</a>()-&gt;vtor);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  }</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>};</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>}  <span class="comment">// namespace embed::cortex_m</span></div>
<div class="ttc" id="aclassembed_1_1cortex__m_1_1system__control_html"><div class="ttname"><a href="classembed_1_1cortex__m_1_1system__control.html">embed::cortex_m::system_control</a></div><div class="ttdoc">Driver for controlling and inspect various aspects of the Cortex Mx Systems such as interrupt vector ...</div><div class="ttdef"><b>Definition:</b> system_control.hpp:16</div></div>
<div class="ttc" id="aclassembed_1_1cortex__m_1_1system__control_html_a10225a8f0d3ee88bd40c094e40e0f52c"><div class="ttname"><a href="classembed_1_1cortex__m_1_1system__control.html#a10225a8f0d3ee88bd40c094e40e0f52c">embed::cortex_m::system_control::scb_address</a></div><div class="ttdeci">static constexpr intptr_t scb_address</div><div class="ttdoc">System control block address.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:66</div></div>
<div class="ttc" id="aclassembed_1_1cortex__m_1_1system__control_html_a398a6b79a1b5d8e53d48ad9dd6f86fe8"><div class="ttname"><a href="classembed_1_1cortex__m_1_1system__control.html#a398a6b79a1b5d8e53d48ad9dd6f86fe8">embed::cortex_m::system_control::set_interrupt_vector_table_address</a></div><div class="ttdeci">void set_interrupt_vector_table_address(void *p_table_location)</div><div class="ttdoc">Set the address of the systems interrupt vector table.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:115</div></div>
<div class="ttc" id="aclassembed_1_1cortex__m_1_1system__control_html_aa3a8ac3d0826d7aabfb8114912579ec3"><div class="ttname"><a href="classembed_1_1cortex__m_1_1system__control.html#aa3a8ac3d0826d7aabfb8114912579ec3">embed::cortex_m::system_control::initialize_floating_point_unit</a></div><div class="ttdeci">void initialize_floating_point_unit()</div><div class="ttdoc">Enable the floating point unit coprocessor within Cortex M4 and above processor.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:82</div></div>
<div class="ttc" id="aclassembed_1_1cortex__m_1_1system__control_html_aa7e8c25387eb7bdb30438dcf3729346e"><div class="ttname"><a href="classembed_1_1cortex__m_1_1system__control.html#aa7e8c25387eb7bdb30438dcf3729346e">embed::cortex_m::system_control::get_interrupt_vector_table_address</a></div><div class="ttdeci">void * get_interrupt_vector_table_address()</div><div class="ttdoc">Get the address of the systems interrupt vector table.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:129</div></div>
<div class="ttc" id="aclassembed_1_1cortex__m_1_1system__control_html_afdee24068c81f3c4b47849ae7f8db67b"><div class="ttname"><a href="classembed_1_1cortex__m_1_1system__control.html#afdee24068c81f3c4b47849ae7f8db67b">embed::cortex_m::system_control::scb</a></div><div class="ttdeci">static auto * scb()</div><div class="ttdef"><b>Definition:</b> system_control.hpp:69</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html">embed::cortex_m::system_control::scb_registers_t</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> system_control.hpp:20</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a07d66193d30205cfe6d8a5e3e7687686"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a07d66193d30205cfe6d8a5e3e7687686">embed::cortex_m::system_control::scb_registers_t::isar</a></div><div class="ttdeci">const std::array&lt; volatile uint32_t, 5U &gt; isar</div><div class="ttdoc">Offset: 0x060 (R/ ) Instruction Set Attributes Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:58</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a0e85f97dbc6c6b9d624c7239801e13cf"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a0e85f97dbc6c6b9d624c7239801e13cf">embed::cortex_m::system_control::scb_registers_t::icsr</a></div><div class="ttdeci">volatile uint32_t icsr</div><div class="ttdoc">Offset: 0x004 (R/W) Interrupt Control and State Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:24</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a14daa81a54b958e26aee06826e66a6ec"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a14daa81a54b958e26aee06826e66a6ec">embed::cortex_m::system_control::scb_registers_t::cfsr</a></div><div class="ttdeci">volatile uint32_t cfsr</div><div class="ttdoc">Offset: 0x028 (R/W) Configurable Fault Status Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:38</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a19fb7cb4de0219319614a311061d863c"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a19fb7cb4de0219319614a311061d863c">embed::cortex_m::system_control::scb_registers_t::bfar</a></div><div class="ttdeci">volatile uint32_t bfar</div><div class="ttdoc">Offset: 0x038 (R/W) BusFault Address Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:46</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a256079b738e00bfa25137114c9f6ad73"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a256079b738e00bfa25137114c9f6ad73">embed::cortex_m::system_control::scb_registers_t::aircr</a></div><div class="ttdeci">volatile uint32_t aircr</div><div class="ttdoc">Offset: 0x00C (R/W) Application Interrupt and Reset Control Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:28</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a37be597712bd313f64cd6ea17ed2b027"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a37be597712bd313f64cd6ea17ed2b027">embed::cortex_m::system_control::scb_registers_t::adr</a></div><div class="ttdeci">const volatile uint32_t adr</div><div class="ttdoc">Offset: 0x04C (R/ ) Auxiliary Feature Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:54</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a4ea127da48a3148c0ad39b1529302bbc"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a4ea127da48a3148c0ad39b1529302bbc">embed::cortex_m::system_control::scb_registers_t::dfsr</a></div><div class="ttdeci">volatile uint32_t dfsr</div><div class="ttdoc">Offset: 0x030 (R/W) Debug Fault Status Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:42</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a5533302d0b6ce45f96a0d2f2cb0d61e9"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a5533302d0b6ce45f96a0d2f2cb0d61e9">embed::cortex_m::system_control::scb_registers_t::afsr</a></div><div class="ttdeci">volatile uint32_t afsr</div><div class="ttdoc">Offset: 0x03C (R/W) Auxiliary Fault Status Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:48</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a5ad13b6b83da21f6310eba8eeac933cb"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a5ad13b6b83da21f6310eba8eeac933cb">embed::cortex_m::system_control::scb_registers_t::mmfar</a></div><div class="ttdeci">volatile uint32_t mmfar</div><div class="ttdoc">Offset: 0x034 (R/W) MemManage Fault Address Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:44</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a681dc64defc325a874b97ffd6e9606a6"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a681dc64defc325a874b97ffd6e9606a6">embed::cortex_m::system_control::scb_registers_t::hfsr</a></div><div class="ttdeci">volatile uint32_t hfsr</div><div class="ttdoc">Offset: 0x02C (R/W) HardFault Status Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:40</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a6f0c9372403396c3f8c0c1dfba527932"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a6f0c9372403396c3f8c0c1dfba527932">embed::cortex_m::system_control::scb_registers_t::ccr</a></div><div class="ttdeci">volatile uint32_t ccr</div><div class="ttdoc">Offset: 0x014 (R/W) Configuration Control Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:32</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a8cd8ad73da97eec2f0dc6c444a56732e"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a8cd8ad73da97eec2f0dc6c444a56732e">embed::cortex_m::system_control::scb_registers_t::cpacr</a></div><div class="ttdeci">volatile uint32_t cpacr</div><div class="ttdoc">Offset: 0x088 (R/W) Coprocessor Access Control Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:62</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a8ec8cc61e8d82f662d653b0de241a35b"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a8ec8cc61e8d82f662d653b0de241a35b">embed::cortex_m::system_control::scb_registers_t::dfr</a></div><div class="ttdeci">const volatile uint32_t dfr</div><div class="ttdoc">Offset: 0x048 (R/ ) Debug Feature Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:52</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_a9cd9416fdcd99a3ea425326dcccb2544"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#a9cd9416fdcd99a3ea425326dcccb2544">embed::cortex_m::system_control::scb_registers_t::shcsr</a></div><div class="ttdeci">volatile uint32_t shcsr</div><div class="ttdoc">Offset: 0x024 (R/W) System Handler Control and State Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:36</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_aa01026c45b73a0ccebcf22398b97a9eb"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#aa01026c45b73a0ccebcf22398b97a9eb">embed::cortex_m::system_control::scb_registers_t::reserved0</a></div><div class="ttdeci">std::array&lt; uint32_t, 5U &gt; reserved0</div><div class="ttdoc">Reserved 0.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:60</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_aa92ddf010c733000fca186329fe18c94"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#aa92ddf010c733000fca186329fe18c94">embed::cortex_m::system_control::scb_registers_t::vtor</a></div><div class="ttdeci">volatile intptr_t vtor</div><div class="ttdoc">Offset: 0x008 (R/W) Vector Table Offset Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:26</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_abb36782967ff1eefa1338460e3f35791"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#abb36782967ff1eefa1338460e3f35791">embed::cortex_m::system_control::scb_registers_t::cpuid</a></div><div class="ttdeci">const volatile uint32_t cpuid</div><div class="ttdoc">Offset: 0x000 (R/ ) CPUID Base Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:22</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_ac61b1942f0b09b00ede865b45864139f"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#ac61b1942f0b09b00ede865b45864139f">embed::cortex_m::system_control::scb_registers_t::pfr</a></div><div class="ttdeci">const std::array&lt; volatile uint32_t, 2U &gt; pfr</div><div class="ttdoc">Offset: 0x040 (R/ ) Processor Feature Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:50</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_add246ee559bbe3b0b2b4ec7b6cbb60cd"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#add246ee559bbe3b0b2b4ec7b6cbb60cd">embed::cortex_m::system_control::scb_registers_t::shp</a></div><div class="ttdeci">std::array&lt; volatile uint8_t, 12U &gt; shp</div><div class="ttdoc">Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 5)</div><div class="ttdef"><b>Definition:</b> system_control.hpp:34</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_af5c26f7d05b4bc7d7e7303158d5b6cc3"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#af5c26f7d05b4bc7d7e7303158d5b6cc3">embed::cortex_m::system_control::scb_registers_t::mmfr</a></div><div class="ttdeci">const std::array&lt; volatile uint32_t, 4U &gt; mmfr</div><div class="ttdoc">Offset: 0x050 (R/ ) Memory Model Feature Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:56</div></div>
<div class="ttc" id="astructembed_1_1cortex__m_1_1system__control_1_1scb__registers__t_html_af84f214f4ba4710d4fb5c1ec2bff670b"><div class="ttname"><a href="structembed_1_1cortex__m_1_1system__control_1_1scb__registers__t.html#af84f214f4ba4710d4fb5c1ec2bff670b">embed::cortex_m::system_control::scb_registers_t::scr</a></div><div class="ttdeci">volatile uint32_t scr</div><div class="ttdoc">Offset: 0x010 (R/W) System Control Register.</div><div class="ttdef"><b>Definition:</b> system_control.hpp:30</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
