
PPS-Interruption.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  0800b768  0800b768  0001b768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc94  0800bc94  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc94  0800bc94  0001bc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc9c  0800bc9c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc9c  0800bc9c  0001bc9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bca0  0800bca0  0001bca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800bca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  200001d4  0800be78  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  0800be78  000205ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016e56  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033db  00000000  00000000  0003709d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001430  00000000  00000000  0003a478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb4  00000000  00000000  0003b8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000291d3  00000000  00000000  0003c85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a4bf  00000000  00000000  00065a2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7778  00000000  00000000  0007feee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006b44  00000000  00000000  00177668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0017e1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b750 	.word	0x0800b750

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800b750 	.word	0x0800b750

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <DISPLAY_SendCMD>:
const uint8_t PRINT_VALUE[] = {PRINT_0, PRINT_1, PRINT_2, PRINT_3, PRINT_4, PRINT_5,
                        PRINT_6, PRINT_7, PRINT_8, PRINT_9};

int change = 0;

void DISPLAY_SendCMD(uint8_t cmd){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af02      	add	r7, sp, #8
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
    // This function is given by the STM32 HAL Library
	HAL_StatusTypeDef status;
    uint32_t tickstart = HAL_GetTick();
 8000ffa:	f001 f82b 	bl	8002054 <HAL_GetTick>
 8000ffe:	6178      	str	r0, [r7, #20]
    uint32_t delta = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]

    status = HAL_I2C_Master_Transmit(DISPLAY_I2C, SLAVE_ADDR, &cmd, 1, 100);
 8001004:	1dfa      	adds	r2, r7, #7
 8001006:	2364      	movs	r3, #100	; 0x64
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2301      	movs	r3, #1
 800100c:	21e0      	movs	r1, #224	; 0xe0
 800100e:	4804      	ldr	r0, [pc, #16]	; (8001020 <DISPLAY_SendCMD+0x30>)
 8001010:	f001 fc56 	bl	80028c0 <HAL_I2C_Master_Transmit>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
			  break;
			}
		}
    }
    */
}
 8001018:	bf00      	nop
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200002e8 	.word	0x200002e8

08001024 <DISPLAY_WriteData>:

void DISPLAY_WriteData(uint8_t reg, uint8_t data){
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af02      	add	r7, sp, #8
 800102a:	4603      	mov	r3, r0
 800102c:	460a      	mov	r2, r1
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	4613      	mov	r3, r2
 8001032:	71bb      	strb	r3, [r7, #6]
    // For more details about why reg*2 see pg. 10 documentation VK16K33
	HAL_StatusTypeDef status;
	uint8_t message[2]; // We sent 2 8 bits messages
    message[0] = reg*2; // The first message is the cmd/addr, in this case the position
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	733b      	strb	r3, [r7, #12]
    message[1] = data; // The second is the data, in this case is the number to be shown
 800103c:	79bb      	ldrb	r3, [r7, #6]
 800103e:	737b      	strb	r3, [r7, #13]

    status = HAL_I2C_Master_Transmit(DISPLAY_I2C, SLAVE_ADDR, message, 2, 100);
 8001040:	f107 020c 	add.w	r2, r7, #12
 8001044:	2364      	movs	r3, #100	; 0x64
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2302      	movs	r3, #2
 800104a:	21e0      	movs	r1, #224	; 0xe0
 800104c:	4804      	ldr	r0, [pc, #16]	; (8001060 <DISPLAY_WriteData+0x3c>)
 800104e:	f001 fc37 	bl	80028c0 <HAL_I2C_Master_Transmit>
 8001052:	4603      	mov	r3, r0
 8001054:	73fb      	strb	r3, [r7, #15]
			i++;
		}
    }
    __NOP();
	 */
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	200002e8 	.word	0x200002e8

08001064 <DISPLAY_Clear>:

void DISPLAY_Clear(){
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
    // Should show 01234567 on Display
    for(uint8_t addr = 0; addr < 8; addr++) {
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]
 800106e:	e008      	b.n	8001082 <DISPLAY_Clear+0x1e>
        DISPLAY_WriteData(addr, PRINT_VALUE[0]);
 8001070:	223f      	movs	r2, #63	; 0x3f
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	4611      	mov	r1, r2
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff ffd4 	bl	8001024 <DISPLAY_WriteData>
    for(uint8_t addr = 0; addr < 8; addr++) {
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	3301      	adds	r3, #1
 8001080:	71fb      	strb	r3, [r7, #7]
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b07      	cmp	r3, #7
 8001086:	d9f3      	bls.n	8001070 <DISPLAY_Clear+0xc>
    }
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <DISPLAY_Init>:

void DISPLAY_Init(){
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
    DISPLAY_SendCMD(VK16K33_ON);
 8001096:	2021      	movs	r0, #33	; 0x21
 8001098:	f7ff ffaa 	bl	8000ff0 <DISPLAY_SendCMD>
    DISPLAY_SendCMD(DISPLAY_ON);
 800109c:	2081      	movs	r0, #129	; 0x81
 800109e:	f7ff ffa7 	bl	8000ff0 <DISPLAY_SendCMD>
    DISPLAY_SendCMD(DISPLAY_BLINK_OFF);
 80010a2:	2081      	movs	r0, #129	; 0x81
 80010a4:	f7ff ffa4 	bl	8000ff0 <DISPLAY_SendCMD>
    DISPLAY_SendCMD(DISPLAY_BRIGHTNESS | 0xF);
 80010a8:	20ef      	movs	r0, #239	; 0xef
 80010aa:	f7ff ffa1 	bl	8000ff0 <DISPLAY_SendCMD>
    DISPLAY_Clear();
 80010ae:	f7ff ffd9 	bl	8001064 <DISPLAY_Clear>
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <DISPLAY_Hour>:
    for(uint8_t addr = 0; addr < 8; addr++) {
        DISPLAY_WriteData(addr, PRINT_VALUE[digits[addr]]);
    }
}

void DISPLAY_Hour(int hour){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	int digit_1 = hour % 10;
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	4b1a      	ldr	r3, [pc, #104]	; (800112c <DISPLAY_Hour+0x74>)
 80010c4:	fb83 1302 	smull	r1, r3, r3, r2
 80010c8:	1099      	asrs	r1, r3, #2
 80010ca:	17d3      	asrs	r3, r2, #31
 80010cc:	1ac9      	subs	r1, r1, r3
 80010ce:	460b      	mov	r3, r1
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	440b      	add	r3, r1
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	60fb      	str	r3, [r7, #12]
	hour /= 10;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a13      	ldr	r2, [pc, #76]	; (800112c <DISPLAY_Hour+0x74>)
 80010de:	fb82 1203 	smull	r1, r2, r2, r3
 80010e2:	1092      	asrs	r2, r2, #2
 80010e4:	17db      	asrs	r3, r3, #31
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	607b      	str	r3, [r7, #4]
	int digit_2 = hour % 10;
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <DISPLAY_Hour+0x74>)
 80010ee:	fb83 1302 	smull	r1, r3, r3, r2
 80010f2:	1099      	asrs	r1, r3, #2
 80010f4:	17d3      	asrs	r3, r2, #31
 80010f6:	1ac9      	subs	r1, r1, r3
 80010f8:	460b      	mov	r3, r1
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	440b      	add	r3, r1
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	60bb      	str	r3, [r7, #8]
	DISPLAY_WriteData(0x01, PRINT_VALUE[digit_1]);
 8001104:	4a0a      	ldr	r2, [pc, #40]	; (8001130 <DISPLAY_Hour+0x78>)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	2001      	movs	r0, #1
 8001110:	f7ff ff88 	bl	8001024 <DISPLAY_WriteData>
	DISPLAY_WriteData(0x00, PRINT_VALUE[digit_2]);
 8001114:	4a06      	ldr	r2, [pc, #24]	; (8001130 <DISPLAY_Hour+0x78>)
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	4413      	add	r3, r2
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	2000      	movs	r0, #0
 8001120:	f7ff ff80 	bl	8001024 <DISPLAY_WriteData>
}
 8001124:	bf00      	nop
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	66666667 	.word	0x66666667
 8001130:	0800b7f8 	.word	0x0800b7f8

08001134 <DISPLAY_Minutes>:

void DISPLAY_Minutes(int minutes){
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	int digit_1 = minutes % 10;
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <DISPLAY_Minutes+0x74>)
 8001140:	fb83 1302 	smull	r1, r3, r3, r2
 8001144:	1099      	asrs	r1, r3, #2
 8001146:	17d3      	asrs	r3, r2, #31
 8001148:	1ac9      	subs	r1, r1, r3
 800114a:	460b      	mov	r3, r1
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	440b      	add	r3, r1
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	60fb      	str	r3, [r7, #12]
	minutes /= 10;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a13      	ldr	r2, [pc, #76]	; (80011a8 <DISPLAY_Minutes+0x74>)
 800115a:	fb82 1203 	smull	r1, r2, r2, r3
 800115e:	1092      	asrs	r2, r2, #2
 8001160:	17db      	asrs	r3, r3, #31
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	607b      	str	r3, [r7, #4]
	int digit_2 = minutes % 10;
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <DISPLAY_Minutes+0x74>)
 800116a:	fb83 1302 	smull	r1, r3, r3, r2
 800116e:	1099      	asrs	r1, r3, #2
 8001170:	17d3      	asrs	r3, r2, #31
 8001172:	1ac9      	subs	r1, r1, r3
 8001174:	460b      	mov	r3, r1
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	440b      	add	r3, r1
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	60bb      	str	r3, [r7, #8]
	DISPLAY_WriteData(0x03, PRINT_VALUE[digit_1]);
 8001180:	4a0a      	ldr	r2, [pc, #40]	; (80011ac <DISPLAY_Minutes+0x78>)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	4413      	add	r3, r2
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	4619      	mov	r1, r3
 800118a:	2003      	movs	r0, #3
 800118c:	f7ff ff4a 	bl	8001024 <DISPLAY_WriteData>
	DISPLAY_WriteData(0x02, PRINT_VALUE[digit_2]);
 8001190:	4a06      	ldr	r2, [pc, #24]	; (80011ac <DISPLAY_Minutes+0x78>)
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	4413      	add	r3, r2
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	4619      	mov	r1, r3
 800119a:	2002      	movs	r0, #2
 800119c:	f7ff ff42 	bl	8001024 <DISPLAY_WriteData>
}
 80011a0:	bf00      	nop
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	66666667 	.word	0x66666667
 80011ac:	0800b7f8 	.word	0x0800b7f8

080011b0 <DISPLAY_Seconds>:

void DISPLAY_Seconds(int seconds){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	int digit_1 = seconds % 10;
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <DISPLAY_Seconds+0x74>)
 80011bc:	fb83 1302 	smull	r1, r3, r3, r2
 80011c0:	1099      	asrs	r1, r3, #2
 80011c2:	17d3      	asrs	r3, r2, #31
 80011c4:	1ac9      	subs	r1, r1, r3
 80011c6:	460b      	mov	r3, r1
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	440b      	add	r3, r1
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	60fb      	str	r3, [r7, #12]
	seconds /= 10;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a13      	ldr	r2, [pc, #76]	; (8001224 <DISPLAY_Seconds+0x74>)
 80011d6:	fb82 1203 	smull	r1, r2, r2, r3
 80011da:	1092      	asrs	r2, r2, #2
 80011dc:	17db      	asrs	r3, r3, #31
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	607b      	str	r3, [r7, #4]
	int digit_2 = seconds % 10;
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <DISPLAY_Seconds+0x74>)
 80011e6:	fb83 1302 	smull	r1, r3, r3, r2
 80011ea:	1099      	asrs	r1, r3, #2
 80011ec:	17d3      	asrs	r3, r2, #31
 80011ee:	1ac9      	subs	r1, r1, r3
 80011f0:	460b      	mov	r3, r1
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	440b      	add	r3, r1
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	60bb      	str	r3, [r7, #8]
	DISPLAY_WriteData(0x05, PRINT_VALUE[digit_1]);
 80011fc:	4a0a      	ldr	r2, [pc, #40]	; (8001228 <DISPLAY_Seconds+0x78>)
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	4413      	add	r3, r2
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	2005      	movs	r0, #5
 8001208:	f7ff ff0c 	bl	8001024 <DISPLAY_WriteData>
	DISPLAY_WriteData(0x04, PRINT_VALUE[digit_2]);
 800120c:	4a06      	ldr	r2, [pc, #24]	; (8001228 <DISPLAY_Seconds+0x78>)
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	4413      	add	r3, r2
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4619      	mov	r1, r3
 8001216:	2004      	movs	r0, #4
 8001218:	f7ff ff04 	bl	8001024 <DISPLAY_WriteData>
}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	66666667 	.word	0x66666667
 8001228:	0800b7f8 	.word	0x0800b7f8

0800122c <DISPLAY_Milli>:

void DISPLAY_Milli(int milli){
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	int digit_1 = milli % 10;
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	4b25      	ldr	r3, [pc, #148]	; (80012cc <DISPLAY_Milli+0xa0>)
 8001238:	fb83 1302 	smull	r1, r3, r3, r2
 800123c:	1099      	asrs	r1, r3, #2
 800123e:	17d3      	asrs	r3, r2, #31
 8001240:	1ac9      	subs	r1, r1, r3
 8001242:	460b      	mov	r3, r1
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	60fb      	str	r3, [r7, #12]
	milli /= 10;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a1e      	ldr	r2, [pc, #120]	; (80012cc <DISPLAY_Milli+0xa0>)
 8001252:	fb82 1203 	smull	r1, r2, r2, r3
 8001256:	1092      	asrs	r2, r2, #2
 8001258:	17db      	asrs	r3, r3, #31
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	607b      	str	r3, [r7, #4]
	int digit_2 = milli % 10;
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <DISPLAY_Milli+0xa0>)
 8001262:	fb83 1302 	smull	r1, r3, r3, r2
 8001266:	1099      	asrs	r1, r3, #2
 8001268:	17d3      	asrs	r3, r2, #31
 800126a:	1ac9      	subs	r1, r1, r3
 800126c:	460b      	mov	r3, r1
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	60bb      	str	r3, [r7, #8]
	if (change == 0) {
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <DISPLAY_Milli+0xa4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d10e      	bne.n	800129e <DISPLAY_Milli+0x72>
		DISPLAY_WriteData(0x07, PRINT_VALUE[digit_1] | 0x80);
 8001280:	4a14      	ldr	r2, [pc, #80]	; (80012d4 <DISPLAY_Milli+0xa8>)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4413      	add	r3, r2
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4619      	mov	r1, r3
 8001290:	2007      	movs	r0, #7
 8001292:	f7ff fec7 	bl	8001024 <DISPLAY_WriteData>
		change = 1;
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <DISPLAY_Milli+0xa4>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	e00a      	b.n	80012b4 <DISPLAY_Milli+0x88>
	} else {
		DISPLAY_WriteData(0x07, PRINT_VALUE[digit_1]);
 800129e:	4a0d      	ldr	r2, [pc, #52]	; (80012d4 <DISPLAY_Milli+0xa8>)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	4619      	mov	r1, r3
 80012a8:	2007      	movs	r0, #7
 80012aa:	f7ff febb 	bl	8001024 <DISPLAY_WriteData>
		change = 0;
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <DISPLAY_Milli+0xa4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
	}
	DISPLAY_WriteData(0x06, PRINT_VALUE[digit_2]);
 80012b4:	4a07      	ldr	r2, [pc, #28]	; (80012d4 <DISPLAY_Milli+0xa8>)
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	4413      	add	r3, r2
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	2006      	movs	r0, #6
 80012c0:	f7ff feb0 	bl	8001024 <DISPLAY_WriteData>
}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	66666667 	.word	0x66666667
 80012d0:	200001f0 	.word	0x200001f0
 80012d4:	0800b7f8 	.word	0x0800b7f8

080012d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ee:	4b29      	ldr	r3, [pc, #164]	; (8001394 <MX_GPIO_Init+0xbc>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	4a28      	ldr	r2, [pc, #160]	; (8001394 <MX_GPIO_Init+0xbc>)
 80012f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fa:	4b26      	ldr	r3, [pc, #152]	; (8001394 <MX_GPIO_Init+0xbc>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001306:	4b23      	ldr	r3, [pc, #140]	; (8001394 <MX_GPIO_Init+0xbc>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	4a22      	ldr	r2, [pc, #136]	; (8001394 <MX_GPIO_Init+0xbc>)
 800130c:	f043 0304 	orr.w	r3, r3, #4
 8001310:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001312:	4b20      	ldr	r3, [pc, #128]	; (8001394 <MX_GPIO_Init+0xbc>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <MX_GPIO_Init+0xbc>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001322:	4a1c      	ldr	r2, [pc, #112]	; (8001394 <MX_GPIO_Init+0xbc>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	64d3      	str	r3, [r2, #76]	; 0x4c
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <MX_GPIO_Init+0xbc>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001336:	2200      	movs	r2, #0
 8001338:	2120      	movs	r1, #32
 800133a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133e:	f001 f9f3 	bl	8002728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001342:	2320      	movs	r3, #32
 8001344:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	4619      	mov	r1, r3
 8001358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135c:	f001 f83a 	bl	80023d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001360:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001366:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800136a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001370:	f107 030c 	add.w	r3, r7, #12
 8001374:	4619      	mov	r1, r3
 8001376:	4808      	ldr	r0, [pc, #32]	; (8001398 <MX_GPIO_Init+0xc0>)
 8001378:	f001 f82c 	bl	80023d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	2017      	movs	r0, #23
 8001382:	f000 ff72 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001386:	2017      	movs	r0, #23
 8001388:	f000 ff8b 	bl	80022a2 <HAL_NVIC_EnableIRQ>

}
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021000 	.word	0x40021000
 8001398:	48000800 	.word	0x48000800

0800139c <GPS_Init>:
	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 80013a0:	2201      	movs	r2, #1
 80013a2:	4904      	ldr	r1, [pc, #16]	; (80013b4 <GPS_Init+0x18>)
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <GPS_Init+0x1c>)
 80013a6:	f003 fed9 	bl	800515c <HAL_UART_Receive_IT>
	GPS.GMT = 2;
 80013aa:	4b04      	ldr	r3, [pc, #16]	; (80013bc <GPS_Init+0x20>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200001f4 	.word	0x200001f4
 80013b8:	2000038c 	.word	0x2000038c
 80013bc:	2000027c 	.word	0x2000027c

080013c0 <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <GPS_UART_CallBack+0x60>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b0a      	cmp	r3, #10
 80013ca:	d010      	beq.n	80013ee <GPS_UART_CallBack+0x2e>
 80013cc:	4b15      	ldr	r3, [pc, #84]	; (8001424 <GPS_UART_CallBack+0x64>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b25b      	sxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	db0b      	blt.n	80013ee <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <GPS_UART_CallBack+0x64>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	1c5a      	adds	r2, r3, #1
 80013dc:	b2d1      	uxtb	r1, r2
 80013de:	4a11      	ldr	r2, [pc, #68]	; (8001424 <GPS_UART_CallBack+0x64>)
 80013e0:	7011      	strb	r1, [r2, #0]
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <GPS_UART_CallBack+0x60>)
 80013e6:	7819      	ldrb	r1, [r3, #0]
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <GPS_UART_CallBack+0x68>)
 80013ea:	5499      	strb	r1, [r3, r2]
 80013ec:	e010      	b.n	8001410 <GPS_UART_CallBack+0x50>

		#if (GPS_DEBUG == 1)
		GPS_print((char*)rx_buffer);
		#endif

		if(GPS_validate((char*) rx_buffer))
 80013ee:	480e      	ldr	r0, [pc, #56]	; (8001428 <GPS_UART_CallBack+0x68>)
 80013f0:	f000 f81e 	bl	8001430 <GPS_validate>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d002      	beq.n	8001400 <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 80013fa:	480b      	ldr	r0, [pc, #44]	; (8001428 <GPS_UART_CallBack+0x68>)
 80013fc:	f000 f87a 	bl	80014f4 <GPS_parse>
		rx_index = 0;
 8001400:	4b08      	ldr	r3, [pc, #32]	; (8001424 <GPS_UART_CallBack+0x64>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001406:	2280      	movs	r2, #128	; 0x80
 8001408:	2100      	movs	r1, #0
 800140a:	4807      	ldr	r0, [pc, #28]	; (8001428 <GPS_UART_CallBack+0x68>)
 800140c:	f006 f95f 	bl	80076ce <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001410:	2201      	movs	r2, #1
 8001412:	4903      	ldr	r1, [pc, #12]	; (8001420 <GPS_UART_CallBack+0x60>)
 8001414:	4805      	ldr	r0, [pc, #20]	; (800142c <GPS_UART_CallBack+0x6c>)
 8001416:	f003 fea1 	bl	800515c <HAL_UART_Receive_IT>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200001f4 	.word	0x200001f4
 8001424:	20000278 	.word	0x20000278
 8001428:	200001f8 	.word	0x200001f8
 800142c:	2000038c 	.word	0x2000038c

08001430 <GPS_validate>:


int GPS_validate(char *nmeastr){
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 800143c:	2300      	movs	r3, #0
 800143e:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b24      	cmp	r3, #36	; 0x24
 800144a:	d103      	bne.n	8001454 <GPS_validate+0x24>
        i++;
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	3301      	adds	r3, #1
 8001450:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8001452:	e00c      	b.n	800146e <GPS_validate+0x3e>
        return 0;
 8001454:	2300      	movs	r3, #0
 8001456:	e047      	b.n	80014e8 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	4053      	eors	r3, r2
 8001466:	613b      	str	r3, [r7, #16]
        i++;
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	3301      	adds	r3, #1
 800146c:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d008      	beq.n	800148c <GPS_validate+0x5c>
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	4413      	add	r3, r2
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b2a      	cmp	r3, #42	; 0x2a
 8001484:	d002      	beq.n	800148c <GPS_validate+0x5c>
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	2b4a      	cmp	r3, #74	; 0x4a
 800148a:	dde5      	ble.n	8001458 <GPS_validate+0x28>
    }

    if(i >= 75){
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	2b4a      	cmp	r3, #74	; 0x4a
 8001490:	dd01      	ble.n	8001496 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8001492:	2300      	movs	r3, #0
 8001494:	e028      	b.n	80014e8 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	4413      	add	r3, r2
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b2a      	cmp	r3, #42	; 0x2a
 80014a0:	d119      	bne.n	80014d6 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	3301      	adds	r3, #1
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3302      	adds	r3, #2
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 80014be:	f107 0308 	add.w	r3, r7, #8
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	490a      	ldr	r1, [pc, #40]	; (80014f0 <GPS_validate+0xc0>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f006 f870 	bl	80075ac <siprintf>
    return((checkcalcstr[0] == check[0])
 80014cc:	7a3a      	ldrb	r2, [r7, #8]
 80014ce:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d108      	bne.n	80014e6 <GPS_validate+0xb6>
 80014d4:	e001      	b.n	80014da <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 80014d6:	2300      	movs	r3, #0
 80014d8:	e006      	b.n	80014e8 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80014da:	7a7a      	ldrb	r2, [r7, #9]
 80014dc:	7b7b      	ldrb	r3, [r7, #13]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d101      	bne.n	80014e6 <GPS_validate+0xb6>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <GPS_validate+0xb8>
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	0800b768 	.word	0x0800b768

080014f4 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	; 0x28
 80014f8:	af08      	add	r7, sp, #32
 80014fa:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 80014fc:	2206      	movs	r2, #6
 80014fe:	493a      	ldr	r1, [pc, #232]	; (80015e8 <GPS_parse+0xf4>)
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f006 f8ec 	bl	80076de <strncmp>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d120      	bne.n	800154e <GPS_parse+0x5a>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 800150c:	4b37      	ldr	r3, [pc, #220]	; (80015ec <GPS_parse+0xf8>)
 800150e:	9307      	str	r3, [sp, #28]
 8001510:	4b37      	ldr	r3, [pc, #220]	; (80015f0 <GPS_parse+0xfc>)
 8001512:	9306      	str	r3, [sp, #24]
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <GPS_parse+0x100>)
 8001516:	9305      	str	r3, [sp, #20]
 8001518:	4b37      	ldr	r3, [pc, #220]	; (80015f8 <GPS_parse+0x104>)
 800151a:	9304      	str	r3, [sp, #16]
 800151c:	4b37      	ldr	r3, [pc, #220]	; (80015fc <GPS_parse+0x108>)
 800151e:	9303      	str	r3, [sp, #12]
 8001520:	4b37      	ldr	r3, [pc, #220]	; (8001600 <GPS_parse+0x10c>)
 8001522:	9302      	str	r3, [sp, #8]
 8001524:	4b37      	ldr	r3, [pc, #220]	; (8001604 <GPS_parse+0x110>)
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	4b37      	ldr	r3, [pc, #220]	; (8001608 <GPS_parse+0x114>)
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4b37      	ldr	r3, [pc, #220]	; (800160c <GPS_parse+0x118>)
 800152e:	4a38      	ldr	r2, [pc, #224]	; (8001610 <GPS_parse+0x11c>)
 8001530:	4938      	ldr	r1, [pc, #224]	; (8001614 <GPS_parse+0x120>)
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f006 f85a 	bl	80075ec <siscanf>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	dd50      	ble.n	80015e0 <GPS_parse+0xec>
    		GPS_parse_time(GPS.utc_time);
 800153e:	4b36      	ldr	r3, [pc, #216]	; (8001618 <GPS_parse+0x124>)
 8001540:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001544:	eeb0 0a67 	vmov.f32	s0, s15
 8001548:	f000 f878 	bl	800163c <GPS_parse_time>
    		return;
 800154c:	e048      	b.n	80015e0 <GPS_parse+0xec>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 800154e:	2206      	movs	r2, #6
 8001550:	4932      	ldr	r1, [pc, #200]	; (800161c <GPS_parse+0x128>)
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f006 f8c3 	bl	80076de <strncmp>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d11c      	bne.n	8001598 <GPS_parse+0xa4>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 800155e:	4b30      	ldr	r3, [pc, #192]	; (8001620 <GPS_parse+0x12c>)
 8001560:	9305      	str	r3, [sp, #20]
 8001562:	4b30      	ldr	r3, [pc, #192]	; (8001624 <GPS_parse+0x130>)
 8001564:	9304      	str	r3, [sp, #16]
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <GPS_parse+0x134>)
 8001568:	9303      	str	r3, [sp, #12]
 800156a:	4b25      	ldr	r3, [pc, #148]	; (8001600 <GPS_parse+0x10c>)
 800156c:	9302      	str	r3, [sp, #8]
 800156e:	4b25      	ldr	r3, [pc, #148]	; (8001604 <GPS_parse+0x110>)
 8001570:	9301      	str	r3, [sp, #4]
 8001572:	4b25      	ldr	r3, [pc, #148]	; (8001608 <GPS_parse+0x114>)
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	4b25      	ldr	r3, [pc, #148]	; (800160c <GPS_parse+0x118>)
 8001578:	4a25      	ldr	r2, [pc, #148]	; (8001610 <GPS_parse+0x11c>)
 800157a:	492c      	ldr	r1, [pc, #176]	; (800162c <GPS_parse+0x138>)
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f006 f835 	bl	80075ec <siscanf>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	dd28      	ble.n	80015da <GPS_parse+0xe6>
    		GPS_parse_time(GPS.utc_time);
 8001588:	4b23      	ldr	r3, [pc, #140]	; (8001618 <GPS_parse+0x124>)
 800158a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800158e:	eeb0 0a67 	vmov.f32	s0, s15
 8001592:	f000 f853 	bl	800163c <GPS_parse_time>
    		return;
 8001596:	e020      	b.n	80015da <GPS_parse+0xe6>

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 8001598:	2206      	movs	r2, #6
 800159a:	4925      	ldr	r1, [pc, #148]	; (8001630 <GPS_parse+0x13c>)
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f006 f89e 	bl	80076de <strncmp>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d11b      	bne.n	80015e0 <GPS_parse+0xec>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 80015a8:	4b22      	ldr	r3, [pc, #136]	; (8001634 <GPS_parse+0x140>)
 80015aa:	9303      	str	r3, [sp, #12]
 80015ac:	4b18      	ldr	r3, [pc, #96]	; (8001610 <GPS_parse+0x11c>)
 80015ae:	9302      	str	r3, [sp, #8]
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <GPS_parse+0x10c>)
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <GPS_parse+0x110>)
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	4b13      	ldr	r3, [pc, #76]	; (8001608 <GPS_parse+0x114>)
 80015ba:	4a14      	ldr	r2, [pc, #80]	; (800160c <GPS_parse+0x118>)
 80015bc:	491e      	ldr	r1, [pc, #120]	; (8001638 <GPS_parse+0x144>)
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f006 f814 	bl	80075ec <siscanf>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	dd09      	ble.n	80015de <GPS_parse+0xea>
        	GPS_parse_time(GPS.utc_time);
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <GPS_parse+0x124>)
 80015cc:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80015d0:	eeb0 0a67 	vmov.f32	s0, s15
 80015d4:	f000 f832 	bl	800163c <GPS_parse_time>
        	return;
 80015d8:	e001      	b.n	80015de <GPS_parse+0xea>
    		return;
 80015da:	bf00      	nop
 80015dc:	e000      	b.n	80015e0 <GPS_parse+0xec>
        	return;
 80015de:	bf00      	nop
    }
}
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	0800b770 	.word	0x0800b770
 80015ec:	200002bc 	.word	0x200002bc
 80015f0:	200002b8 	.word	0x200002b8
 80015f4:	200002b4 	.word	0x200002b4
 80015f8:	200002b0 	.word	0x200002b0
 80015fc:	200002ac 	.word	0x200002ac
 8001600:	200002a9 	.word	0x200002a9
 8001604:	20000288 	.word	0x20000288
 8001608:	200002a8 	.word	0x200002a8
 800160c:	2000028c 	.word	0x2000028c
 8001610:	200002a4 	.word	0x200002a4
 8001614:	0800b778 	.word	0x0800b778
 8001618:	2000027c 	.word	0x2000027c
 800161c:	0800b7a0 	.word	0x0800b7a0
 8001620:	200002c8 	.word	0x200002c8
 8001624:	200002c4 	.word	0x200002c4
 8001628:	200002c0 	.word	0x200002c0
 800162c:	0800b7a8 	.word	0x0800b7a8
 8001630:	0800b7c8 	.word	0x0800b7c8
 8001634:	200002cc 	.word	0x200002cc
 8001638:	0800b7d0 	.word	0x0800b7d0

0800163c <GPS_parse_time>:
        decimal *= -1;
    }
    return decimal;
}

void GPS_parse_time(float utc_time){
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	ed87 0a01 	vstr	s0, [r7, #4]
	int utc_time_int = (int) utc_time;
 8001646:	edd7 7a01 	vldr	s15, [r7, #4]
 800164a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800164e:	ee17 3a90 	vmov	r3, s15
 8001652:	60fb      	str	r3, [r7, #12]
	GPS.time.hour = (utc_time_int / 10000) + GPS.GMT;   // get the hours from the 6-digit number
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <GPS_parse_time+0x7c>)
 8001658:	fb82 1203 	smull	r1, r2, r2, r3
 800165c:	1312      	asrs	r2, r2, #12
 800165e:	17db      	asrs	r3, r3, #31
 8001660:	1ad2      	subs	r2, r2, r3
 8001662:	4b16      	ldr	r3, [pc, #88]	; (80016bc <GPS_parse_time+0x80>)
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001666:	4413      	add	r3, r2
 8001668:	4a14      	ldr	r2, [pc, #80]	; (80016bc <GPS_parse_time+0x80>)
 800166a:	6153      	str	r3, [r2, #20]
	GPS.time.minute = ((utc_time_int / 100) % 100) % 100;  // get the minutes from the 6-digit number
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <GPS_parse_time+0x84>)
 8001670:	fb82 1203 	smull	r1, r2, r2, r3
 8001674:	1152      	asrs	r2, r2, #5
 8001676:	17db      	asrs	r3, r3, #31
 8001678:	1ad2      	subs	r2, r2, r3
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <GPS_parse_time+0x84>)
 800167c:	fb83 1302 	smull	r1, r3, r3, r2
 8001680:	1159      	asrs	r1, r3, #5
 8001682:	17d3      	asrs	r3, r2, #31
 8001684:	1acb      	subs	r3, r1, r3
 8001686:	2164      	movs	r1, #100	; 0x64
 8001688:	fb01 f303 	mul.w	r3, r1, r3
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	4a0b      	ldr	r2, [pc, #44]	; (80016bc <GPS_parse_time+0x80>)
 8001690:	6193      	str	r3, [r2, #24]
	GPS.time.seconds = utc_time_int % 100;
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <GPS_parse_time+0x84>)
 8001696:	fb83 1302 	smull	r1, r3, r3, r2
 800169a:	1159      	asrs	r1, r3, #5
 800169c:	17d3      	asrs	r3, r2, #31
 800169e:	1acb      	subs	r3, r1, r3
 80016a0:	2164      	movs	r1, #100	; 0x64
 80016a2:	fb01 f303 	mul.w	r3, r1, r3
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <GPS_parse_time+0x80>)
 80016aa:	61d3      	str	r3, [r2, #28]
}
 80016ac:	bf00      	nop
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	68db8bad 	.word	0x68db8bad
 80016bc:	2000027c 	.word	0x2000027c
 80016c0:	51eb851f 	.word	0x51eb851f

080016c4 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <MX_I2C3_Init+0x74>)
 80016ca:	4a1c      	ldr	r2, [pc, #112]	; (800173c <MX_I2C3_Init+0x78>)
 80016cc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00707CBB;
 80016ce:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <MX_I2C3_Init+0x74>)
 80016d0:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <MX_I2C3_Init+0x7c>)
 80016d2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <MX_I2C3_Init+0x74>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016da:	4b17      	ldr	r3, [pc, #92]	; (8001738 <MX_I2C3_Init+0x74>)
 80016dc:	2201      	movs	r2, #1
 80016de:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <MX_I2C3_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80016e6:	4b14      	ldr	r3, [pc, #80]	; (8001738 <MX_I2C3_Init+0x74>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <MX_I2C3_Init+0x74>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <MX_I2C3_Init+0x74>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <MX_I2C3_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80016fe:	480e      	ldr	r0, [pc, #56]	; (8001738 <MX_I2C3_Init+0x74>)
 8001700:	f001 f842 	bl	8002788 <HAL_I2C_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800170a:	f000 f949 	bl	80019a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800170e:	2100      	movs	r1, #0
 8001710:	4809      	ldr	r0, [pc, #36]	; (8001738 <MX_I2C3_Init+0x74>)
 8001712:	f001 fbfd 	bl	8002f10 <HAL_I2CEx_ConfigAnalogFilter>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800171c:	f000 f940 	bl	80019a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001720:	2100      	movs	r1, #0
 8001722:	4805      	ldr	r0, [pc, #20]	; (8001738 <MX_I2C3_Init+0x74>)
 8001724:	f001 fc3f 	bl	8002fa6 <HAL_I2CEx_ConfigDigitalFilter>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800172e:	f000 f937 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200002e8 	.word	0x200002e8
 800173c:	40005c00 	.word	0x40005c00
 8001740:	00707cbb 	.word	0x00707cbb

08001744 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b0ac      	sub	sp, #176	; 0xb0
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2288      	movs	r2, #136	; 0x88
 8001762:	2100      	movs	r1, #0
 8001764:	4618      	mov	r0, r3
 8001766:	f005 ffb2 	bl	80076ce <memset>
  if(i2cHandle->Instance==I2C3)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a21      	ldr	r2, [pc, #132]	; (80017f4 <HAL_I2C_MspInit+0xb0>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d13b      	bne.n	80017ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001774:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001778:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800177a:	2300      	movs	r3, #0
 800177c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	4618      	mov	r0, r3
 8001784:	f002 fac0 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800178e:	f000 f907 	bl	80019a0 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001796:	4a18      	ldr	r2, [pc, #96]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 8001798:	f043 0304 	orr.w	r3, r3, #4
 800179c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800179e:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a2:	f003 0304 	and.w	r3, r3, #4
 80017a6:	613b      	str	r3, [r7, #16]
 80017a8:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017aa:	2303      	movs	r3, #3
 80017ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b0:	2312      	movs	r3, #18
 80017b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017b6:	2301      	movs	r3, #1
 80017b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017bc:	2303      	movs	r3, #3
 80017be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80017c2:	2304      	movs	r3, #4
 80017c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017cc:	4619      	mov	r1, r3
 80017ce:	480b      	ldr	r0, [pc, #44]	; (80017fc <HAL_I2C_MspInit+0xb8>)
 80017d0:	f000 fe00 	bl	80023d4 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d8:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017de:	6593      	str	r3, [r2, #88]	; 0x58
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <HAL_I2C_MspInit+0xb4>)
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80017ec:	bf00      	nop
 80017ee:	37b0      	adds	r7, #176	; 0xb0
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40005c00 	.word	0x40005c00
 80017f8:	40021000 	.word	0x40021000
 80017fc:	48000800 	.word	0x48000800

08001800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001804:	f000 fbbd 	bl	8001f82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001808:	f000 f81a 	bl	8001840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800180c:	f7ff fd64 	bl	80012d8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001810:	f000 fa0e 	bl	8001c30 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001814:	f000 fab2 	bl	8001d7c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001818:	f000 fa80 	bl	8001d1c <MX_USART1_UART_Init>
  MX_I2C3_Init();
 800181c:	f7ff ff52 	bl	80016c4 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  GPS_Init();
 8001820:	f7ff fdbc 	bl	800139c <GPS_Init>
  HAL_Delay(100);
 8001824:	2064      	movs	r0, #100	; 0x64
 8001826:	f000 fc21 	bl	800206c <HAL_Delay>
  DISPLAY_Init();
 800182a:	f7ff fc32 	bl	8001092 <DISPLAY_Init>
  HAL_Delay(100);
 800182e:	2064      	movs	r0, #100	; 0x64
 8001830:	f000 fc1c 	bl	800206c <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim3);
 8001834:	4801      	ldr	r0, [pc, #4]	; (800183c <main+0x3c>)
 8001836:	f002 ff7b 	bl	8004730 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800183a:	e7fe      	b.n	800183a <main+0x3a>
 800183c:	20000340 	.word	0x20000340

08001840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b096      	sub	sp, #88	; 0x58
 8001844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	2244      	movs	r2, #68	; 0x44
 800184c:	2100      	movs	r1, #0
 800184e:	4618      	mov	r0, r3
 8001850:	f005 ff3d 	bl	80076ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001854:	463b      	mov	r3, r7
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
 8001860:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001862:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001866:	f001 fbf9 	bl	800305c <HAL_PWREx_ControlVoltageScaling>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001870:	f000 f896 	bl	80019a0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001874:	2310      	movs	r3, #16
 8001876:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001878:	2301      	movs	r3, #1
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001880:	2360      	movs	r3, #96	; 0x60
 8001882:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001884:	2302      	movs	r3, #2
 8001886:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001888:	2301      	movs	r3, #1
 800188a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800188c:	2301      	movs	r3, #1
 800188e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001890:	2310      	movs	r3, #16
 8001892:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001894:	2307      	movs	r3, #7
 8001896:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001898:	2302      	movs	r3, #2
 800189a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800189c:	2302      	movs	r3, #2
 800189e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4618      	mov	r0, r3
 80018a6:	f001 fc2f 	bl	8003108 <HAL_RCC_OscConfig>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80018b0:	f000 f876 	bl	80019a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018b4:	230f      	movs	r3, #15
 80018b6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b8:	2303      	movs	r3, #3
 80018ba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80018c8:	463b      	mov	r3, r7
 80018ca:	2101      	movs	r1, #1
 80018cc:	4618      	mov	r0, r3
 80018ce:	f001 fff7 	bl	80038c0 <HAL_RCC_ClockConfig>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80018d8:	f000 f862 	bl	80019a0 <Error_Handler>
  }
}
 80018dc:	bf00      	nop
 80018de:	3758      	adds	r7, #88	; 0x58
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_9) {
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018f4:	d115      	bne.n	8001922 <HAL_GPIO_EXTI_Callback+0x3e>
	  __HAL_TIM_SetCounter(&htim3, 0);
 80018f6:	4b0d      	ldr	r3, [pc, #52]	; (800192c <HAL_GPIO_EXTI_Callback+0x48>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2200      	movs	r2, #0
 80018fc:	625a      	str	r2, [r3, #36]	; 0x24
	  GPS.time.milli = 0;
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	621a      	str	r2, [r3, #32]
	  DISPLAY_Seconds(GPS.time.seconds);
 8001904:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fc51 	bl	80011b0 <DISPLAY_Seconds>
	  DISPLAY_Minutes(GPS.time.minute);
 800190e:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff fc0e 	bl	8001134 <DISPLAY_Minutes>
	  DISPLAY_Hour(GPS.time.hour);
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_GPIO_EXTI_Callback+0x4c>)
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fbcb 	bl	80010b8 <DISPLAY_Hour>
		  DISPLAY_WriteData(7, 0x00);
		  change = 0;
	  }
	   * */
  }
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000340 	.word	0x20000340
 8001930:	2000027c 	.word	0x2000027c

08001934 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	  GPS.time.milli += 10;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	330a      	adds	r3, #10
 8001942:	4a05      	ldr	r2, [pc, #20]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001944:	6213      	str	r3, [r2, #32]
	  DISPLAY_Milli(GPS.time.milli);
 8001946:	4b04      	ldr	r3, [pc, #16]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fc6e 	bl	800122c <DISPLAY_Milli>
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	2000027c 	.word	0x2000027c

0800195c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	if(huart == &huart1) GPS_UART_CallBack();
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4a04      	ldr	r2, [pc, #16]	; (8001978 <HAL_UART_RxCpltCallback+0x1c>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d101      	bne.n	8001970 <HAL_UART_RxCpltCallback+0x14>
 800196c:	f7ff fd28 	bl	80013c0 <GPS_UART_CallBack>
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	2000038c 	.word	0x2000038c

0800197c <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
	~(ch<<1);
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001984:	1d39      	adds	r1, r7, #4
 8001986:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800198a:	2201      	movs	r2, #1
 800198c:	4803      	ldr	r0, [pc, #12]	; (800199c <__io_putchar+0x20>)
 800198e:	f003 fb5b 	bl	8005048 <HAL_UART_Transmit>

  return ch;
 8001992:	687b      	ldr	r3, [r7, #4]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000414 	.word	0x20000414

080019a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a4:	b672      	cpsid	i
}
 80019a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <Error_Handler+0x8>
	...

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <HAL_MspInit+0x44>)
 80019b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019b6:	4a0e      	ldr	r2, [pc, #56]	; (80019f0 <HAL_MspInit+0x44>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	6613      	str	r3, [r2, #96]	; 0x60
 80019be:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <HAL_MspInit+0x44>)
 80019c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	607b      	str	r3, [r7, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ca:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_MspInit+0x44>)
 80019cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ce:	4a08      	ldr	r2, [pc, #32]	; (80019f0 <HAL_MspInit+0x44>)
 80019d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d4:	6593      	str	r3, [r2, #88]	; 0x58
 80019d6:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <HAL_MspInit+0x44>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40021000 	.word	0x40021000

080019f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f8:	e7fe      	b.n	80019f8 <NMI_Handler+0x4>

080019fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019fe:	e7fe      	b.n	80019fe <HardFault_Handler+0x4>

08001a00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <MemManage_Handler+0x4>

08001a06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a0a:	e7fe      	b.n	8001a0a <BusFault_Handler+0x4>

08001a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <UsageFault_Handler+0x4>

08001a12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a40:	f000 faf4 	bl	800202c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001a4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a50:	f000 fe82 	bl	8002758 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a5c:	4802      	ldr	r0, [pc, #8]	; (8001a68 <TIM3_IRQHandler+0x10>)
 8001a5e:	f002 fed7 	bl	8004810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000340 	.word	0x20000340

08001a6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <USART1_IRQHandler+0x10>)
 8001a72:	f003 fbbf 	bl	80051f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000038c 	.word	0x2000038c

08001a80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return 1;
 8001a84:	2301      	movs	r3, #1
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <_kill>:

int _kill(int pid, int sig)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a9a:	f005 fe7d 	bl	8007798 <__errno>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2216      	movs	r2, #22
 8001aa2:	601a      	str	r2, [r3, #0]
  return -1;
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <_exit>:

void _exit (int status)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ffe7 	bl	8001a90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ac2:	e7fe      	b.n	8001ac2 <_exit+0x12>

08001ac4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e00a      	b.n	8001aec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ad6:	f3af 8000 	nop.w
 8001ada:	4601      	mov	r1, r0
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	1c5a      	adds	r2, r3, #1
 8001ae0:	60ba      	str	r2, [r7, #8]
 8001ae2:	b2ca      	uxtb	r2, r1
 8001ae4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	dbf0      	blt.n	8001ad6 <_read+0x12>
  }

  return len;
 8001af4:	687b      	ldr	r3, [r7, #4]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b086      	sub	sp, #24
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	60f8      	str	r0, [r7, #12]
 8001b06:	60b9      	str	r1, [r7, #8]
 8001b08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	e009      	b.n	8001b24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	1c5a      	adds	r2, r3, #1
 8001b14:	60ba      	str	r2, [r7, #8]
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ff2f 	bl	800197c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	3301      	adds	r3, #1
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbf1      	blt.n	8001b10 <_write+0x12>
  }
  return len;
 8001b2c:	687b      	ldr	r3, [r7, #4]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <_close>:

int _close(int file)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <_isatty>:

int _isatty(int file)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b76:	2301      	movs	r3, #1
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
	...

08001ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba8:	4a14      	ldr	r2, [pc, #80]	; (8001bfc <_sbrk+0x5c>)
 8001baa:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <_sbrk+0x60>)
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb4:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d102      	bne.n	8001bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <_sbrk+0x64>)
 8001bbe:	4a12      	ldr	r2, [pc, #72]	; (8001c08 <_sbrk+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc2:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <_sbrk+0x64>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d207      	bcs.n	8001be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd0:	f005 fde2 	bl	8007798 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	e009      	b.n	8001bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be0:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <_sbrk+0x64>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be6:	4b07      	ldr	r3, [pc, #28]	; (8001c04 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	4a05      	ldr	r2, [pc, #20]	; (8001c04 <_sbrk+0x64>)
 8001bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20018000 	.word	0x20018000
 8001c00:	00000400 	.word	0x00000400
 8001c04:	2000033c 	.word	0x2000033c
 8001c08:	200005f0 	.word	0x200005f0

08001c0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <SystemInit+0x20>)
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c16:	4a05      	ldr	r2, [pc, #20]	; (8001c2c <SystemInit+0x20>)
 8001c18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b088      	sub	sp, #32
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c36:	f107 0310 	add.w	r3, r7, #16
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c44:	1d3b      	adds	r3, r7, #4
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c4e:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c50:	4a1e      	ldr	r2, [pc, #120]	; (8001ccc <MX_TIM3_Init+0x9c>)
 8001c52:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 999;
 8001c54:	4b1c      	ldr	r3, [pc, #112]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3199;
 8001c62:	4b19      	ldr	r3, [pc, #100]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c64:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001c68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6a:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c70:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c76:	4814      	ldr	r0, [pc, #80]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c78:	f002 fd02 	bl	8004680 <HAL_TIM_Base_Init>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001c82:	f7ff fe8d 	bl	80019a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c8c:	f107 0310 	add.w	r3, r7, #16
 8001c90:	4619      	mov	r1, r3
 8001c92:	480d      	ldr	r0, [pc, #52]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001c94:	f002 febe 	bl	8004a14 <HAL_TIM_ConfigClockSource>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001c9e:	f7ff fe7f 	bl	80019a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	4619      	mov	r1, r3
 8001cae:	4806      	ldr	r0, [pc, #24]	; (8001cc8 <MX_TIM3_Init+0x98>)
 8001cb0:	f003 f8d6 	bl	8004e60 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001cba:	f7ff fe71 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cbe:	bf00      	nop
 8001cc0:	3720      	adds	r7, #32
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000340 	.word	0x20000340
 8001ccc:	40000400 	.word	0x40000400

08001cd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0d      	ldr	r2, [pc, #52]	; (8001d14 <HAL_TIM_Base_MspInit+0x44>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d113      	bne.n	8001d0a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <HAL_TIM_Base_MspInit+0x48>)
 8001ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce6:	4a0c      	ldr	r2, [pc, #48]	; (8001d18 <HAL_TIM_Base_MspInit+0x48>)
 8001ce8:	f043 0302 	orr.w	r3, r3, #2
 8001cec:	6593      	str	r3, [r2, #88]	; 0x58
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <HAL_TIM_Base_MspInit+0x48>)
 8001cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 15, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	210f      	movs	r1, #15
 8001cfe:	201d      	movs	r0, #29
 8001d00:	f000 fab3 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d04:	201d      	movs	r0, #29
 8001d06:	f000 facc 	bl	80022a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40000400 	.word	0x40000400
 8001d18:	40021000 	.word	0x40021000

08001d1c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d20:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d22:	4a15      	ldr	r2, [pc, #84]	; (8001d78 <MX_USART1_UART_Init+0x5c>)
 8001d24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d26:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d28:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d2e:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d34:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d42:	2204      	movs	r2, #4
 8001d44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d46:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d4c:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d52:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d5e:	4805      	ldr	r0, [pc, #20]	; (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d60:	f003 f924 	bl	8004fac <HAL_UART_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d6a:	f7ff fe19 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	2000038c 	.word	0x2000038c
 8001d78:	40013800 	.word	0x40013800

08001d7c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d80:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001d82:	4a15      	ldr	r2, [pc, #84]	; (8001dd8 <MX_USART2_UART_Init+0x5c>)
 8001d84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d86:	4b13      	ldr	r3, [pc, #76]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001d88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 8001d8e:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001d90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d94:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d96:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d9c:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001da4:	220c      	movs	r2, #12
 8001da6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da8:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dae:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001db4:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dc0:	4804      	ldr	r0, [pc, #16]	; (8001dd4 <MX_USART2_UART_Init+0x58>)
 8001dc2:	f003 f8f3 	bl	8004fac <HAL_UART_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 8001dcc:	f7ff fde8 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20000414 	.word	0x20000414
 8001dd8:	40004400 	.word	0x40004400

08001ddc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b0ae      	sub	sp, #184	; 0xb8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	2288      	movs	r2, #136	; 0x88
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f005 fc66 	bl	80076ce <memset>
  if(uartHandle->Instance==USART1)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a47      	ldr	r2, [pc, #284]	; (8001f24 <HAL_UART_MspInit+0x148>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d145      	bne.n	8001e98 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e10:	2300      	movs	r3, #0
 8001e12:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e14:	f107 031c 	add.w	r3, r7, #28
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f001 ff75 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e24:	f7ff fdbc 	bl	80019a0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e28:	4b3f      	ldr	r3, [pc, #252]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e2c:	4a3e      	ldr	r2, [pc, #248]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001e2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e32:	6613      	str	r3, [r2, #96]	; 0x60
 8001e34:	4b3c      	ldr	r3, [pc, #240]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001e36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e3c:	61bb      	str	r3, [r7, #24]
 8001e3e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e40:	4b39      	ldr	r3, [pc, #228]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e44:	4a38      	ldr	r2, [pc, #224]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e4c:	4b36      	ldr	r3, [pc, #216]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e58:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e72:	2307      	movs	r3, #7
 8001e74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e78:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e82:	f000 faa7 	bl	80023d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2100      	movs	r1, #0
 8001e8a:	2025      	movs	r0, #37	; 0x25
 8001e8c:	f000 f9ed 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e90:	2025      	movs	r0, #37	; 0x25
 8001e92:	f000 fa06 	bl	80022a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e96:	e040      	b.n	8001f1a <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a23      	ldr	r2, [pc, #140]	; (8001f2c <HAL_UART_MspInit+0x150>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d13b      	bne.n	8001f1a <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f001 ff2a 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001eba:	f7ff fd71 	bl	80019a0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec2:	4a19      	ldr	r2, [pc, #100]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec8:	6593      	str	r3, [r2, #88]	; 0x58
 8001eca:	4b17      	ldr	r3, [pc, #92]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed6:	4b14      	ldr	r3, [pc, #80]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eda:	4a13      	ldr	r2, [pc, #76]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001eee:	230c      	movs	r3, #12
 8001ef0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f00:	2303      	movs	r3, #3
 8001f02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f06:	2307      	movs	r3, #7
 8001f08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f10:	4619      	mov	r1, r3
 8001f12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f16:	f000 fa5d 	bl	80023d4 <HAL_GPIO_Init>
}
 8001f1a:	bf00      	nop
 8001f1c:	37b8      	adds	r7, #184	; 0xb8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40013800 	.word	0x40013800
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40004400 	.word	0x40004400

08001f30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f34:	f7ff fe6a 	bl	8001c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f38:	480c      	ldr	r0, [pc, #48]	; (8001f6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001f3a:	490d      	ldr	r1, [pc, #52]	; (8001f70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f3c:	4a0d      	ldr	r2, [pc, #52]	; (8001f74 <LoopForever+0xe>)
  movs r3, #0
 8001f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f40:	e002      	b.n	8001f48 <LoopCopyDataInit>

08001f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f46:	3304      	adds	r3, #4

08001f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f4c:	d3f9      	bcc.n	8001f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f4e:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f50:	4c0a      	ldr	r4, [pc, #40]	; (8001f7c <LoopForever+0x16>)
  movs r3, #0
 8001f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f54:	e001      	b.n	8001f5a <LoopFillZerobss>

08001f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f58:	3204      	adds	r2, #4

08001f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f5c:	d3fb      	bcc.n	8001f56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f5e:	f005 fc21 	bl	80077a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f62:	f7ff fc4d 	bl	8001800 <main>

08001f66 <LoopForever>:

LoopForever:
    b LoopForever
 8001f66:	e7fe      	b.n	8001f66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f68:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f70:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001f74:	0800bca4 	.word	0x0800bca4
  ldr r2, =_sbss
 8001f78:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001f7c:	200005ec 	.word	0x200005ec

08001f80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f80:	e7fe      	b.n	8001f80 <ADC1_2_IRQHandler>

08001f82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f8c:	2003      	movs	r0, #3
 8001f8e:	f000 f961 	bl	8002254 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f92:	200f      	movs	r0, #15
 8001f94:	f000 f80e 	bl	8001fb4 <HAL_InitTick>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d002      	beq.n	8001fa4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	71fb      	strb	r3, [r7, #7]
 8001fa2:	e001      	b.n	8001fa8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fa4:	f7ff fd02 	bl	80019ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fa8:	79fb      	ldrb	r3, [r7, #7]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001fc0:	4b17      	ldr	r3, [pc, #92]	; (8002020 <HAL_InitTick+0x6c>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d023      	beq.n	8002010 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001fc8:	4b16      	ldr	r3, [pc, #88]	; (8002024 <HAL_InitTick+0x70>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b14      	ldr	r3, [pc, #80]	; (8002020 <HAL_InitTick+0x6c>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f96d 	bl	80022be <HAL_SYSTICK_Config>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d10f      	bne.n	800200a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b0f      	cmp	r3, #15
 8001fee:	d809      	bhi.n	8002004 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff8:	f000 f937 	bl	800226a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ffc:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <HAL_InitTick+0x74>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e007      	b.n	8002014 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	73fb      	strb	r3, [r7, #15]
 8002008:	e004      	b.n	8002014 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	73fb      	strb	r3, [r7, #15]
 800200e:	e001      	b.n	8002014 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002014:	7bfb      	ldrb	r3, [r7, #15]
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000008 	.word	0x20000008
 8002024:	20000000 	.word	0x20000000
 8002028:	20000004 	.word	0x20000004

0800202c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002030:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_IncTick+0x20>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	461a      	mov	r2, r3
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <HAL_IncTick+0x24>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4413      	add	r3, r2
 800203c:	4a04      	ldr	r2, [pc, #16]	; (8002050 <HAL_IncTick+0x24>)
 800203e:	6013      	str	r3, [r2, #0]
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000008 	.word	0x20000008
 8002050:	2000049c 	.word	0x2000049c

08002054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return uwTick;
 8002058:	4b03      	ldr	r3, [pc, #12]	; (8002068 <HAL_GetTick+0x14>)
 800205a:	681b      	ldr	r3, [r3, #0]
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	2000049c 	.word	0x2000049c

0800206c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002074:	f7ff ffee 	bl	8002054 <HAL_GetTick>
 8002078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002084:	d005      	beq.n	8002092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <HAL_Delay+0x44>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002092:	bf00      	nop
 8002094:	f7ff ffde 	bl	8002054 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d8f7      	bhi.n	8002094 <HAL_Delay+0x28>
  {
  }
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000008 	.word	0x20000008

080020b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c4:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020d0:	4013      	ands	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e6:	4a04      	ldr	r2, [pc, #16]	; (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	60d3      	str	r3, [r2, #12]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <__NVIC_GetPriorityGrouping+0x18>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0a1b      	lsrs	r3, r3, #8
 8002106:	f003 0307 	and.w	r3, r3, #7
}
 800210a:	4618      	mov	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	2b00      	cmp	r3, #0
 8002128:	db0b      	blt.n	8002142 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	f003 021f 	and.w	r2, r3, #31
 8002130:	4907      	ldr	r1, [pc, #28]	; (8002150 <__NVIC_EnableIRQ+0x38>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	2001      	movs	r0, #1
 800213a:	fa00 f202 	lsl.w	r2, r0, r2
 800213e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000e100 	.word	0xe000e100

08002154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	6039      	str	r1, [r7, #0]
 800215e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002164:	2b00      	cmp	r3, #0
 8002166:	db0a      	blt.n	800217e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	b2da      	uxtb	r2, r3
 800216c:	490c      	ldr	r1, [pc, #48]	; (80021a0 <__NVIC_SetPriority+0x4c>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	0112      	lsls	r2, r2, #4
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	440b      	add	r3, r1
 8002178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800217c:	e00a      	b.n	8002194 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	b2da      	uxtb	r2, r3
 8002182:	4908      	ldr	r1, [pc, #32]	; (80021a4 <__NVIC_SetPriority+0x50>)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	3b04      	subs	r3, #4
 800218c:	0112      	lsls	r2, r2, #4
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	440b      	add	r3, r1
 8002192:	761a      	strb	r2, [r3, #24]
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000e100 	.word	0xe000e100
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	; 0x24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f1c3 0307 	rsb	r3, r3, #7
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	bf28      	it	cs
 80021c6:	2304      	movcs	r3, #4
 80021c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3304      	adds	r3, #4
 80021ce:	2b06      	cmp	r3, #6
 80021d0:	d902      	bls.n	80021d8 <NVIC_EncodePriority+0x30>
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3b03      	subs	r3, #3
 80021d6:	e000      	b.n	80021da <NVIC_EncodePriority+0x32>
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021dc:	f04f 32ff 	mov.w	r2, #4294967295
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43da      	mvns	r2, r3
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	401a      	ands	r2, r3
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f0:	f04f 31ff 	mov.w	r1, #4294967295
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3
 80021fa:	43d9      	mvns	r1, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002200:	4313      	orrs	r3, r2
         );
}
 8002202:	4618      	mov	r0, r3
 8002204:	3724      	adds	r7, #36	; 0x24
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002220:	d301      	bcc.n	8002226 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002222:	2301      	movs	r3, #1
 8002224:	e00f      	b.n	8002246 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <SysTick_Config+0x40>)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3b01      	subs	r3, #1
 800222c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800222e:	210f      	movs	r1, #15
 8002230:	f04f 30ff 	mov.w	r0, #4294967295
 8002234:	f7ff ff8e 	bl	8002154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002238:	4b05      	ldr	r3, [pc, #20]	; (8002250 <SysTick_Config+0x40>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223e:	4b04      	ldr	r3, [pc, #16]	; (8002250 <SysTick_Config+0x40>)
 8002240:	2207      	movs	r2, #7
 8002242:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	e000e010 	.word	0xe000e010

08002254 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ff29 	bl	80020b4 <__NVIC_SetPriorityGrouping>
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b086      	sub	sp, #24
 800226e:	af00      	add	r7, sp, #0
 8002270:	4603      	mov	r3, r0
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
 8002276:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800227c:	f7ff ff3e 	bl	80020fc <__NVIC_GetPriorityGrouping>
 8002280:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68b9      	ldr	r1, [r7, #8]
 8002286:	6978      	ldr	r0, [r7, #20]
 8002288:	f7ff ff8e 	bl	80021a8 <NVIC_EncodePriority>
 800228c:	4602      	mov	r2, r0
 800228e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff5d 	bl	8002154 <__NVIC_SetPriority>
}
 800229a:	bf00      	nop
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	4603      	mov	r3, r0
 80022aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff ff31 	bl	8002118 <__NVIC_EnableIRQ>
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b082      	sub	sp, #8
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff ffa2 	bl	8002210 <SysTick_Config>
 80022cc:	4603      	mov	r3, r0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b085      	sub	sp, #20
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d008      	beq.n	8002300 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2204      	movs	r2, #4
 80022f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e022      	b.n	8002346 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f022 020e 	bic.w	r2, r2, #14
 800230e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0201 	bic.w	r2, r2, #1
 800231e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002324:	f003 021c 	and.w	r2, r3, #28
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	2101      	movs	r1, #1
 800232e:	fa01 f202 	lsl.w	r2, r1, r2
 8002332:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002344:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002346:	4618      	mov	r0, r3
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b084      	sub	sp, #16
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d005      	beq.n	8002376 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2204      	movs	r2, #4
 800236e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	73fb      	strb	r3, [r7, #15]
 8002374:	e029      	b.n	80023ca <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 020e 	bic.w	r2, r2, #14
 8002384:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 0201 	bic.w	r2, r2, #1
 8002394:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239a:	f003 021c 	and.w	r2, r3, #28
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	2101      	movs	r1, #1
 80023a4:	fa01 f202 	lsl.w	r2, r1, r2
 80023a8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	4798      	blx	r3
    }
  }
  return status;
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b087      	sub	sp, #28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023de:	2300      	movs	r3, #0
 80023e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e2:	e17f      	b.n	80026e4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	2101      	movs	r1, #1
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	fa01 f303 	lsl.w	r3, r1, r3
 80023f0:	4013      	ands	r3, r2
 80023f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 8171 	beq.w	80026de <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	2b01      	cmp	r3, #1
 8002406:	d005      	beq.n	8002414 <HAL_GPIO_Init+0x40>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d130      	bne.n	8002476 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	2203      	movs	r2, #3
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4013      	ands	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	4313      	orrs	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800244a:	2201      	movs	r2, #1
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	4013      	ands	r3, r2
 8002458:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	091b      	lsrs	r3, r3, #4
 8002460:	f003 0201 	and.w	r2, r3, #1
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	4313      	orrs	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 0303 	and.w	r3, r3, #3
 800247e:	2b03      	cmp	r3, #3
 8002480:	d118      	bne.n	80024b4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002486:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002488:	2201      	movs	r2, #1
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4013      	ands	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	08db      	lsrs	r3, r3, #3
 800249e:	f003 0201 	and.w	r2, r3, #1
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d017      	beq.n	80024f0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	2203      	movs	r2, #3
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4013      	ands	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 0303 	and.w	r3, r3, #3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d123      	bne.n	8002544 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	08da      	lsrs	r2, r3, #3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3208      	adds	r2, #8
 8002504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	220f      	movs	r2, #15
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	691a      	ldr	r2, [r3, #16]
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	08da      	lsrs	r2, r3, #3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3208      	adds	r2, #8
 800253e:	6939      	ldr	r1, [r7, #16]
 8002540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	2203      	movs	r2, #3
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4013      	ands	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f003 0203 	and.w	r2, r3, #3
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 80ac 	beq.w	80026de <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002586:	4b5f      	ldr	r3, [pc, #380]	; (8002704 <HAL_GPIO_Init+0x330>)
 8002588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800258a:	4a5e      	ldr	r2, [pc, #376]	; (8002704 <HAL_GPIO_Init+0x330>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6613      	str	r3, [r2, #96]	; 0x60
 8002592:	4b5c      	ldr	r3, [pc, #368]	; (8002704 <HAL_GPIO_Init+0x330>)
 8002594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800259e:	4a5a      	ldr	r2, [pc, #360]	; (8002708 <HAL_GPIO_Init+0x334>)
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	089b      	lsrs	r3, r3, #2
 80025a4:	3302      	adds	r3, #2
 80025a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	220f      	movs	r2, #15
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025c8:	d025      	beq.n	8002616 <HAL_GPIO_Init+0x242>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4f      	ldr	r2, [pc, #316]	; (800270c <HAL_GPIO_Init+0x338>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d01f      	beq.n	8002612 <HAL_GPIO_Init+0x23e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4e      	ldr	r2, [pc, #312]	; (8002710 <HAL_GPIO_Init+0x33c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d019      	beq.n	800260e <HAL_GPIO_Init+0x23a>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4d      	ldr	r2, [pc, #308]	; (8002714 <HAL_GPIO_Init+0x340>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d013      	beq.n	800260a <HAL_GPIO_Init+0x236>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4c      	ldr	r2, [pc, #304]	; (8002718 <HAL_GPIO_Init+0x344>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d00d      	beq.n	8002606 <HAL_GPIO_Init+0x232>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4b      	ldr	r2, [pc, #300]	; (800271c <HAL_GPIO_Init+0x348>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d007      	beq.n	8002602 <HAL_GPIO_Init+0x22e>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a4a      	ldr	r2, [pc, #296]	; (8002720 <HAL_GPIO_Init+0x34c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d101      	bne.n	80025fe <HAL_GPIO_Init+0x22a>
 80025fa:	2306      	movs	r3, #6
 80025fc:	e00c      	b.n	8002618 <HAL_GPIO_Init+0x244>
 80025fe:	2307      	movs	r3, #7
 8002600:	e00a      	b.n	8002618 <HAL_GPIO_Init+0x244>
 8002602:	2305      	movs	r3, #5
 8002604:	e008      	b.n	8002618 <HAL_GPIO_Init+0x244>
 8002606:	2304      	movs	r3, #4
 8002608:	e006      	b.n	8002618 <HAL_GPIO_Init+0x244>
 800260a:	2303      	movs	r3, #3
 800260c:	e004      	b.n	8002618 <HAL_GPIO_Init+0x244>
 800260e:	2302      	movs	r3, #2
 8002610:	e002      	b.n	8002618 <HAL_GPIO_Init+0x244>
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <HAL_GPIO_Init+0x244>
 8002616:	2300      	movs	r3, #0
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	f002 0203 	and.w	r2, r2, #3
 800261e:	0092      	lsls	r2, r2, #2
 8002620:	4093      	lsls	r3, r2
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002628:	4937      	ldr	r1, [pc, #220]	; (8002708 <HAL_GPIO_Init+0x334>)
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	089b      	lsrs	r3, r3, #2
 800262e:	3302      	adds	r3, #2
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002636:	4b3b      	ldr	r3, [pc, #236]	; (8002724 <HAL_GPIO_Init+0x350>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	43db      	mvns	r3, r3
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4013      	ands	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4313      	orrs	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800265a:	4a32      	ldr	r2, [pc, #200]	; (8002724 <HAL_GPIO_Init+0x350>)
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002660:	4b30      	ldr	r3, [pc, #192]	; (8002724 <HAL_GPIO_Init+0x350>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4313      	orrs	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002684:	4a27      	ldr	r2, [pc, #156]	; (8002724 <HAL_GPIO_Init+0x350>)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800268a:	4b26      	ldr	r3, [pc, #152]	; (8002724 <HAL_GPIO_Init+0x350>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	43db      	mvns	r3, r3
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	4013      	ands	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026ae:	4a1d      	ldr	r2, [pc, #116]	; (8002724 <HAL_GPIO_Init+0x350>)
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026b4:	4b1b      	ldr	r3, [pc, #108]	; (8002724 <HAL_GPIO_Init+0x350>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	43db      	mvns	r3, r3
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	4013      	ands	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026d8:	4a12      	ldr	r2, [pc, #72]	; (8002724 <HAL_GPIO_Init+0x350>)
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	3301      	adds	r3, #1
 80026e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	fa22 f303 	lsr.w	r3, r2, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f47f ae78 	bne.w	80023e4 <HAL_GPIO_Init+0x10>
  }
}
 80026f4:	bf00      	nop
 80026f6:	bf00      	nop
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	40021000 	.word	0x40021000
 8002708:	40010000 	.word	0x40010000
 800270c:	48000400 	.word	0x48000400
 8002710:	48000800 	.word	0x48000800
 8002714:	48000c00 	.word	0x48000c00
 8002718:	48001000 	.word	0x48001000
 800271c:	48001400 	.word	0x48001400
 8002720:	48001800 	.word	0x48001800
 8002724:	40010400 	.word	0x40010400

08002728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	807b      	strh	r3, [r7, #2]
 8002734:	4613      	mov	r3, r2
 8002736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002738:	787b      	ldrb	r3, [r7, #1]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800273e:	887a      	ldrh	r2, [r7, #2]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002744:	e002      	b.n	800274c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002746:	887a      	ldrh	r2, [r7, #2]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002762:	4b08      	ldr	r3, [pc, #32]	; (8002784 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002764:	695a      	ldr	r2, [r3, #20]
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	4013      	ands	r3, r2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d006      	beq.n	800277c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800276e:	4a05      	ldr	r2, [pc, #20]	; (8002784 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002770:	88fb      	ldrh	r3, [r7, #6]
 8002772:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff f8b4 	bl	80018e4 <HAL_GPIO_EXTI_Callback>
  }
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40010400 	.word	0x40010400

08002788 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e08d      	b.n	80028b6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d106      	bne.n	80027b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7fe ffc8 	bl	8001744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2224      	movs	r2, #36	; 0x24
 80027b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0201 	bic.w	r2, r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d107      	bne.n	8002802 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	e006      	b.n	8002810 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689a      	ldr	r2, [r3, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800280e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	2b02      	cmp	r3, #2
 8002816:	d108      	bne.n	800282a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002826:	605a      	str	r2, [r3, #4]
 8002828:	e007      	b.n	800283a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002838:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800284c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800285c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691a      	ldr	r2, [r3, #16]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	69d9      	ldr	r1, [r3, #28]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a1a      	ldr	r2, [r3, #32]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
	...

080028c0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	461a      	mov	r2, r3
 80028cc:	460b      	mov	r3, r1
 80028ce:	817b      	strh	r3, [r7, #10]
 80028d0:	4613      	mov	r3, r2
 80028d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b20      	cmp	r3, #32
 80028de:	f040 80fd 	bne.w	8002adc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_I2C_Master_Transmit+0x30>
 80028ec:	2302      	movs	r3, #2
 80028ee:	e0f6      	b.n	8002ade <HAL_I2C_Master_Transmit+0x21e>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028f8:	f7ff fbac 	bl	8002054 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2319      	movs	r3, #25
 8002904:	2201      	movs	r2, #1
 8002906:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f000 f914 	bl	8002b38 <I2C_WaitOnFlagUntilTimeout>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e0e1      	b.n	8002ade <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2221      	movs	r2, #33	; 0x21
 800291e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2210      	movs	r2, #16
 8002926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	893a      	ldrh	r2, [r7, #8]
 800293a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002946:	b29b      	uxth	r3, r3
 8002948:	2bff      	cmp	r3, #255	; 0xff
 800294a:	d906      	bls.n	800295a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	22ff      	movs	r2, #255	; 0xff
 8002950:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002952:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002956:	617b      	str	r3, [r7, #20]
 8002958:	e007      	b.n	800296a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295e:	b29a      	uxth	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002964:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002968:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296e:	2b00      	cmp	r3, #0
 8002970:	d024      	beq.n	80029bc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	781a      	ldrb	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298c:	b29b      	uxth	r3, r3
 800298e:	3b01      	subs	r3, #1
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800299a:	3b01      	subs	r3, #1
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	3301      	adds	r3, #1
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	8979      	ldrh	r1, [r7, #10]
 80029ae:	4b4e      	ldr	r3, [pc, #312]	; (8002ae8 <HAL_I2C_Master_Transmit+0x228>)
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 fa79 	bl	8002eac <I2C_TransferConfig>
 80029ba:	e066      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	8979      	ldrh	r1, [r7, #10]
 80029c4:	4b48      	ldr	r3, [pc, #288]	; (8002ae8 <HAL_I2C_Master_Transmit+0x228>)
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 fa6e 	bl	8002eac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029d0:	e05b      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	6a39      	ldr	r1, [r7, #32]
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 f8fd 	bl	8002bd6 <I2C_WaitOnTXISFlagUntilTimeout>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e07b      	b.n	8002ade <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ea:	781a      	ldrb	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	1c5a      	adds	r2, r3, #1
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d034      	beq.n	8002a8a <HAL_I2C_Master_Transmit+0x1ca>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d130      	bne.n	8002a8a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2180      	movs	r1, #128	; 0x80
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f880 	bl	8002b38 <I2C_WaitOnFlagUntilTimeout>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e04d      	b.n	8002ade <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	2bff      	cmp	r3, #255	; 0xff
 8002a4a:	d90e      	bls.n	8002a6a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	22ff      	movs	r2, #255	; 0xff
 8002a50:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	8979      	ldrh	r1, [r7, #10]
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a62:	68f8      	ldr	r0, [r7, #12]
 8002a64:	f000 fa22 	bl	8002eac <I2C_TransferConfig>
 8002a68:	e00f      	b.n	8002a8a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	8979      	ldrh	r1, [r7, #10]
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 fa11 	bl	8002eac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d19e      	bne.n	80029d2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	6a39      	ldr	r1, [r7, #32]
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 f8e3 	bl	8002c64 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e01a      	b.n	8002ade <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2220      	movs	r2, #32
 8002aae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6859      	ldr	r1, [r3, #4]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	4b0c      	ldr	r3, [pc, #48]	; (8002aec <HAL_I2C_Master_Transmit+0x22c>)
 8002abc:	400b      	ands	r3, r1
 8002abe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	e000      	b.n	8002ade <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002adc:	2302      	movs	r3, #2
  }
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	80002000 	.word	0x80002000
 8002aec:	fe00e800 	.word	0xfe00e800

08002af0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d103      	bne.n	8002b0e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d007      	beq.n	8002b2c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699a      	ldr	r2, [r3, #24]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0201 	orr.w	r2, r2, #1
 8002b2a:	619a      	str	r2, [r3, #24]
  }
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	603b      	str	r3, [r7, #0]
 8002b44:	4613      	mov	r3, r2
 8002b46:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b48:	e031      	b.n	8002bae <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b50:	d02d      	beq.n	8002bae <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b52:	f7ff fa7f 	bl	8002054 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d302      	bcc.n	8002b68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d122      	bne.n	8002bae <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	699a      	ldr	r2, [r3, #24]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	4013      	ands	r3, r2
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	bf0c      	ite	eq
 8002b78:	2301      	moveq	r3, #1
 8002b7a:	2300      	movne	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	461a      	mov	r2, r3
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d113      	bne.n	8002bae <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	f043 0220 	orr.w	r2, r3, #32
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2220      	movs	r2, #32
 8002b96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e00f      	b.n	8002bce <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699a      	ldr	r2, [r3, #24]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	68ba      	ldr	r2, [r7, #8]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	bf0c      	ite	eq
 8002bbe:	2301      	moveq	r3, #1
 8002bc0:	2300      	movne	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d0be      	beq.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b084      	sub	sp, #16
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	60b9      	str	r1, [r7, #8]
 8002be0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002be2:	e033      	b.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	68b9      	ldr	r1, [r7, #8]
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 f87f 	bl	8002cec <I2C_IsErrorOccurred>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e031      	b.n	8002c5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfe:	d025      	beq.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c00:	f7ff fa28 	bl	8002054 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d302      	bcc.n	8002c16 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d11a      	bne.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d013      	beq.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c28:	f043 0220 	orr.w	r2, r3, #32
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2220      	movs	r2, #32
 8002c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e007      	b.n	8002c5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d1c4      	bne.n	8002be4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c70:	e02f      	b.n	8002cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	68b9      	ldr	r1, [r7, #8]
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f838 	bl	8002cec <I2C_IsErrorOccurred>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e02d      	b.n	8002ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c86:	f7ff f9e5 	bl	8002054 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d302      	bcc.n	8002c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d11a      	bne.n	8002cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b20      	cmp	r3, #32
 8002ca8:	d013      	beq.n	8002cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cae:	f043 0220 	orr.w	r2, r3, #32
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e007      	b.n	8002ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d1c8      	bne.n	8002c72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
	...

08002cec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d06:	2300      	movs	r3, #0
 8002d08:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	f003 0310 	and.w	r3, r3, #16
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d068      	beq.n	8002dea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2210      	movs	r2, #16
 8002d1e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d20:	e049      	b.n	8002db6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d28:	d045      	beq.n	8002db6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d2a:	f7ff f993 	bl	8002054 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d302      	bcc.n	8002d40 <I2C_IsErrorOccurred+0x54>
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d13a      	bne.n	8002db6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d4a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d52:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d62:	d121      	bne.n	8002da8 <I2C_IsErrorOccurred+0xbc>
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d6a:	d01d      	beq.n	8002da8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d6c:	7cfb      	ldrb	r3, [r7, #19]
 8002d6e:	2b20      	cmp	r3, #32
 8002d70:	d01a      	beq.n	8002da8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d80:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d82:	f7ff f967 	bl	8002054 <HAL_GetTick>
 8002d86:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d88:	e00e      	b.n	8002da8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d8a:	f7ff f963 	bl	8002054 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b19      	cmp	r3, #25
 8002d96:	d907      	bls.n	8002da8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	f043 0320 	orr.w	r3, r3, #32
 8002d9e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002da6:	e006      	b.n	8002db6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	f003 0320 	and.w	r3, r3, #32
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d1e9      	bne.n	8002d8a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	f003 0320 	and.w	r3, r3, #32
 8002dc0:	2b20      	cmp	r3, #32
 8002dc2:	d003      	beq.n	8002dcc <I2C_IsErrorOccurred+0xe0>
 8002dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0aa      	beq.n	8002d22 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d103      	bne.n	8002ddc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	f043 0304 	orr.w	r3, r3, #4
 8002de2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00b      	beq.n	8002e14 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00b      	beq.n	8002e36 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	f043 0308 	orr.w	r3, r3, #8
 8002e24:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00b      	beq.n	8002e58 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	f043 0302 	orr.w	r3, r3, #2
 8002e46:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d01c      	beq.n	8002e9a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f7ff fe45 	bl	8002af0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <I2C_IsErrorOccurred+0x1bc>)
 8002e72:	400b      	ands	r3, r1
 8002e74:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e7a:	6a3b      	ldr	r3, [r7, #32]
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2220      	movs	r2, #32
 8002e86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3728      	adds	r7, #40	; 0x28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	fe00e800 	.word	0xfe00e800

08002eac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	607b      	str	r3, [r7, #4]
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	817b      	strh	r3, [r7, #10]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ebe:	897b      	ldrh	r3, [r7, #10]
 8002ec0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ec4:	7a7b      	ldrb	r3, [r7, #9]
 8002ec6:	041b      	lsls	r3, r3, #16
 8002ec8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ecc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ed2:	6a3b      	ldr	r3, [r7, #32]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002eda:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	0d5b      	lsrs	r3, r3, #21
 8002ee6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002eea:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <I2C_TransferConfig+0x60>)
 8002eec:	430b      	orrs	r3, r1
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	ea02 0103 	and.w	r1, r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002efe:	bf00      	nop
 8002f00:	371c      	adds	r7, #28
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	03ff63ff 	.word	0x03ff63ff

08002f10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b20      	cmp	r3, #32
 8002f24:	d138      	bne.n	8002f98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e032      	b.n	8002f9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2224      	movs	r2, #36	; 0x24
 8002f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0201 	bic.w	r2, r2, #1
 8002f52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6819      	ldr	r1, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2220      	movs	r2, #32
 8002f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	e000      	b.n	8002f9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f98:	2302      	movs	r3, #2
  }
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b085      	sub	sp, #20
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
 8002fae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b20      	cmp	r3, #32
 8002fba:	d139      	bne.n	8003030 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d101      	bne.n	8002fca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e033      	b.n	8003032 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2224      	movs	r2, #36	; 0x24
 8002fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0201 	bic.w	r2, r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ff8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	021b      	lsls	r3, r3, #8
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0201 	orr.w	r2, r2, #1
 800301a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	e000      	b.n	8003032 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003030:	2302      	movs	r3, #2
  }
}
 8003032:	4618      	mov	r0, r3
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
	...

08003040 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003044:	4b04      	ldr	r3, [pc, #16]	; (8003058 <HAL_PWREx_GetVoltageRange+0x18>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40007000 	.word	0x40007000

0800305c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800306a:	d130      	bne.n	80030ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800306c:	4b23      	ldr	r3, [pc, #140]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003078:	d038      	beq.n	80030ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800307a:	4b20      	ldr	r3, [pc, #128]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003082:	4a1e      	ldr	r2, [pc, #120]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003084:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003088:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800308a:	4b1d      	ldr	r3, [pc, #116]	; (8003100 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2232      	movs	r2, #50	; 0x32
 8003090:	fb02 f303 	mul.w	r3, r2, r3
 8003094:	4a1b      	ldr	r2, [pc, #108]	; (8003104 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003096:	fba2 2303 	umull	r2, r3, r2, r3
 800309a:	0c9b      	lsrs	r3, r3, #18
 800309c:	3301      	adds	r3, #1
 800309e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030a0:	e002      	b.n	80030a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	3b01      	subs	r3, #1
 80030a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030a8:	4b14      	ldr	r3, [pc, #80]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030b4:	d102      	bne.n	80030bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1f2      	bne.n	80030a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030bc:	4b0f      	ldr	r3, [pc, #60]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c8:	d110      	bne.n	80030ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e00f      	b.n	80030ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030ce:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030da:	d007      	beq.n	80030ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030dc:	4b07      	ldr	r3, [pc, #28]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030e4:	4a05      	ldr	r2, [pc, #20]	; (80030fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40007000 	.word	0x40007000
 8003100:	20000000 	.word	0x20000000
 8003104:	431bde83 	.word	0x431bde83

08003108 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b088      	sub	sp, #32
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e3ca      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800311a:	4b97      	ldr	r3, [pc, #604]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003124:	4b94      	ldr	r3, [pc, #592]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0310 	and.w	r3, r3, #16
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 80e4 	beq.w	8003304 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d007      	beq.n	8003152 <HAL_RCC_OscConfig+0x4a>
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2b0c      	cmp	r3, #12
 8003146:	f040 808b 	bne.w	8003260 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2b01      	cmp	r3, #1
 800314e:	f040 8087 	bne.w	8003260 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003152:	4b89      	ldr	r3, [pc, #548]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d005      	beq.n	800316a <HAL_RCC_OscConfig+0x62>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e3a2      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a1a      	ldr	r2, [r3, #32]
 800316e:	4b82      	ldr	r3, [pc, #520]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d004      	beq.n	8003184 <HAL_RCC_OscConfig+0x7c>
 800317a:	4b7f      	ldr	r3, [pc, #508]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003182:	e005      	b.n	8003190 <HAL_RCC_OscConfig+0x88>
 8003184:	4b7c      	ldr	r3, [pc, #496]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003186:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800318a:	091b      	lsrs	r3, r3, #4
 800318c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003190:	4293      	cmp	r3, r2
 8003192:	d223      	bcs.n	80031dc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4618      	mov	r0, r3
 800319a:	f000 fd55 	bl	8003c48 <RCC_SetFlashLatencyFromMSIRange>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e383      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031a8:	4b73      	ldr	r3, [pc, #460]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a72      	ldr	r2, [pc, #456]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031ae:	f043 0308 	orr.w	r3, r3, #8
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	4b70      	ldr	r3, [pc, #448]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	496d      	ldr	r1, [pc, #436]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031c6:	4b6c      	ldr	r3, [pc, #432]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	4968      	ldr	r1, [pc, #416]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	604b      	str	r3, [r1, #4]
 80031da:	e025      	b.n	8003228 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031dc:	4b66      	ldr	r3, [pc, #408]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a65      	ldr	r2, [pc, #404]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031e2:	f043 0308 	orr.w	r3, r3, #8
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b63      	ldr	r3, [pc, #396]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	4960      	ldr	r1, [pc, #384]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031fa:	4b5f      	ldr	r3, [pc, #380]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	021b      	lsls	r3, r3, #8
 8003208:	495b      	ldr	r1, [pc, #364]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d109      	bne.n	8003228 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	4618      	mov	r0, r3
 800321a:	f000 fd15 	bl	8003c48 <RCC_SetFlashLatencyFromMSIRange>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e343      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003228:	f000 fc4a 	bl	8003ac0 <HAL_RCC_GetSysClockFreq>
 800322c:	4602      	mov	r2, r0
 800322e:	4b52      	ldr	r3, [pc, #328]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	091b      	lsrs	r3, r3, #4
 8003234:	f003 030f 	and.w	r3, r3, #15
 8003238:	4950      	ldr	r1, [pc, #320]	; (800337c <HAL_RCC_OscConfig+0x274>)
 800323a:	5ccb      	ldrb	r3, [r1, r3]
 800323c:	f003 031f 	and.w	r3, r3, #31
 8003240:	fa22 f303 	lsr.w	r3, r2, r3
 8003244:	4a4e      	ldr	r2, [pc, #312]	; (8003380 <HAL_RCC_OscConfig+0x278>)
 8003246:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003248:	4b4e      	ldr	r3, [pc, #312]	; (8003384 <HAL_RCC_OscConfig+0x27c>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f7fe feb1 	bl	8001fb4 <HAL_InitTick>
 8003252:	4603      	mov	r3, r0
 8003254:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003256:	7bfb      	ldrb	r3, [r7, #15]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d052      	beq.n	8003302 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800325c:	7bfb      	ldrb	r3, [r7, #15]
 800325e:	e327      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d032      	beq.n	80032ce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003268:	4b43      	ldr	r3, [pc, #268]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a42      	ldr	r2, [pc, #264]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800326e:	f043 0301 	orr.w	r3, r3, #1
 8003272:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003274:	f7fe feee 	bl	8002054 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800327c:	f7fe feea 	bl	8002054 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e310      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800328e:	4b3a      	ldr	r3, [pc, #232]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800329a:	4b37      	ldr	r3, [pc, #220]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a36      	ldr	r2, [pc, #216]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032a0:	f043 0308 	orr.w	r3, r3, #8
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	4b34      	ldr	r3, [pc, #208]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	4931      	ldr	r1, [pc, #196]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	021b      	lsls	r3, r3, #8
 80032c6:	492c      	ldr	r1, [pc, #176]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	604b      	str	r3, [r1, #4]
 80032cc:	e01a      	b.n	8003304 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032ce:	4b2a      	ldr	r3, [pc, #168]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a29      	ldr	r2, [pc, #164]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032d4:	f023 0301 	bic.w	r3, r3, #1
 80032d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032da:	f7fe febb 	bl	8002054 <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032e2:	f7fe feb7 	bl	8002054 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e2dd      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032f4:	4b20      	ldr	r3, [pc, #128]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f0      	bne.n	80032e2 <HAL_RCC_OscConfig+0x1da>
 8003300:	e000      	b.n	8003304 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003302:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d074      	beq.n	80033fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	2b08      	cmp	r3, #8
 8003314:	d005      	beq.n	8003322 <HAL_RCC_OscConfig+0x21a>
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	2b0c      	cmp	r3, #12
 800331a:	d10e      	bne.n	800333a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	2b03      	cmp	r3, #3
 8003320:	d10b      	bne.n	800333a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003322:	4b15      	ldr	r3, [pc, #84]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d064      	beq.n	80033f8 <HAL_RCC_OscConfig+0x2f0>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d160      	bne.n	80033f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e2ba      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003342:	d106      	bne.n	8003352 <HAL_RCC_OscConfig+0x24a>
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a0b      	ldr	r2, [pc, #44]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800334a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800334e:	6013      	str	r3, [r2, #0]
 8003350:	e026      	b.n	80033a0 <HAL_RCC_OscConfig+0x298>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800335a:	d115      	bne.n	8003388 <HAL_RCC_OscConfig+0x280>
 800335c:	4b06      	ldr	r3, [pc, #24]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a05      	ldr	r2, [pc, #20]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 8003362:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003366:	6013      	str	r3, [r2, #0]
 8003368:	4b03      	ldr	r3, [pc, #12]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a02      	ldr	r2, [pc, #8]	; (8003378 <HAL_RCC_OscConfig+0x270>)
 800336e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003372:	6013      	str	r3, [r2, #0]
 8003374:	e014      	b.n	80033a0 <HAL_RCC_OscConfig+0x298>
 8003376:	bf00      	nop
 8003378:	40021000 	.word	0x40021000
 800337c:	0800b804 	.word	0x0800b804
 8003380:	20000000 	.word	0x20000000
 8003384:	20000004 	.word	0x20000004
 8003388:	4ba0      	ldr	r3, [pc, #640]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a9f      	ldr	r2, [pc, #636]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800338e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	4b9d      	ldr	r3, [pc, #628]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a9c      	ldr	r2, [pc, #624]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800339a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800339e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d013      	beq.n	80033d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a8:	f7fe fe54 	bl	8002054 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b0:	f7fe fe50 	bl	8002054 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b64      	cmp	r3, #100	; 0x64
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e276      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033c2:	4b92      	ldr	r3, [pc, #584]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d0f0      	beq.n	80033b0 <HAL_RCC_OscConfig+0x2a8>
 80033ce:	e014      	b.n	80033fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d0:	f7fe fe40 	bl	8002054 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033d8:	f7fe fe3c 	bl	8002054 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b64      	cmp	r3, #100	; 0x64
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e262      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ea:	4b88      	ldr	r3, [pc, #544]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x2d0>
 80033f6:	e000      	b.n	80033fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d060      	beq.n	80034c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	2b04      	cmp	r3, #4
 800340a:	d005      	beq.n	8003418 <HAL_RCC_OscConfig+0x310>
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	2b0c      	cmp	r3, #12
 8003410:	d119      	bne.n	8003446 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	2b02      	cmp	r3, #2
 8003416:	d116      	bne.n	8003446 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003418:	4b7c      	ldr	r3, [pc, #496]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_RCC_OscConfig+0x328>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e23f      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003430:	4b76      	ldr	r3, [pc, #472]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	061b      	lsls	r3, r3, #24
 800343e:	4973      	ldr	r1, [pc, #460]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003444:	e040      	b.n	80034c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d023      	beq.n	8003496 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800344e:	4b6f      	ldr	r3, [pc, #444]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a6e      	ldr	r2, [pc, #440]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345a:	f7fe fdfb 	bl	8002054 <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003460:	e008      	b.n	8003474 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003462:	f7fe fdf7 	bl	8002054 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e21d      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003474:	4b65      	ldr	r3, [pc, #404]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800347c:	2b00      	cmp	r3, #0
 800347e:	d0f0      	beq.n	8003462 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003480:	4b62      	ldr	r3, [pc, #392]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	061b      	lsls	r3, r3, #24
 800348e:	495f      	ldr	r1, [pc, #380]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003490:	4313      	orrs	r3, r2
 8003492:	604b      	str	r3, [r1, #4]
 8003494:	e018      	b.n	80034c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003496:	4b5d      	ldr	r3, [pc, #372]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a5c      	ldr	r2, [pc, #368]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800349c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a2:	f7fe fdd7 	bl	8002054 <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034aa:	f7fe fdd3 	bl	8002054 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e1f9      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034bc:	4b53      	ldr	r3, [pc, #332]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1f0      	bne.n	80034aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d03c      	beq.n	800354e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	695b      	ldr	r3, [r3, #20]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d01c      	beq.n	8003516 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034dc:	4b4b      	ldr	r3, [pc, #300]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80034de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034e2:	4a4a      	ldr	r2, [pc, #296]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ec:	f7fe fdb2 	bl	8002054 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f4:	f7fe fdae 	bl	8002054 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e1d4      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003506:	4b41      	ldr	r3, [pc, #260]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003508:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0ef      	beq.n	80034f4 <HAL_RCC_OscConfig+0x3ec>
 8003514:	e01b      	b.n	800354e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003516:	4b3d      	ldr	r3, [pc, #244]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003518:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800351c:	4a3b      	ldr	r2, [pc, #236]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800351e:	f023 0301 	bic.w	r3, r3, #1
 8003522:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003526:	f7fe fd95 	bl	8002054 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800352c:	e008      	b.n	8003540 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800352e:	f7fe fd91 	bl	8002054 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e1b7      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003540:	4b32      	ldr	r3, [pc, #200]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003542:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1ef      	bne.n	800352e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0304 	and.w	r3, r3, #4
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 80a6 	beq.w	80036a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800355c:	2300      	movs	r3, #0
 800355e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003560:	4b2a      	ldr	r3, [pc, #168]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10d      	bne.n	8003588 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800356c:	4b27      	ldr	r3, [pc, #156]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800356e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003570:	4a26      	ldr	r2, [pc, #152]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003576:	6593      	str	r3, [r2, #88]	; 0x58
 8003578:	4b24      	ldr	r3, [pc, #144]	; (800360c <HAL_RCC_OscConfig+0x504>)
 800357a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003580:	60bb      	str	r3, [r7, #8]
 8003582:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003584:	2301      	movs	r3, #1
 8003586:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003588:	4b21      	ldr	r3, [pc, #132]	; (8003610 <HAL_RCC_OscConfig+0x508>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003590:	2b00      	cmp	r3, #0
 8003592:	d118      	bne.n	80035c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003594:	4b1e      	ldr	r3, [pc, #120]	; (8003610 <HAL_RCC_OscConfig+0x508>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a1d      	ldr	r2, [pc, #116]	; (8003610 <HAL_RCC_OscConfig+0x508>)
 800359a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a0:	f7fe fd58 	bl	8002054 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a8:	f7fe fd54 	bl	8002054 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e17a      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035ba:	4b15      	ldr	r3, [pc, #84]	; (8003610 <HAL_RCC_OscConfig+0x508>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d0f0      	beq.n	80035a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d108      	bne.n	80035e0 <HAL_RCC_OscConfig+0x4d8>
 80035ce:	4b0f      	ldr	r3, [pc, #60]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80035d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d4:	4a0d      	ldr	r2, [pc, #52]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80035d6:	f043 0301 	orr.w	r3, r3, #1
 80035da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035de:	e029      	b.n	8003634 <HAL_RCC_OscConfig+0x52c>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	2b05      	cmp	r3, #5
 80035e6:	d115      	bne.n	8003614 <HAL_RCC_OscConfig+0x50c>
 80035e8:	4b08      	ldr	r3, [pc, #32]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ee:	4a07      	ldr	r2, [pc, #28]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80035f0:	f043 0304 	orr.w	r3, r3, #4
 80035f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035f8:	4b04      	ldr	r3, [pc, #16]	; (800360c <HAL_RCC_OscConfig+0x504>)
 80035fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035fe:	4a03      	ldr	r2, [pc, #12]	; (800360c <HAL_RCC_OscConfig+0x504>)
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003608:	e014      	b.n	8003634 <HAL_RCC_OscConfig+0x52c>
 800360a:	bf00      	nop
 800360c:	40021000 	.word	0x40021000
 8003610:	40007000 	.word	0x40007000
 8003614:	4b9c      	ldr	r3, [pc, #624]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361a:	4a9b      	ldr	r2, [pc, #620]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800361c:	f023 0301 	bic.w	r3, r3, #1
 8003620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003624:	4b98      	ldr	r3, [pc, #608]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362a:	4a97      	ldr	r2, [pc, #604]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800362c:	f023 0304 	bic.w	r3, r3, #4
 8003630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d016      	beq.n	800366a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fe fd0a 	bl	8002054 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003642:	e00a      	b.n	800365a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003644:	f7fe fd06 	bl	8002054 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003652:	4293      	cmp	r3, r2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e12a      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800365a:	4b8b      	ldr	r3, [pc, #556]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800365c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0ed      	beq.n	8003644 <HAL_RCC_OscConfig+0x53c>
 8003668:	e015      	b.n	8003696 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800366a:	f7fe fcf3 	bl	8002054 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003670:	e00a      	b.n	8003688 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003672:	f7fe fcef 	bl	8002054 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003680:	4293      	cmp	r3, r2
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e113      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003688:	4b7f      	ldr	r3, [pc, #508]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800368a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1ed      	bne.n	8003672 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003696:	7ffb      	ldrb	r3, [r7, #31]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d105      	bne.n	80036a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800369c:	4b7a      	ldr	r3, [pc, #488]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800369e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a0:	4a79      	ldr	r2, [pc, #484]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80036a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036a6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 80fe 	beq.w	80038ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	f040 80d0 	bne.w	800385c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036bc:	4b72      	ldr	r3, [pc, #456]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f003 0203 	and.w	r2, r3, #3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d130      	bne.n	8003732 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	3b01      	subs	r3, #1
 80036dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036de:	429a      	cmp	r2, r3
 80036e0:	d127      	bne.n	8003732 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d11f      	bne.n	8003732 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036fc:	2a07      	cmp	r2, #7
 80036fe:	bf14      	ite	ne
 8003700:	2201      	movne	r2, #1
 8003702:	2200      	moveq	r2, #0
 8003704:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003706:	4293      	cmp	r3, r2
 8003708:	d113      	bne.n	8003732 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003714:	085b      	lsrs	r3, r3, #1
 8003716:	3b01      	subs	r3, #1
 8003718:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800371a:	429a      	cmp	r2, r3
 800371c:	d109      	bne.n	8003732 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	085b      	lsrs	r3, r3, #1
 800372a:	3b01      	subs	r3, #1
 800372c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800372e:	429a      	cmp	r2, r3
 8003730:	d06e      	beq.n	8003810 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2b0c      	cmp	r3, #12
 8003736:	d069      	beq.n	800380c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003738:	4b53      	ldr	r3, [pc, #332]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d105      	bne.n	8003750 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003744:	4b50      	ldr	r3, [pc, #320]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0ad      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003754:	4b4c      	ldr	r3, [pc, #304]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a4b      	ldr	r2, [pc, #300]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800375a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800375e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003760:	f7fe fc78 	bl	8002054 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003768:	f7fe fc74 	bl	8002054 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e09a      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800377a:	4b43      	ldr	r3, [pc, #268]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f0      	bne.n	8003768 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003786:	4b40      	ldr	r3, [pc, #256]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003788:	68da      	ldr	r2, [r3, #12]
 800378a:	4b40      	ldr	r3, [pc, #256]	; (800388c <HAL_RCC_OscConfig+0x784>)
 800378c:	4013      	ands	r3, r2
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003796:	3a01      	subs	r2, #1
 8003798:	0112      	lsls	r2, r2, #4
 800379a:	4311      	orrs	r1, r2
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037a0:	0212      	lsls	r2, r2, #8
 80037a2:	4311      	orrs	r1, r2
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037a8:	0852      	lsrs	r2, r2, #1
 80037aa:	3a01      	subs	r2, #1
 80037ac:	0552      	lsls	r2, r2, #21
 80037ae:	4311      	orrs	r1, r2
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037b4:	0852      	lsrs	r2, r2, #1
 80037b6:	3a01      	subs	r2, #1
 80037b8:	0652      	lsls	r2, r2, #25
 80037ba:	4311      	orrs	r1, r2
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037c0:	0912      	lsrs	r2, r2, #4
 80037c2:	0452      	lsls	r2, r2, #17
 80037c4:	430a      	orrs	r2, r1
 80037c6:	4930      	ldr	r1, [pc, #192]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037cc:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a2d      	ldr	r2, [pc, #180]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80037d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037d8:	4b2b      	ldr	r3, [pc, #172]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	4a2a      	ldr	r2, [pc, #168]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 80037de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037e4:	f7fe fc36 	bl	8002054 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ec:	f7fe fc32 	bl	8002054 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e058      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037fe:	4b22      	ldr	r3, [pc, #136]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0f0      	beq.n	80037ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800380a:	e050      	b.n	80038ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e04f      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003810:	4b1d      	ldr	r3, [pc, #116]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d148      	bne.n	80038ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800381c:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a19      	ldr	r2, [pc, #100]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003822:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003826:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003828:	4b17      	ldr	r3, [pc, #92]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	4a16      	ldr	r2, [pc, #88]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 800382e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003832:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003834:	f7fe fc0e 	bl	8002054 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383c:	f7fe fc0a 	bl	8002054 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e030      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800384e:	4b0e      	ldr	r3, [pc, #56]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d0f0      	beq.n	800383c <HAL_RCC_OscConfig+0x734>
 800385a:	e028      	b.n	80038ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2b0c      	cmp	r3, #12
 8003860:	d023      	beq.n	80038aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003862:	4b09      	ldr	r3, [pc, #36]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a08      	ldr	r2, [pc, #32]	; (8003888 <HAL_RCC_OscConfig+0x780>)
 8003868:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800386c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386e:	f7fe fbf1 	bl	8002054 <HAL_GetTick>
 8003872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003874:	e00c      	b.n	8003890 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003876:	f7fe fbed 	bl	8002054 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d905      	bls.n	8003890 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e013      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
 8003888:	40021000 	.word	0x40021000
 800388c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003890:	4b09      	ldr	r3, [pc, #36]	; (80038b8 <HAL_RCC_OscConfig+0x7b0>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1ec      	bne.n	8003876 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800389c:	4b06      	ldr	r3, [pc, #24]	; (80038b8 <HAL_RCC_OscConfig+0x7b0>)
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	4905      	ldr	r1, [pc, #20]	; (80038b8 <HAL_RCC_OscConfig+0x7b0>)
 80038a2:	4b06      	ldr	r3, [pc, #24]	; (80038bc <HAL_RCC_OscConfig+0x7b4>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	60cb      	str	r3, [r1, #12]
 80038a8:	e001      	b.n	80038ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3720      	adds	r7, #32
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40021000 	.word	0x40021000
 80038bc:	feeefffc 	.word	0xfeeefffc

080038c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d101      	bne.n	80038d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e0e7      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038d4:	4b75      	ldr	r3, [pc, #468]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d910      	bls.n	8003904 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e2:	4b72      	ldr	r3, [pc, #456]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f023 0207 	bic.w	r2, r3, #7
 80038ea:	4970      	ldr	r1, [pc, #448]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f2:	4b6e      	ldr	r3, [pc, #440]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	683a      	ldr	r2, [r7, #0]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d001      	beq.n	8003904 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e0cf      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d010      	beq.n	8003932 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	4b66      	ldr	r3, [pc, #408]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800391c:	429a      	cmp	r2, r3
 800391e:	d908      	bls.n	8003932 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003920:	4b63      	ldr	r3, [pc, #396]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	4960      	ldr	r1, [pc, #384]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 800392e:	4313      	orrs	r3, r2
 8003930:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d04c      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2b03      	cmp	r3, #3
 8003944:	d107      	bne.n	8003956 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003946:	4b5a      	ldr	r3, [pc, #360]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d121      	bne.n	8003996 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e0a6      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d107      	bne.n	800396e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800395e:	4b54      	ldr	r3, [pc, #336]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d115      	bne.n	8003996 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e09a      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d107      	bne.n	8003986 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003976:	4b4e      	ldr	r3, [pc, #312]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d109      	bne.n	8003996 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e08e      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003986:	4b4a      	ldr	r3, [pc, #296]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e086      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003996:	4b46      	ldr	r3, [pc, #280]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f023 0203 	bic.w	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	4943      	ldr	r1, [pc, #268]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039a8:	f7fe fb54 	bl	8002054 <HAL_GetTick>
 80039ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ae:	e00a      	b.n	80039c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b0:	f7fe fb50 	bl	8002054 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80039be:	4293      	cmp	r3, r2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e06e      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c6:	4b3a      	ldr	r3, [pc, #232]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 020c 	and.w	r2, r3, #12
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d1eb      	bne.n	80039b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d010      	beq.n	8003a06 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	4b31      	ldr	r3, [pc, #196]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d208      	bcs.n	8003a06 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039f4:	4b2e      	ldr	r3, [pc, #184]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	492b      	ldr	r1, [pc, #172]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a06:	4b29      	ldr	r3, [pc, #164]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d210      	bcs.n	8003a36 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a14:	4b25      	ldr	r3, [pc, #148]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f023 0207 	bic.w	r2, r3, #7
 8003a1c:	4923      	ldr	r1, [pc, #140]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a24:	4b21      	ldr	r3, [pc, #132]	; (8003aac <HAL_RCC_ClockConfig+0x1ec>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d001      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e036      	b.n	8003aa4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0304 	and.w	r3, r3, #4
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d008      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a42:	4b1b      	ldr	r3, [pc, #108]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	4918      	ldr	r1, [pc, #96]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0308 	and.w	r3, r3, #8
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d009      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a60:	4b13      	ldr	r3, [pc, #76]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	4910      	ldr	r1, [pc, #64]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a74:	f000 f824 	bl	8003ac0 <HAL_RCC_GetSysClockFreq>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	; (8003ab0 <HAL_RCC_ClockConfig+0x1f0>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	091b      	lsrs	r3, r3, #4
 8003a80:	f003 030f 	and.w	r3, r3, #15
 8003a84:	490b      	ldr	r1, [pc, #44]	; (8003ab4 <HAL_RCC_ClockConfig+0x1f4>)
 8003a86:	5ccb      	ldrb	r3, [r1, r3]
 8003a88:	f003 031f 	and.w	r3, r3, #31
 8003a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a90:	4a09      	ldr	r2, [pc, #36]	; (8003ab8 <HAL_RCC_ClockConfig+0x1f8>)
 8003a92:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a94:	4b09      	ldr	r3, [pc, #36]	; (8003abc <HAL_RCC_ClockConfig+0x1fc>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe fa8b 	bl	8001fb4 <HAL_InitTick>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003aa2:	7afb      	ldrb	r3, [r7, #11]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40022000 	.word	0x40022000
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	0800b804 	.word	0x0800b804
 8003ab8:	20000000 	.word	0x20000000
 8003abc:	20000004 	.word	0x20000004

08003ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b089      	sub	sp, #36	; 0x24
 8003ac4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
 8003aca:	2300      	movs	r3, #0
 8003acc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ace:	4b3e      	ldr	r3, [pc, #248]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ad8:	4b3b      	ldr	r3, [pc, #236]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_RCC_GetSysClockFreq+0x34>
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	2b0c      	cmp	r3, #12
 8003aec:	d121      	bne.n	8003b32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d11e      	bne.n	8003b32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003af4:	4b34      	ldr	r3, [pc, #208]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0308 	and.w	r3, r3, #8
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d107      	bne.n	8003b10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b00:	4b31      	ldr	r3, [pc, #196]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b06:	0a1b      	lsrs	r3, r3, #8
 8003b08:	f003 030f 	and.w	r3, r3, #15
 8003b0c:	61fb      	str	r3, [r7, #28]
 8003b0e:	e005      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b10:	4b2d      	ldr	r3, [pc, #180]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	091b      	lsrs	r3, r3, #4
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b1c:	4a2b      	ldr	r2, [pc, #172]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10d      	bne.n	8003b48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b30:	e00a      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d102      	bne.n	8003b3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b38:	4b25      	ldr	r3, [pc, #148]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b3a:	61bb      	str	r3, [r7, #24]
 8003b3c:	e004      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d101      	bne.n	8003b48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b44:	4b23      	ldr	r3, [pc, #140]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	2b0c      	cmp	r3, #12
 8003b4c:	d134      	bne.n	8003bb8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b4e:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d003      	beq.n	8003b66 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	2b03      	cmp	r3, #3
 8003b62:	d003      	beq.n	8003b6c <HAL_RCC_GetSysClockFreq+0xac>
 8003b64:	e005      	b.n	8003b72 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b66:	4b1a      	ldr	r3, [pc, #104]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b68:	617b      	str	r3, [r7, #20]
      break;
 8003b6a:	e005      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b6c:	4b19      	ldr	r3, [pc, #100]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b6e:	617b      	str	r3, [r7, #20]
      break;
 8003b70:	e002      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	617b      	str	r3, [r7, #20]
      break;
 8003b76:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b78:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	091b      	lsrs	r3, r3, #4
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	3301      	adds	r3, #1
 8003b84:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b86:	4b10      	ldr	r3, [pc, #64]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	0a1b      	lsrs	r3, r3, #8
 8003b8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	fb03 f202 	mul.w	r2, r3, r2
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b9e:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	0e5b      	lsrs	r3, r3, #25
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	3301      	adds	r3, #1
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003bb8:	69bb      	ldr	r3, [r7, #24]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3724      	adds	r7, #36	; 0x24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	0800b81c 	.word	0x0800b81c
 8003bd0:	00f42400 	.word	0x00f42400
 8003bd4:	007a1200 	.word	0x007a1200

08003bd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bdc:	4b03      	ldr	r3, [pc, #12]	; (8003bec <HAL_RCC_GetHCLKFreq+0x14>)
 8003bde:	681b      	ldr	r3, [r3, #0]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	20000000 	.word	0x20000000

08003bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bf4:	f7ff fff0 	bl	8003bd8 <HAL_RCC_GetHCLKFreq>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	0a1b      	lsrs	r3, r3, #8
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	4904      	ldr	r1, [pc, #16]	; (8003c18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c06:	5ccb      	ldrb	r3, [r1, r3]
 8003c08:	f003 031f 	and.w	r3, r3, #31
 8003c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	0800b814 	.word	0x0800b814

08003c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c20:	f7ff ffda 	bl	8003bd8 <HAL_RCC_GetHCLKFreq>
 8003c24:	4602      	mov	r2, r0
 8003c26:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	0adb      	lsrs	r3, r3, #11
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	4904      	ldr	r1, [pc, #16]	; (8003c44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c32:	5ccb      	ldrb	r3, [r1, r3]
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40021000 	.word	0x40021000
 8003c44:	0800b814 	.word	0x0800b814

08003c48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c50:	2300      	movs	r3, #0
 8003c52:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c54:	4b2a      	ldr	r3, [pc, #168]	; (8003d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c60:	f7ff f9ee 	bl	8003040 <HAL_PWREx_GetVoltageRange>
 8003c64:	6178      	str	r0, [r7, #20]
 8003c66:	e014      	b.n	8003c92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c68:	4b25      	ldr	r3, [pc, #148]	; (8003d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c6c:	4a24      	ldr	r2, [pc, #144]	; (8003d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c72:	6593      	str	r3, [r2, #88]	; 0x58
 8003c74:	4b22      	ldr	r3, [pc, #136]	; (8003d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c80:	f7ff f9de 	bl	8003040 <HAL_PWREx_GetVoltageRange>
 8003c84:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c86:	4b1e      	ldr	r3, [pc, #120]	; (8003d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8a:	4a1d      	ldr	r2, [pc, #116]	; (8003d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c90:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c98:	d10b      	bne.n	8003cb2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b80      	cmp	r3, #128	; 0x80
 8003c9e:	d919      	bls.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2ba0      	cmp	r3, #160	; 0xa0
 8003ca4:	d902      	bls.n	8003cac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	e013      	b.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cac:	2301      	movs	r3, #1
 8003cae:	613b      	str	r3, [r7, #16]
 8003cb0:	e010      	b.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2b80      	cmp	r3, #128	; 0x80
 8003cb6:	d902      	bls.n	8003cbe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cb8:	2303      	movs	r3, #3
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	e00a      	b.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b80      	cmp	r3, #128	; 0x80
 8003cc2:	d102      	bne.n	8003cca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	613b      	str	r3, [r7, #16]
 8003cc8:	e004      	b.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b70      	cmp	r3, #112	; 0x70
 8003cce:	d101      	bne.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cd4:	4b0b      	ldr	r3, [pc, #44]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f023 0207 	bic.w	r2, r3, #7
 8003cdc:	4909      	ldr	r1, [pc, #36]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ce4:	4b07      	ldr	r3, [pc, #28]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d001      	beq.n	8003cf6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e000      	b.n	8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3718      	adds	r7, #24
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40021000 	.word	0x40021000
 8003d04:	40022000 	.word	0x40022000

08003d08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d10:	2300      	movs	r3, #0
 8003d12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d14:	2300      	movs	r3, #0
 8003d16:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d041      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d28:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d2c:	d02a      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d2e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d32:	d824      	bhi.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d38:	d008      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d3a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d3e:	d81e      	bhi.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d48:	d010      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d4a:	e018      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d4c:	4b86      	ldr	r3, [pc, #536]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4a85      	ldr	r2, [pc, #532]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d56:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d58:	e015      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 fabb 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d6a:	e00c      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	3320      	adds	r3, #32
 8003d70:	2100      	movs	r1, #0
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 fba6 	bl	80044c4 <RCCEx_PLLSAI2_Config>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d7c:	e003      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	74fb      	strb	r3, [r7, #19]
      break;
 8003d82:	e000      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d86:	7cfb      	ldrb	r3, [r7, #19]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10b      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d8c:	4b76      	ldr	r3, [pc, #472]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d92:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d9a:	4973      	ldr	r1, [pc, #460]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003da2:	e001      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da4:	7cfb      	ldrb	r3, [r7, #19]
 8003da6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d041      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003db8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003dbc:	d02a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003dbe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003dc2:	d824      	bhi.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dc4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003dc8:	d008      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003dca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003dce:	d81e      	bhi.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003dd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dd8:	d010      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003dda:	e018      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ddc:	4b62      	ldr	r3, [pc, #392]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	4a61      	ldr	r2, [pc, #388]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de8:	e015      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3304      	adds	r3, #4
 8003dee:	2100      	movs	r1, #0
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fa73 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8003df6:	4603      	mov	r3, r0
 8003df8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dfa:	e00c      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3320      	adds	r3, #32
 8003e00:	2100      	movs	r1, #0
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fb5e 	bl	80044c4 <RCCEx_PLLSAI2_Config>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e0c:	e003      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	74fb      	strb	r3, [r7, #19]
      break;
 8003e12:	e000      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e16:	7cfb      	ldrb	r3, [r7, #19]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10b      	bne.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e1c:	4b52      	ldr	r3, [pc, #328]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e22:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e2a:	494f      	ldr	r1, [pc, #316]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e32:	e001      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e34:	7cfb      	ldrb	r3, [r7, #19]
 8003e36:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f000 80a0 	beq.w	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e46:	2300      	movs	r3, #0
 8003e48:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e4a:	4b47      	ldr	r3, [pc, #284]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00d      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e60:	4b41      	ldr	r3, [pc, #260]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e64:	4a40      	ldr	r2, [pc, #256]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	6593      	str	r3, [r2, #88]	; 0x58
 8003e6c:	4b3e      	ldr	r3, [pc, #248]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e7c:	4b3b      	ldr	r3, [pc, #236]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a3a      	ldr	r2, [pc, #232]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e88:	f7fe f8e4 	bl	8002054 <HAL_GetTick>
 8003e8c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e8e:	e009      	b.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e90:	f7fe f8e0 	bl	8002054 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d902      	bls.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	74fb      	strb	r3, [r7, #19]
        break;
 8003ea2:	e005      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ea4:	4b31      	ldr	r3, [pc, #196]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0ef      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003eb0:	7cfb      	ldrb	r3, [r7, #19]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d15c      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003eb6:	4b2c      	ldr	r3, [pc, #176]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ebc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d01f      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d019      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ed4:	4b24      	ldr	r3, [pc, #144]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ede:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ee0:	4b21      	ldr	r3, [pc, #132]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee6:	4a20      	ldr	r2, [pc, #128]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ef0:	4b1d      	ldr	r3, [pc, #116]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef6:	4a1c      	ldr	r2, [pc, #112]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f00:	4a19      	ldr	r2, [pc, #100]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d016      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f12:	f7fe f89f 	bl	8002054 <HAL_GetTick>
 8003f16:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f18:	e00b      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1a:	f7fe f89b 	bl	8002054 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d902      	bls.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	74fb      	strb	r3, [r7, #19]
            break;
 8003f30:	e006      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f32:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ec      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f40:	7cfb      	ldrb	r3, [r7, #19]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f46:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f56:	4904      	ldr	r1, [pc, #16]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f5e:	e009      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f60:	7cfb      	ldrb	r3, [r7, #19]
 8003f62:	74bb      	strb	r3, [r7, #18]
 8003f64:	e006      	b.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f66:	bf00      	nop
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f70:	7cfb      	ldrb	r3, [r7, #19]
 8003f72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f74:	7c7b      	ldrb	r3, [r7, #17]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d105      	bne.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f7a:	4b9e      	ldr	r3, [pc, #632]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f7e:	4a9d      	ldr	r2, [pc, #628]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f84:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00a      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f92:	4b98      	ldr	r3, [pc, #608]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f98:	f023 0203 	bic.w	r2, r3, #3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa0:	4994      	ldr	r1, [pc, #592]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fb4:	4b8f      	ldr	r3, [pc, #572]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fba:	f023 020c 	bic.w	r2, r3, #12
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fc2:	498c      	ldr	r1, [pc, #560]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00a      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fd6:	4b87      	ldr	r3, [pc, #540]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fdc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	4983      	ldr	r1, [pc, #524]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0308 	and.w	r3, r3, #8
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00a      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ff8:	4b7e      	ldr	r3, [pc, #504]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ffe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004006:	497b      	ldr	r1, [pc, #492]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0310 	and.w	r3, r3, #16
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00a      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800401a:	4b76      	ldr	r3, [pc, #472]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004020:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004028:	4972      	ldr	r1, [pc, #456]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402a:	4313      	orrs	r3, r2
 800402c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00a      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800403c:	4b6d      	ldr	r3, [pc, #436]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004042:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800404a:	496a      	ldr	r1, [pc, #424]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00a      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800405e:	4b65      	ldr	r3, [pc, #404]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004064:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406c:	4961      	ldr	r1, [pc, #388]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00a      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004080:	4b5c      	ldr	r3, [pc, #368]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004086:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800408e:	4959      	ldr	r1, [pc, #356]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004090:	4313      	orrs	r3, r2
 8004092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040a2:	4b54      	ldr	r3, [pc, #336]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b0:	4950      	ldr	r1, [pc, #320]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040c4:	4b4b      	ldr	r3, [pc, #300]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d2:	4948      	ldr	r1, [pc, #288]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00a      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040e6:	4b43      	ldr	r3, [pc, #268]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f4:	493f      	ldr	r1, [pc, #252]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d028      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004108:	4b3a      	ldr	r3, [pc, #232]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800410e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004116:	4937      	ldr	r1, [pc, #220]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004118:	4313      	orrs	r3, r2
 800411a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004122:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004126:	d106      	bne.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004128:	4b32      	ldr	r3, [pc, #200]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	4a31      	ldr	r2, [pc, #196]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004132:	60d3      	str	r3, [r2, #12]
 8004134:	e011      	b.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800413a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800413e:	d10c      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3304      	adds	r3, #4
 8004144:	2101      	movs	r1, #1
 8004146:	4618      	mov	r0, r3
 8004148:	f000 f8c8 	bl	80042dc <RCCEx_PLLSAI1_Config>
 800414c:	4603      	mov	r3, r0
 800414e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004156:	7cfb      	ldrb	r3, [r7, #19]
 8004158:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d028      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004166:	4b23      	ldr	r3, [pc, #140]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004174:	491f      	ldr	r1, [pc, #124]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004176:	4313      	orrs	r3, r2
 8004178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004180:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004184:	d106      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004186:	4b1b      	ldr	r3, [pc, #108]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	4a1a      	ldr	r2, [pc, #104]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004190:	60d3      	str	r3, [r2, #12]
 8004192:	e011      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004198:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800419c:	d10c      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	3304      	adds	r3, #4
 80041a2:	2101      	movs	r1, #1
 80041a4:	4618      	mov	r0, r3
 80041a6:	f000 f899 	bl	80042dc <RCCEx_PLLSAI1_Config>
 80041aa:	4603      	mov	r3, r0
 80041ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041ae:	7cfb      	ldrb	r3, [r7, #19]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d001      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80041b4:	7cfb      	ldrb	r3, [r7, #19]
 80041b6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d02b      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041c4:	4b0b      	ldr	r3, [pc, #44]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041d2:	4908      	ldr	r1, [pc, #32]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041e2:	d109      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041e4:	4b03      	ldr	r3, [pc, #12]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4a02      	ldr	r2, [pc, #8]	; (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ee:	60d3      	str	r3, [r2, #12]
 80041f0:	e014      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004200:	d10c      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	3304      	adds	r3, #4
 8004206:	2101      	movs	r1, #1
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f867 	bl	80042dc <RCCEx_PLLSAI1_Config>
 800420e:	4603      	mov	r3, r0
 8004210:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004212:	7cfb      	ldrb	r3, [r7, #19]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004218:	7cfb      	ldrb	r3, [r7, #19]
 800421a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d02f      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004228:	4b2b      	ldr	r3, [pc, #172]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800422a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800422e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004236:	4928      	ldr	r1, [pc, #160]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004238:	4313      	orrs	r3, r2
 800423a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004242:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004246:	d10d      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3304      	adds	r3, #4
 800424c:	2102      	movs	r1, #2
 800424e:	4618      	mov	r0, r3
 8004250:	f000 f844 	bl	80042dc <RCCEx_PLLSAI1_Config>
 8004254:	4603      	mov	r3, r0
 8004256:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004258:	7cfb      	ldrb	r3, [r7, #19]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d014      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800425e:	7cfb      	ldrb	r3, [r7, #19]
 8004260:	74bb      	strb	r3, [r7, #18]
 8004262:	e011      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004268:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800426c:	d10c      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3320      	adds	r3, #32
 8004272:	2102      	movs	r1, #2
 8004274:	4618      	mov	r0, r3
 8004276:	f000 f925 	bl	80044c4 <RCCEx_PLLSAI2_Config>
 800427a:	4603      	mov	r3, r0
 800427c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800427e:	7cfb      	ldrb	r3, [r7, #19]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004284:	7cfb      	ldrb	r3, [r7, #19]
 8004286:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00a      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004294:	4b10      	ldr	r3, [pc, #64]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800429a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042a2:	490d      	ldr	r1, [pc, #52]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00b      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042b6:	4b08      	ldr	r3, [pc, #32]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042c6:	4904      	ldr	r1, [pc, #16]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042ce:	7cbb      	ldrb	r3, [r7, #18]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3718      	adds	r7, #24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40021000 	.word	0x40021000

080042dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042e6:	2300      	movs	r3, #0
 80042e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042ea:	4b75      	ldr	r3, [pc, #468]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	f003 0303 	and.w	r3, r3, #3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d018      	beq.n	8004328 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042f6:	4b72      	ldr	r3, [pc, #456]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	f003 0203 	and.w	r2, r3, #3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d10d      	bne.n	8004322 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
       ||
 800430a:	2b00      	cmp	r3, #0
 800430c:	d009      	beq.n	8004322 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800430e:	4b6c      	ldr	r3, [pc, #432]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	091b      	lsrs	r3, r3, #4
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
       ||
 800431e:	429a      	cmp	r2, r3
 8004320:	d047      	beq.n	80043b2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	73fb      	strb	r3, [r7, #15]
 8004326:	e044      	b.n	80043b2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d018      	beq.n	8004362 <RCCEx_PLLSAI1_Config+0x86>
 8004330:	2b03      	cmp	r3, #3
 8004332:	d825      	bhi.n	8004380 <RCCEx_PLLSAI1_Config+0xa4>
 8004334:	2b01      	cmp	r3, #1
 8004336:	d002      	beq.n	800433e <RCCEx_PLLSAI1_Config+0x62>
 8004338:	2b02      	cmp	r3, #2
 800433a:	d009      	beq.n	8004350 <RCCEx_PLLSAI1_Config+0x74>
 800433c:	e020      	b.n	8004380 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800433e:	4b60      	ldr	r3, [pc, #384]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d11d      	bne.n	8004386 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800434e:	e01a      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004350:	4b5b      	ldr	r3, [pc, #364]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004358:	2b00      	cmp	r3, #0
 800435a:	d116      	bne.n	800438a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004360:	e013      	b.n	800438a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004362:	4b57      	ldr	r3, [pc, #348]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10f      	bne.n	800438e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800436e:	4b54      	ldr	r3, [pc, #336]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d109      	bne.n	800438e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800437e:	e006      	b.n	800438e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
      break;
 8004384:	e004      	b.n	8004390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004386:	bf00      	nop
 8004388:	e002      	b.n	8004390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800438a:	bf00      	nop
 800438c:	e000      	b.n	8004390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800438e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10d      	bne.n	80043b2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004396:	4b4a      	ldr	r3, [pc, #296]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	430b      	orrs	r3, r1
 80043ac:	4944      	ldr	r1, [pc, #272]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d17d      	bne.n	80044b4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043b8:	4b41      	ldr	r3, [pc, #260]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a40      	ldr	r2, [pc, #256]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043be:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80043c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c4:	f7fd fe46 	bl	8002054 <HAL_GetTick>
 80043c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043ca:	e009      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043cc:	f7fd fe42 	bl	8002054 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d902      	bls.n	80043e0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	73fb      	strb	r3, [r7, #15]
        break;
 80043de:	e005      	b.n	80043ec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043e0:	4b37      	ldr	r3, [pc, #220]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1ef      	bne.n	80043cc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d160      	bne.n	80044b4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d111      	bne.n	800441c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043f8:	4b31      	ldr	r3, [pc, #196]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6892      	ldr	r2, [r2, #8]
 8004408:	0211      	lsls	r1, r2, #8
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	68d2      	ldr	r2, [r2, #12]
 800440e:	0912      	lsrs	r2, r2, #4
 8004410:	0452      	lsls	r2, r2, #17
 8004412:	430a      	orrs	r2, r1
 8004414:	492a      	ldr	r1, [pc, #168]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004416:	4313      	orrs	r3, r2
 8004418:	610b      	str	r3, [r1, #16]
 800441a:	e027      	b.n	800446c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d112      	bne.n	8004448 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004422:	4b27      	ldr	r3, [pc, #156]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800442a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6892      	ldr	r2, [r2, #8]
 8004432:	0211      	lsls	r1, r2, #8
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6912      	ldr	r2, [r2, #16]
 8004438:	0852      	lsrs	r2, r2, #1
 800443a:	3a01      	subs	r2, #1
 800443c:	0552      	lsls	r2, r2, #21
 800443e:	430a      	orrs	r2, r1
 8004440:	491f      	ldr	r1, [pc, #124]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004442:	4313      	orrs	r3, r2
 8004444:	610b      	str	r3, [r1, #16]
 8004446:	e011      	b.n	800446c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004448:	4b1d      	ldr	r3, [pc, #116]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004450:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6892      	ldr	r2, [r2, #8]
 8004458:	0211      	lsls	r1, r2, #8
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6952      	ldr	r2, [r2, #20]
 800445e:	0852      	lsrs	r2, r2, #1
 8004460:	3a01      	subs	r2, #1
 8004462:	0652      	lsls	r2, r2, #25
 8004464:	430a      	orrs	r2, r1
 8004466:	4916      	ldr	r1, [pc, #88]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004468:	4313      	orrs	r3, r2
 800446a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800446c:	4b14      	ldr	r3, [pc, #80]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a13      	ldr	r2, [pc, #76]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004472:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004476:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004478:	f7fd fdec 	bl	8002054 <HAL_GetTick>
 800447c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800447e:	e009      	b.n	8004494 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004480:	f7fd fde8 	bl	8002054 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d902      	bls.n	8004494 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	73fb      	strb	r3, [r7, #15]
          break;
 8004492:	e005      	b.n	80044a0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004494:	4b0a      	ldr	r3, [pc, #40]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0ef      	beq.n	8004480 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044a6:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a8:	691a      	ldr	r2, [r3, #16]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	4904      	ldr	r1, [pc, #16]	; (80044c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40021000 	.word	0x40021000

080044c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044ce:	2300      	movs	r3, #0
 80044d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044d2:	4b6a      	ldr	r3, [pc, #424]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d018      	beq.n	8004510 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044de:	4b67      	ldr	r3, [pc, #412]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	f003 0203 	and.w	r2, r3, #3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d10d      	bne.n	800450a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
       ||
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d009      	beq.n	800450a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044f6:	4b61      	ldr	r3, [pc, #388]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	091b      	lsrs	r3, r3, #4
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
       ||
 8004506:	429a      	cmp	r2, r3
 8004508:	d047      	beq.n	800459a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	73fb      	strb	r3, [r7, #15]
 800450e:	e044      	b.n	800459a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b03      	cmp	r3, #3
 8004516:	d018      	beq.n	800454a <RCCEx_PLLSAI2_Config+0x86>
 8004518:	2b03      	cmp	r3, #3
 800451a:	d825      	bhi.n	8004568 <RCCEx_PLLSAI2_Config+0xa4>
 800451c:	2b01      	cmp	r3, #1
 800451e:	d002      	beq.n	8004526 <RCCEx_PLLSAI2_Config+0x62>
 8004520:	2b02      	cmp	r3, #2
 8004522:	d009      	beq.n	8004538 <RCCEx_PLLSAI2_Config+0x74>
 8004524:	e020      	b.n	8004568 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004526:	4b55      	ldr	r3, [pc, #340]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d11d      	bne.n	800456e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004536:	e01a      	b.n	800456e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004538:	4b50      	ldr	r3, [pc, #320]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004540:	2b00      	cmp	r3, #0
 8004542:	d116      	bne.n	8004572 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004548:	e013      	b.n	8004572 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800454a:	4b4c      	ldr	r3, [pc, #304]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10f      	bne.n	8004576 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004556:	4b49      	ldr	r3, [pc, #292]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d109      	bne.n	8004576 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004566:	e006      	b.n	8004576 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	73fb      	strb	r3, [r7, #15]
      break;
 800456c:	e004      	b.n	8004578 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800456e:	bf00      	nop
 8004570:	e002      	b.n	8004578 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004572:	bf00      	nop
 8004574:	e000      	b.n	8004578 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004576:	bf00      	nop
    }

    if(status == HAL_OK)
 8004578:	7bfb      	ldrb	r3, [r7, #15]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10d      	bne.n	800459a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800457e:	4b3f      	ldr	r3, [pc, #252]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6819      	ldr	r1, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	3b01      	subs	r3, #1
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	430b      	orrs	r3, r1
 8004594:	4939      	ldr	r1, [pc, #228]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004596:	4313      	orrs	r3, r2
 8004598:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800459a:	7bfb      	ldrb	r3, [r7, #15]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d167      	bne.n	8004670 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045a0:	4b36      	ldr	r3, [pc, #216]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a35      	ldr	r2, [pc, #212]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ac:	f7fd fd52 	bl	8002054 <HAL_GetTick>
 80045b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045b2:	e009      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045b4:	f7fd fd4e 	bl	8002054 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d902      	bls.n	80045c8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	73fb      	strb	r3, [r7, #15]
        break;
 80045c6:	e005      	b.n	80045d4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045c8:	4b2c      	ldr	r3, [pc, #176]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1ef      	bne.n	80045b4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d14a      	bne.n	8004670 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d111      	bne.n	8004604 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045e0:	4b26      	ldr	r3, [pc, #152]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6892      	ldr	r2, [r2, #8]
 80045f0:	0211      	lsls	r1, r2, #8
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	68d2      	ldr	r2, [r2, #12]
 80045f6:	0912      	lsrs	r2, r2, #4
 80045f8:	0452      	lsls	r2, r2, #17
 80045fa:	430a      	orrs	r2, r1
 80045fc:	491f      	ldr	r1, [pc, #124]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	614b      	str	r3, [r1, #20]
 8004602:	e011      	b.n	8004628 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004604:	4b1d      	ldr	r3, [pc, #116]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800460c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	6892      	ldr	r2, [r2, #8]
 8004614:	0211      	lsls	r1, r2, #8
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6912      	ldr	r2, [r2, #16]
 800461a:	0852      	lsrs	r2, r2, #1
 800461c:	3a01      	subs	r2, #1
 800461e:	0652      	lsls	r2, r2, #25
 8004620:	430a      	orrs	r2, r1
 8004622:	4916      	ldr	r1, [pc, #88]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004624:	4313      	orrs	r3, r2
 8004626:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004628:	4b14      	ldr	r3, [pc, #80]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a13      	ldr	r2, [pc, #76]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 800462e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004632:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004634:	f7fd fd0e 	bl	8002054 <HAL_GetTick>
 8004638:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800463a:	e009      	b.n	8004650 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800463c:	f7fd fd0a 	bl	8002054 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d902      	bls.n	8004650 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	73fb      	strb	r3, [r7, #15]
          break;
 800464e:	e005      	b.n	800465c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004650:	4b0a      	ldr	r3, [pc, #40]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0ef      	beq.n	800463c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800465c:	7bfb      	ldrb	r3, [r7, #15]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004664:	695a      	ldr	r2, [r3, #20]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	4904      	ldr	r1, [pc, #16]	; (800467c <RCCEx_PLLSAI2_Config+0x1b8>)
 800466c:	4313      	orrs	r3, r2
 800466e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004670:	7bfb      	ldrb	r3, [r7, #15]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000

08004680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e049      	b.n	8004726 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d106      	bne.n	80046ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f7fd fb12 	bl	8001cd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3304      	adds	r3, #4
 80046bc:	4619      	mov	r1, r3
 80046be:	4610      	mov	r0, r2
 80046c0:	f000 fa9a 	bl	8004bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
	...

08004730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b01      	cmp	r3, #1
 8004742:	d001      	beq.n	8004748 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e04f      	b.n	80047e8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0201 	orr.w	r2, r2, #1
 800475e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a23      	ldr	r2, [pc, #140]	; (80047f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d01d      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x76>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004772:	d018      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x76>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a1f      	ldr	r2, [pc, #124]	; (80047f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d013      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x76>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a1e      	ldr	r2, [pc, #120]	; (80047fc <HAL_TIM_Base_Start_IT+0xcc>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d00e      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x76>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a1c      	ldr	r2, [pc, #112]	; (8004800 <HAL_TIM_Base_Start_IT+0xd0>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d009      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x76>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a1b      	ldr	r2, [pc, #108]	; (8004804 <HAL_TIM_Base_Start_IT+0xd4>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d004      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x76>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a19      	ldr	r2, [pc, #100]	; (8004808 <HAL_TIM_Base_Start_IT+0xd8>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d115      	bne.n	80047d2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	4b17      	ldr	r3, [pc, #92]	; (800480c <HAL_TIM_Base_Start_IT+0xdc>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2b06      	cmp	r3, #6
 80047b6:	d015      	beq.n	80047e4 <HAL_TIM_Base_Start_IT+0xb4>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047be:	d011      	beq.n	80047e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0201 	orr.w	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d0:	e008      	b.n	80047e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0201 	orr.w	r2, r2, #1
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	e000      	b.n	80047e6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	40012c00 	.word	0x40012c00
 80047f8:	40000400 	.word	0x40000400
 80047fc:	40000800 	.word	0x40000800
 8004800:	40000c00 	.word	0x40000c00
 8004804:	40013400 	.word	0x40013400
 8004808:	40014000 	.word	0x40014000
 800480c:	00010007 	.word	0x00010007

08004810 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d020      	beq.n	8004874 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d01b      	beq.n	8004874 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f06f 0202 	mvn.w	r2, #2
 8004844:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	f003 0303 	and.w	r3, r3, #3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f9ad 	bl	8004bba <HAL_TIM_IC_CaptureCallback>
 8004860:	e005      	b.n	800486e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f99f 	bl	8004ba6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f9b0 	bl	8004bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	f003 0304 	and.w	r3, r3, #4
 800487a:	2b00      	cmp	r3, #0
 800487c:	d020      	beq.n	80048c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	d01b      	beq.n	80048c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f06f 0204 	mvn.w	r2, #4
 8004890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2202      	movs	r2, #2
 8004896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f987 	bl	8004bba <HAL_TIM_IC_CaptureCallback>
 80048ac:	e005      	b.n	80048ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f979 	bl	8004ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 f98a 	bl	8004bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d020      	beq.n	800490c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f003 0308 	and.w	r3, r3, #8
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01b      	beq.n	800490c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f06f 0208 	mvn.w	r2, #8
 80048dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2204      	movs	r2, #4
 80048e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	69db      	ldr	r3, [r3, #28]
 80048ea:	f003 0303 	and.w	r3, r3, #3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f961 	bl	8004bba <HAL_TIM_IC_CaptureCallback>
 80048f8:	e005      	b.n	8004906 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f953 	bl	8004ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f964 	bl	8004bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f003 0310 	and.w	r3, r3, #16
 8004912:	2b00      	cmp	r3, #0
 8004914:	d020      	beq.n	8004958 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f003 0310 	and.w	r3, r3, #16
 800491c:	2b00      	cmp	r3, #0
 800491e:	d01b      	beq.n	8004958 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f06f 0210 	mvn.w	r2, #16
 8004928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2208      	movs	r2, #8
 800492e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f93b 	bl	8004bba <HAL_TIM_IC_CaptureCallback>
 8004944:	e005      	b.n	8004952 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f92d 	bl	8004ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f93e 	bl	8004bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00c      	beq.n	800497c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	2b00      	cmp	r3, #0
 800496a:	d007      	beq.n	800497c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0201 	mvn.w	r2, #1
 8004974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7fc ffdc 	bl	8001934 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00c      	beq.n	80049a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800498c:	2b00      	cmp	r3, #0
 800498e:	d007      	beq.n	80049a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 faf2 	bl	8004f84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00c      	beq.n	80049c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d007      	beq.n	80049c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80049bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 faea 	bl	8004f98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00c      	beq.n	80049e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d007      	beq.n	80049e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f8fd 	bl	8004be2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00c      	beq.n	8004a0c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f003 0320 	and.w	r3, r3, #32
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d007      	beq.n	8004a0c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f06f 0220 	mvn.w	r2, #32
 8004a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 fab2 	bl	8004f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d101      	bne.n	8004a30 <HAL_TIM_ConfigClockSource+0x1c>
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	e0b6      	b.n	8004b9e <HAL_TIM_ConfigClockSource+0x18a>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a6c:	d03e      	beq.n	8004aec <HAL_TIM_ConfigClockSource+0xd8>
 8004a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a72:	f200 8087 	bhi.w	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a7a:	f000 8086 	beq.w	8004b8a <HAL_TIM_ConfigClockSource+0x176>
 8004a7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a82:	d87f      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004a84:	2b70      	cmp	r3, #112	; 0x70
 8004a86:	d01a      	beq.n	8004abe <HAL_TIM_ConfigClockSource+0xaa>
 8004a88:	2b70      	cmp	r3, #112	; 0x70
 8004a8a:	d87b      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004a8c:	2b60      	cmp	r3, #96	; 0x60
 8004a8e:	d050      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0x11e>
 8004a90:	2b60      	cmp	r3, #96	; 0x60
 8004a92:	d877      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004a94:	2b50      	cmp	r3, #80	; 0x50
 8004a96:	d03c      	beq.n	8004b12 <HAL_TIM_ConfigClockSource+0xfe>
 8004a98:	2b50      	cmp	r3, #80	; 0x50
 8004a9a:	d873      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004a9c:	2b40      	cmp	r3, #64	; 0x40
 8004a9e:	d058      	beq.n	8004b52 <HAL_TIM_ConfigClockSource+0x13e>
 8004aa0:	2b40      	cmp	r3, #64	; 0x40
 8004aa2:	d86f      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004aa4:	2b30      	cmp	r3, #48	; 0x30
 8004aa6:	d064      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15e>
 8004aa8:	2b30      	cmp	r3, #48	; 0x30
 8004aaa:	d86b      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004aac:	2b20      	cmp	r3, #32
 8004aae:	d060      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15e>
 8004ab0:	2b20      	cmp	r3, #32
 8004ab2:	d867      	bhi.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d05c      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15e>
 8004ab8:	2b10      	cmp	r3, #16
 8004aba:	d05a      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x15e>
 8004abc:	e062      	b.n	8004b84 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ace:	f000 f9a7 	bl	8004e20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ae0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	609a      	str	r2, [r3, #8]
      break;
 8004aea:	e04f      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004afc:	f000 f990 	bl	8004e20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689a      	ldr	r2, [r3, #8]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b0e:	609a      	str	r2, [r3, #8]
      break;
 8004b10:	e03c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1e:	461a      	mov	r2, r3
 8004b20:	f000 f904 	bl	8004d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2150      	movs	r1, #80	; 0x50
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 f95d 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b30:	e02c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b3e:	461a      	mov	r2, r3
 8004b40:	f000 f923 	bl	8004d8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2160      	movs	r1, #96	; 0x60
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 f94d 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b50:	e01c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5e:	461a      	mov	r2, r3
 8004b60:	f000 f8e4 	bl	8004d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2140      	movs	r1, #64	; 0x40
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 f93d 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b70:	e00c      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	f000 f934 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b82:	e003      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	73fb      	strb	r3, [r7, #15]
      break;
 8004b88:	e000      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004b8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004be2:	b480      	push	{r7}
 8004be4:	b083      	sub	sp, #12
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bea:	bf00      	nop
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
	...

08004bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a40      	ldr	r2, [pc, #256]	; (8004d0c <TIM_Base_SetConfig+0x114>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d013      	beq.n	8004c38 <TIM_Base_SetConfig+0x40>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c16:	d00f      	beq.n	8004c38 <TIM_Base_SetConfig+0x40>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a3d      	ldr	r2, [pc, #244]	; (8004d10 <TIM_Base_SetConfig+0x118>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d00b      	beq.n	8004c38 <TIM_Base_SetConfig+0x40>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a3c      	ldr	r2, [pc, #240]	; (8004d14 <TIM_Base_SetConfig+0x11c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d007      	beq.n	8004c38 <TIM_Base_SetConfig+0x40>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a3b      	ldr	r2, [pc, #236]	; (8004d18 <TIM_Base_SetConfig+0x120>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d003      	beq.n	8004c38 <TIM_Base_SetConfig+0x40>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a3a      	ldr	r2, [pc, #232]	; (8004d1c <TIM_Base_SetConfig+0x124>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d108      	bne.n	8004c4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a2f      	ldr	r2, [pc, #188]	; (8004d0c <TIM_Base_SetConfig+0x114>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d01f      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c58:	d01b      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a2c      	ldr	r2, [pc, #176]	; (8004d10 <TIM_Base_SetConfig+0x118>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d017      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a2b      	ldr	r2, [pc, #172]	; (8004d14 <TIM_Base_SetConfig+0x11c>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a2a      	ldr	r2, [pc, #168]	; (8004d18 <TIM_Base_SetConfig+0x120>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d00f      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a29      	ldr	r2, [pc, #164]	; (8004d1c <TIM_Base_SetConfig+0x124>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00b      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a28      	ldr	r2, [pc, #160]	; (8004d20 <TIM_Base_SetConfig+0x128>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d007      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a27      	ldr	r2, [pc, #156]	; (8004d24 <TIM_Base_SetConfig+0x12c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d003      	beq.n	8004c92 <TIM_Base_SetConfig+0x9a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a26      	ldr	r2, [pc, #152]	; (8004d28 <TIM_Base_SetConfig+0x130>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d108      	bne.n	8004ca4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a10      	ldr	r2, [pc, #64]	; (8004d0c <TIM_Base_SetConfig+0x114>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d00f      	beq.n	8004cf0 <TIM_Base_SetConfig+0xf8>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a12      	ldr	r2, [pc, #72]	; (8004d1c <TIM_Base_SetConfig+0x124>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d00b      	beq.n	8004cf0 <TIM_Base_SetConfig+0xf8>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a11      	ldr	r2, [pc, #68]	; (8004d20 <TIM_Base_SetConfig+0x128>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d007      	beq.n	8004cf0 <TIM_Base_SetConfig+0xf8>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a10      	ldr	r2, [pc, #64]	; (8004d24 <TIM_Base_SetConfig+0x12c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d003      	beq.n	8004cf0 <TIM_Base_SetConfig+0xf8>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a0f      	ldr	r2, [pc, #60]	; (8004d28 <TIM_Base_SetConfig+0x130>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d103      	bne.n	8004cf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	615a      	str	r2, [r3, #20]
}
 8004cfe:	bf00      	nop
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40012c00 	.word	0x40012c00
 8004d10:	40000400 	.word	0x40000400
 8004d14:	40000800 	.word	0x40000800
 8004d18:	40000c00 	.word	0x40000c00
 8004d1c:	40013400 	.word	0x40013400
 8004d20:	40014000 	.word	0x40014000
 8004d24:	40014400 	.word	0x40014400
 8004d28:	40014800 	.word	0x40014800

08004d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	f023 0201 	bic.w	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f023 030a 	bic.w	r3, r3, #10
 8004d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	621a      	str	r2, [r3, #32]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b087      	sub	sp, #28
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	f023 0210 	bic.w	r2, r3, #16
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004db4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	031b      	lsls	r3, r3, #12
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004dc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	621a      	str	r2, [r3, #32]
}
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b085      	sub	sp, #20
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f043 0307 	orr.w	r3, r3, #7
 8004e0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	609a      	str	r2, [r3, #8]
}
 8004e14:	bf00      	nop
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b087      	sub	sp, #28
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	021a      	lsls	r2, r3, #8
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	609a      	str	r2, [r3, #8]
}
 8004e54:	bf00      	nop
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d101      	bne.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e068      	b.n	8004f4a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a2e      	ldr	r2, [pc, #184]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d004      	beq.n	8004eac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a2d      	ldr	r2, [pc, #180]	; (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d108      	bne.n	8004ebe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004eb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68fa      	ldr	r2, [r7, #12]
 8004ed6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a1e      	ldr	r2, [pc, #120]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d01d      	beq.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eea:	d018      	beq.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a1b      	ldr	r2, [pc, #108]	; (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d013      	beq.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a1a      	ldr	r2, [pc, #104]	; (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d00e      	beq.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a18      	ldr	r2, [pc, #96]	; (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d009      	beq.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a13      	ldr	r2, [pc, #76]	; (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d004      	beq.n	8004f1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a14      	ldr	r2, [pc, #80]	; (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d10c      	bne.n	8004f38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3714      	adds	r7, #20
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	40012c00 	.word	0x40012c00
 8004f5c:	40013400 	.word	0x40013400
 8004f60:	40000400 	.word	0x40000400
 8004f64:	40000800 	.word	0x40000800
 8004f68:	40000c00 	.word	0x40000c00
 8004f6c:	40014000 	.word	0x40014000

08004f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e040      	b.n	8005040 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d106      	bne.n	8004fd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f7fc ff04 	bl	8001ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2224      	movs	r2, #36	; 0x24
 8004fd8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0201 	bic.w	r2, r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d002      	beq.n	8004ff8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 fec0 	bl	8005d78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 fc05 	bl	8005808 <UART_SetConfig>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e01b      	b.n	8005040 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005016:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005026:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0201 	orr.w	r2, r2, #1
 8005036:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 ff3f 	bl	8005ebc <UART_CheckIdleState>
 800503e:	4603      	mov	r3, r0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	; 0x28
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800505c:	2b20      	cmp	r3, #32
 800505e:	d178      	bne.n	8005152 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <HAL_UART_Transmit+0x24>
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e071      	b.n	8005154 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2221      	movs	r2, #33	; 0x21
 800507c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800507e:	f7fc ffe9 	bl	8002054 <HAL_GetTick>
 8005082:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	88fa      	ldrh	r2, [r7, #6]
 8005090:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800509c:	d108      	bne.n	80050b0 <HAL_UART_Transmit+0x68>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d104      	bne.n	80050b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	61bb      	str	r3, [r7, #24]
 80050ae:	e003      	b.n	80050b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050b8:	e030      	b.n	800511c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2200      	movs	r2, #0
 80050c2:	2180      	movs	r1, #128	; 0x80
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f000 ffa1 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d004      	beq.n	80050da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2220      	movs	r2, #32
 80050d4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e03c      	b.n	8005154 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d10b      	bne.n	80050f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	881a      	ldrh	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050ec:	b292      	uxth	r2, r2
 80050ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	3302      	adds	r3, #2
 80050f4:	61bb      	str	r3, [r7, #24]
 80050f6:	e008      	b.n	800510a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	781a      	ldrb	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	b292      	uxth	r2, r2
 8005102:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	3301      	adds	r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1c8      	bne.n	80050ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	2200      	movs	r2, #0
 8005130:	2140      	movs	r1, #64	; 0x40
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 ff6a 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d004      	beq.n	8005148 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2220      	movs	r2, #32
 8005142:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e005      	b.n	8005154 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800514e:	2300      	movs	r3, #0
 8005150:	e000      	b.n	8005154 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005152:	2302      	movs	r3, #2
  }
}
 8005154:	4618      	mov	r0, r3
 8005156:	3720      	adds	r7, #32
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b08a      	sub	sp, #40	; 0x28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	4613      	mov	r3, r2
 8005168:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005170:	2b20      	cmp	r3, #32
 8005172:	d137      	bne.n	80051e4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d002      	beq.n	8005180 <HAL_UART_Receive_IT+0x24>
 800517a:	88fb      	ldrh	r3, [r7, #6]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d101      	bne.n	8005184 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e030      	b.n	80051e6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a18      	ldr	r2, [pc, #96]	; (80051f0 <HAL_UART_Receive_IT+0x94>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d01f      	beq.n	80051d4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d018      	beq.n	80051d4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	e853 3f00 	ldrex	r3, [r3]
 80051ae:	613b      	str	r3, [r7, #16]
   return(result);
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051b6:	627b      	str	r3, [r7, #36]	; 0x24
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	461a      	mov	r2, r3
 80051be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c0:	623b      	str	r3, [r7, #32]
 80051c2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c4:	69f9      	ldr	r1, [r7, #28]
 80051c6:	6a3a      	ldr	r2, [r7, #32]
 80051c8:	e841 2300 	strex	r3, r2, [r1]
 80051cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1e6      	bne.n	80051a2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80051d4:	88fb      	ldrh	r3, [r7, #6]
 80051d6:	461a      	mov	r2, r3
 80051d8:	68b9      	ldr	r1, [r7, #8]
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f000 ff7e 	bl	80060dc <UART_Start_Receive_IT>
 80051e0:	4603      	mov	r3, r0
 80051e2:	e000      	b.n	80051e6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051e4:	2302      	movs	r3, #2
  }
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3728      	adds	r7, #40	; 0x28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40008000 	.word	0x40008000

080051f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b0ba      	sub	sp, #232	; 0xe8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800521a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800521e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005222:	4013      	ands	r3, r2
 8005224:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005228:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800522c:	2b00      	cmp	r3, #0
 800522e:	d115      	bne.n	800525c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005234:	f003 0320 	and.w	r3, r3, #32
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00f      	beq.n	800525c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800523c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005240:	f003 0320 	and.w	r3, r3, #32
 8005244:	2b00      	cmp	r3, #0
 8005246:	d009      	beq.n	800525c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 82ae 	beq.w	80057ae <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	4798      	blx	r3
      }
      return;
 800525a:	e2a8      	b.n	80057ae <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800525c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 8117 	beq.w	8005494 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005266:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005272:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005276:	4b85      	ldr	r3, [pc, #532]	; (800548c <HAL_UART_IRQHandler+0x298>)
 8005278:	4013      	ands	r3, r2
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 810a 	beq.w	8005494 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	d011      	beq.n	80052b0 <HAL_UART_IRQHandler+0xbc>
 800528c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00b      	beq.n	80052b0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2201      	movs	r2, #1
 800529e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052a6:	f043 0201 	orr.w	r2, r3, #1
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d011      	beq.n	80052e0 <HAL_UART_IRQHandler+0xec>
 80052bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00b      	beq.n	80052e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2202      	movs	r2, #2
 80052ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052d6:	f043 0204 	orr.w	r2, r3, #4
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d011      	beq.n	8005310 <HAL_UART_IRQHandler+0x11c>
 80052ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052f0:	f003 0301 	and.w	r3, r3, #1
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00b      	beq.n	8005310 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2204      	movs	r2, #4
 80052fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005306:	f043 0202 	orr.w	r2, r3, #2
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b00      	cmp	r3, #0
 800531a:	d017      	beq.n	800534c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800531c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005320:	f003 0320 	and.w	r3, r3, #32
 8005324:	2b00      	cmp	r3, #0
 8005326:	d105      	bne.n	8005334 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005328:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800532c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00b      	beq.n	800534c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2208      	movs	r2, #8
 800533a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005342:	f043 0208 	orr.w	r2, r3, #8
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800534c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005350:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005354:	2b00      	cmp	r3, #0
 8005356:	d012      	beq.n	800537e <HAL_UART_IRQHandler+0x18a>
 8005358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800535c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00c      	beq.n	800537e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800536c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005374:	f043 0220 	orr.w	r2, r3, #32
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 8214 	beq.w	80057b2 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800538a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800538e:	f003 0320 	and.w	r3, r3, #32
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00d      	beq.n	80053b2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005396:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800539a:	f003 0320 	and.w	r3, r3, #32
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d007      	beq.n	80053b2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b40      	cmp	r3, #64	; 0x40
 80053c8:	d005      	beq.n	80053d6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d04f      	beq.n	8005476 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 ff46 	bl	8006268 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053e6:	2b40      	cmp	r3, #64	; 0x40
 80053e8:	d141      	bne.n	800546e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3308      	adds	r3, #8
 80053f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80053f8:	e853 3f00 	ldrex	r3, [r3]
 80053fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005400:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005404:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005408:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	3308      	adds	r3, #8
 8005412:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005416:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800541a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005422:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005426:	e841 2300 	strex	r3, r2, [r1]
 800542a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800542e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1d9      	bne.n	80053ea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800543a:	2b00      	cmp	r3, #0
 800543c:	d013      	beq.n	8005466 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005442:	4a13      	ldr	r2, [pc, #76]	; (8005490 <HAL_UART_IRQHandler+0x29c>)
 8005444:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800544a:	4618      	mov	r0, r3
 800544c:	f7fc ff81 	bl	8002352 <HAL_DMA_Abort_IT>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d017      	beq.n	8005486 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800545a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005460:	4610      	mov	r0, r2
 8005462:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005464:	e00f      	b.n	8005486 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f9b8 	bl	80057dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	e00b      	b.n	8005486 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f9b4 	bl	80057dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005474:	e007      	b.n	8005486 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f9b0 	bl	80057dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005484:	e195      	b.n	80057b2 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005486:	bf00      	nop
    return;
 8005488:	e193      	b.n	80057b2 <HAL_UART_IRQHandler+0x5be>
 800548a:	bf00      	nop
 800548c:	04000120 	.word	0x04000120
 8005490:	08006331 	.word	0x08006331

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005498:	2b01      	cmp	r3, #1
 800549a:	f040 814e 	bne.w	800573a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800549e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a2:	f003 0310 	and.w	r3, r3, #16
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 8147 	beq.w	800573a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054b0:	f003 0310 	and.w	r3, r3, #16
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 8140 	beq.w	800573a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2210      	movs	r2, #16
 80054c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054cc:	2b40      	cmp	r3, #64	; 0x40
 80054ce:	f040 80b8 	bne.w	8005642 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054de:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f000 8167 	beq.w	80057b6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80054ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054f2:	429a      	cmp	r2, r3
 80054f4:	f080 815f 	bcs.w	80057b6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0320 	and.w	r3, r3, #32
 800550e:	2b00      	cmp	r3, #0
 8005510:	f040 8086 	bne.w	8005620 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005520:	e853 3f00 	ldrex	r3, [r3]
 8005524:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005528:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800552c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005530:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800553e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005542:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005546:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800554a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800554e:	e841 2300 	strex	r3, r2, [r1]
 8005552:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005556:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1da      	bne.n	8005514 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	3308      	adds	r3, #8
 8005564:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005566:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005568:	e853 3f00 	ldrex	r3, [r3]
 800556c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800556e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005570:	f023 0301 	bic.w	r3, r3, #1
 8005574:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	3308      	adds	r3, #8
 800557e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005582:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005586:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005588:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800558a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800558e:	e841 2300 	strex	r3, r2, [r1]
 8005592:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005594:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1e1      	bne.n	800555e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	3308      	adds	r3, #8
 80055a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80055aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3308      	adds	r3, #8
 80055ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80055be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80055c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80055c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80055c6:	e841 2300 	strex	r3, r2, [r1]
 80055ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80055cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1e3      	bne.n	800559a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055e8:	e853 3f00 	ldrex	r3, [r3]
 80055ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80055ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055f0:	f023 0310 	bic.w	r3, r3, #16
 80055f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	461a      	mov	r2, r3
 80055fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005602:	65bb      	str	r3, [r7, #88]	; 0x58
 8005604:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005608:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800560a:	e841 2300 	strex	r3, r2, [r1]
 800560e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e4      	bne.n	80055e0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800561a:	4618      	mov	r0, r3
 800561c:	f7fc fe5b 	bl	80022d6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005632:	b29b      	uxth	r3, r3
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	b29b      	uxth	r3, r3
 8005638:	4619      	mov	r1, r3
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f8d8 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005640:	e0b9      	b.n	80057b6 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800564e:	b29b      	uxth	r3, r3
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	f000 80ab 	beq.w	80057ba <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8005664:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005668:	2b00      	cmp	r3, #0
 800566a:	f000 80a6 	beq.w	80057ba <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005676:	e853 3f00 	ldrex	r3, [r3]
 800567a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800567c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800567e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005682:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005690:	647b      	str	r3, [r7, #68]	; 0x44
 8005692:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005694:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005696:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005698:	e841 2300 	strex	r3, r2, [r1]
 800569c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800569e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1e4      	bne.n	800566e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3308      	adds	r3, #8
 80056aa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	e853 3f00 	ldrex	r3, [r3]
 80056b2:	623b      	str	r3, [r7, #32]
   return(result);
 80056b4:	6a3b      	ldr	r3, [r7, #32]
 80056b6:	f023 0301 	bic.w	r3, r3, #1
 80056ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	3308      	adds	r3, #8
 80056c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80056c8:	633a      	str	r2, [r7, #48]	; 0x30
 80056ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056d0:	e841 2300 	strex	r3, r2, [r1]
 80056d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1e3      	bne.n	80056a4 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2220      	movs	r2, #32
 80056e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f023 0310 	bic.w	r3, r3, #16
 8005704:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	461a      	mov	r2, r3
 800570e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005712:	61fb      	str	r3, [r7, #28]
 8005714:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	69b9      	ldr	r1, [r7, #24]
 8005718:	69fa      	ldr	r2, [r7, #28]
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	617b      	str	r3, [r7, #20]
   return(result);
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e4      	bne.n	80056f0 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2202      	movs	r2, #2
 800572a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800572c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005730:	4619      	mov	r1, r3
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f85c 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005738:	e03f      	b.n	80057ba <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800573a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800573e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00e      	beq.n	8005764 <HAL_UART_IRQHandler+0x570>
 8005746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800574a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d008      	beq.n	8005764 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800575a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 ffe3 	bl	8006728 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005762:	e02d      	b.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00e      	beq.n	800578e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005778:	2b00      	cmp	r3, #0
 800577a:	d008      	beq.n	800578e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005780:	2b00      	cmp	r3, #0
 8005782:	d01c      	beq.n	80057be <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	4798      	blx	r3
    }
    return;
 800578c:	e017      	b.n	80057be <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800578e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005796:	2b00      	cmp	r3, #0
 8005798:	d012      	beq.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
 800579a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800579e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00c      	beq.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 fdd8 	bl	800635c <UART_EndTransmit_IT>
    return;
 80057ac:	e008      	b.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
      return;
 80057ae:	bf00      	nop
 80057b0:	e006      	b.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
    return;
 80057b2:	bf00      	nop
 80057b4:	e004      	b.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
      return;
 80057b6:	bf00      	nop
 80057b8:	e002      	b.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
      return;
 80057ba:	bf00      	nop
 80057bc:	e000      	b.n	80057c0 <HAL_UART_IRQHandler+0x5cc>
    return;
 80057be:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80057c0:	37e8      	adds	r7, #232	; 0xe8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop

080057c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	460b      	mov	r3, r1
 80057fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800580c:	b08a      	sub	sp, #40	; 0x28
 800580e:	af00      	add	r7, sp, #0
 8005810:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005812:	2300      	movs	r3, #0
 8005814:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	431a      	orrs	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	431a      	orrs	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	69db      	ldr	r3, [r3, #28]
 800582c:	4313      	orrs	r3, r2
 800582e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	4ba4      	ldr	r3, [pc, #656]	; (8005ac8 <UART_SetConfig+0x2c0>)
 8005838:	4013      	ands	r3, r2
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	6812      	ldr	r2, [r2, #0]
 800583e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005840:	430b      	orrs	r3, r1
 8005842:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a99      	ldr	r2, [pc, #612]	; (8005acc <UART_SetConfig+0x2c4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d004      	beq.n	8005874 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005870:	4313      	orrs	r3, r2
 8005872:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005884:	430a      	orrs	r2, r1
 8005886:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a90      	ldr	r2, [pc, #576]	; (8005ad0 <UART_SetConfig+0x2c8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d126      	bne.n	80058e0 <UART_SetConfig+0xd8>
 8005892:	4b90      	ldr	r3, [pc, #576]	; (8005ad4 <UART_SetConfig+0x2cc>)
 8005894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005898:	f003 0303 	and.w	r3, r3, #3
 800589c:	2b03      	cmp	r3, #3
 800589e:	d81b      	bhi.n	80058d8 <UART_SetConfig+0xd0>
 80058a0:	a201      	add	r2, pc, #4	; (adr r2, 80058a8 <UART_SetConfig+0xa0>)
 80058a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a6:	bf00      	nop
 80058a8:	080058b9 	.word	0x080058b9
 80058ac:	080058c9 	.word	0x080058c9
 80058b0:	080058c1 	.word	0x080058c1
 80058b4:	080058d1 	.word	0x080058d1
 80058b8:	2301      	movs	r3, #1
 80058ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058be:	e116      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058c0:	2302      	movs	r3, #2
 80058c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058c6:	e112      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058c8:	2304      	movs	r3, #4
 80058ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058ce:	e10e      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058d0:	2308      	movs	r3, #8
 80058d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058d6:	e10a      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058d8:	2310      	movs	r3, #16
 80058da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058de:	e106      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a7c      	ldr	r2, [pc, #496]	; (8005ad8 <UART_SetConfig+0x2d0>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d138      	bne.n	800595c <UART_SetConfig+0x154>
 80058ea:	4b7a      	ldr	r3, [pc, #488]	; (8005ad4 <UART_SetConfig+0x2cc>)
 80058ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058f0:	f003 030c 	and.w	r3, r3, #12
 80058f4:	2b0c      	cmp	r3, #12
 80058f6:	d82d      	bhi.n	8005954 <UART_SetConfig+0x14c>
 80058f8:	a201      	add	r2, pc, #4	; (adr r2, 8005900 <UART_SetConfig+0xf8>)
 80058fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fe:	bf00      	nop
 8005900:	08005935 	.word	0x08005935
 8005904:	08005955 	.word	0x08005955
 8005908:	08005955 	.word	0x08005955
 800590c:	08005955 	.word	0x08005955
 8005910:	08005945 	.word	0x08005945
 8005914:	08005955 	.word	0x08005955
 8005918:	08005955 	.word	0x08005955
 800591c:	08005955 	.word	0x08005955
 8005920:	0800593d 	.word	0x0800593d
 8005924:	08005955 	.word	0x08005955
 8005928:	08005955 	.word	0x08005955
 800592c:	08005955 	.word	0x08005955
 8005930:	0800594d 	.word	0x0800594d
 8005934:	2300      	movs	r3, #0
 8005936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800593a:	e0d8      	b.n	8005aee <UART_SetConfig+0x2e6>
 800593c:	2302      	movs	r3, #2
 800593e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005942:	e0d4      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005944:	2304      	movs	r3, #4
 8005946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800594a:	e0d0      	b.n	8005aee <UART_SetConfig+0x2e6>
 800594c:	2308      	movs	r3, #8
 800594e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005952:	e0cc      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005954:	2310      	movs	r3, #16
 8005956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800595a:	e0c8      	b.n	8005aee <UART_SetConfig+0x2e6>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a5e      	ldr	r2, [pc, #376]	; (8005adc <UART_SetConfig+0x2d4>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d125      	bne.n	80059b2 <UART_SetConfig+0x1aa>
 8005966:	4b5b      	ldr	r3, [pc, #364]	; (8005ad4 <UART_SetConfig+0x2cc>)
 8005968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005970:	2b30      	cmp	r3, #48	; 0x30
 8005972:	d016      	beq.n	80059a2 <UART_SetConfig+0x19a>
 8005974:	2b30      	cmp	r3, #48	; 0x30
 8005976:	d818      	bhi.n	80059aa <UART_SetConfig+0x1a2>
 8005978:	2b20      	cmp	r3, #32
 800597a:	d00a      	beq.n	8005992 <UART_SetConfig+0x18a>
 800597c:	2b20      	cmp	r3, #32
 800597e:	d814      	bhi.n	80059aa <UART_SetConfig+0x1a2>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d002      	beq.n	800598a <UART_SetConfig+0x182>
 8005984:	2b10      	cmp	r3, #16
 8005986:	d008      	beq.n	800599a <UART_SetConfig+0x192>
 8005988:	e00f      	b.n	80059aa <UART_SetConfig+0x1a2>
 800598a:	2300      	movs	r3, #0
 800598c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005990:	e0ad      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005992:	2302      	movs	r3, #2
 8005994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005998:	e0a9      	b.n	8005aee <UART_SetConfig+0x2e6>
 800599a:	2304      	movs	r3, #4
 800599c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059a0:	e0a5      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059a2:	2308      	movs	r3, #8
 80059a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059a8:	e0a1      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059aa:	2310      	movs	r3, #16
 80059ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059b0:	e09d      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a4a      	ldr	r2, [pc, #296]	; (8005ae0 <UART_SetConfig+0x2d8>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d125      	bne.n	8005a08 <UART_SetConfig+0x200>
 80059bc:	4b45      	ldr	r3, [pc, #276]	; (8005ad4 <UART_SetConfig+0x2cc>)
 80059be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80059c6:	2bc0      	cmp	r3, #192	; 0xc0
 80059c8:	d016      	beq.n	80059f8 <UART_SetConfig+0x1f0>
 80059ca:	2bc0      	cmp	r3, #192	; 0xc0
 80059cc:	d818      	bhi.n	8005a00 <UART_SetConfig+0x1f8>
 80059ce:	2b80      	cmp	r3, #128	; 0x80
 80059d0:	d00a      	beq.n	80059e8 <UART_SetConfig+0x1e0>
 80059d2:	2b80      	cmp	r3, #128	; 0x80
 80059d4:	d814      	bhi.n	8005a00 <UART_SetConfig+0x1f8>
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <UART_SetConfig+0x1d8>
 80059da:	2b40      	cmp	r3, #64	; 0x40
 80059dc:	d008      	beq.n	80059f0 <UART_SetConfig+0x1e8>
 80059de:	e00f      	b.n	8005a00 <UART_SetConfig+0x1f8>
 80059e0:	2300      	movs	r3, #0
 80059e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059e6:	e082      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059e8:	2302      	movs	r3, #2
 80059ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059ee:	e07e      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059f0:	2304      	movs	r3, #4
 80059f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059f6:	e07a      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059f8:	2308      	movs	r3, #8
 80059fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059fe:	e076      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a00:	2310      	movs	r3, #16
 8005a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a06:	e072      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a35      	ldr	r2, [pc, #212]	; (8005ae4 <UART_SetConfig+0x2dc>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d12a      	bne.n	8005a68 <UART_SetConfig+0x260>
 8005a12:	4b30      	ldr	r3, [pc, #192]	; (8005ad4 <UART_SetConfig+0x2cc>)
 8005a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a20:	d01a      	beq.n	8005a58 <UART_SetConfig+0x250>
 8005a22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a26:	d81b      	bhi.n	8005a60 <UART_SetConfig+0x258>
 8005a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a2c:	d00c      	beq.n	8005a48 <UART_SetConfig+0x240>
 8005a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a32:	d815      	bhi.n	8005a60 <UART_SetConfig+0x258>
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <UART_SetConfig+0x238>
 8005a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a3c:	d008      	beq.n	8005a50 <UART_SetConfig+0x248>
 8005a3e:	e00f      	b.n	8005a60 <UART_SetConfig+0x258>
 8005a40:	2300      	movs	r3, #0
 8005a42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a46:	e052      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a4e:	e04e      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a50:	2304      	movs	r3, #4
 8005a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a56:	e04a      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a58:	2308      	movs	r3, #8
 8005a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a5e:	e046      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a60:	2310      	movs	r3, #16
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a66:	e042      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a17      	ldr	r2, [pc, #92]	; (8005acc <UART_SetConfig+0x2c4>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d13a      	bne.n	8005ae8 <UART_SetConfig+0x2e0>
 8005a72:	4b18      	ldr	r3, [pc, #96]	; (8005ad4 <UART_SetConfig+0x2cc>)
 8005a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005a7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a80:	d01a      	beq.n	8005ab8 <UART_SetConfig+0x2b0>
 8005a82:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a86:	d81b      	bhi.n	8005ac0 <UART_SetConfig+0x2b8>
 8005a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a8c:	d00c      	beq.n	8005aa8 <UART_SetConfig+0x2a0>
 8005a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a92:	d815      	bhi.n	8005ac0 <UART_SetConfig+0x2b8>
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <UART_SetConfig+0x298>
 8005a98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a9c:	d008      	beq.n	8005ab0 <UART_SetConfig+0x2a8>
 8005a9e:	e00f      	b.n	8005ac0 <UART_SetConfig+0x2b8>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aa6:	e022      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aae:	e01e      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ab6:	e01a      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ab8:	2308      	movs	r3, #8
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005abe:	e016      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ac6:	e012      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ac8:	efff69f3 	.word	0xefff69f3
 8005acc:	40008000 	.word	0x40008000
 8005ad0:	40013800 	.word	0x40013800
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	40004400 	.word	0x40004400
 8005adc:	40004800 	.word	0x40004800
 8005ae0:	40004c00 	.word	0x40004c00
 8005ae4:	40005000 	.word	0x40005000
 8005ae8:	2310      	movs	r3, #16
 8005aea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a9f      	ldr	r2, [pc, #636]	; (8005d70 <UART_SetConfig+0x568>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d17a      	bne.n	8005bee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005af8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d824      	bhi.n	8005b4a <UART_SetConfig+0x342>
 8005b00:	a201      	add	r2, pc, #4	; (adr r2, 8005b08 <UART_SetConfig+0x300>)
 8005b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b06:	bf00      	nop
 8005b08:	08005b2d 	.word	0x08005b2d
 8005b0c:	08005b4b 	.word	0x08005b4b
 8005b10:	08005b35 	.word	0x08005b35
 8005b14:	08005b4b 	.word	0x08005b4b
 8005b18:	08005b3b 	.word	0x08005b3b
 8005b1c:	08005b4b 	.word	0x08005b4b
 8005b20:	08005b4b 	.word	0x08005b4b
 8005b24:	08005b4b 	.word	0x08005b4b
 8005b28:	08005b43 	.word	0x08005b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b2c:	f7fe f860 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 8005b30:	61f8      	str	r0, [r7, #28]
        break;
 8005b32:	e010      	b.n	8005b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b34:	4b8f      	ldr	r3, [pc, #572]	; (8005d74 <UART_SetConfig+0x56c>)
 8005b36:	61fb      	str	r3, [r7, #28]
        break;
 8005b38:	e00d      	b.n	8005b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b3a:	f7fd ffc1 	bl	8003ac0 <HAL_RCC_GetSysClockFreq>
 8005b3e:	61f8      	str	r0, [r7, #28]
        break;
 8005b40:	e009      	b.n	8005b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b46:	61fb      	str	r3, [r7, #28]
        break;
 8005b48:	e005      	b.n	8005b56 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005b54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 80fb 	beq.w	8005d54 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	4613      	mov	r3, r2
 8005b64:	005b      	lsls	r3, r3, #1
 8005b66:	4413      	add	r3, r2
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d305      	bcc.n	8005b7a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d903      	bls.n	8005b82 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005b80:	e0e8      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	2200      	movs	r2, #0
 8005b86:	461c      	mov	r4, r3
 8005b88:	4615      	mov	r5, r2
 8005b8a:	f04f 0200 	mov.w	r2, #0
 8005b8e:	f04f 0300 	mov.w	r3, #0
 8005b92:	022b      	lsls	r3, r5, #8
 8005b94:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005b98:	0222      	lsls	r2, r4, #8
 8005b9a:	68f9      	ldr	r1, [r7, #12]
 8005b9c:	6849      	ldr	r1, [r1, #4]
 8005b9e:	0849      	lsrs	r1, r1, #1
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	4688      	mov	r8, r1
 8005ba4:	4681      	mov	r9, r0
 8005ba6:	eb12 0a08 	adds.w	sl, r2, r8
 8005baa:	eb43 0b09 	adc.w	fp, r3, r9
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	603b      	str	r3, [r7, #0]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bbc:	4650      	mov	r0, sl
 8005bbe:	4659      	mov	r1, fp
 8005bc0:	f7fb f862 	bl	8000c88 <__aeabi_uldivmod>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4613      	mov	r3, r2
 8005bca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005bd2:	d308      	bcc.n	8005be6 <UART_SetConfig+0x3de>
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bda:	d204      	bcs.n	8005be6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	60da      	str	r2, [r3, #12]
 8005be4:	e0b6      	b.n	8005d54 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005bec:	e0b2      	b.n	8005d54 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	69db      	ldr	r3, [r3, #28]
 8005bf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bf6:	d15e      	bne.n	8005cb6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005bf8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d828      	bhi.n	8005c52 <UART_SetConfig+0x44a>
 8005c00:	a201      	add	r2, pc, #4	; (adr r2, 8005c08 <UART_SetConfig+0x400>)
 8005c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c06:	bf00      	nop
 8005c08:	08005c2d 	.word	0x08005c2d
 8005c0c:	08005c35 	.word	0x08005c35
 8005c10:	08005c3d 	.word	0x08005c3d
 8005c14:	08005c53 	.word	0x08005c53
 8005c18:	08005c43 	.word	0x08005c43
 8005c1c:	08005c53 	.word	0x08005c53
 8005c20:	08005c53 	.word	0x08005c53
 8005c24:	08005c53 	.word	0x08005c53
 8005c28:	08005c4b 	.word	0x08005c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c2c:	f7fd ffe0 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 8005c30:	61f8      	str	r0, [r7, #28]
        break;
 8005c32:	e014      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c34:	f7fd fff2 	bl	8003c1c <HAL_RCC_GetPCLK2Freq>
 8005c38:	61f8      	str	r0, [r7, #28]
        break;
 8005c3a:	e010      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c3c:	4b4d      	ldr	r3, [pc, #308]	; (8005d74 <UART_SetConfig+0x56c>)
 8005c3e:	61fb      	str	r3, [r7, #28]
        break;
 8005c40:	e00d      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c42:	f7fd ff3d 	bl	8003ac0 <HAL_RCC_GetSysClockFreq>
 8005c46:	61f8      	str	r0, [r7, #28]
        break;
 8005c48:	e009      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c4e:	61fb      	str	r3, [r7, #28]
        break;
 8005c50:	e005      	b.n	8005c5e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005c5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d077      	beq.n	8005d54 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	005a      	lsls	r2, r3, #1
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	085b      	lsrs	r3, r3, #1
 8005c6e:	441a      	add	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	2b0f      	cmp	r3, #15
 8005c7e:	d916      	bls.n	8005cae <UART_SetConfig+0x4a6>
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c86:	d212      	bcs.n	8005cae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	f023 030f 	bic.w	r3, r3, #15
 8005c90:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	085b      	lsrs	r3, r3, #1
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	f003 0307 	and.w	r3, r3, #7
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	8afb      	ldrh	r3, [r7, #22]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	8afa      	ldrh	r2, [r7, #22]
 8005caa:	60da      	str	r2, [r3, #12]
 8005cac:	e052      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005cb4:	e04e      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	d827      	bhi.n	8005d0e <UART_SetConfig+0x506>
 8005cbe:	a201      	add	r2, pc, #4	; (adr r2, 8005cc4 <UART_SetConfig+0x4bc>)
 8005cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc4:	08005ce9 	.word	0x08005ce9
 8005cc8:	08005cf1 	.word	0x08005cf1
 8005ccc:	08005cf9 	.word	0x08005cf9
 8005cd0:	08005d0f 	.word	0x08005d0f
 8005cd4:	08005cff 	.word	0x08005cff
 8005cd8:	08005d0f 	.word	0x08005d0f
 8005cdc:	08005d0f 	.word	0x08005d0f
 8005ce0:	08005d0f 	.word	0x08005d0f
 8005ce4:	08005d07 	.word	0x08005d07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ce8:	f7fd ff82 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 8005cec:	61f8      	str	r0, [r7, #28]
        break;
 8005cee:	e014      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cf0:	f7fd ff94 	bl	8003c1c <HAL_RCC_GetPCLK2Freq>
 8005cf4:	61f8      	str	r0, [r7, #28]
        break;
 8005cf6:	e010      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cf8:	4b1e      	ldr	r3, [pc, #120]	; (8005d74 <UART_SetConfig+0x56c>)
 8005cfa:	61fb      	str	r3, [r7, #28]
        break;
 8005cfc:	e00d      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cfe:	f7fd fedf 	bl	8003ac0 <HAL_RCC_GetSysClockFreq>
 8005d02:	61f8      	str	r0, [r7, #28]
        break;
 8005d04:	e009      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d0a:	61fb      	str	r3, [r7, #28]
        break;
 8005d0c:	e005      	b.n	8005d1a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005d18:	bf00      	nop
    }

    if (pclk != 0U)
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d019      	beq.n	8005d54 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	085a      	lsrs	r2, r3, #1
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	441a      	add	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d32:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	2b0f      	cmp	r3, #15
 8005d38:	d909      	bls.n	8005d4e <UART_SetConfig+0x546>
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d40:	d205      	bcs.n	8005d4e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60da      	str	r2, [r3, #12]
 8005d4c:	e002      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005d60:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3728      	adds	r7, #40	; 0x28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d6e:	bf00      	nop
 8005d70:	40008000 	.word	0x40008000
 8005d74:	00f42400 	.word	0x00f42400

08005d78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00a      	beq.n	8005da2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00a      	beq.n	8005dc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00a      	beq.n	8005de6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00a      	beq.n	8005e08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0c:	f003 0310 	and.w	r3, r3, #16
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00a      	beq.n	8005e2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00a      	beq.n	8005e4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	430a      	orrs	r2, r1
 8005e4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01a      	beq.n	8005e8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e76:	d10a      	bne.n	8005e8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
  }
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b098      	sub	sp, #96	; 0x60
 8005ec0:	af02      	add	r7, sp, #8
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ecc:	f7fc f8c2 	bl	8002054 <HAL_GetTick>
 8005ed0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d12e      	bne.n	8005f3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ee0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f88c 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d021      	beq.n	8005f3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f02:	e853 3f00 	ldrex	r3, [r3]
 8005f06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f0e:	653b      	str	r3, [r7, #80]	; 0x50
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f18:	647b      	str	r3, [r7, #68]	; 0x44
 8005f1a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f20:	e841 2300 	strex	r3, r2, [r1]
 8005f24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1e6      	bne.n	8005efa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e062      	b.n	8006004 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d149      	bne.n	8005fe0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f54:	2200      	movs	r2, #0
 8005f56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f856 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d03c      	beq.n	8005fe0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6e:	e853 3f00 	ldrex	r3, [r3]
 8005f72:	623b      	str	r3, [r7, #32]
   return(result);
 8005f74:	6a3b      	ldr	r3, [r7, #32]
 8005f76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	461a      	mov	r2, r3
 8005f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f84:	633b      	str	r3, [r7, #48]	; 0x30
 8005f86:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e6      	bne.n	8005f66 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	e853 3f00 	ldrex	r3, [r3]
 8005fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0301 	bic.w	r3, r3, #1
 8005fae:	64bb      	str	r3, [r7, #72]	; 0x48
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fb8:	61fa      	str	r2, [r7, #28]
 8005fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbc:	69b9      	ldr	r1, [r7, #24]
 8005fbe:	69fa      	ldr	r2, [r7, #28]
 8005fc0:	e841 2300 	strex	r3, r2, [r1]
 8005fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e5      	bne.n	8005f98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e011      	b.n	8006004 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3758      	adds	r7, #88	; 0x58
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	603b      	str	r3, [r7, #0]
 8006018:	4613      	mov	r3, r2
 800601a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800601c:	e049      	b.n	80060b2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006024:	d045      	beq.n	80060b2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006026:	f7fc f815 	bl	8002054 <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	429a      	cmp	r2, r3
 8006034:	d302      	bcc.n	800603c <UART_WaitOnFlagUntilTimeout+0x30>
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e048      	b.n	80060d2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0304 	and.w	r3, r3, #4
 800604a:	2b00      	cmp	r3, #0
 800604c:	d031      	beq.n	80060b2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	f003 0308 	and.w	r3, r3, #8
 8006058:	2b08      	cmp	r3, #8
 800605a:	d110      	bne.n	800607e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2208      	movs	r2, #8
 8006062:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 f8ff 	bl	8006268 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2208      	movs	r2, #8
 800606e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e029      	b.n	80060d2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	69db      	ldr	r3, [r3, #28]
 8006084:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006088:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800608c:	d111      	bne.n	80060b2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006096:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 f8e5 	bl	8006268 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e00f      	b.n	80060d2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	69da      	ldr	r2, [r3, #28]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	4013      	ands	r3, r2
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	429a      	cmp	r2, r3
 80060c0:	bf0c      	ite	eq
 80060c2:	2301      	moveq	r3, #1
 80060c4:	2300      	movne	r3, #0
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	461a      	mov	r2, r3
 80060ca:	79fb      	ldrb	r3, [r7, #7]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d0a6      	beq.n	800601e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
	...

080060dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060dc:	b480      	push	{r7}
 80060de:	b097      	sub	sp, #92	; 0x5c
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	4613      	mov	r3, r2
 80060e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	88fa      	ldrh	r2, [r7, #6]
 80060f4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	88fa      	ldrh	r2, [r7, #6]
 80060fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800610e:	d10e      	bne.n	800612e <UART_Start_Receive_IT+0x52>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d105      	bne.n	8006124 <UART_Start_Receive_IT+0x48>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800611e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006122:	e02d      	b.n	8006180 <UART_Start_Receive_IT+0xa4>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	22ff      	movs	r2, #255	; 0xff
 8006128:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800612c:	e028      	b.n	8006180 <UART_Start_Receive_IT+0xa4>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10d      	bne.n	8006152 <UART_Start_Receive_IT+0x76>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d104      	bne.n	8006148 <UART_Start_Receive_IT+0x6c>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	22ff      	movs	r2, #255	; 0xff
 8006142:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006146:	e01b      	b.n	8006180 <UART_Start_Receive_IT+0xa4>
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	227f      	movs	r2, #127	; 0x7f
 800614c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006150:	e016      	b.n	8006180 <UART_Start_Receive_IT+0xa4>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800615a:	d10d      	bne.n	8006178 <UART_Start_Receive_IT+0x9c>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d104      	bne.n	800616e <UART_Start_Receive_IT+0x92>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	227f      	movs	r2, #127	; 0x7f
 8006168:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800616c:	e008      	b.n	8006180 <UART_Start_Receive_IT+0xa4>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	223f      	movs	r2, #63	; 0x3f
 8006172:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006176:	e003      	b.n	8006180 <UART_Start_Receive_IT+0xa4>
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2222      	movs	r2, #34	; 0x22
 800618c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3308      	adds	r3, #8
 8006196:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006198:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800619a:	e853 3f00 	ldrex	r3, [r3]
 800619e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	f043 0301 	orr.w	r3, r3, #1
 80061a6:	657b      	str	r3, [r7, #84]	; 0x54
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3308      	adds	r3, #8
 80061ae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80061b0:	64ba      	str	r2, [r7, #72]	; 0x48
 80061b2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80061b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061b8:	e841 2300 	strex	r3, r2, [r1]
 80061bc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80061be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1e5      	bne.n	8006190 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061cc:	d107      	bne.n	80061de <UART_Start_Receive_IT+0x102>
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d103      	bne.n	80061de <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4a21      	ldr	r2, [pc, #132]	; (8006260 <UART_Start_Receive_IT+0x184>)
 80061da:	669a      	str	r2, [r3, #104]	; 0x68
 80061dc:	e002      	b.n	80061e4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	4a20      	ldr	r2, [pc, #128]	; (8006264 <UART_Start_Receive_IT+0x188>)
 80061e2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d019      	beq.n	8006220 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f4:	e853 3f00 	ldrex	r3, [r3]
 80061f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006200:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800620a:	637b      	str	r3, [r7, #52]	; 0x34
 800620c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006210:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006212:	e841 2300 	strex	r3, r2, [r1]
 8006216:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1e6      	bne.n	80061ec <UART_Start_Receive_IT+0x110>
 800621e:	e018      	b.n	8006252 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	e853 3f00 	ldrex	r3, [r3]
 800622c:	613b      	str	r3, [r7, #16]
   return(result);
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f043 0320 	orr.w	r3, r3, #32
 8006234:	653b      	str	r3, [r7, #80]	; 0x50
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800623e:	623b      	str	r3, [r7, #32]
 8006240:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006242:	69f9      	ldr	r1, [r7, #28]
 8006244:	6a3a      	ldr	r2, [r7, #32]
 8006246:	e841 2300 	strex	r3, r2, [r1]
 800624a:	61bb      	str	r3, [r7, #24]
   return(result);
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1e6      	bne.n	8006220 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	375c      	adds	r7, #92	; 0x5c
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr
 8006260:	0800656d 	.word	0x0800656d
 8006264:	080063b1 	.word	0x080063b1

08006268 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006268:	b480      	push	{r7}
 800626a:	b095      	sub	sp, #84	; 0x54
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800627e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006280:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006284:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800628e:	643b      	str	r3, [r7, #64]	; 0x40
 8006290:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006292:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006294:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006296:	e841 2300 	strex	r3, r2, [r1]
 800629a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800629c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1e6      	bne.n	8006270 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	3308      	adds	r3, #8
 80062a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062aa:	6a3b      	ldr	r3, [r7, #32]
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	f023 0301 	bic.w	r3, r3, #1
 80062b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3308      	adds	r3, #8
 80062c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80062c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80062c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80062ca:	e841 2300 	strex	r3, r2, [r1]
 80062ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1e5      	bne.n	80062a2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d118      	bne.n	8006310 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	e853 3f00 	ldrex	r3, [r3]
 80062ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f023 0310 	bic.w	r3, r3, #16
 80062f2:	647b      	str	r3, [r7, #68]	; 0x44
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	461a      	mov	r2, r3
 80062fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006300:	6979      	ldr	r1, [r7, #20]
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	e841 2300 	strex	r3, r2, [r1]
 8006308:	613b      	str	r3, [r7, #16]
   return(result);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1e6      	bne.n	80062de <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2220      	movs	r2, #32
 8006314:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006324:	bf00      	nop
 8006326:	3754      	adds	r7, #84	; 0x54
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	f7ff fa44 	bl	80057dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006354:	bf00      	nop
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b088      	sub	sp, #32
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	e853 3f00 	ldrex	r3, [r3]
 8006370:	60bb      	str	r3, [r7, #8]
   return(result);
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006378:	61fb      	str	r3, [r7, #28]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	461a      	mov	r2, r3
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	61bb      	str	r3, [r7, #24]
 8006384:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006386:	6979      	ldr	r1, [r7, #20]
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	e841 2300 	strex	r3, r2, [r1]
 800638e:	613b      	str	r3, [r7, #16]
   return(result);
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1e6      	bne.n	8006364 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2220      	movs	r2, #32
 800639a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7ff fa10 	bl	80057c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063a8:	bf00      	nop
 80063aa:	3720      	adds	r7, #32
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b09c      	sub	sp, #112	; 0x70
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80063be:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063c8:	2b22      	cmp	r3, #34	; 0x22
 80063ca:	f040 80be 	bne.w	800654a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80063d4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80063d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80063dc:	b2d9      	uxtb	r1, r3
 80063de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80063e2:	b2da      	uxtb	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e8:	400a      	ands	r2, r1
 80063ea:	b2d2      	uxtb	r2, r2
 80063ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f2:	1c5a      	adds	r2, r3, #1
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80063fe:	b29b      	uxth	r3, r3
 8006400:	3b01      	subs	r3, #1
 8006402:	b29a      	uxth	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006410:	b29b      	uxth	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	f040 80a3 	bne.w	800655e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006420:	e853 3f00 	ldrex	r3, [r3]
 8006424:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006428:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800642c:	66bb      	str	r3, [r7, #104]	; 0x68
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006436:	65bb      	str	r3, [r7, #88]	; 0x58
 8006438:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800643c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800643e:	e841 2300 	strex	r3, r2, [r1]
 8006442:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006444:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1e6      	bne.n	8006418 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3308      	adds	r3, #8
 8006450:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006454:	e853 3f00 	ldrex	r3, [r3]
 8006458:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800645a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800645c:	f023 0301 	bic.w	r3, r3, #1
 8006460:	667b      	str	r3, [r7, #100]	; 0x64
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	3308      	adds	r3, #8
 8006468:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800646a:	647a      	str	r2, [r7, #68]	; 0x44
 800646c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006470:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006472:	e841 2300 	strex	r3, r2, [r1]
 8006476:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1e5      	bne.n	800644a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2220      	movs	r2, #32
 8006482:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a34      	ldr	r2, [pc, #208]	; (8006568 <UART_RxISR_8BIT+0x1b8>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d01f      	beq.n	80064dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d018      	beq.n	80064dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	623b      	str	r3, [r7, #32]
   return(result);
 80064b8:	6a3b      	ldr	r3, [r7, #32]
 80064ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80064be:	663b      	str	r3, [r7, #96]	; 0x60
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	461a      	mov	r2, r3
 80064c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064c8:	633b      	str	r3, [r7, #48]	; 0x30
 80064ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064d0:	e841 2300 	strex	r3, r2, [r1]
 80064d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e6      	bne.n	80064aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d12e      	bne.n	8006542 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	e853 3f00 	ldrex	r3, [r3]
 80064f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f023 0310 	bic.w	r3, r3, #16
 80064fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	461a      	mov	r2, r3
 8006506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006508:	61fb      	str	r3, [r7, #28]
 800650a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650c:	69b9      	ldr	r1, [r7, #24]
 800650e:	69fa      	ldr	r2, [r7, #28]
 8006510:	e841 2300 	strex	r3, r2, [r1]
 8006514:	617b      	str	r3, [r7, #20]
   return(result);
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d1e6      	bne.n	80064ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	69db      	ldr	r3, [r3, #28]
 8006522:	f003 0310 	and.w	r3, r3, #16
 8006526:	2b10      	cmp	r3, #16
 8006528:	d103      	bne.n	8006532 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2210      	movs	r2, #16
 8006530:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006538:	4619      	mov	r1, r3
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f7ff f958 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006540:	e00d      	b.n	800655e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fb fa0a 	bl	800195c <HAL_UART_RxCpltCallback>
}
 8006548:	e009      	b.n	800655e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	8b1b      	ldrh	r3, [r3, #24]
 8006550:	b29a      	uxth	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0208 	orr.w	r2, r2, #8
 800655a:	b292      	uxth	r2, r2
 800655c:	831a      	strh	r2, [r3, #24]
}
 800655e:	bf00      	nop
 8006560:	3770      	adds	r7, #112	; 0x70
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	40008000 	.word	0x40008000

0800656c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b09c      	sub	sp, #112	; 0x70
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800657a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006584:	2b22      	cmp	r3, #34	; 0x22
 8006586:	f040 80be 	bne.w	8006706 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006590:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006598:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800659a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800659e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80065a2:	4013      	ands	r3, r2
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80065a8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ae:	1c9a      	adds	r2, r3, #2
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3b01      	subs	r3, #1
 80065be:	b29a      	uxth	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f040 80a3 	bne.w	800671a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80065e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065e8:	667b      	str	r3, [r7, #100]	; 0x64
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	461a      	mov	r2, r3
 80065f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80065f2:	657b      	str	r3, [r7, #84]	; 0x54
 80065f4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80065f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1e6      	bne.n	80065d4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	3308      	adds	r3, #8
 800660c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006610:	e853 3f00 	ldrex	r3, [r3]
 8006614:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	f023 0301 	bic.w	r3, r3, #1
 800661c:	663b      	str	r3, [r7, #96]	; 0x60
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	3308      	adds	r3, #8
 8006624:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006626:	643a      	str	r2, [r7, #64]	; 0x40
 8006628:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800662c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1e5      	bne.n	8006606 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a34      	ldr	r2, [pc, #208]	; (8006724 <UART_RxISR_16BIT+0x1b8>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d01f      	beq.n	8006698 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d018      	beq.n	8006698 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	e853 3f00 	ldrex	r3, [r3]
 8006672:	61fb      	str	r3, [r7, #28]
   return(result);
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800667a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	461a      	mov	r2, r3
 8006682:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006684:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006686:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800668a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e6      	bne.n	8006666 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800669c:	2b01      	cmp	r3, #1
 800669e:	d12e      	bne.n	80066fe <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	e853 3f00 	ldrex	r3, [r3]
 80066b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f023 0310 	bic.w	r3, r3, #16
 80066ba:	65bb      	str	r3, [r7, #88]	; 0x58
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	461a      	mov	r2, r3
 80066c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80066c4:	61bb      	str	r3, [r7, #24]
 80066c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c8:	6979      	ldr	r1, [r7, #20]
 80066ca:	69ba      	ldr	r2, [r7, #24]
 80066cc:	e841 2300 	strex	r3, r2, [r1]
 80066d0:	613b      	str	r3, [r7, #16]
   return(result);
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1e6      	bne.n	80066a6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	f003 0310 	and.w	r3, r3, #16
 80066e2:	2b10      	cmp	r3, #16
 80066e4:	d103      	bne.n	80066ee <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2210      	movs	r2, #16
 80066ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80066f4:	4619      	mov	r1, r3
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7ff f87a 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80066fc:	e00d      	b.n	800671a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fb f92c 	bl	800195c <HAL_UART_RxCpltCallback>
}
 8006704:	e009      	b.n	800671a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	8b1b      	ldrh	r3, [r3, #24]
 800670c:	b29a      	uxth	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f042 0208 	orr.w	r2, r2, #8
 8006716:	b292      	uxth	r2, r2
 8006718:	831a      	strh	r2, [r3, #24]
}
 800671a:	bf00      	nop
 800671c:	3770      	adds	r7, #112	; 0x70
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	40008000 	.word	0x40008000

08006728 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <__cvt>:
 800673c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006740:	ec55 4b10 	vmov	r4, r5, d0
 8006744:	2d00      	cmp	r5, #0
 8006746:	460e      	mov	r6, r1
 8006748:	4619      	mov	r1, r3
 800674a:	462b      	mov	r3, r5
 800674c:	bfbb      	ittet	lt
 800674e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006752:	461d      	movlt	r5, r3
 8006754:	2300      	movge	r3, #0
 8006756:	232d      	movlt	r3, #45	; 0x2d
 8006758:	700b      	strb	r3, [r1, #0]
 800675a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800675c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006760:	4691      	mov	r9, r2
 8006762:	f023 0820 	bic.w	r8, r3, #32
 8006766:	bfbc      	itt	lt
 8006768:	4622      	movlt	r2, r4
 800676a:	4614      	movlt	r4, r2
 800676c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006770:	d005      	beq.n	800677e <__cvt+0x42>
 8006772:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006776:	d100      	bne.n	800677a <__cvt+0x3e>
 8006778:	3601      	adds	r6, #1
 800677a:	2102      	movs	r1, #2
 800677c:	e000      	b.n	8006780 <__cvt+0x44>
 800677e:	2103      	movs	r1, #3
 8006780:	ab03      	add	r3, sp, #12
 8006782:	9301      	str	r3, [sp, #4]
 8006784:	ab02      	add	r3, sp, #8
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	ec45 4b10 	vmov	d0, r4, r5
 800678c:	4653      	mov	r3, sl
 800678e:	4632      	mov	r2, r6
 8006790:	f001 f8be 	bl	8007910 <_dtoa_r>
 8006794:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006798:	4607      	mov	r7, r0
 800679a:	d102      	bne.n	80067a2 <__cvt+0x66>
 800679c:	f019 0f01 	tst.w	r9, #1
 80067a0:	d022      	beq.n	80067e8 <__cvt+0xac>
 80067a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067a6:	eb07 0906 	add.w	r9, r7, r6
 80067aa:	d110      	bne.n	80067ce <__cvt+0x92>
 80067ac:	783b      	ldrb	r3, [r7, #0]
 80067ae:	2b30      	cmp	r3, #48	; 0x30
 80067b0:	d10a      	bne.n	80067c8 <__cvt+0x8c>
 80067b2:	2200      	movs	r2, #0
 80067b4:	2300      	movs	r3, #0
 80067b6:	4620      	mov	r0, r4
 80067b8:	4629      	mov	r1, r5
 80067ba:	f7fa f985 	bl	8000ac8 <__aeabi_dcmpeq>
 80067be:	b918      	cbnz	r0, 80067c8 <__cvt+0x8c>
 80067c0:	f1c6 0601 	rsb	r6, r6, #1
 80067c4:	f8ca 6000 	str.w	r6, [sl]
 80067c8:	f8da 3000 	ldr.w	r3, [sl]
 80067cc:	4499      	add	r9, r3
 80067ce:	2200      	movs	r2, #0
 80067d0:	2300      	movs	r3, #0
 80067d2:	4620      	mov	r0, r4
 80067d4:	4629      	mov	r1, r5
 80067d6:	f7fa f977 	bl	8000ac8 <__aeabi_dcmpeq>
 80067da:	b108      	cbz	r0, 80067e0 <__cvt+0xa4>
 80067dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80067e0:	2230      	movs	r2, #48	; 0x30
 80067e2:	9b03      	ldr	r3, [sp, #12]
 80067e4:	454b      	cmp	r3, r9
 80067e6:	d307      	bcc.n	80067f8 <__cvt+0xbc>
 80067e8:	9b03      	ldr	r3, [sp, #12]
 80067ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80067ec:	1bdb      	subs	r3, r3, r7
 80067ee:	4638      	mov	r0, r7
 80067f0:	6013      	str	r3, [r2, #0]
 80067f2:	b004      	add	sp, #16
 80067f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067f8:	1c59      	adds	r1, r3, #1
 80067fa:	9103      	str	r1, [sp, #12]
 80067fc:	701a      	strb	r2, [r3, #0]
 80067fe:	e7f0      	b.n	80067e2 <__cvt+0xa6>

08006800 <__exponent>:
 8006800:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006802:	4603      	mov	r3, r0
 8006804:	2900      	cmp	r1, #0
 8006806:	bfb8      	it	lt
 8006808:	4249      	neglt	r1, r1
 800680a:	f803 2b02 	strb.w	r2, [r3], #2
 800680e:	bfb4      	ite	lt
 8006810:	222d      	movlt	r2, #45	; 0x2d
 8006812:	222b      	movge	r2, #43	; 0x2b
 8006814:	2909      	cmp	r1, #9
 8006816:	7042      	strb	r2, [r0, #1]
 8006818:	dd2a      	ble.n	8006870 <__exponent+0x70>
 800681a:	f10d 0207 	add.w	r2, sp, #7
 800681e:	4617      	mov	r7, r2
 8006820:	260a      	movs	r6, #10
 8006822:	4694      	mov	ip, r2
 8006824:	fb91 f5f6 	sdiv	r5, r1, r6
 8006828:	fb06 1415 	mls	r4, r6, r5, r1
 800682c:	3430      	adds	r4, #48	; 0x30
 800682e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006832:	460c      	mov	r4, r1
 8006834:	2c63      	cmp	r4, #99	; 0x63
 8006836:	f102 32ff 	add.w	r2, r2, #4294967295
 800683a:	4629      	mov	r1, r5
 800683c:	dcf1      	bgt.n	8006822 <__exponent+0x22>
 800683e:	3130      	adds	r1, #48	; 0x30
 8006840:	f1ac 0402 	sub.w	r4, ip, #2
 8006844:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006848:	1c41      	adds	r1, r0, #1
 800684a:	4622      	mov	r2, r4
 800684c:	42ba      	cmp	r2, r7
 800684e:	d30a      	bcc.n	8006866 <__exponent+0x66>
 8006850:	f10d 0209 	add.w	r2, sp, #9
 8006854:	eba2 020c 	sub.w	r2, r2, ip
 8006858:	42bc      	cmp	r4, r7
 800685a:	bf88      	it	hi
 800685c:	2200      	movhi	r2, #0
 800685e:	4413      	add	r3, r2
 8006860:	1a18      	subs	r0, r3, r0
 8006862:	b003      	add	sp, #12
 8006864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006866:	f812 5b01 	ldrb.w	r5, [r2], #1
 800686a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800686e:	e7ed      	b.n	800684c <__exponent+0x4c>
 8006870:	2330      	movs	r3, #48	; 0x30
 8006872:	3130      	adds	r1, #48	; 0x30
 8006874:	7083      	strb	r3, [r0, #2]
 8006876:	70c1      	strb	r1, [r0, #3]
 8006878:	1d03      	adds	r3, r0, #4
 800687a:	e7f1      	b.n	8006860 <__exponent+0x60>

0800687c <_printf_float>:
 800687c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006880:	ed2d 8b02 	vpush	{d8}
 8006884:	b08d      	sub	sp, #52	; 0x34
 8006886:	460c      	mov	r4, r1
 8006888:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800688c:	4616      	mov	r6, r2
 800688e:	461f      	mov	r7, r3
 8006890:	4605      	mov	r5, r0
 8006892:	f000 ff37 	bl	8007704 <_localeconv_r>
 8006896:	f8d0 a000 	ldr.w	sl, [r0]
 800689a:	4650      	mov	r0, sl
 800689c:	f7f9 fce8 	bl	8000270 <strlen>
 80068a0:	2300      	movs	r3, #0
 80068a2:	930a      	str	r3, [sp, #40]	; 0x28
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	9305      	str	r3, [sp, #20]
 80068a8:	f8d8 3000 	ldr.w	r3, [r8]
 80068ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80068b0:	3307      	adds	r3, #7
 80068b2:	f023 0307 	bic.w	r3, r3, #7
 80068b6:	f103 0208 	add.w	r2, r3, #8
 80068ba:	f8c8 2000 	str.w	r2, [r8]
 80068be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80068c6:	9307      	str	r3, [sp, #28]
 80068c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80068cc:	ee08 0a10 	vmov	s16, r0
 80068d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80068d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068d8:	4b9e      	ldr	r3, [pc, #632]	; (8006b54 <_printf_float+0x2d8>)
 80068da:	f04f 32ff 	mov.w	r2, #4294967295
 80068de:	f7fa f925 	bl	8000b2c <__aeabi_dcmpun>
 80068e2:	bb88      	cbnz	r0, 8006948 <_printf_float+0xcc>
 80068e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068e8:	4b9a      	ldr	r3, [pc, #616]	; (8006b54 <_printf_float+0x2d8>)
 80068ea:	f04f 32ff 	mov.w	r2, #4294967295
 80068ee:	f7fa f8ff 	bl	8000af0 <__aeabi_dcmple>
 80068f2:	bb48      	cbnz	r0, 8006948 <_printf_float+0xcc>
 80068f4:	2200      	movs	r2, #0
 80068f6:	2300      	movs	r3, #0
 80068f8:	4640      	mov	r0, r8
 80068fa:	4649      	mov	r1, r9
 80068fc:	f7fa f8ee 	bl	8000adc <__aeabi_dcmplt>
 8006900:	b110      	cbz	r0, 8006908 <_printf_float+0x8c>
 8006902:	232d      	movs	r3, #45	; 0x2d
 8006904:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006908:	4a93      	ldr	r2, [pc, #588]	; (8006b58 <_printf_float+0x2dc>)
 800690a:	4b94      	ldr	r3, [pc, #592]	; (8006b5c <_printf_float+0x2e0>)
 800690c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006910:	bf94      	ite	ls
 8006912:	4690      	movls	r8, r2
 8006914:	4698      	movhi	r8, r3
 8006916:	2303      	movs	r3, #3
 8006918:	6123      	str	r3, [r4, #16]
 800691a:	9b05      	ldr	r3, [sp, #20]
 800691c:	f023 0304 	bic.w	r3, r3, #4
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	f04f 0900 	mov.w	r9, #0
 8006926:	9700      	str	r7, [sp, #0]
 8006928:	4633      	mov	r3, r6
 800692a:	aa0b      	add	r2, sp, #44	; 0x2c
 800692c:	4621      	mov	r1, r4
 800692e:	4628      	mov	r0, r5
 8006930:	f000 f9da 	bl	8006ce8 <_printf_common>
 8006934:	3001      	adds	r0, #1
 8006936:	f040 8090 	bne.w	8006a5a <_printf_float+0x1de>
 800693a:	f04f 30ff 	mov.w	r0, #4294967295
 800693e:	b00d      	add	sp, #52	; 0x34
 8006940:	ecbd 8b02 	vpop	{d8}
 8006944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006948:	4642      	mov	r2, r8
 800694a:	464b      	mov	r3, r9
 800694c:	4640      	mov	r0, r8
 800694e:	4649      	mov	r1, r9
 8006950:	f7fa f8ec 	bl	8000b2c <__aeabi_dcmpun>
 8006954:	b140      	cbz	r0, 8006968 <_printf_float+0xec>
 8006956:	464b      	mov	r3, r9
 8006958:	2b00      	cmp	r3, #0
 800695a:	bfbc      	itt	lt
 800695c:	232d      	movlt	r3, #45	; 0x2d
 800695e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006962:	4a7f      	ldr	r2, [pc, #508]	; (8006b60 <_printf_float+0x2e4>)
 8006964:	4b7f      	ldr	r3, [pc, #508]	; (8006b64 <_printf_float+0x2e8>)
 8006966:	e7d1      	b.n	800690c <_printf_float+0x90>
 8006968:	6863      	ldr	r3, [r4, #4]
 800696a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800696e:	9206      	str	r2, [sp, #24]
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	d13f      	bne.n	80069f4 <_printf_float+0x178>
 8006974:	2306      	movs	r3, #6
 8006976:	6063      	str	r3, [r4, #4]
 8006978:	9b05      	ldr	r3, [sp, #20]
 800697a:	6861      	ldr	r1, [r4, #4]
 800697c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006980:	2300      	movs	r3, #0
 8006982:	9303      	str	r3, [sp, #12]
 8006984:	ab0a      	add	r3, sp, #40	; 0x28
 8006986:	e9cd b301 	strd	fp, r3, [sp, #4]
 800698a:	ab09      	add	r3, sp, #36	; 0x24
 800698c:	ec49 8b10 	vmov	d0, r8, r9
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	6022      	str	r2, [r4, #0]
 8006994:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006998:	4628      	mov	r0, r5
 800699a:	f7ff fecf 	bl	800673c <__cvt>
 800699e:	9b06      	ldr	r3, [sp, #24]
 80069a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069a2:	2b47      	cmp	r3, #71	; 0x47
 80069a4:	4680      	mov	r8, r0
 80069a6:	d108      	bne.n	80069ba <_printf_float+0x13e>
 80069a8:	1cc8      	adds	r0, r1, #3
 80069aa:	db02      	blt.n	80069b2 <_printf_float+0x136>
 80069ac:	6863      	ldr	r3, [r4, #4]
 80069ae:	4299      	cmp	r1, r3
 80069b0:	dd41      	ble.n	8006a36 <_printf_float+0x1ba>
 80069b2:	f1ab 0302 	sub.w	r3, fp, #2
 80069b6:	fa5f fb83 	uxtb.w	fp, r3
 80069ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069be:	d820      	bhi.n	8006a02 <_printf_float+0x186>
 80069c0:	3901      	subs	r1, #1
 80069c2:	465a      	mov	r2, fp
 80069c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80069c8:	9109      	str	r1, [sp, #36]	; 0x24
 80069ca:	f7ff ff19 	bl	8006800 <__exponent>
 80069ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069d0:	1813      	adds	r3, r2, r0
 80069d2:	2a01      	cmp	r2, #1
 80069d4:	4681      	mov	r9, r0
 80069d6:	6123      	str	r3, [r4, #16]
 80069d8:	dc02      	bgt.n	80069e0 <_printf_float+0x164>
 80069da:	6822      	ldr	r2, [r4, #0]
 80069dc:	07d2      	lsls	r2, r2, #31
 80069de:	d501      	bpl.n	80069e4 <_printf_float+0x168>
 80069e0:	3301      	adds	r3, #1
 80069e2:	6123      	str	r3, [r4, #16]
 80069e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d09c      	beq.n	8006926 <_printf_float+0xaa>
 80069ec:	232d      	movs	r3, #45	; 0x2d
 80069ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069f2:	e798      	b.n	8006926 <_printf_float+0xaa>
 80069f4:	9a06      	ldr	r2, [sp, #24]
 80069f6:	2a47      	cmp	r2, #71	; 0x47
 80069f8:	d1be      	bne.n	8006978 <_printf_float+0xfc>
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1bc      	bne.n	8006978 <_printf_float+0xfc>
 80069fe:	2301      	movs	r3, #1
 8006a00:	e7b9      	b.n	8006976 <_printf_float+0xfa>
 8006a02:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a06:	d118      	bne.n	8006a3a <_printf_float+0x1be>
 8006a08:	2900      	cmp	r1, #0
 8006a0a:	6863      	ldr	r3, [r4, #4]
 8006a0c:	dd0b      	ble.n	8006a26 <_printf_float+0x1aa>
 8006a0e:	6121      	str	r1, [r4, #16]
 8006a10:	b913      	cbnz	r3, 8006a18 <_printf_float+0x19c>
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	07d0      	lsls	r0, r2, #31
 8006a16:	d502      	bpl.n	8006a1e <_printf_float+0x1a2>
 8006a18:	3301      	adds	r3, #1
 8006a1a:	440b      	add	r3, r1
 8006a1c:	6123      	str	r3, [r4, #16]
 8006a1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a20:	f04f 0900 	mov.w	r9, #0
 8006a24:	e7de      	b.n	80069e4 <_printf_float+0x168>
 8006a26:	b913      	cbnz	r3, 8006a2e <_printf_float+0x1b2>
 8006a28:	6822      	ldr	r2, [r4, #0]
 8006a2a:	07d2      	lsls	r2, r2, #31
 8006a2c:	d501      	bpl.n	8006a32 <_printf_float+0x1b6>
 8006a2e:	3302      	adds	r3, #2
 8006a30:	e7f4      	b.n	8006a1c <_printf_float+0x1a0>
 8006a32:	2301      	movs	r3, #1
 8006a34:	e7f2      	b.n	8006a1c <_printf_float+0x1a0>
 8006a36:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a3c:	4299      	cmp	r1, r3
 8006a3e:	db05      	blt.n	8006a4c <_printf_float+0x1d0>
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	6121      	str	r1, [r4, #16]
 8006a44:	07d8      	lsls	r0, r3, #31
 8006a46:	d5ea      	bpl.n	8006a1e <_printf_float+0x1a2>
 8006a48:	1c4b      	adds	r3, r1, #1
 8006a4a:	e7e7      	b.n	8006a1c <_printf_float+0x1a0>
 8006a4c:	2900      	cmp	r1, #0
 8006a4e:	bfd4      	ite	le
 8006a50:	f1c1 0202 	rsble	r2, r1, #2
 8006a54:	2201      	movgt	r2, #1
 8006a56:	4413      	add	r3, r2
 8006a58:	e7e0      	b.n	8006a1c <_printf_float+0x1a0>
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	055a      	lsls	r2, r3, #21
 8006a5e:	d407      	bmi.n	8006a70 <_printf_float+0x1f4>
 8006a60:	6923      	ldr	r3, [r4, #16]
 8006a62:	4642      	mov	r2, r8
 8006a64:	4631      	mov	r1, r6
 8006a66:	4628      	mov	r0, r5
 8006a68:	47b8      	blx	r7
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	d12c      	bne.n	8006ac8 <_printf_float+0x24c>
 8006a6e:	e764      	b.n	800693a <_printf_float+0xbe>
 8006a70:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a74:	f240 80e0 	bls.w	8006c38 <_printf_float+0x3bc>
 8006a78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f7fa f822 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d034      	beq.n	8006af2 <_printf_float+0x276>
 8006a88:	4a37      	ldr	r2, [pc, #220]	; (8006b68 <_printf_float+0x2ec>)
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4631      	mov	r1, r6
 8006a8e:	4628      	mov	r0, r5
 8006a90:	47b8      	blx	r7
 8006a92:	3001      	adds	r0, #1
 8006a94:	f43f af51 	beq.w	800693a <_printf_float+0xbe>
 8006a98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	db02      	blt.n	8006aa6 <_printf_float+0x22a>
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	07d8      	lsls	r0, r3, #31
 8006aa4:	d510      	bpl.n	8006ac8 <_printf_float+0x24c>
 8006aa6:	ee18 3a10 	vmov	r3, s16
 8006aaa:	4652      	mov	r2, sl
 8006aac:	4631      	mov	r1, r6
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b8      	blx	r7
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	f43f af41 	beq.w	800693a <_printf_float+0xbe>
 8006ab8:	f04f 0800 	mov.w	r8, #0
 8006abc:	f104 091a 	add.w	r9, r4, #26
 8006ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	4543      	cmp	r3, r8
 8006ac6:	dc09      	bgt.n	8006adc <_printf_float+0x260>
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	079b      	lsls	r3, r3, #30
 8006acc:	f100 8107 	bmi.w	8006cde <_printf_float+0x462>
 8006ad0:	68e0      	ldr	r0, [r4, #12]
 8006ad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ad4:	4298      	cmp	r0, r3
 8006ad6:	bfb8      	it	lt
 8006ad8:	4618      	movlt	r0, r3
 8006ada:	e730      	b.n	800693e <_printf_float+0xc2>
 8006adc:	2301      	movs	r3, #1
 8006ade:	464a      	mov	r2, r9
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	47b8      	blx	r7
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	f43f af27 	beq.w	800693a <_printf_float+0xbe>
 8006aec:	f108 0801 	add.w	r8, r8, #1
 8006af0:	e7e6      	b.n	8006ac0 <_printf_float+0x244>
 8006af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	dc39      	bgt.n	8006b6c <_printf_float+0x2f0>
 8006af8:	4a1b      	ldr	r2, [pc, #108]	; (8006b68 <_printf_float+0x2ec>)
 8006afa:	2301      	movs	r3, #1
 8006afc:	4631      	mov	r1, r6
 8006afe:	4628      	mov	r0, r5
 8006b00:	47b8      	blx	r7
 8006b02:	3001      	adds	r0, #1
 8006b04:	f43f af19 	beq.w	800693a <_printf_float+0xbe>
 8006b08:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	d102      	bne.n	8006b16 <_printf_float+0x29a>
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	07d9      	lsls	r1, r3, #31
 8006b14:	d5d8      	bpl.n	8006ac8 <_printf_float+0x24c>
 8006b16:	ee18 3a10 	vmov	r3, s16
 8006b1a:	4652      	mov	r2, sl
 8006b1c:	4631      	mov	r1, r6
 8006b1e:	4628      	mov	r0, r5
 8006b20:	47b8      	blx	r7
 8006b22:	3001      	adds	r0, #1
 8006b24:	f43f af09 	beq.w	800693a <_printf_float+0xbe>
 8006b28:	f04f 0900 	mov.w	r9, #0
 8006b2c:	f104 0a1a 	add.w	sl, r4, #26
 8006b30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b32:	425b      	negs	r3, r3
 8006b34:	454b      	cmp	r3, r9
 8006b36:	dc01      	bgt.n	8006b3c <_printf_float+0x2c0>
 8006b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b3a:	e792      	b.n	8006a62 <_printf_float+0x1e6>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	4652      	mov	r2, sl
 8006b40:	4631      	mov	r1, r6
 8006b42:	4628      	mov	r0, r5
 8006b44:	47b8      	blx	r7
 8006b46:	3001      	adds	r0, #1
 8006b48:	f43f aef7 	beq.w	800693a <_printf_float+0xbe>
 8006b4c:	f109 0901 	add.w	r9, r9, #1
 8006b50:	e7ee      	b.n	8006b30 <_printf_float+0x2b4>
 8006b52:	bf00      	nop
 8006b54:	7fefffff 	.word	0x7fefffff
 8006b58:	0800b84c 	.word	0x0800b84c
 8006b5c:	0800b850 	.word	0x0800b850
 8006b60:	0800b854 	.word	0x0800b854
 8006b64:	0800b858 	.word	0x0800b858
 8006b68:	0800bbe8 	.word	0x0800bbe8
 8006b6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b70:	429a      	cmp	r2, r3
 8006b72:	bfa8      	it	ge
 8006b74:	461a      	movge	r2, r3
 8006b76:	2a00      	cmp	r2, #0
 8006b78:	4691      	mov	r9, r2
 8006b7a:	dc37      	bgt.n	8006bec <_printf_float+0x370>
 8006b7c:	f04f 0b00 	mov.w	fp, #0
 8006b80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b84:	f104 021a 	add.w	r2, r4, #26
 8006b88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b8a:	9305      	str	r3, [sp, #20]
 8006b8c:	eba3 0309 	sub.w	r3, r3, r9
 8006b90:	455b      	cmp	r3, fp
 8006b92:	dc33      	bgt.n	8006bfc <_printf_float+0x380>
 8006b94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	db3b      	blt.n	8006c14 <_printf_float+0x398>
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	07da      	lsls	r2, r3, #31
 8006ba0:	d438      	bmi.n	8006c14 <_printf_float+0x398>
 8006ba2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006ba6:	eba2 0903 	sub.w	r9, r2, r3
 8006baa:	9b05      	ldr	r3, [sp, #20]
 8006bac:	1ad2      	subs	r2, r2, r3
 8006bae:	4591      	cmp	r9, r2
 8006bb0:	bfa8      	it	ge
 8006bb2:	4691      	movge	r9, r2
 8006bb4:	f1b9 0f00 	cmp.w	r9, #0
 8006bb8:	dc35      	bgt.n	8006c26 <_printf_float+0x3aa>
 8006bba:	f04f 0800 	mov.w	r8, #0
 8006bbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bc2:	f104 0a1a 	add.w	sl, r4, #26
 8006bc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bca:	1a9b      	subs	r3, r3, r2
 8006bcc:	eba3 0309 	sub.w	r3, r3, r9
 8006bd0:	4543      	cmp	r3, r8
 8006bd2:	f77f af79 	ble.w	8006ac8 <_printf_float+0x24c>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	4652      	mov	r2, sl
 8006bda:	4631      	mov	r1, r6
 8006bdc:	4628      	mov	r0, r5
 8006bde:	47b8      	blx	r7
 8006be0:	3001      	adds	r0, #1
 8006be2:	f43f aeaa 	beq.w	800693a <_printf_float+0xbe>
 8006be6:	f108 0801 	add.w	r8, r8, #1
 8006bea:	e7ec      	b.n	8006bc6 <_printf_float+0x34a>
 8006bec:	4613      	mov	r3, r2
 8006bee:	4631      	mov	r1, r6
 8006bf0:	4642      	mov	r2, r8
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	47b8      	blx	r7
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d1c0      	bne.n	8006b7c <_printf_float+0x300>
 8006bfa:	e69e      	b.n	800693a <_printf_float+0xbe>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	4631      	mov	r1, r6
 8006c00:	4628      	mov	r0, r5
 8006c02:	9205      	str	r2, [sp, #20]
 8006c04:	47b8      	blx	r7
 8006c06:	3001      	adds	r0, #1
 8006c08:	f43f ae97 	beq.w	800693a <_printf_float+0xbe>
 8006c0c:	9a05      	ldr	r2, [sp, #20]
 8006c0e:	f10b 0b01 	add.w	fp, fp, #1
 8006c12:	e7b9      	b.n	8006b88 <_printf_float+0x30c>
 8006c14:	ee18 3a10 	vmov	r3, s16
 8006c18:	4652      	mov	r2, sl
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	47b8      	blx	r7
 8006c20:	3001      	adds	r0, #1
 8006c22:	d1be      	bne.n	8006ba2 <_printf_float+0x326>
 8006c24:	e689      	b.n	800693a <_printf_float+0xbe>
 8006c26:	9a05      	ldr	r2, [sp, #20]
 8006c28:	464b      	mov	r3, r9
 8006c2a:	4442      	add	r2, r8
 8006c2c:	4631      	mov	r1, r6
 8006c2e:	4628      	mov	r0, r5
 8006c30:	47b8      	blx	r7
 8006c32:	3001      	adds	r0, #1
 8006c34:	d1c1      	bne.n	8006bba <_printf_float+0x33e>
 8006c36:	e680      	b.n	800693a <_printf_float+0xbe>
 8006c38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c3a:	2a01      	cmp	r2, #1
 8006c3c:	dc01      	bgt.n	8006c42 <_printf_float+0x3c6>
 8006c3e:	07db      	lsls	r3, r3, #31
 8006c40:	d53a      	bpl.n	8006cb8 <_printf_float+0x43c>
 8006c42:	2301      	movs	r3, #1
 8006c44:	4642      	mov	r2, r8
 8006c46:	4631      	mov	r1, r6
 8006c48:	4628      	mov	r0, r5
 8006c4a:	47b8      	blx	r7
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	f43f ae74 	beq.w	800693a <_printf_float+0xbe>
 8006c52:	ee18 3a10 	vmov	r3, s16
 8006c56:	4652      	mov	r2, sl
 8006c58:	4631      	mov	r1, r6
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	47b8      	blx	r7
 8006c5e:	3001      	adds	r0, #1
 8006c60:	f43f ae6b 	beq.w	800693a <_printf_float+0xbe>
 8006c64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c68:	2200      	movs	r2, #0
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006c70:	f7f9 ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c74:	b9d8      	cbnz	r0, 8006cae <_printf_float+0x432>
 8006c76:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006c7a:	f108 0201 	add.w	r2, r8, #1
 8006c7e:	4631      	mov	r1, r6
 8006c80:	4628      	mov	r0, r5
 8006c82:	47b8      	blx	r7
 8006c84:	3001      	adds	r0, #1
 8006c86:	d10e      	bne.n	8006ca6 <_printf_float+0x42a>
 8006c88:	e657      	b.n	800693a <_printf_float+0xbe>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	4652      	mov	r2, sl
 8006c8e:	4631      	mov	r1, r6
 8006c90:	4628      	mov	r0, r5
 8006c92:	47b8      	blx	r7
 8006c94:	3001      	adds	r0, #1
 8006c96:	f43f ae50 	beq.w	800693a <_printf_float+0xbe>
 8006c9a:	f108 0801 	add.w	r8, r8, #1
 8006c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	4543      	cmp	r3, r8
 8006ca4:	dcf1      	bgt.n	8006c8a <_printf_float+0x40e>
 8006ca6:	464b      	mov	r3, r9
 8006ca8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006cac:	e6da      	b.n	8006a64 <_printf_float+0x1e8>
 8006cae:	f04f 0800 	mov.w	r8, #0
 8006cb2:	f104 0a1a 	add.w	sl, r4, #26
 8006cb6:	e7f2      	b.n	8006c9e <_printf_float+0x422>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	4642      	mov	r2, r8
 8006cbc:	e7df      	b.n	8006c7e <_printf_float+0x402>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	464a      	mov	r2, r9
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	f43f ae36 	beq.w	800693a <_printf_float+0xbe>
 8006cce:	f108 0801 	add.w	r8, r8, #1
 8006cd2:	68e3      	ldr	r3, [r4, #12]
 8006cd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cd6:	1a5b      	subs	r3, r3, r1
 8006cd8:	4543      	cmp	r3, r8
 8006cda:	dcf0      	bgt.n	8006cbe <_printf_float+0x442>
 8006cdc:	e6f8      	b.n	8006ad0 <_printf_float+0x254>
 8006cde:	f04f 0800 	mov.w	r8, #0
 8006ce2:	f104 0919 	add.w	r9, r4, #25
 8006ce6:	e7f4      	b.n	8006cd2 <_printf_float+0x456>

08006ce8 <_printf_common>:
 8006ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cec:	4616      	mov	r6, r2
 8006cee:	4699      	mov	r9, r3
 8006cf0:	688a      	ldr	r2, [r1, #8]
 8006cf2:	690b      	ldr	r3, [r1, #16]
 8006cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	bfb8      	it	lt
 8006cfc:	4613      	movlt	r3, r2
 8006cfe:	6033      	str	r3, [r6, #0]
 8006d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d04:	4607      	mov	r7, r0
 8006d06:	460c      	mov	r4, r1
 8006d08:	b10a      	cbz	r2, 8006d0e <_printf_common+0x26>
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	6033      	str	r3, [r6, #0]
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	0699      	lsls	r1, r3, #26
 8006d12:	bf42      	ittt	mi
 8006d14:	6833      	ldrmi	r3, [r6, #0]
 8006d16:	3302      	addmi	r3, #2
 8006d18:	6033      	strmi	r3, [r6, #0]
 8006d1a:	6825      	ldr	r5, [r4, #0]
 8006d1c:	f015 0506 	ands.w	r5, r5, #6
 8006d20:	d106      	bne.n	8006d30 <_printf_common+0x48>
 8006d22:	f104 0a19 	add.w	sl, r4, #25
 8006d26:	68e3      	ldr	r3, [r4, #12]
 8006d28:	6832      	ldr	r2, [r6, #0]
 8006d2a:	1a9b      	subs	r3, r3, r2
 8006d2c:	42ab      	cmp	r3, r5
 8006d2e:	dc26      	bgt.n	8006d7e <_printf_common+0x96>
 8006d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d34:	1e13      	subs	r3, r2, #0
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	bf18      	it	ne
 8006d3a:	2301      	movne	r3, #1
 8006d3c:	0692      	lsls	r2, r2, #26
 8006d3e:	d42b      	bmi.n	8006d98 <_printf_common+0xb0>
 8006d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d44:	4649      	mov	r1, r9
 8006d46:	4638      	mov	r0, r7
 8006d48:	47c0      	blx	r8
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d01e      	beq.n	8006d8c <_printf_common+0xa4>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	6922      	ldr	r2, [r4, #16]
 8006d52:	f003 0306 	and.w	r3, r3, #6
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	bf02      	ittt	eq
 8006d5a:	68e5      	ldreq	r5, [r4, #12]
 8006d5c:	6833      	ldreq	r3, [r6, #0]
 8006d5e:	1aed      	subeq	r5, r5, r3
 8006d60:	68a3      	ldr	r3, [r4, #8]
 8006d62:	bf0c      	ite	eq
 8006d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d68:	2500      	movne	r5, #0
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	bfc4      	itt	gt
 8006d6e:	1a9b      	subgt	r3, r3, r2
 8006d70:	18ed      	addgt	r5, r5, r3
 8006d72:	2600      	movs	r6, #0
 8006d74:	341a      	adds	r4, #26
 8006d76:	42b5      	cmp	r5, r6
 8006d78:	d11a      	bne.n	8006db0 <_printf_common+0xc8>
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	e008      	b.n	8006d90 <_printf_common+0xa8>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	4652      	mov	r2, sl
 8006d82:	4649      	mov	r1, r9
 8006d84:	4638      	mov	r0, r7
 8006d86:	47c0      	blx	r8
 8006d88:	3001      	adds	r0, #1
 8006d8a:	d103      	bne.n	8006d94 <_printf_common+0xac>
 8006d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d94:	3501      	adds	r5, #1
 8006d96:	e7c6      	b.n	8006d26 <_printf_common+0x3e>
 8006d98:	18e1      	adds	r1, r4, r3
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	2030      	movs	r0, #48	; 0x30
 8006d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006da2:	4422      	add	r2, r4
 8006da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006dac:	3302      	adds	r3, #2
 8006dae:	e7c7      	b.n	8006d40 <_printf_common+0x58>
 8006db0:	2301      	movs	r3, #1
 8006db2:	4622      	mov	r2, r4
 8006db4:	4649      	mov	r1, r9
 8006db6:	4638      	mov	r0, r7
 8006db8:	47c0      	blx	r8
 8006dba:	3001      	adds	r0, #1
 8006dbc:	d0e6      	beq.n	8006d8c <_printf_common+0xa4>
 8006dbe:	3601      	adds	r6, #1
 8006dc0:	e7d9      	b.n	8006d76 <_printf_common+0x8e>
	...

08006dc4 <_printf_i>:
 8006dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006dc8:	7e0f      	ldrb	r7, [r1, #24]
 8006dca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006dcc:	2f78      	cmp	r7, #120	; 0x78
 8006dce:	4691      	mov	r9, r2
 8006dd0:	4680      	mov	r8, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	469a      	mov	sl, r3
 8006dd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dda:	d807      	bhi.n	8006dec <_printf_i+0x28>
 8006ddc:	2f62      	cmp	r7, #98	; 0x62
 8006dde:	d80a      	bhi.n	8006df6 <_printf_i+0x32>
 8006de0:	2f00      	cmp	r7, #0
 8006de2:	f000 80d4 	beq.w	8006f8e <_printf_i+0x1ca>
 8006de6:	2f58      	cmp	r7, #88	; 0x58
 8006de8:	f000 80c0 	beq.w	8006f6c <_printf_i+0x1a8>
 8006dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006df4:	e03a      	b.n	8006e6c <_printf_i+0xa8>
 8006df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006dfa:	2b15      	cmp	r3, #21
 8006dfc:	d8f6      	bhi.n	8006dec <_printf_i+0x28>
 8006dfe:	a101      	add	r1, pc, #4	; (adr r1, 8006e04 <_printf_i+0x40>)
 8006e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e04:	08006e5d 	.word	0x08006e5d
 8006e08:	08006e71 	.word	0x08006e71
 8006e0c:	08006ded 	.word	0x08006ded
 8006e10:	08006ded 	.word	0x08006ded
 8006e14:	08006ded 	.word	0x08006ded
 8006e18:	08006ded 	.word	0x08006ded
 8006e1c:	08006e71 	.word	0x08006e71
 8006e20:	08006ded 	.word	0x08006ded
 8006e24:	08006ded 	.word	0x08006ded
 8006e28:	08006ded 	.word	0x08006ded
 8006e2c:	08006ded 	.word	0x08006ded
 8006e30:	08006f75 	.word	0x08006f75
 8006e34:	08006e9d 	.word	0x08006e9d
 8006e38:	08006f2f 	.word	0x08006f2f
 8006e3c:	08006ded 	.word	0x08006ded
 8006e40:	08006ded 	.word	0x08006ded
 8006e44:	08006f97 	.word	0x08006f97
 8006e48:	08006ded 	.word	0x08006ded
 8006e4c:	08006e9d 	.word	0x08006e9d
 8006e50:	08006ded 	.word	0x08006ded
 8006e54:	08006ded 	.word	0x08006ded
 8006e58:	08006f37 	.word	0x08006f37
 8006e5c:	682b      	ldr	r3, [r5, #0]
 8006e5e:	1d1a      	adds	r2, r3, #4
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	602a      	str	r2, [r5, #0]
 8006e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e09f      	b.n	8006fb0 <_printf_i+0x1ec>
 8006e70:	6820      	ldr	r0, [r4, #0]
 8006e72:	682b      	ldr	r3, [r5, #0]
 8006e74:	0607      	lsls	r7, r0, #24
 8006e76:	f103 0104 	add.w	r1, r3, #4
 8006e7a:	6029      	str	r1, [r5, #0]
 8006e7c:	d501      	bpl.n	8006e82 <_printf_i+0xbe>
 8006e7e:	681e      	ldr	r6, [r3, #0]
 8006e80:	e003      	b.n	8006e8a <_printf_i+0xc6>
 8006e82:	0646      	lsls	r6, r0, #25
 8006e84:	d5fb      	bpl.n	8006e7e <_printf_i+0xba>
 8006e86:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006e8a:	2e00      	cmp	r6, #0
 8006e8c:	da03      	bge.n	8006e96 <_printf_i+0xd2>
 8006e8e:	232d      	movs	r3, #45	; 0x2d
 8006e90:	4276      	negs	r6, r6
 8006e92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e96:	485a      	ldr	r0, [pc, #360]	; (8007000 <_printf_i+0x23c>)
 8006e98:	230a      	movs	r3, #10
 8006e9a:	e012      	b.n	8006ec2 <_printf_i+0xfe>
 8006e9c:	682b      	ldr	r3, [r5, #0]
 8006e9e:	6820      	ldr	r0, [r4, #0]
 8006ea0:	1d19      	adds	r1, r3, #4
 8006ea2:	6029      	str	r1, [r5, #0]
 8006ea4:	0605      	lsls	r5, r0, #24
 8006ea6:	d501      	bpl.n	8006eac <_printf_i+0xe8>
 8006ea8:	681e      	ldr	r6, [r3, #0]
 8006eaa:	e002      	b.n	8006eb2 <_printf_i+0xee>
 8006eac:	0641      	lsls	r1, r0, #25
 8006eae:	d5fb      	bpl.n	8006ea8 <_printf_i+0xe4>
 8006eb0:	881e      	ldrh	r6, [r3, #0]
 8006eb2:	4853      	ldr	r0, [pc, #332]	; (8007000 <_printf_i+0x23c>)
 8006eb4:	2f6f      	cmp	r7, #111	; 0x6f
 8006eb6:	bf0c      	ite	eq
 8006eb8:	2308      	moveq	r3, #8
 8006eba:	230a      	movne	r3, #10
 8006ebc:	2100      	movs	r1, #0
 8006ebe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ec2:	6865      	ldr	r5, [r4, #4]
 8006ec4:	60a5      	str	r5, [r4, #8]
 8006ec6:	2d00      	cmp	r5, #0
 8006ec8:	bfa2      	ittt	ge
 8006eca:	6821      	ldrge	r1, [r4, #0]
 8006ecc:	f021 0104 	bicge.w	r1, r1, #4
 8006ed0:	6021      	strge	r1, [r4, #0]
 8006ed2:	b90e      	cbnz	r6, 8006ed8 <_printf_i+0x114>
 8006ed4:	2d00      	cmp	r5, #0
 8006ed6:	d04b      	beq.n	8006f70 <_printf_i+0x1ac>
 8006ed8:	4615      	mov	r5, r2
 8006eda:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ede:	fb03 6711 	mls	r7, r3, r1, r6
 8006ee2:	5dc7      	ldrb	r7, [r0, r7]
 8006ee4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ee8:	4637      	mov	r7, r6
 8006eea:	42bb      	cmp	r3, r7
 8006eec:	460e      	mov	r6, r1
 8006eee:	d9f4      	bls.n	8006eda <_printf_i+0x116>
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d10b      	bne.n	8006f0c <_printf_i+0x148>
 8006ef4:	6823      	ldr	r3, [r4, #0]
 8006ef6:	07de      	lsls	r6, r3, #31
 8006ef8:	d508      	bpl.n	8006f0c <_printf_i+0x148>
 8006efa:	6923      	ldr	r3, [r4, #16]
 8006efc:	6861      	ldr	r1, [r4, #4]
 8006efe:	4299      	cmp	r1, r3
 8006f00:	bfde      	ittt	le
 8006f02:	2330      	movle	r3, #48	; 0x30
 8006f04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f0c:	1b52      	subs	r2, r2, r5
 8006f0e:	6122      	str	r2, [r4, #16]
 8006f10:	f8cd a000 	str.w	sl, [sp]
 8006f14:	464b      	mov	r3, r9
 8006f16:	aa03      	add	r2, sp, #12
 8006f18:	4621      	mov	r1, r4
 8006f1a:	4640      	mov	r0, r8
 8006f1c:	f7ff fee4 	bl	8006ce8 <_printf_common>
 8006f20:	3001      	adds	r0, #1
 8006f22:	d14a      	bne.n	8006fba <_printf_i+0x1f6>
 8006f24:	f04f 30ff 	mov.w	r0, #4294967295
 8006f28:	b004      	add	sp, #16
 8006f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f2e:	6823      	ldr	r3, [r4, #0]
 8006f30:	f043 0320 	orr.w	r3, r3, #32
 8006f34:	6023      	str	r3, [r4, #0]
 8006f36:	4833      	ldr	r0, [pc, #204]	; (8007004 <_printf_i+0x240>)
 8006f38:	2778      	movs	r7, #120	; 0x78
 8006f3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	6829      	ldr	r1, [r5, #0]
 8006f42:	061f      	lsls	r7, r3, #24
 8006f44:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f48:	d402      	bmi.n	8006f50 <_printf_i+0x18c>
 8006f4a:	065f      	lsls	r7, r3, #25
 8006f4c:	bf48      	it	mi
 8006f4e:	b2b6      	uxthmi	r6, r6
 8006f50:	07df      	lsls	r7, r3, #31
 8006f52:	bf48      	it	mi
 8006f54:	f043 0320 	orrmi.w	r3, r3, #32
 8006f58:	6029      	str	r1, [r5, #0]
 8006f5a:	bf48      	it	mi
 8006f5c:	6023      	strmi	r3, [r4, #0]
 8006f5e:	b91e      	cbnz	r6, 8006f68 <_printf_i+0x1a4>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	f023 0320 	bic.w	r3, r3, #32
 8006f66:	6023      	str	r3, [r4, #0]
 8006f68:	2310      	movs	r3, #16
 8006f6a:	e7a7      	b.n	8006ebc <_printf_i+0xf8>
 8006f6c:	4824      	ldr	r0, [pc, #144]	; (8007000 <_printf_i+0x23c>)
 8006f6e:	e7e4      	b.n	8006f3a <_printf_i+0x176>
 8006f70:	4615      	mov	r5, r2
 8006f72:	e7bd      	b.n	8006ef0 <_printf_i+0x12c>
 8006f74:	682b      	ldr	r3, [r5, #0]
 8006f76:	6826      	ldr	r6, [r4, #0]
 8006f78:	6961      	ldr	r1, [r4, #20]
 8006f7a:	1d18      	adds	r0, r3, #4
 8006f7c:	6028      	str	r0, [r5, #0]
 8006f7e:	0635      	lsls	r5, r6, #24
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	d501      	bpl.n	8006f88 <_printf_i+0x1c4>
 8006f84:	6019      	str	r1, [r3, #0]
 8006f86:	e002      	b.n	8006f8e <_printf_i+0x1ca>
 8006f88:	0670      	lsls	r0, r6, #25
 8006f8a:	d5fb      	bpl.n	8006f84 <_printf_i+0x1c0>
 8006f8c:	8019      	strh	r1, [r3, #0]
 8006f8e:	2300      	movs	r3, #0
 8006f90:	6123      	str	r3, [r4, #16]
 8006f92:	4615      	mov	r5, r2
 8006f94:	e7bc      	b.n	8006f10 <_printf_i+0x14c>
 8006f96:	682b      	ldr	r3, [r5, #0]
 8006f98:	1d1a      	adds	r2, r3, #4
 8006f9a:	602a      	str	r2, [r5, #0]
 8006f9c:	681d      	ldr	r5, [r3, #0]
 8006f9e:	6862      	ldr	r2, [r4, #4]
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	f7f9 f914 	bl	80001d0 <memchr>
 8006fa8:	b108      	cbz	r0, 8006fae <_printf_i+0x1ea>
 8006faa:	1b40      	subs	r0, r0, r5
 8006fac:	6060      	str	r0, [r4, #4]
 8006fae:	6863      	ldr	r3, [r4, #4]
 8006fb0:	6123      	str	r3, [r4, #16]
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fb8:	e7aa      	b.n	8006f10 <_printf_i+0x14c>
 8006fba:	6923      	ldr	r3, [r4, #16]
 8006fbc:	462a      	mov	r2, r5
 8006fbe:	4649      	mov	r1, r9
 8006fc0:	4640      	mov	r0, r8
 8006fc2:	47d0      	blx	sl
 8006fc4:	3001      	adds	r0, #1
 8006fc6:	d0ad      	beq.n	8006f24 <_printf_i+0x160>
 8006fc8:	6823      	ldr	r3, [r4, #0]
 8006fca:	079b      	lsls	r3, r3, #30
 8006fcc:	d413      	bmi.n	8006ff6 <_printf_i+0x232>
 8006fce:	68e0      	ldr	r0, [r4, #12]
 8006fd0:	9b03      	ldr	r3, [sp, #12]
 8006fd2:	4298      	cmp	r0, r3
 8006fd4:	bfb8      	it	lt
 8006fd6:	4618      	movlt	r0, r3
 8006fd8:	e7a6      	b.n	8006f28 <_printf_i+0x164>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	4632      	mov	r2, r6
 8006fde:	4649      	mov	r1, r9
 8006fe0:	4640      	mov	r0, r8
 8006fe2:	47d0      	blx	sl
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	d09d      	beq.n	8006f24 <_printf_i+0x160>
 8006fe8:	3501      	adds	r5, #1
 8006fea:	68e3      	ldr	r3, [r4, #12]
 8006fec:	9903      	ldr	r1, [sp, #12]
 8006fee:	1a5b      	subs	r3, r3, r1
 8006ff0:	42ab      	cmp	r3, r5
 8006ff2:	dcf2      	bgt.n	8006fda <_printf_i+0x216>
 8006ff4:	e7eb      	b.n	8006fce <_printf_i+0x20a>
 8006ff6:	2500      	movs	r5, #0
 8006ff8:	f104 0619 	add.w	r6, r4, #25
 8006ffc:	e7f5      	b.n	8006fea <_printf_i+0x226>
 8006ffe:	bf00      	nop
 8007000:	0800b85c 	.word	0x0800b85c
 8007004:	0800b86d 	.word	0x0800b86d

08007008 <_scanf_float>:
 8007008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800700c:	b087      	sub	sp, #28
 800700e:	4617      	mov	r7, r2
 8007010:	9303      	str	r3, [sp, #12]
 8007012:	688b      	ldr	r3, [r1, #8]
 8007014:	1e5a      	subs	r2, r3, #1
 8007016:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800701a:	bf83      	ittte	hi
 800701c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007020:	195b      	addhi	r3, r3, r5
 8007022:	9302      	strhi	r3, [sp, #8]
 8007024:	2300      	movls	r3, #0
 8007026:	bf86      	itte	hi
 8007028:	f240 135d 	movwhi	r3, #349	; 0x15d
 800702c:	608b      	strhi	r3, [r1, #8]
 800702e:	9302      	strls	r3, [sp, #8]
 8007030:	680b      	ldr	r3, [r1, #0]
 8007032:	468b      	mov	fp, r1
 8007034:	2500      	movs	r5, #0
 8007036:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800703a:	f84b 3b1c 	str.w	r3, [fp], #28
 800703e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007042:	4680      	mov	r8, r0
 8007044:	460c      	mov	r4, r1
 8007046:	465e      	mov	r6, fp
 8007048:	46aa      	mov	sl, r5
 800704a:	46a9      	mov	r9, r5
 800704c:	9501      	str	r5, [sp, #4]
 800704e:	68a2      	ldr	r2, [r4, #8]
 8007050:	b152      	cbz	r2, 8007068 <_scanf_float+0x60>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	2b4e      	cmp	r3, #78	; 0x4e
 8007058:	d864      	bhi.n	8007124 <_scanf_float+0x11c>
 800705a:	2b40      	cmp	r3, #64	; 0x40
 800705c:	d83c      	bhi.n	80070d8 <_scanf_float+0xd0>
 800705e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007062:	b2c8      	uxtb	r0, r1
 8007064:	280e      	cmp	r0, #14
 8007066:	d93a      	bls.n	80070de <_scanf_float+0xd6>
 8007068:	f1b9 0f00 	cmp.w	r9, #0
 800706c:	d003      	beq.n	8007076 <_scanf_float+0x6e>
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007074:	6023      	str	r3, [r4, #0]
 8007076:	f10a 3aff 	add.w	sl, sl, #4294967295
 800707a:	f1ba 0f01 	cmp.w	sl, #1
 800707e:	f200 8113 	bhi.w	80072a8 <_scanf_float+0x2a0>
 8007082:	455e      	cmp	r6, fp
 8007084:	f200 8105 	bhi.w	8007292 <_scanf_float+0x28a>
 8007088:	2501      	movs	r5, #1
 800708a:	4628      	mov	r0, r5
 800708c:	b007      	add	sp, #28
 800708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007092:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007096:	2a0d      	cmp	r2, #13
 8007098:	d8e6      	bhi.n	8007068 <_scanf_float+0x60>
 800709a:	a101      	add	r1, pc, #4	; (adr r1, 80070a0 <_scanf_float+0x98>)
 800709c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80070a0:	080071df 	.word	0x080071df
 80070a4:	08007069 	.word	0x08007069
 80070a8:	08007069 	.word	0x08007069
 80070ac:	08007069 	.word	0x08007069
 80070b0:	0800723f 	.word	0x0800723f
 80070b4:	08007217 	.word	0x08007217
 80070b8:	08007069 	.word	0x08007069
 80070bc:	08007069 	.word	0x08007069
 80070c0:	080071ed 	.word	0x080071ed
 80070c4:	08007069 	.word	0x08007069
 80070c8:	08007069 	.word	0x08007069
 80070cc:	08007069 	.word	0x08007069
 80070d0:	08007069 	.word	0x08007069
 80070d4:	080071a5 	.word	0x080071a5
 80070d8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80070dc:	e7db      	b.n	8007096 <_scanf_float+0x8e>
 80070de:	290e      	cmp	r1, #14
 80070e0:	d8c2      	bhi.n	8007068 <_scanf_float+0x60>
 80070e2:	a001      	add	r0, pc, #4	; (adr r0, 80070e8 <_scanf_float+0xe0>)
 80070e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80070e8:	08007197 	.word	0x08007197
 80070ec:	08007069 	.word	0x08007069
 80070f0:	08007197 	.word	0x08007197
 80070f4:	0800722b 	.word	0x0800722b
 80070f8:	08007069 	.word	0x08007069
 80070fc:	08007145 	.word	0x08007145
 8007100:	08007181 	.word	0x08007181
 8007104:	08007181 	.word	0x08007181
 8007108:	08007181 	.word	0x08007181
 800710c:	08007181 	.word	0x08007181
 8007110:	08007181 	.word	0x08007181
 8007114:	08007181 	.word	0x08007181
 8007118:	08007181 	.word	0x08007181
 800711c:	08007181 	.word	0x08007181
 8007120:	08007181 	.word	0x08007181
 8007124:	2b6e      	cmp	r3, #110	; 0x6e
 8007126:	d809      	bhi.n	800713c <_scanf_float+0x134>
 8007128:	2b60      	cmp	r3, #96	; 0x60
 800712a:	d8b2      	bhi.n	8007092 <_scanf_float+0x8a>
 800712c:	2b54      	cmp	r3, #84	; 0x54
 800712e:	d077      	beq.n	8007220 <_scanf_float+0x218>
 8007130:	2b59      	cmp	r3, #89	; 0x59
 8007132:	d199      	bne.n	8007068 <_scanf_float+0x60>
 8007134:	2d07      	cmp	r5, #7
 8007136:	d197      	bne.n	8007068 <_scanf_float+0x60>
 8007138:	2508      	movs	r5, #8
 800713a:	e029      	b.n	8007190 <_scanf_float+0x188>
 800713c:	2b74      	cmp	r3, #116	; 0x74
 800713e:	d06f      	beq.n	8007220 <_scanf_float+0x218>
 8007140:	2b79      	cmp	r3, #121	; 0x79
 8007142:	e7f6      	b.n	8007132 <_scanf_float+0x12a>
 8007144:	6821      	ldr	r1, [r4, #0]
 8007146:	05c8      	lsls	r0, r1, #23
 8007148:	d51a      	bpl.n	8007180 <_scanf_float+0x178>
 800714a:	9b02      	ldr	r3, [sp, #8]
 800714c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007150:	6021      	str	r1, [r4, #0]
 8007152:	f109 0901 	add.w	r9, r9, #1
 8007156:	b11b      	cbz	r3, 8007160 <_scanf_float+0x158>
 8007158:	3b01      	subs	r3, #1
 800715a:	3201      	adds	r2, #1
 800715c:	9302      	str	r3, [sp, #8]
 800715e:	60a2      	str	r2, [r4, #8]
 8007160:	68a3      	ldr	r3, [r4, #8]
 8007162:	3b01      	subs	r3, #1
 8007164:	60a3      	str	r3, [r4, #8]
 8007166:	6923      	ldr	r3, [r4, #16]
 8007168:	3301      	adds	r3, #1
 800716a:	6123      	str	r3, [r4, #16]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3b01      	subs	r3, #1
 8007170:	2b00      	cmp	r3, #0
 8007172:	607b      	str	r3, [r7, #4]
 8007174:	f340 8084 	ble.w	8007280 <_scanf_float+0x278>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	3301      	adds	r3, #1
 800717c:	603b      	str	r3, [r7, #0]
 800717e:	e766      	b.n	800704e <_scanf_float+0x46>
 8007180:	eb1a 0f05 	cmn.w	sl, r5
 8007184:	f47f af70 	bne.w	8007068 <_scanf_float+0x60>
 8007188:	6822      	ldr	r2, [r4, #0]
 800718a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800718e:	6022      	str	r2, [r4, #0]
 8007190:	f806 3b01 	strb.w	r3, [r6], #1
 8007194:	e7e4      	b.n	8007160 <_scanf_float+0x158>
 8007196:	6822      	ldr	r2, [r4, #0]
 8007198:	0610      	lsls	r0, r2, #24
 800719a:	f57f af65 	bpl.w	8007068 <_scanf_float+0x60>
 800719e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071a2:	e7f4      	b.n	800718e <_scanf_float+0x186>
 80071a4:	f1ba 0f00 	cmp.w	sl, #0
 80071a8:	d10e      	bne.n	80071c8 <_scanf_float+0x1c0>
 80071aa:	f1b9 0f00 	cmp.w	r9, #0
 80071ae:	d10e      	bne.n	80071ce <_scanf_float+0x1c6>
 80071b0:	6822      	ldr	r2, [r4, #0]
 80071b2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80071b6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80071ba:	d108      	bne.n	80071ce <_scanf_float+0x1c6>
 80071bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80071c0:	6022      	str	r2, [r4, #0]
 80071c2:	f04f 0a01 	mov.w	sl, #1
 80071c6:	e7e3      	b.n	8007190 <_scanf_float+0x188>
 80071c8:	f1ba 0f02 	cmp.w	sl, #2
 80071cc:	d055      	beq.n	800727a <_scanf_float+0x272>
 80071ce:	2d01      	cmp	r5, #1
 80071d0:	d002      	beq.n	80071d8 <_scanf_float+0x1d0>
 80071d2:	2d04      	cmp	r5, #4
 80071d4:	f47f af48 	bne.w	8007068 <_scanf_float+0x60>
 80071d8:	3501      	adds	r5, #1
 80071da:	b2ed      	uxtb	r5, r5
 80071dc:	e7d8      	b.n	8007190 <_scanf_float+0x188>
 80071de:	f1ba 0f01 	cmp.w	sl, #1
 80071e2:	f47f af41 	bne.w	8007068 <_scanf_float+0x60>
 80071e6:	f04f 0a02 	mov.w	sl, #2
 80071ea:	e7d1      	b.n	8007190 <_scanf_float+0x188>
 80071ec:	b97d      	cbnz	r5, 800720e <_scanf_float+0x206>
 80071ee:	f1b9 0f00 	cmp.w	r9, #0
 80071f2:	f47f af3c 	bne.w	800706e <_scanf_float+0x66>
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80071fc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007200:	f47f af39 	bne.w	8007076 <_scanf_float+0x6e>
 8007204:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007208:	6022      	str	r2, [r4, #0]
 800720a:	2501      	movs	r5, #1
 800720c:	e7c0      	b.n	8007190 <_scanf_float+0x188>
 800720e:	2d03      	cmp	r5, #3
 8007210:	d0e2      	beq.n	80071d8 <_scanf_float+0x1d0>
 8007212:	2d05      	cmp	r5, #5
 8007214:	e7de      	b.n	80071d4 <_scanf_float+0x1cc>
 8007216:	2d02      	cmp	r5, #2
 8007218:	f47f af26 	bne.w	8007068 <_scanf_float+0x60>
 800721c:	2503      	movs	r5, #3
 800721e:	e7b7      	b.n	8007190 <_scanf_float+0x188>
 8007220:	2d06      	cmp	r5, #6
 8007222:	f47f af21 	bne.w	8007068 <_scanf_float+0x60>
 8007226:	2507      	movs	r5, #7
 8007228:	e7b2      	b.n	8007190 <_scanf_float+0x188>
 800722a:	6822      	ldr	r2, [r4, #0]
 800722c:	0591      	lsls	r1, r2, #22
 800722e:	f57f af1b 	bpl.w	8007068 <_scanf_float+0x60>
 8007232:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007236:	6022      	str	r2, [r4, #0]
 8007238:	f8cd 9004 	str.w	r9, [sp, #4]
 800723c:	e7a8      	b.n	8007190 <_scanf_float+0x188>
 800723e:	6822      	ldr	r2, [r4, #0]
 8007240:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007244:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007248:	d006      	beq.n	8007258 <_scanf_float+0x250>
 800724a:	0550      	lsls	r0, r2, #21
 800724c:	f57f af0c 	bpl.w	8007068 <_scanf_float+0x60>
 8007250:	f1b9 0f00 	cmp.w	r9, #0
 8007254:	f43f af0f 	beq.w	8007076 <_scanf_float+0x6e>
 8007258:	0591      	lsls	r1, r2, #22
 800725a:	bf58      	it	pl
 800725c:	9901      	ldrpl	r1, [sp, #4]
 800725e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007262:	bf58      	it	pl
 8007264:	eba9 0101 	subpl.w	r1, r9, r1
 8007268:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800726c:	bf58      	it	pl
 800726e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007272:	6022      	str	r2, [r4, #0]
 8007274:	f04f 0900 	mov.w	r9, #0
 8007278:	e78a      	b.n	8007190 <_scanf_float+0x188>
 800727a:	f04f 0a03 	mov.w	sl, #3
 800727e:	e787      	b.n	8007190 <_scanf_float+0x188>
 8007280:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007284:	4639      	mov	r1, r7
 8007286:	4640      	mov	r0, r8
 8007288:	4798      	blx	r3
 800728a:	2800      	cmp	r0, #0
 800728c:	f43f aedf 	beq.w	800704e <_scanf_float+0x46>
 8007290:	e6ea      	b.n	8007068 <_scanf_float+0x60>
 8007292:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007296:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800729a:	463a      	mov	r2, r7
 800729c:	4640      	mov	r0, r8
 800729e:	4798      	blx	r3
 80072a0:	6923      	ldr	r3, [r4, #16]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	6123      	str	r3, [r4, #16]
 80072a6:	e6ec      	b.n	8007082 <_scanf_float+0x7a>
 80072a8:	1e6b      	subs	r3, r5, #1
 80072aa:	2b06      	cmp	r3, #6
 80072ac:	d825      	bhi.n	80072fa <_scanf_float+0x2f2>
 80072ae:	2d02      	cmp	r5, #2
 80072b0:	d836      	bhi.n	8007320 <_scanf_float+0x318>
 80072b2:	455e      	cmp	r6, fp
 80072b4:	f67f aee8 	bls.w	8007088 <_scanf_float+0x80>
 80072b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80072bc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80072c0:	463a      	mov	r2, r7
 80072c2:	4640      	mov	r0, r8
 80072c4:	4798      	blx	r3
 80072c6:	6923      	ldr	r3, [r4, #16]
 80072c8:	3b01      	subs	r3, #1
 80072ca:	6123      	str	r3, [r4, #16]
 80072cc:	e7f1      	b.n	80072b2 <_scanf_float+0x2aa>
 80072ce:	9802      	ldr	r0, [sp, #8]
 80072d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80072d4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80072d8:	9002      	str	r0, [sp, #8]
 80072da:	463a      	mov	r2, r7
 80072dc:	4640      	mov	r0, r8
 80072de:	4798      	blx	r3
 80072e0:	6923      	ldr	r3, [r4, #16]
 80072e2:	3b01      	subs	r3, #1
 80072e4:	6123      	str	r3, [r4, #16]
 80072e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072ea:	fa5f fa8a 	uxtb.w	sl, sl
 80072ee:	f1ba 0f02 	cmp.w	sl, #2
 80072f2:	d1ec      	bne.n	80072ce <_scanf_float+0x2c6>
 80072f4:	3d03      	subs	r5, #3
 80072f6:	b2ed      	uxtb	r5, r5
 80072f8:	1b76      	subs	r6, r6, r5
 80072fa:	6823      	ldr	r3, [r4, #0]
 80072fc:	05da      	lsls	r2, r3, #23
 80072fe:	d52f      	bpl.n	8007360 <_scanf_float+0x358>
 8007300:	055b      	lsls	r3, r3, #21
 8007302:	d510      	bpl.n	8007326 <_scanf_float+0x31e>
 8007304:	455e      	cmp	r6, fp
 8007306:	f67f aebf 	bls.w	8007088 <_scanf_float+0x80>
 800730a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800730e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007312:	463a      	mov	r2, r7
 8007314:	4640      	mov	r0, r8
 8007316:	4798      	blx	r3
 8007318:	6923      	ldr	r3, [r4, #16]
 800731a:	3b01      	subs	r3, #1
 800731c:	6123      	str	r3, [r4, #16]
 800731e:	e7f1      	b.n	8007304 <_scanf_float+0x2fc>
 8007320:	46aa      	mov	sl, r5
 8007322:	9602      	str	r6, [sp, #8]
 8007324:	e7df      	b.n	80072e6 <_scanf_float+0x2de>
 8007326:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	2965      	cmp	r1, #101	; 0x65
 800732e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007332:	f106 35ff 	add.w	r5, r6, #4294967295
 8007336:	6123      	str	r3, [r4, #16]
 8007338:	d00c      	beq.n	8007354 <_scanf_float+0x34c>
 800733a:	2945      	cmp	r1, #69	; 0x45
 800733c:	d00a      	beq.n	8007354 <_scanf_float+0x34c>
 800733e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007342:	463a      	mov	r2, r7
 8007344:	4640      	mov	r0, r8
 8007346:	4798      	blx	r3
 8007348:	6923      	ldr	r3, [r4, #16]
 800734a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800734e:	3b01      	subs	r3, #1
 8007350:	1eb5      	subs	r5, r6, #2
 8007352:	6123      	str	r3, [r4, #16]
 8007354:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007358:	463a      	mov	r2, r7
 800735a:	4640      	mov	r0, r8
 800735c:	4798      	blx	r3
 800735e:	462e      	mov	r6, r5
 8007360:	6825      	ldr	r5, [r4, #0]
 8007362:	f015 0510 	ands.w	r5, r5, #16
 8007366:	d158      	bne.n	800741a <_scanf_float+0x412>
 8007368:	7035      	strb	r5, [r6, #0]
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007374:	d11c      	bne.n	80073b0 <_scanf_float+0x3a8>
 8007376:	9b01      	ldr	r3, [sp, #4]
 8007378:	454b      	cmp	r3, r9
 800737a:	eba3 0209 	sub.w	r2, r3, r9
 800737e:	d124      	bne.n	80073ca <_scanf_float+0x3c2>
 8007380:	2200      	movs	r2, #0
 8007382:	4659      	mov	r1, fp
 8007384:	4640      	mov	r0, r8
 8007386:	f002 fc6f 	bl	8009c68 <_strtod_r>
 800738a:	9b03      	ldr	r3, [sp, #12]
 800738c:	6821      	ldr	r1, [r4, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f011 0f02 	tst.w	r1, #2
 8007394:	ec57 6b10 	vmov	r6, r7, d0
 8007398:	f103 0204 	add.w	r2, r3, #4
 800739c:	d020      	beq.n	80073e0 <_scanf_float+0x3d8>
 800739e:	9903      	ldr	r1, [sp, #12]
 80073a0:	600a      	str	r2, [r1, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	e9c3 6700 	strd	r6, r7, [r3]
 80073a8:	68e3      	ldr	r3, [r4, #12]
 80073aa:	3301      	adds	r3, #1
 80073ac:	60e3      	str	r3, [r4, #12]
 80073ae:	e66c      	b.n	800708a <_scanf_float+0x82>
 80073b0:	9b04      	ldr	r3, [sp, #16]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d0e4      	beq.n	8007380 <_scanf_float+0x378>
 80073b6:	9905      	ldr	r1, [sp, #20]
 80073b8:	230a      	movs	r3, #10
 80073ba:	462a      	mov	r2, r5
 80073bc:	3101      	adds	r1, #1
 80073be:	4640      	mov	r0, r8
 80073c0:	f002 fcda 	bl	8009d78 <_strtol_r>
 80073c4:	9b04      	ldr	r3, [sp, #16]
 80073c6:	9e05      	ldr	r6, [sp, #20]
 80073c8:	1ac2      	subs	r2, r0, r3
 80073ca:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80073ce:	429e      	cmp	r6, r3
 80073d0:	bf28      	it	cs
 80073d2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80073d6:	4912      	ldr	r1, [pc, #72]	; (8007420 <_scanf_float+0x418>)
 80073d8:	4630      	mov	r0, r6
 80073da:	f000 f8e7 	bl	80075ac <siprintf>
 80073de:	e7cf      	b.n	8007380 <_scanf_float+0x378>
 80073e0:	f011 0f04 	tst.w	r1, #4
 80073e4:	9903      	ldr	r1, [sp, #12]
 80073e6:	600a      	str	r2, [r1, #0]
 80073e8:	d1db      	bne.n	80073a2 <_scanf_float+0x39a>
 80073ea:	f8d3 8000 	ldr.w	r8, [r3]
 80073ee:	ee10 2a10 	vmov	r2, s0
 80073f2:	ee10 0a10 	vmov	r0, s0
 80073f6:	463b      	mov	r3, r7
 80073f8:	4639      	mov	r1, r7
 80073fa:	f7f9 fb97 	bl	8000b2c <__aeabi_dcmpun>
 80073fe:	b128      	cbz	r0, 800740c <_scanf_float+0x404>
 8007400:	4808      	ldr	r0, [pc, #32]	; (8007424 <_scanf_float+0x41c>)
 8007402:	f000 f9f7 	bl	80077f4 <nanf>
 8007406:	ed88 0a00 	vstr	s0, [r8]
 800740a:	e7cd      	b.n	80073a8 <_scanf_float+0x3a0>
 800740c:	4630      	mov	r0, r6
 800740e:	4639      	mov	r1, r7
 8007410:	f7f9 fbea 	bl	8000be8 <__aeabi_d2f>
 8007414:	f8c8 0000 	str.w	r0, [r8]
 8007418:	e7c6      	b.n	80073a8 <_scanf_float+0x3a0>
 800741a:	2500      	movs	r5, #0
 800741c:	e635      	b.n	800708a <_scanf_float+0x82>
 800741e:	bf00      	nop
 8007420:	0800b87e 	.word	0x0800b87e
 8007424:	0800bc30 	.word	0x0800bc30

08007428 <std>:
 8007428:	2300      	movs	r3, #0
 800742a:	b510      	push	{r4, lr}
 800742c:	4604      	mov	r4, r0
 800742e:	e9c0 3300 	strd	r3, r3, [r0]
 8007432:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007436:	6083      	str	r3, [r0, #8]
 8007438:	8181      	strh	r1, [r0, #12]
 800743a:	6643      	str	r3, [r0, #100]	; 0x64
 800743c:	81c2      	strh	r2, [r0, #14]
 800743e:	6183      	str	r3, [r0, #24]
 8007440:	4619      	mov	r1, r3
 8007442:	2208      	movs	r2, #8
 8007444:	305c      	adds	r0, #92	; 0x5c
 8007446:	f000 f942 	bl	80076ce <memset>
 800744a:	4b0d      	ldr	r3, [pc, #52]	; (8007480 <std+0x58>)
 800744c:	6263      	str	r3, [r4, #36]	; 0x24
 800744e:	4b0d      	ldr	r3, [pc, #52]	; (8007484 <std+0x5c>)
 8007450:	62a3      	str	r3, [r4, #40]	; 0x28
 8007452:	4b0d      	ldr	r3, [pc, #52]	; (8007488 <std+0x60>)
 8007454:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007456:	4b0d      	ldr	r3, [pc, #52]	; (800748c <std+0x64>)
 8007458:	6323      	str	r3, [r4, #48]	; 0x30
 800745a:	4b0d      	ldr	r3, [pc, #52]	; (8007490 <std+0x68>)
 800745c:	6224      	str	r4, [r4, #32]
 800745e:	429c      	cmp	r4, r3
 8007460:	d006      	beq.n	8007470 <std+0x48>
 8007462:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007466:	4294      	cmp	r4, r2
 8007468:	d002      	beq.n	8007470 <std+0x48>
 800746a:	33d0      	adds	r3, #208	; 0xd0
 800746c:	429c      	cmp	r4, r3
 800746e:	d105      	bne.n	800747c <std+0x54>
 8007470:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007478:	f000 b9b8 	b.w	80077ec <__retarget_lock_init_recursive>
 800747c:	bd10      	pop	{r4, pc}
 800747e:	bf00      	nop
 8007480:	08007645 	.word	0x08007645
 8007484:	0800766b 	.word	0x0800766b
 8007488:	080076a3 	.word	0x080076a3
 800748c:	080076c7 	.word	0x080076c7
 8007490:	200004a0 	.word	0x200004a0

08007494 <stdio_exit_handler>:
 8007494:	4a02      	ldr	r2, [pc, #8]	; (80074a0 <stdio_exit_handler+0xc>)
 8007496:	4903      	ldr	r1, [pc, #12]	; (80074a4 <stdio_exit_handler+0x10>)
 8007498:	4803      	ldr	r0, [pc, #12]	; (80074a8 <stdio_exit_handler+0x14>)
 800749a:	f000 b869 	b.w	8007570 <_fwalk_sglue>
 800749e:	bf00      	nop
 80074a0:	2000000c 	.word	0x2000000c
 80074a4:	0800a779 	.word	0x0800a779
 80074a8:	20000018 	.word	0x20000018

080074ac <cleanup_stdio>:
 80074ac:	6841      	ldr	r1, [r0, #4]
 80074ae:	4b0c      	ldr	r3, [pc, #48]	; (80074e0 <cleanup_stdio+0x34>)
 80074b0:	4299      	cmp	r1, r3
 80074b2:	b510      	push	{r4, lr}
 80074b4:	4604      	mov	r4, r0
 80074b6:	d001      	beq.n	80074bc <cleanup_stdio+0x10>
 80074b8:	f003 f95e 	bl	800a778 <_fflush_r>
 80074bc:	68a1      	ldr	r1, [r4, #8]
 80074be:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <cleanup_stdio+0x38>)
 80074c0:	4299      	cmp	r1, r3
 80074c2:	d002      	beq.n	80074ca <cleanup_stdio+0x1e>
 80074c4:	4620      	mov	r0, r4
 80074c6:	f003 f957 	bl	800a778 <_fflush_r>
 80074ca:	68e1      	ldr	r1, [r4, #12]
 80074cc:	4b06      	ldr	r3, [pc, #24]	; (80074e8 <cleanup_stdio+0x3c>)
 80074ce:	4299      	cmp	r1, r3
 80074d0:	d004      	beq.n	80074dc <cleanup_stdio+0x30>
 80074d2:	4620      	mov	r0, r4
 80074d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074d8:	f003 b94e 	b.w	800a778 <_fflush_r>
 80074dc:	bd10      	pop	{r4, pc}
 80074de:	bf00      	nop
 80074e0:	200004a0 	.word	0x200004a0
 80074e4:	20000508 	.word	0x20000508
 80074e8:	20000570 	.word	0x20000570

080074ec <global_stdio_init.part.0>:
 80074ec:	b510      	push	{r4, lr}
 80074ee:	4b0b      	ldr	r3, [pc, #44]	; (800751c <global_stdio_init.part.0+0x30>)
 80074f0:	4c0b      	ldr	r4, [pc, #44]	; (8007520 <global_stdio_init.part.0+0x34>)
 80074f2:	4a0c      	ldr	r2, [pc, #48]	; (8007524 <global_stdio_init.part.0+0x38>)
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	4620      	mov	r0, r4
 80074f8:	2200      	movs	r2, #0
 80074fa:	2104      	movs	r1, #4
 80074fc:	f7ff ff94 	bl	8007428 <std>
 8007500:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007504:	2201      	movs	r2, #1
 8007506:	2109      	movs	r1, #9
 8007508:	f7ff ff8e 	bl	8007428 <std>
 800750c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007510:	2202      	movs	r2, #2
 8007512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007516:	2112      	movs	r1, #18
 8007518:	f7ff bf86 	b.w	8007428 <std>
 800751c:	200005d8 	.word	0x200005d8
 8007520:	200004a0 	.word	0x200004a0
 8007524:	08007495 	.word	0x08007495

08007528 <__sfp_lock_acquire>:
 8007528:	4801      	ldr	r0, [pc, #4]	; (8007530 <__sfp_lock_acquire+0x8>)
 800752a:	f000 b960 	b.w	80077ee <__retarget_lock_acquire_recursive>
 800752e:	bf00      	nop
 8007530:	200005e1 	.word	0x200005e1

08007534 <__sfp_lock_release>:
 8007534:	4801      	ldr	r0, [pc, #4]	; (800753c <__sfp_lock_release+0x8>)
 8007536:	f000 b95b 	b.w	80077f0 <__retarget_lock_release_recursive>
 800753a:	bf00      	nop
 800753c:	200005e1 	.word	0x200005e1

08007540 <__sinit>:
 8007540:	b510      	push	{r4, lr}
 8007542:	4604      	mov	r4, r0
 8007544:	f7ff fff0 	bl	8007528 <__sfp_lock_acquire>
 8007548:	6a23      	ldr	r3, [r4, #32]
 800754a:	b11b      	cbz	r3, 8007554 <__sinit+0x14>
 800754c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007550:	f7ff bff0 	b.w	8007534 <__sfp_lock_release>
 8007554:	4b04      	ldr	r3, [pc, #16]	; (8007568 <__sinit+0x28>)
 8007556:	6223      	str	r3, [r4, #32]
 8007558:	4b04      	ldr	r3, [pc, #16]	; (800756c <__sinit+0x2c>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d1f5      	bne.n	800754c <__sinit+0xc>
 8007560:	f7ff ffc4 	bl	80074ec <global_stdio_init.part.0>
 8007564:	e7f2      	b.n	800754c <__sinit+0xc>
 8007566:	bf00      	nop
 8007568:	080074ad 	.word	0x080074ad
 800756c:	200005d8 	.word	0x200005d8

08007570 <_fwalk_sglue>:
 8007570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007574:	4607      	mov	r7, r0
 8007576:	4688      	mov	r8, r1
 8007578:	4614      	mov	r4, r2
 800757a:	2600      	movs	r6, #0
 800757c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007580:	f1b9 0901 	subs.w	r9, r9, #1
 8007584:	d505      	bpl.n	8007592 <_fwalk_sglue+0x22>
 8007586:	6824      	ldr	r4, [r4, #0]
 8007588:	2c00      	cmp	r4, #0
 800758a:	d1f7      	bne.n	800757c <_fwalk_sglue+0xc>
 800758c:	4630      	mov	r0, r6
 800758e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007592:	89ab      	ldrh	r3, [r5, #12]
 8007594:	2b01      	cmp	r3, #1
 8007596:	d907      	bls.n	80075a8 <_fwalk_sglue+0x38>
 8007598:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800759c:	3301      	adds	r3, #1
 800759e:	d003      	beq.n	80075a8 <_fwalk_sglue+0x38>
 80075a0:	4629      	mov	r1, r5
 80075a2:	4638      	mov	r0, r7
 80075a4:	47c0      	blx	r8
 80075a6:	4306      	orrs	r6, r0
 80075a8:	3568      	adds	r5, #104	; 0x68
 80075aa:	e7e9      	b.n	8007580 <_fwalk_sglue+0x10>

080075ac <siprintf>:
 80075ac:	b40e      	push	{r1, r2, r3}
 80075ae:	b500      	push	{lr}
 80075b0:	b09c      	sub	sp, #112	; 0x70
 80075b2:	ab1d      	add	r3, sp, #116	; 0x74
 80075b4:	9002      	str	r0, [sp, #8]
 80075b6:	9006      	str	r0, [sp, #24]
 80075b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80075bc:	4809      	ldr	r0, [pc, #36]	; (80075e4 <siprintf+0x38>)
 80075be:	9107      	str	r1, [sp, #28]
 80075c0:	9104      	str	r1, [sp, #16]
 80075c2:	4909      	ldr	r1, [pc, #36]	; (80075e8 <siprintf+0x3c>)
 80075c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80075c8:	9105      	str	r1, [sp, #20]
 80075ca:	6800      	ldr	r0, [r0, #0]
 80075cc:	9301      	str	r3, [sp, #4]
 80075ce:	a902      	add	r1, sp, #8
 80075d0:	f002 fc2e 	bl	8009e30 <_svfiprintf_r>
 80075d4:	9b02      	ldr	r3, [sp, #8]
 80075d6:	2200      	movs	r2, #0
 80075d8:	701a      	strb	r2, [r3, #0]
 80075da:	b01c      	add	sp, #112	; 0x70
 80075dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80075e0:	b003      	add	sp, #12
 80075e2:	4770      	bx	lr
 80075e4:	20000064 	.word	0x20000064
 80075e8:	ffff0208 	.word	0xffff0208

080075ec <siscanf>:
 80075ec:	b40e      	push	{r1, r2, r3}
 80075ee:	b510      	push	{r4, lr}
 80075f0:	b09f      	sub	sp, #124	; 0x7c
 80075f2:	ac21      	add	r4, sp, #132	; 0x84
 80075f4:	f44f 7101 	mov.w	r1, #516	; 0x204
 80075f8:	f854 2b04 	ldr.w	r2, [r4], #4
 80075fc:	9201      	str	r2, [sp, #4]
 80075fe:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007602:	9004      	str	r0, [sp, #16]
 8007604:	9008      	str	r0, [sp, #32]
 8007606:	f7f8 fe33 	bl	8000270 <strlen>
 800760a:	4b0c      	ldr	r3, [pc, #48]	; (800763c <siscanf+0x50>)
 800760c:	9005      	str	r0, [sp, #20]
 800760e:	9009      	str	r0, [sp, #36]	; 0x24
 8007610:	930d      	str	r3, [sp, #52]	; 0x34
 8007612:	480b      	ldr	r0, [pc, #44]	; (8007640 <siscanf+0x54>)
 8007614:	9a01      	ldr	r2, [sp, #4]
 8007616:	6800      	ldr	r0, [r0, #0]
 8007618:	9403      	str	r4, [sp, #12]
 800761a:	2300      	movs	r3, #0
 800761c:	9311      	str	r3, [sp, #68]	; 0x44
 800761e:	9316      	str	r3, [sp, #88]	; 0x58
 8007620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007624:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007628:	a904      	add	r1, sp, #16
 800762a:	4623      	mov	r3, r4
 800762c:	f002 fd58 	bl	800a0e0 <__ssvfiscanf_r>
 8007630:	b01f      	add	sp, #124	; 0x7c
 8007632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007636:	b003      	add	sp, #12
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	08007667 	.word	0x08007667
 8007640:	20000064 	.word	0x20000064

08007644 <__sread>:
 8007644:	b510      	push	{r4, lr}
 8007646:	460c      	mov	r4, r1
 8007648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800764c:	f000 f880 	bl	8007750 <_read_r>
 8007650:	2800      	cmp	r0, #0
 8007652:	bfab      	itete	ge
 8007654:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007656:	89a3      	ldrhlt	r3, [r4, #12]
 8007658:	181b      	addge	r3, r3, r0
 800765a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800765e:	bfac      	ite	ge
 8007660:	6563      	strge	r3, [r4, #84]	; 0x54
 8007662:	81a3      	strhlt	r3, [r4, #12]
 8007664:	bd10      	pop	{r4, pc}

08007666 <__seofread>:
 8007666:	2000      	movs	r0, #0
 8007668:	4770      	bx	lr

0800766a <__swrite>:
 800766a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800766e:	461f      	mov	r7, r3
 8007670:	898b      	ldrh	r3, [r1, #12]
 8007672:	05db      	lsls	r3, r3, #23
 8007674:	4605      	mov	r5, r0
 8007676:	460c      	mov	r4, r1
 8007678:	4616      	mov	r6, r2
 800767a:	d505      	bpl.n	8007688 <__swrite+0x1e>
 800767c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007680:	2302      	movs	r3, #2
 8007682:	2200      	movs	r2, #0
 8007684:	f000 f852 	bl	800772c <_lseek_r>
 8007688:	89a3      	ldrh	r3, [r4, #12]
 800768a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800768e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007692:	81a3      	strh	r3, [r4, #12]
 8007694:	4632      	mov	r2, r6
 8007696:	463b      	mov	r3, r7
 8007698:	4628      	mov	r0, r5
 800769a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800769e:	f000 b869 	b.w	8007774 <_write_r>

080076a2 <__sseek>:
 80076a2:	b510      	push	{r4, lr}
 80076a4:	460c      	mov	r4, r1
 80076a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076aa:	f000 f83f 	bl	800772c <_lseek_r>
 80076ae:	1c43      	adds	r3, r0, #1
 80076b0:	89a3      	ldrh	r3, [r4, #12]
 80076b2:	bf15      	itete	ne
 80076b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80076b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80076ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80076be:	81a3      	strheq	r3, [r4, #12]
 80076c0:	bf18      	it	ne
 80076c2:	81a3      	strhne	r3, [r4, #12]
 80076c4:	bd10      	pop	{r4, pc}

080076c6 <__sclose>:
 80076c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076ca:	f000 b81f 	b.w	800770c <_close_r>

080076ce <memset>:
 80076ce:	4402      	add	r2, r0
 80076d0:	4603      	mov	r3, r0
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d100      	bne.n	80076d8 <memset+0xa>
 80076d6:	4770      	bx	lr
 80076d8:	f803 1b01 	strb.w	r1, [r3], #1
 80076dc:	e7f9      	b.n	80076d2 <memset+0x4>

080076de <strncmp>:
 80076de:	b510      	push	{r4, lr}
 80076e0:	b16a      	cbz	r2, 80076fe <strncmp+0x20>
 80076e2:	3901      	subs	r1, #1
 80076e4:	1884      	adds	r4, r0, r2
 80076e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d103      	bne.n	80076fa <strncmp+0x1c>
 80076f2:	42a0      	cmp	r0, r4
 80076f4:	d001      	beq.n	80076fa <strncmp+0x1c>
 80076f6:	2a00      	cmp	r2, #0
 80076f8:	d1f5      	bne.n	80076e6 <strncmp+0x8>
 80076fa:	1ad0      	subs	r0, r2, r3
 80076fc:	bd10      	pop	{r4, pc}
 80076fe:	4610      	mov	r0, r2
 8007700:	e7fc      	b.n	80076fc <strncmp+0x1e>
	...

08007704 <_localeconv_r>:
 8007704:	4800      	ldr	r0, [pc, #0]	; (8007708 <_localeconv_r+0x4>)
 8007706:	4770      	bx	lr
 8007708:	20000158 	.word	0x20000158

0800770c <_close_r>:
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	4d06      	ldr	r5, [pc, #24]	; (8007728 <_close_r+0x1c>)
 8007710:	2300      	movs	r3, #0
 8007712:	4604      	mov	r4, r0
 8007714:	4608      	mov	r0, r1
 8007716:	602b      	str	r3, [r5, #0]
 8007718:	f7fa fa0d 	bl	8001b36 <_close>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_close_r+0x1a>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	b103      	cbz	r3, 8007726 <_close_r+0x1a>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	200005dc 	.word	0x200005dc

0800772c <_lseek_r>:
 800772c:	b538      	push	{r3, r4, r5, lr}
 800772e:	4d07      	ldr	r5, [pc, #28]	; (800774c <_lseek_r+0x20>)
 8007730:	4604      	mov	r4, r0
 8007732:	4608      	mov	r0, r1
 8007734:	4611      	mov	r1, r2
 8007736:	2200      	movs	r2, #0
 8007738:	602a      	str	r2, [r5, #0]
 800773a:	461a      	mov	r2, r3
 800773c:	f7fa fa22 	bl	8001b84 <_lseek>
 8007740:	1c43      	adds	r3, r0, #1
 8007742:	d102      	bne.n	800774a <_lseek_r+0x1e>
 8007744:	682b      	ldr	r3, [r5, #0]
 8007746:	b103      	cbz	r3, 800774a <_lseek_r+0x1e>
 8007748:	6023      	str	r3, [r4, #0]
 800774a:	bd38      	pop	{r3, r4, r5, pc}
 800774c:	200005dc 	.word	0x200005dc

08007750 <_read_r>:
 8007750:	b538      	push	{r3, r4, r5, lr}
 8007752:	4d07      	ldr	r5, [pc, #28]	; (8007770 <_read_r+0x20>)
 8007754:	4604      	mov	r4, r0
 8007756:	4608      	mov	r0, r1
 8007758:	4611      	mov	r1, r2
 800775a:	2200      	movs	r2, #0
 800775c:	602a      	str	r2, [r5, #0]
 800775e:	461a      	mov	r2, r3
 8007760:	f7fa f9b0 	bl	8001ac4 <_read>
 8007764:	1c43      	adds	r3, r0, #1
 8007766:	d102      	bne.n	800776e <_read_r+0x1e>
 8007768:	682b      	ldr	r3, [r5, #0]
 800776a:	b103      	cbz	r3, 800776e <_read_r+0x1e>
 800776c:	6023      	str	r3, [r4, #0]
 800776e:	bd38      	pop	{r3, r4, r5, pc}
 8007770:	200005dc 	.word	0x200005dc

08007774 <_write_r>:
 8007774:	b538      	push	{r3, r4, r5, lr}
 8007776:	4d07      	ldr	r5, [pc, #28]	; (8007794 <_write_r+0x20>)
 8007778:	4604      	mov	r4, r0
 800777a:	4608      	mov	r0, r1
 800777c:	4611      	mov	r1, r2
 800777e:	2200      	movs	r2, #0
 8007780:	602a      	str	r2, [r5, #0]
 8007782:	461a      	mov	r2, r3
 8007784:	f7fa f9bb 	bl	8001afe <_write>
 8007788:	1c43      	adds	r3, r0, #1
 800778a:	d102      	bne.n	8007792 <_write_r+0x1e>
 800778c:	682b      	ldr	r3, [r5, #0]
 800778e:	b103      	cbz	r3, 8007792 <_write_r+0x1e>
 8007790:	6023      	str	r3, [r4, #0]
 8007792:	bd38      	pop	{r3, r4, r5, pc}
 8007794:	200005dc 	.word	0x200005dc

08007798 <__errno>:
 8007798:	4b01      	ldr	r3, [pc, #4]	; (80077a0 <__errno+0x8>)
 800779a:	6818      	ldr	r0, [r3, #0]
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	20000064 	.word	0x20000064

080077a4 <__libc_init_array>:
 80077a4:	b570      	push	{r4, r5, r6, lr}
 80077a6:	4d0d      	ldr	r5, [pc, #52]	; (80077dc <__libc_init_array+0x38>)
 80077a8:	4c0d      	ldr	r4, [pc, #52]	; (80077e0 <__libc_init_array+0x3c>)
 80077aa:	1b64      	subs	r4, r4, r5
 80077ac:	10a4      	asrs	r4, r4, #2
 80077ae:	2600      	movs	r6, #0
 80077b0:	42a6      	cmp	r6, r4
 80077b2:	d109      	bne.n	80077c8 <__libc_init_array+0x24>
 80077b4:	4d0b      	ldr	r5, [pc, #44]	; (80077e4 <__libc_init_array+0x40>)
 80077b6:	4c0c      	ldr	r4, [pc, #48]	; (80077e8 <__libc_init_array+0x44>)
 80077b8:	f003 ffca 	bl	800b750 <_init>
 80077bc:	1b64      	subs	r4, r4, r5
 80077be:	10a4      	asrs	r4, r4, #2
 80077c0:	2600      	movs	r6, #0
 80077c2:	42a6      	cmp	r6, r4
 80077c4:	d105      	bne.n	80077d2 <__libc_init_array+0x2e>
 80077c6:	bd70      	pop	{r4, r5, r6, pc}
 80077c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80077cc:	4798      	blx	r3
 80077ce:	3601      	adds	r6, #1
 80077d0:	e7ee      	b.n	80077b0 <__libc_init_array+0xc>
 80077d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80077d6:	4798      	blx	r3
 80077d8:	3601      	adds	r6, #1
 80077da:	e7f2      	b.n	80077c2 <__libc_init_array+0x1e>
 80077dc:	0800bc9c 	.word	0x0800bc9c
 80077e0:	0800bc9c 	.word	0x0800bc9c
 80077e4:	0800bc9c 	.word	0x0800bc9c
 80077e8:	0800bca0 	.word	0x0800bca0

080077ec <__retarget_lock_init_recursive>:
 80077ec:	4770      	bx	lr

080077ee <__retarget_lock_acquire_recursive>:
 80077ee:	4770      	bx	lr

080077f0 <__retarget_lock_release_recursive>:
 80077f0:	4770      	bx	lr
	...

080077f4 <nanf>:
 80077f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80077fc <nanf+0x8>
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	7fc00000 	.word	0x7fc00000

08007800 <quorem>:
 8007800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007804:	6903      	ldr	r3, [r0, #16]
 8007806:	690c      	ldr	r4, [r1, #16]
 8007808:	42a3      	cmp	r3, r4
 800780a:	4607      	mov	r7, r0
 800780c:	db7e      	blt.n	800790c <quorem+0x10c>
 800780e:	3c01      	subs	r4, #1
 8007810:	f101 0814 	add.w	r8, r1, #20
 8007814:	f100 0514 	add.w	r5, r0, #20
 8007818:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800781c:	9301      	str	r3, [sp, #4]
 800781e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007822:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007826:	3301      	adds	r3, #1
 8007828:	429a      	cmp	r2, r3
 800782a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800782e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007832:	fbb2 f6f3 	udiv	r6, r2, r3
 8007836:	d331      	bcc.n	800789c <quorem+0x9c>
 8007838:	f04f 0e00 	mov.w	lr, #0
 800783c:	4640      	mov	r0, r8
 800783e:	46ac      	mov	ip, r5
 8007840:	46f2      	mov	sl, lr
 8007842:	f850 2b04 	ldr.w	r2, [r0], #4
 8007846:	b293      	uxth	r3, r2
 8007848:	fb06 e303 	mla	r3, r6, r3, lr
 800784c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007850:	0c1a      	lsrs	r2, r3, #16
 8007852:	b29b      	uxth	r3, r3
 8007854:	ebaa 0303 	sub.w	r3, sl, r3
 8007858:	f8dc a000 	ldr.w	sl, [ip]
 800785c:	fa13 f38a 	uxtah	r3, r3, sl
 8007860:	fb06 220e 	mla	r2, r6, lr, r2
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	9b00      	ldr	r3, [sp, #0]
 8007868:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800786c:	b292      	uxth	r2, r2
 800786e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007872:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007876:	f8bd 3000 	ldrh.w	r3, [sp]
 800787a:	4581      	cmp	r9, r0
 800787c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007880:	f84c 3b04 	str.w	r3, [ip], #4
 8007884:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007888:	d2db      	bcs.n	8007842 <quorem+0x42>
 800788a:	f855 300b 	ldr.w	r3, [r5, fp]
 800788e:	b92b      	cbnz	r3, 800789c <quorem+0x9c>
 8007890:	9b01      	ldr	r3, [sp, #4]
 8007892:	3b04      	subs	r3, #4
 8007894:	429d      	cmp	r5, r3
 8007896:	461a      	mov	r2, r3
 8007898:	d32c      	bcc.n	80078f4 <quorem+0xf4>
 800789a:	613c      	str	r4, [r7, #16]
 800789c:	4638      	mov	r0, r7
 800789e:	f001 f9ef 	bl	8008c80 <__mcmp>
 80078a2:	2800      	cmp	r0, #0
 80078a4:	db22      	blt.n	80078ec <quorem+0xec>
 80078a6:	3601      	adds	r6, #1
 80078a8:	4629      	mov	r1, r5
 80078aa:	2000      	movs	r0, #0
 80078ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80078b0:	f8d1 c000 	ldr.w	ip, [r1]
 80078b4:	b293      	uxth	r3, r2
 80078b6:	1ac3      	subs	r3, r0, r3
 80078b8:	0c12      	lsrs	r2, r2, #16
 80078ba:	fa13 f38c 	uxtah	r3, r3, ip
 80078be:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80078c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078cc:	45c1      	cmp	r9, r8
 80078ce:	f841 3b04 	str.w	r3, [r1], #4
 80078d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80078d6:	d2e9      	bcs.n	80078ac <quorem+0xac>
 80078d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078e0:	b922      	cbnz	r2, 80078ec <quorem+0xec>
 80078e2:	3b04      	subs	r3, #4
 80078e4:	429d      	cmp	r5, r3
 80078e6:	461a      	mov	r2, r3
 80078e8:	d30a      	bcc.n	8007900 <quorem+0x100>
 80078ea:	613c      	str	r4, [r7, #16]
 80078ec:	4630      	mov	r0, r6
 80078ee:	b003      	add	sp, #12
 80078f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	3b04      	subs	r3, #4
 80078f8:	2a00      	cmp	r2, #0
 80078fa:	d1ce      	bne.n	800789a <quorem+0x9a>
 80078fc:	3c01      	subs	r4, #1
 80078fe:	e7c9      	b.n	8007894 <quorem+0x94>
 8007900:	6812      	ldr	r2, [r2, #0]
 8007902:	3b04      	subs	r3, #4
 8007904:	2a00      	cmp	r2, #0
 8007906:	d1f0      	bne.n	80078ea <quorem+0xea>
 8007908:	3c01      	subs	r4, #1
 800790a:	e7eb      	b.n	80078e4 <quorem+0xe4>
 800790c:	2000      	movs	r0, #0
 800790e:	e7ee      	b.n	80078ee <quorem+0xee>

08007910 <_dtoa_r>:
 8007910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	ed2d 8b04 	vpush	{d8-d9}
 8007918:	69c5      	ldr	r5, [r0, #28]
 800791a:	b093      	sub	sp, #76	; 0x4c
 800791c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007920:	ec57 6b10 	vmov	r6, r7, d0
 8007924:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007928:	9107      	str	r1, [sp, #28]
 800792a:	4604      	mov	r4, r0
 800792c:	920a      	str	r2, [sp, #40]	; 0x28
 800792e:	930d      	str	r3, [sp, #52]	; 0x34
 8007930:	b975      	cbnz	r5, 8007950 <_dtoa_r+0x40>
 8007932:	2010      	movs	r0, #16
 8007934:	f000 fe2a 	bl	800858c <malloc>
 8007938:	4602      	mov	r2, r0
 800793a:	61e0      	str	r0, [r4, #28]
 800793c:	b920      	cbnz	r0, 8007948 <_dtoa_r+0x38>
 800793e:	4bae      	ldr	r3, [pc, #696]	; (8007bf8 <_dtoa_r+0x2e8>)
 8007940:	21ef      	movs	r1, #239	; 0xef
 8007942:	48ae      	ldr	r0, [pc, #696]	; (8007bfc <_dtoa_r+0x2ec>)
 8007944:	f002 fff4 	bl	800a930 <__assert_func>
 8007948:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800794c:	6005      	str	r5, [r0, #0]
 800794e:	60c5      	str	r5, [r0, #12]
 8007950:	69e3      	ldr	r3, [r4, #28]
 8007952:	6819      	ldr	r1, [r3, #0]
 8007954:	b151      	cbz	r1, 800796c <_dtoa_r+0x5c>
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	604a      	str	r2, [r1, #4]
 800795a:	2301      	movs	r3, #1
 800795c:	4093      	lsls	r3, r2
 800795e:	608b      	str	r3, [r1, #8]
 8007960:	4620      	mov	r0, r4
 8007962:	f000 ff07 	bl	8008774 <_Bfree>
 8007966:	69e3      	ldr	r3, [r4, #28]
 8007968:	2200      	movs	r2, #0
 800796a:	601a      	str	r2, [r3, #0]
 800796c:	1e3b      	subs	r3, r7, #0
 800796e:	bfbb      	ittet	lt
 8007970:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007974:	9303      	strlt	r3, [sp, #12]
 8007976:	2300      	movge	r3, #0
 8007978:	2201      	movlt	r2, #1
 800797a:	bfac      	ite	ge
 800797c:	f8c8 3000 	strge.w	r3, [r8]
 8007980:	f8c8 2000 	strlt.w	r2, [r8]
 8007984:	4b9e      	ldr	r3, [pc, #632]	; (8007c00 <_dtoa_r+0x2f0>)
 8007986:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800798a:	ea33 0308 	bics.w	r3, r3, r8
 800798e:	d11b      	bne.n	80079c8 <_dtoa_r+0xb8>
 8007990:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007992:	f242 730f 	movw	r3, #9999	; 0x270f
 8007996:	6013      	str	r3, [r2, #0]
 8007998:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800799c:	4333      	orrs	r3, r6
 800799e:	f000 8593 	beq.w	80084c8 <_dtoa_r+0xbb8>
 80079a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079a4:	b963      	cbnz	r3, 80079c0 <_dtoa_r+0xb0>
 80079a6:	4b97      	ldr	r3, [pc, #604]	; (8007c04 <_dtoa_r+0x2f4>)
 80079a8:	e027      	b.n	80079fa <_dtoa_r+0xea>
 80079aa:	4b97      	ldr	r3, [pc, #604]	; (8007c08 <_dtoa_r+0x2f8>)
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	3308      	adds	r3, #8
 80079b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079b2:	6013      	str	r3, [r2, #0]
 80079b4:	9800      	ldr	r0, [sp, #0]
 80079b6:	b013      	add	sp, #76	; 0x4c
 80079b8:	ecbd 8b04 	vpop	{d8-d9}
 80079bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c0:	4b90      	ldr	r3, [pc, #576]	; (8007c04 <_dtoa_r+0x2f4>)
 80079c2:	9300      	str	r3, [sp, #0]
 80079c4:	3303      	adds	r3, #3
 80079c6:	e7f3      	b.n	80079b0 <_dtoa_r+0xa0>
 80079c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80079cc:	2200      	movs	r2, #0
 80079ce:	ec51 0b17 	vmov	r0, r1, d7
 80079d2:	eeb0 8a47 	vmov.f32	s16, s14
 80079d6:	eef0 8a67 	vmov.f32	s17, s15
 80079da:	2300      	movs	r3, #0
 80079dc:	f7f9 f874 	bl	8000ac8 <__aeabi_dcmpeq>
 80079e0:	4681      	mov	r9, r0
 80079e2:	b160      	cbz	r0, 80079fe <_dtoa_r+0xee>
 80079e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079e6:	2301      	movs	r3, #1
 80079e8:	6013      	str	r3, [r2, #0]
 80079ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8568 	beq.w	80084c2 <_dtoa_r+0xbb2>
 80079f2:	4b86      	ldr	r3, [pc, #536]	; (8007c0c <_dtoa_r+0x2fc>)
 80079f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079f6:	6013      	str	r3, [r2, #0]
 80079f8:	3b01      	subs	r3, #1
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	e7da      	b.n	80079b4 <_dtoa_r+0xa4>
 80079fe:	aa10      	add	r2, sp, #64	; 0x40
 8007a00:	a911      	add	r1, sp, #68	; 0x44
 8007a02:	4620      	mov	r0, r4
 8007a04:	eeb0 0a48 	vmov.f32	s0, s16
 8007a08:	eef0 0a68 	vmov.f32	s1, s17
 8007a0c:	f001 fa4e 	bl	8008eac <__d2b>
 8007a10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007a14:	4682      	mov	sl, r0
 8007a16:	2d00      	cmp	r5, #0
 8007a18:	d07f      	beq.n	8007b1a <_dtoa_r+0x20a>
 8007a1a:	ee18 3a90 	vmov	r3, s17
 8007a1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a22:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007a26:	ec51 0b18 	vmov	r0, r1, d8
 8007a2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007a2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007a36:	4619      	mov	r1, r3
 8007a38:	2200      	movs	r2, #0
 8007a3a:	4b75      	ldr	r3, [pc, #468]	; (8007c10 <_dtoa_r+0x300>)
 8007a3c:	f7f8 fc24 	bl	8000288 <__aeabi_dsub>
 8007a40:	a367      	add	r3, pc, #412	; (adr r3, 8007be0 <_dtoa_r+0x2d0>)
 8007a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a46:	f7f8 fdd7 	bl	80005f8 <__aeabi_dmul>
 8007a4a:	a367      	add	r3, pc, #412	; (adr r3, 8007be8 <_dtoa_r+0x2d8>)
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	f7f8 fc1c 	bl	800028c <__adddf3>
 8007a54:	4606      	mov	r6, r0
 8007a56:	4628      	mov	r0, r5
 8007a58:	460f      	mov	r7, r1
 8007a5a:	f7f8 fd63 	bl	8000524 <__aeabi_i2d>
 8007a5e:	a364      	add	r3, pc, #400	; (adr r3, 8007bf0 <_dtoa_r+0x2e0>)
 8007a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a64:	f7f8 fdc8 	bl	80005f8 <__aeabi_dmul>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	4639      	mov	r1, r7
 8007a70:	f7f8 fc0c 	bl	800028c <__adddf3>
 8007a74:	4606      	mov	r6, r0
 8007a76:	460f      	mov	r7, r1
 8007a78:	f7f9 f86e 	bl	8000b58 <__aeabi_d2iz>
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	4683      	mov	fp, r0
 8007a80:	2300      	movs	r3, #0
 8007a82:	4630      	mov	r0, r6
 8007a84:	4639      	mov	r1, r7
 8007a86:	f7f9 f829 	bl	8000adc <__aeabi_dcmplt>
 8007a8a:	b148      	cbz	r0, 8007aa0 <_dtoa_r+0x190>
 8007a8c:	4658      	mov	r0, fp
 8007a8e:	f7f8 fd49 	bl	8000524 <__aeabi_i2d>
 8007a92:	4632      	mov	r2, r6
 8007a94:	463b      	mov	r3, r7
 8007a96:	f7f9 f817 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a9a:	b908      	cbnz	r0, 8007aa0 <_dtoa_r+0x190>
 8007a9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007aa0:	f1bb 0f16 	cmp.w	fp, #22
 8007aa4:	d857      	bhi.n	8007b56 <_dtoa_r+0x246>
 8007aa6:	4b5b      	ldr	r3, [pc, #364]	; (8007c14 <_dtoa_r+0x304>)
 8007aa8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	ec51 0b18 	vmov	r0, r1, d8
 8007ab4:	f7f9 f812 	bl	8000adc <__aeabi_dcmplt>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d04e      	beq.n	8007b5a <_dtoa_r+0x24a>
 8007abc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	930c      	str	r3, [sp, #48]	; 0x30
 8007ac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ac6:	1b5b      	subs	r3, r3, r5
 8007ac8:	1e5a      	subs	r2, r3, #1
 8007aca:	bf45      	ittet	mi
 8007acc:	f1c3 0301 	rsbmi	r3, r3, #1
 8007ad0:	9305      	strmi	r3, [sp, #20]
 8007ad2:	2300      	movpl	r3, #0
 8007ad4:	2300      	movmi	r3, #0
 8007ad6:	9206      	str	r2, [sp, #24]
 8007ad8:	bf54      	ite	pl
 8007ada:	9305      	strpl	r3, [sp, #20]
 8007adc:	9306      	strmi	r3, [sp, #24]
 8007ade:	f1bb 0f00 	cmp.w	fp, #0
 8007ae2:	db3c      	blt.n	8007b5e <_dtoa_r+0x24e>
 8007ae4:	9b06      	ldr	r3, [sp, #24]
 8007ae6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007aea:	445b      	add	r3, fp
 8007aec:	9306      	str	r3, [sp, #24]
 8007aee:	2300      	movs	r3, #0
 8007af0:	9308      	str	r3, [sp, #32]
 8007af2:	9b07      	ldr	r3, [sp, #28]
 8007af4:	2b09      	cmp	r3, #9
 8007af6:	d868      	bhi.n	8007bca <_dtoa_r+0x2ba>
 8007af8:	2b05      	cmp	r3, #5
 8007afa:	bfc4      	itt	gt
 8007afc:	3b04      	subgt	r3, #4
 8007afe:	9307      	strgt	r3, [sp, #28]
 8007b00:	9b07      	ldr	r3, [sp, #28]
 8007b02:	f1a3 0302 	sub.w	r3, r3, #2
 8007b06:	bfcc      	ite	gt
 8007b08:	2500      	movgt	r5, #0
 8007b0a:	2501      	movle	r5, #1
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	f200 8085 	bhi.w	8007c1c <_dtoa_r+0x30c>
 8007b12:	e8df f003 	tbb	[pc, r3]
 8007b16:	3b2e      	.short	0x3b2e
 8007b18:	5839      	.short	0x5839
 8007b1a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007b1e:	441d      	add	r5, r3
 8007b20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007b24:	2b20      	cmp	r3, #32
 8007b26:	bfc1      	itttt	gt
 8007b28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007b2c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007b30:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007b34:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007b38:	bfd6      	itet	le
 8007b3a:	f1c3 0320 	rsble	r3, r3, #32
 8007b3e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007b42:	fa06 f003 	lslle.w	r0, r6, r3
 8007b46:	f7f8 fcdd 	bl	8000504 <__aeabi_ui2d>
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007b50:	3d01      	subs	r5, #1
 8007b52:	920e      	str	r2, [sp, #56]	; 0x38
 8007b54:	e76f      	b.n	8007a36 <_dtoa_r+0x126>
 8007b56:	2301      	movs	r3, #1
 8007b58:	e7b3      	b.n	8007ac2 <_dtoa_r+0x1b2>
 8007b5a:	900c      	str	r0, [sp, #48]	; 0x30
 8007b5c:	e7b2      	b.n	8007ac4 <_dtoa_r+0x1b4>
 8007b5e:	9b05      	ldr	r3, [sp, #20]
 8007b60:	eba3 030b 	sub.w	r3, r3, fp
 8007b64:	9305      	str	r3, [sp, #20]
 8007b66:	f1cb 0300 	rsb	r3, fp, #0
 8007b6a:	9308      	str	r3, [sp, #32]
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b70:	e7bf      	b.n	8007af2 <_dtoa_r+0x1e2>
 8007b72:	2300      	movs	r3, #0
 8007b74:	9309      	str	r3, [sp, #36]	; 0x24
 8007b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	dc52      	bgt.n	8007c22 <_dtoa_r+0x312>
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	9301      	str	r3, [sp, #4]
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	461a      	mov	r2, r3
 8007b84:	920a      	str	r2, [sp, #40]	; 0x28
 8007b86:	e00b      	b.n	8007ba0 <_dtoa_r+0x290>
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e7f3      	b.n	8007b74 <_dtoa_r+0x264>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b92:	445b      	add	r3, fp
 8007b94:	9301      	str	r3, [sp, #4]
 8007b96:	3301      	adds	r3, #1
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	9304      	str	r3, [sp, #16]
 8007b9c:	bfb8      	it	lt
 8007b9e:	2301      	movlt	r3, #1
 8007ba0:	69e0      	ldr	r0, [r4, #28]
 8007ba2:	2100      	movs	r1, #0
 8007ba4:	2204      	movs	r2, #4
 8007ba6:	f102 0614 	add.w	r6, r2, #20
 8007baa:	429e      	cmp	r6, r3
 8007bac:	d93d      	bls.n	8007c2a <_dtoa_r+0x31a>
 8007bae:	6041      	str	r1, [r0, #4]
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 fd9f 	bl	80086f4 <_Balloc>
 8007bb6:	9000      	str	r0, [sp, #0]
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d139      	bne.n	8007c30 <_dtoa_r+0x320>
 8007bbc:	4b16      	ldr	r3, [pc, #88]	; (8007c18 <_dtoa_r+0x308>)
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	f240 11af 	movw	r1, #431	; 0x1af
 8007bc4:	e6bd      	b.n	8007942 <_dtoa_r+0x32>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e7e1      	b.n	8007b8e <_dtoa_r+0x27e>
 8007bca:	2501      	movs	r5, #1
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9307      	str	r3, [sp, #28]
 8007bd0:	9509      	str	r5, [sp, #36]	; 0x24
 8007bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8007bd6:	9301      	str	r3, [sp, #4]
 8007bd8:	9304      	str	r3, [sp, #16]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2312      	movs	r3, #18
 8007bde:	e7d1      	b.n	8007b84 <_dtoa_r+0x274>
 8007be0:	636f4361 	.word	0x636f4361
 8007be4:	3fd287a7 	.word	0x3fd287a7
 8007be8:	8b60c8b3 	.word	0x8b60c8b3
 8007bec:	3fc68a28 	.word	0x3fc68a28
 8007bf0:	509f79fb 	.word	0x509f79fb
 8007bf4:	3fd34413 	.word	0x3fd34413
 8007bf8:	0800b890 	.word	0x0800b890
 8007bfc:	0800b8a7 	.word	0x0800b8a7
 8007c00:	7ff00000 	.word	0x7ff00000
 8007c04:	0800b88c 	.word	0x0800b88c
 8007c08:	0800b883 	.word	0x0800b883
 8007c0c:	0800bbe9 	.word	0x0800bbe9
 8007c10:	3ff80000 	.word	0x3ff80000
 8007c14:	0800b998 	.word	0x0800b998
 8007c18:	0800b8ff 	.word	0x0800b8ff
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c20:	e7d7      	b.n	8007bd2 <_dtoa_r+0x2c2>
 8007c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c24:	9301      	str	r3, [sp, #4]
 8007c26:	9304      	str	r3, [sp, #16]
 8007c28:	e7ba      	b.n	8007ba0 <_dtoa_r+0x290>
 8007c2a:	3101      	adds	r1, #1
 8007c2c:	0052      	lsls	r2, r2, #1
 8007c2e:	e7ba      	b.n	8007ba6 <_dtoa_r+0x296>
 8007c30:	69e3      	ldr	r3, [r4, #28]
 8007c32:	9a00      	ldr	r2, [sp, #0]
 8007c34:	601a      	str	r2, [r3, #0]
 8007c36:	9b04      	ldr	r3, [sp, #16]
 8007c38:	2b0e      	cmp	r3, #14
 8007c3a:	f200 80a8 	bhi.w	8007d8e <_dtoa_r+0x47e>
 8007c3e:	2d00      	cmp	r5, #0
 8007c40:	f000 80a5 	beq.w	8007d8e <_dtoa_r+0x47e>
 8007c44:	f1bb 0f00 	cmp.w	fp, #0
 8007c48:	dd38      	ble.n	8007cbc <_dtoa_r+0x3ac>
 8007c4a:	4bc0      	ldr	r3, [pc, #768]	; (8007f4c <_dtoa_r+0x63c>)
 8007c4c:	f00b 020f 	and.w	r2, fp, #15
 8007c50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007c58:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007c5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007c60:	d019      	beq.n	8007c96 <_dtoa_r+0x386>
 8007c62:	4bbb      	ldr	r3, [pc, #748]	; (8007f50 <_dtoa_r+0x640>)
 8007c64:	ec51 0b18 	vmov	r0, r1, d8
 8007c68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c6c:	f7f8 fdee 	bl	800084c <__aeabi_ddiv>
 8007c70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c74:	f008 080f 	and.w	r8, r8, #15
 8007c78:	2503      	movs	r5, #3
 8007c7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007f50 <_dtoa_r+0x640>
 8007c7e:	f1b8 0f00 	cmp.w	r8, #0
 8007c82:	d10a      	bne.n	8007c9a <_dtoa_r+0x38a>
 8007c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c88:	4632      	mov	r2, r6
 8007c8a:	463b      	mov	r3, r7
 8007c8c:	f7f8 fdde 	bl	800084c <__aeabi_ddiv>
 8007c90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c94:	e02b      	b.n	8007cee <_dtoa_r+0x3de>
 8007c96:	2502      	movs	r5, #2
 8007c98:	e7ef      	b.n	8007c7a <_dtoa_r+0x36a>
 8007c9a:	f018 0f01 	tst.w	r8, #1
 8007c9e:	d008      	beq.n	8007cb2 <_dtoa_r+0x3a2>
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007ca8:	f7f8 fca6 	bl	80005f8 <__aeabi_dmul>
 8007cac:	3501      	adds	r5, #1
 8007cae:	4606      	mov	r6, r0
 8007cb0:	460f      	mov	r7, r1
 8007cb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007cb6:	f109 0908 	add.w	r9, r9, #8
 8007cba:	e7e0      	b.n	8007c7e <_dtoa_r+0x36e>
 8007cbc:	f000 809f 	beq.w	8007dfe <_dtoa_r+0x4ee>
 8007cc0:	f1cb 0600 	rsb	r6, fp, #0
 8007cc4:	4ba1      	ldr	r3, [pc, #644]	; (8007f4c <_dtoa_r+0x63c>)
 8007cc6:	4fa2      	ldr	r7, [pc, #648]	; (8007f50 <_dtoa_r+0x640>)
 8007cc8:	f006 020f 	and.w	r2, r6, #15
 8007ccc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd4:	ec51 0b18 	vmov	r0, r1, d8
 8007cd8:	f7f8 fc8e 	bl	80005f8 <__aeabi_dmul>
 8007cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ce0:	1136      	asrs	r6, r6, #4
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	2502      	movs	r5, #2
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	d17e      	bne.n	8007de8 <_dtoa_r+0x4d8>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1d0      	bne.n	8007c90 <_dtoa_r+0x380>
 8007cee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cf0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	f000 8084 	beq.w	8007e02 <_dtoa_r+0x4f2>
 8007cfa:	4b96      	ldr	r3, [pc, #600]	; (8007f54 <_dtoa_r+0x644>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	4640      	mov	r0, r8
 8007d00:	4649      	mov	r1, r9
 8007d02:	f7f8 feeb 	bl	8000adc <__aeabi_dcmplt>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d07b      	beq.n	8007e02 <_dtoa_r+0x4f2>
 8007d0a:	9b04      	ldr	r3, [sp, #16]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d078      	beq.n	8007e02 <_dtoa_r+0x4f2>
 8007d10:	9b01      	ldr	r3, [sp, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	dd39      	ble.n	8007d8a <_dtoa_r+0x47a>
 8007d16:	4b90      	ldr	r3, [pc, #576]	; (8007f58 <_dtoa_r+0x648>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	4640      	mov	r0, r8
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	f7f8 fc6b 	bl	80005f8 <__aeabi_dmul>
 8007d22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d26:	9e01      	ldr	r6, [sp, #4]
 8007d28:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007d2c:	3501      	adds	r5, #1
 8007d2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007d32:	4628      	mov	r0, r5
 8007d34:	f7f8 fbf6 	bl	8000524 <__aeabi_i2d>
 8007d38:	4642      	mov	r2, r8
 8007d3a:	464b      	mov	r3, r9
 8007d3c:	f7f8 fc5c 	bl	80005f8 <__aeabi_dmul>
 8007d40:	4b86      	ldr	r3, [pc, #536]	; (8007f5c <_dtoa_r+0x64c>)
 8007d42:	2200      	movs	r2, #0
 8007d44:	f7f8 faa2 	bl	800028c <__adddf3>
 8007d48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007d4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d50:	9303      	str	r3, [sp, #12]
 8007d52:	2e00      	cmp	r6, #0
 8007d54:	d158      	bne.n	8007e08 <_dtoa_r+0x4f8>
 8007d56:	4b82      	ldr	r3, [pc, #520]	; (8007f60 <_dtoa_r+0x650>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	4640      	mov	r0, r8
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	f7f8 fa93 	bl	8000288 <__aeabi_dsub>
 8007d62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d66:	4680      	mov	r8, r0
 8007d68:	4689      	mov	r9, r1
 8007d6a:	f7f8 fed5 	bl	8000b18 <__aeabi_dcmpgt>
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	f040 8296 	bne.w	80082a0 <_dtoa_r+0x990>
 8007d74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d78:	4640      	mov	r0, r8
 8007d7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d7e:	4649      	mov	r1, r9
 8007d80:	f7f8 feac 	bl	8000adc <__aeabi_dcmplt>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	f040 8289 	bne.w	800829c <_dtoa_r+0x98c>
 8007d8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f2c0 814e 	blt.w	8008032 <_dtoa_r+0x722>
 8007d96:	f1bb 0f0e 	cmp.w	fp, #14
 8007d9a:	f300 814a 	bgt.w	8008032 <_dtoa_r+0x722>
 8007d9e:	4b6b      	ldr	r3, [pc, #428]	; (8007f4c <_dtoa_r+0x63c>)
 8007da0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007da4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f280 80dc 	bge.w	8007f68 <_dtoa_r+0x658>
 8007db0:	9b04      	ldr	r3, [sp, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f300 80d8 	bgt.w	8007f68 <_dtoa_r+0x658>
 8007db8:	f040 826f 	bne.w	800829a <_dtoa_r+0x98a>
 8007dbc:	4b68      	ldr	r3, [pc, #416]	; (8007f60 <_dtoa_r+0x650>)
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	4640      	mov	r0, r8
 8007dc2:	4649      	mov	r1, r9
 8007dc4:	f7f8 fc18 	bl	80005f8 <__aeabi_dmul>
 8007dc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dcc:	f7f8 fe9a 	bl	8000b04 <__aeabi_dcmpge>
 8007dd0:	9e04      	ldr	r6, [sp, #16]
 8007dd2:	4637      	mov	r7, r6
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	f040 8245 	bne.w	8008264 <_dtoa_r+0x954>
 8007dda:	9d00      	ldr	r5, [sp, #0]
 8007ddc:	2331      	movs	r3, #49	; 0x31
 8007dde:	f805 3b01 	strb.w	r3, [r5], #1
 8007de2:	f10b 0b01 	add.w	fp, fp, #1
 8007de6:	e241      	b.n	800826c <_dtoa_r+0x95c>
 8007de8:	07f2      	lsls	r2, r6, #31
 8007dea:	d505      	bpl.n	8007df8 <_dtoa_r+0x4e8>
 8007dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007df0:	f7f8 fc02 	bl	80005f8 <__aeabi_dmul>
 8007df4:	3501      	adds	r5, #1
 8007df6:	2301      	movs	r3, #1
 8007df8:	1076      	asrs	r6, r6, #1
 8007dfa:	3708      	adds	r7, #8
 8007dfc:	e773      	b.n	8007ce6 <_dtoa_r+0x3d6>
 8007dfe:	2502      	movs	r5, #2
 8007e00:	e775      	b.n	8007cee <_dtoa_r+0x3de>
 8007e02:	9e04      	ldr	r6, [sp, #16]
 8007e04:	465f      	mov	r7, fp
 8007e06:	e792      	b.n	8007d2e <_dtoa_r+0x41e>
 8007e08:	9900      	ldr	r1, [sp, #0]
 8007e0a:	4b50      	ldr	r3, [pc, #320]	; (8007f4c <_dtoa_r+0x63c>)
 8007e0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e10:	4431      	add	r1, r6
 8007e12:	9102      	str	r1, [sp, #8]
 8007e14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e16:	eeb0 9a47 	vmov.f32	s18, s14
 8007e1a:	eef0 9a67 	vmov.f32	s19, s15
 8007e1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007e22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e26:	2900      	cmp	r1, #0
 8007e28:	d044      	beq.n	8007eb4 <_dtoa_r+0x5a4>
 8007e2a:	494e      	ldr	r1, [pc, #312]	; (8007f64 <_dtoa_r+0x654>)
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	f7f8 fd0d 	bl	800084c <__aeabi_ddiv>
 8007e32:	ec53 2b19 	vmov	r2, r3, d9
 8007e36:	f7f8 fa27 	bl	8000288 <__aeabi_dsub>
 8007e3a:	9d00      	ldr	r5, [sp, #0]
 8007e3c:	ec41 0b19 	vmov	d9, r0, r1
 8007e40:	4649      	mov	r1, r9
 8007e42:	4640      	mov	r0, r8
 8007e44:	f7f8 fe88 	bl	8000b58 <__aeabi_d2iz>
 8007e48:	4606      	mov	r6, r0
 8007e4a:	f7f8 fb6b 	bl	8000524 <__aeabi_i2d>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	460b      	mov	r3, r1
 8007e52:	4640      	mov	r0, r8
 8007e54:	4649      	mov	r1, r9
 8007e56:	f7f8 fa17 	bl	8000288 <__aeabi_dsub>
 8007e5a:	3630      	adds	r6, #48	; 0x30
 8007e5c:	f805 6b01 	strb.w	r6, [r5], #1
 8007e60:	ec53 2b19 	vmov	r2, r3, d9
 8007e64:	4680      	mov	r8, r0
 8007e66:	4689      	mov	r9, r1
 8007e68:	f7f8 fe38 	bl	8000adc <__aeabi_dcmplt>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d164      	bne.n	8007f3a <_dtoa_r+0x62a>
 8007e70:	4642      	mov	r2, r8
 8007e72:	464b      	mov	r3, r9
 8007e74:	4937      	ldr	r1, [pc, #220]	; (8007f54 <_dtoa_r+0x644>)
 8007e76:	2000      	movs	r0, #0
 8007e78:	f7f8 fa06 	bl	8000288 <__aeabi_dsub>
 8007e7c:	ec53 2b19 	vmov	r2, r3, d9
 8007e80:	f7f8 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	f040 80b6 	bne.w	8007ff6 <_dtoa_r+0x6e6>
 8007e8a:	9b02      	ldr	r3, [sp, #8]
 8007e8c:	429d      	cmp	r5, r3
 8007e8e:	f43f af7c 	beq.w	8007d8a <_dtoa_r+0x47a>
 8007e92:	4b31      	ldr	r3, [pc, #196]	; (8007f58 <_dtoa_r+0x648>)
 8007e94:	ec51 0b19 	vmov	r0, r1, d9
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f7f8 fbad 	bl	80005f8 <__aeabi_dmul>
 8007e9e:	4b2e      	ldr	r3, [pc, #184]	; (8007f58 <_dtoa_r+0x648>)
 8007ea0:	ec41 0b19 	vmov	d9, r0, r1
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	4640      	mov	r0, r8
 8007ea8:	4649      	mov	r1, r9
 8007eaa:	f7f8 fba5 	bl	80005f8 <__aeabi_dmul>
 8007eae:	4680      	mov	r8, r0
 8007eb0:	4689      	mov	r9, r1
 8007eb2:	e7c5      	b.n	8007e40 <_dtoa_r+0x530>
 8007eb4:	ec51 0b17 	vmov	r0, r1, d7
 8007eb8:	f7f8 fb9e 	bl	80005f8 <__aeabi_dmul>
 8007ebc:	9b02      	ldr	r3, [sp, #8]
 8007ebe:	9d00      	ldr	r5, [sp, #0]
 8007ec0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ec2:	ec41 0b19 	vmov	d9, r0, r1
 8007ec6:	4649      	mov	r1, r9
 8007ec8:	4640      	mov	r0, r8
 8007eca:	f7f8 fe45 	bl	8000b58 <__aeabi_d2iz>
 8007ece:	4606      	mov	r6, r0
 8007ed0:	f7f8 fb28 	bl	8000524 <__aeabi_i2d>
 8007ed4:	3630      	adds	r6, #48	; 0x30
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4640      	mov	r0, r8
 8007edc:	4649      	mov	r1, r9
 8007ede:	f7f8 f9d3 	bl	8000288 <__aeabi_dsub>
 8007ee2:	f805 6b01 	strb.w	r6, [r5], #1
 8007ee6:	9b02      	ldr	r3, [sp, #8]
 8007ee8:	429d      	cmp	r5, r3
 8007eea:	4680      	mov	r8, r0
 8007eec:	4689      	mov	r9, r1
 8007eee:	f04f 0200 	mov.w	r2, #0
 8007ef2:	d124      	bne.n	8007f3e <_dtoa_r+0x62e>
 8007ef4:	4b1b      	ldr	r3, [pc, #108]	; (8007f64 <_dtoa_r+0x654>)
 8007ef6:	ec51 0b19 	vmov	r0, r1, d9
 8007efa:	f7f8 f9c7 	bl	800028c <__adddf3>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	4640      	mov	r0, r8
 8007f04:	4649      	mov	r1, r9
 8007f06:	f7f8 fe07 	bl	8000b18 <__aeabi_dcmpgt>
 8007f0a:	2800      	cmp	r0, #0
 8007f0c:	d173      	bne.n	8007ff6 <_dtoa_r+0x6e6>
 8007f0e:	ec53 2b19 	vmov	r2, r3, d9
 8007f12:	4914      	ldr	r1, [pc, #80]	; (8007f64 <_dtoa_r+0x654>)
 8007f14:	2000      	movs	r0, #0
 8007f16:	f7f8 f9b7 	bl	8000288 <__aeabi_dsub>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4640      	mov	r0, r8
 8007f20:	4649      	mov	r1, r9
 8007f22:	f7f8 fddb 	bl	8000adc <__aeabi_dcmplt>
 8007f26:	2800      	cmp	r0, #0
 8007f28:	f43f af2f 	beq.w	8007d8a <_dtoa_r+0x47a>
 8007f2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007f2e:	1e6b      	subs	r3, r5, #1
 8007f30:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f36:	2b30      	cmp	r3, #48	; 0x30
 8007f38:	d0f8      	beq.n	8007f2c <_dtoa_r+0x61c>
 8007f3a:	46bb      	mov	fp, r7
 8007f3c:	e04a      	b.n	8007fd4 <_dtoa_r+0x6c4>
 8007f3e:	4b06      	ldr	r3, [pc, #24]	; (8007f58 <_dtoa_r+0x648>)
 8007f40:	f7f8 fb5a 	bl	80005f8 <__aeabi_dmul>
 8007f44:	4680      	mov	r8, r0
 8007f46:	4689      	mov	r9, r1
 8007f48:	e7bd      	b.n	8007ec6 <_dtoa_r+0x5b6>
 8007f4a:	bf00      	nop
 8007f4c:	0800b998 	.word	0x0800b998
 8007f50:	0800b970 	.word	0x0800b970
 8007f54:	3ff00000 	.word	0x3ff00000
 8007f58:	40240000 	.word	0x40240000
 8007f5c:	401c0000 	.word	0x401c0000
 8007f60:	40140000 	.word	0x40140000
 8007f64:	3fe00000 	.word	0x3fe00000
 8007f68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f6c:	9d00      	ldr	r5, [sp, #0]
 8007f6e:	4642      	mov	r2, r8
 8007f70:	464b      	mov	r3, r9
 8007f72:	4630      	mov	r0, r6
 8007f74:	4639      	mov	r1, r7
 8007f76:	f7f8 fc69 	bl	800084c <__aeabi_ddiv>
 8007f7a:	f7f8 fded 	bl	8000b58 <__aeabi_d2iz>
 8007f7e:	9001      	str	r0, [sp, #4]
 8007f80:	f7f8 fad0 	bl	8000524 <__aeabi_i2d>
 8007f84:	4642      	mov	r2, r8
 8007f86:	464b      	mov	r3, r9
 8007f88:	f7f8 fb36 	bl	80005f8 <__aeabi_dmul>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4630      	mov	r0, r6
 8007f92:	4639      	mov	r1, r7
 8007f94:	f7f8 f978 	bl	8000288 <__aeabi_dsub>
 8007f98:	9e01      	ldr	r6, [sp, #4]
 8007f9a:	9f04      	ldr	r7, [sp, #16]
 8007f9c:	3630      	adds	r6, #48	; 0x30
 8007f9e:	f805 6b01 	strb.w	r6, [r5], #1
 8007fa2:	9e00      	ldr	r6, [sp, #0]
 8007fa4:	1bae      	subs	r6, r5, r6
 8007fa6:	42b7      	cmp	r7, r6
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	d134      	bne.n	8008018 <_dtoa_r+0x708>
 8007fae:	f7f8 f96d 	bl	800028c <__adddf3>
 8007fb2:	4642      	mov	r2, r8
 8007fb4:	464b      	mov	r3, r9
 8007fb6:	4606      	mov	r6, r0
 8007fb8:	460f      	mov	r7, r1
 8007fba:	f7f8 fdad 	bl	8000b18 <__aeabi_dcmpgt>
 8007fbe:	b9c8      	cbnz	r0, 8007ff4 <_dtoa_r+0x6e4>
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	464b      	mov	r3, r9
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	4639      	mov	r1, r7
 8007fc8:	f7f8 fd7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fcc:	b110      	cbz	r0, 8007fd4 <_dtoa_r+0x6c4>
 8007fce:	9b01      	ldr	r3, [sp, #4]
 8007fd0:	07db      	lsls	r3, r3, #31
 8007fd2:	d40f      	bmi.n	8007ff4 <_dtoa_r+0x6e4>
 8007fd4:	4651      	mov	r1, sl
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f000 fbcc 	bl	8008774 <_Bfree>
 8007fdc:	2300      	movs	r3, #0
 8007fde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fe0:	702b      	strb	r3, [r5, #0]
 8007fe2:	f10b 0301 	add.w	r3, fp, #1
 8007fe6:	6013      	str	r3, [r2, #0]
 8007fe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	f43f ace2 	beq.w	80079b4 <_dtoa_r+0xa4>
 8007ff0:	601d      	str	r5, [r3, #0]
 8007ff2:	e4df      	b.n	80079b4 <_dtoa_r+0xa4>
 8007ff4:	465f      	mov	r7, fp
 8007ff6:	462b      	mov	r3, r5
 8007ff8:	461d      	mov	r5, r3
 8007ffa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ffe:	2a39      	cmp	r2, #57	; 0x39
 8008000:	d106      	bne.n	8008010 <_dtoa_r+0x700>
 8008002:	9a00      	ldr	r2, [sp, #0]
 8008004:	429a      	cmp	r2, r3
 8008006:	d1f7      	bne.n	8007ff8 <_dtoa_r+0x6e8>
 8008008:	9900      	ldr	r1, [sp, #0]
 800800a:	2230      	movs	r2, #48	; 0x30
 800800c:	3701      	adds	r7, #1
 800800e:	700a      	strb	r2, [r1, #0]
 8008010:	781a      	ldrb	r2, [r3, #0]
 8008012:	3201      	adds	r2, #1
 8008014:	701a      	strb	r2, [r3, #0]
 8008016:	e790      	b.n	8007f3a <_dtoa_r+0x62a>
 8008018:	4ba3      	ldr	r3, [pc, #652]	; (80082a8 <_dtoa_r+0x998>)
 800801a:	2200      	movs	r2, #0
 800801c:	f7f8 faec 	bl	80005f8 <__aeabi_dmul>
 8008020:	2200      	movs	r2, #0
 8008022:	2300      	movs	r3, #0
 8008024:	4606      	mov	r6, r0
 8008026:	460f      	mov	r7, r1
 8008028:	f7f8 fd4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800802c:	2800      	cmp	r0, #0
 800802e:	d09e      	beq.n	8007f6e <_dtoa_r+0x65e>
 8008030:	e7d0      	b.n	8007fd4 <_dtoa_r+0x6c4>
 8008032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008034:	2a00      	cmp	r2, #0
 8008036:	f000 80ca 	beq.w	80081ce <_dtoa_r+0x8be>
 800803a:	9a07      	ldr	r2, [sp, #28]
 800803c:	2a01      	cmp	r2, #1
 800803e:	f300 80ad 	bgt.w	800819c <_dtoa_r+0x88c>
 8008042:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008044:	2a00      	cmp	r2, #0
 8008046:	f000 80a5 	beq.w	8008194 <_dtoa_r+0x884>
 800804a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800804e:	9e08      	ldr	r6, [sp, #32]
 8008050:	9d05      	ldr	r5, [sp, #20]
 8008052:	9a05      	ldr	r2, [sp, #20]
 8008054:	441a      	add	r2, r3
 8008056:	9205      	str	r2, [sp, #20]
 8008058:	9a06      	ldr	r2, [sp, #24]
 800805a:	2101      	movs	r1, #1
 800805c:	441a      	add	r2, r3
 800805e:	4620      	mov	r0, r4
 8008060:	9206      	str	r2, [sp, #24]
 8008062:	f000 fc87 	bl	8008974 <__i2b>
 8008066:	4607      	mov	r7, r0
 8008068:	b165      	cbz	r5, 8008084 <_dtoa_r+0x774>
 800806a:	9b06      	ldr	r3, [sp, #24]
 800806c:	2b00      	cmp	r3, #0
 800806e:	dd09      	ble.n	8008084 <_dtoa_r+0x774>
 8008070:	42ab      	cmp	r3, r5
 8008072:	9a05      	ldr	r2, [sp, #20]
 8008074:	bfa8      	it	ge
 8008076:	462b      	movge	r3, r5
 8008078:	1ad2      	subs	r2, r2, r3
 800807a:	9205      	str	r2, [sp, #20]
 800807c:	9a06      	ldr	r2, [sp, #24]
 800807e:	1aed      	subs	r5, r5, r3
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	9306      	str	r3, [sp, #24]
 8008084:	9b08      	ldr	r3, [sp, #32]
 8008086:	b1f3      	cbz	r3, 80080c6 <_dtoa_r+0x7b6>
 8008088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800808a:	2b00      	cmp	r3, #0
 800808c:	f000 80a3 	beq.w	80081d6 <_dtoa_r+0x8c6>
 8008090:	2e00      	cmp	r6, #0
 8008092:	dd10      	ble.n	80080b6 <_dtoa_r+0x7a6>
 8008094:	4639      	mov	r1, r7
 8008096:	4632      	mov	r2, r6
 8008098:	4620      	mov	r0, r4
 800809a:	f000 fd2b 	bl	8008af4 <__pow5mult>
 800809e:	4652      	mov	r2, sl
 80080a0:	4601      	mov	r1, r0
 80080a2:	4607      	mov	r7, r0
 80080a4:	4620      	mov	r0, r4
 80080a6:	f000 fc7b 	bl	80089a0 <__multiply>
 80080aa:	4651      	mov	r1, sl
 80080ac:	4680      	mov	r8, r0
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 fb60 	bl	8008774 <_Bfree>
 80080b4:	46c2      	mov	sl, r8
 80080b6:	9b08      	ldr	r3, [sp, #32]
 80080b8:	1b9a      	subs	r2, r3, r6
 80080ba:	d004      	beq.n	80080c6 <_dtoa_r+0x7b6>
 80080bc:	4651      	mov	r1, sl
 80080be:	4620      	mov	r0, r4
 80080c0:	f000 fd18 	bl	8008af4 <__pow5mult>
 80080c4:	4682      	mov	sl, r0
 80080c6:	2101      	movs	r1, #1
 80080c8:	4620      	mov	r0, r4
 80080ca:	f000 fc53 	bl	8008974 <__i2b>
 80080ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	4606      	mov	r6, r0
 80080d4:	f340 8081 	ble.w	80081da <_dtoa_r+0x8ca>
 80080d8:	461a      	mov	r2, r3
 80080da:	4601      	mov	r1, r0
 80080dc:	4620      	mov	r0, r4
 80080de:	f000 fd09 	bl	8008af4 <__pow5mult>
 80080e2:	9b07      	ldr	r3, [sp, #28]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	4606      	mov	r6, r0
 80080e8:	dd7a      	ble.n	80081e0 <_dtoa_r+0x8d0>
 80080ea:	f04f 0800 	mov.w	r8, #0
 80080ee:	6933      	ldr	r3, [r6, #16]
 80080f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80080f4:	6918      	ldr	r0, [r3, #16]
 80080f6:	f000 fbef 	bl	80088d8 <__hi0bits>
 80080fa:	f1c0 0020 	rsb	r0, r0, #32
 80080fe:	9b06      	ldr	r3, [sp, #24]
 8008100:	4418      	add	r0, r3
 8008102:	f010 001f 	ands.w	r0, r0, #31
 8008106:	f000 8094 	beq.w	8008232 <_dtoa_r+0x922>
 800810a:	f1c0 0320 	rsb	r3, r0, #32
 800810e:	2b04      	cmp	r3, #4
 8008110:	f340 8085 	ble.w	800821e <_dtoa_r+0x90e>
 8008114:	9b05      	ldr	r3, [sp, #20]
 8008116:	f1c0 001c 	rsb	r0, r0, #28
 800811a:	4403      	add	r3, r0
 800811c:	9305      	str	r3, [sp, #20]
 800811e:	9b06      	ldr	r3, [sp, #24]
 8008120:	4403      	add	r3, r0
 8008122:	4405      	add	r5, r0
 8008124:	9306      	str	r3, [sp, #24]
 8008126:	9b05      	ldr	r3, [sp, #20]
 8008128:	2b00      	cmp	r3, #0
 800812a:	dd05      	ble.n	8008138 <_dtoa_r+0x828>
 800812c:	4651      	mov	r1, sl
 800812e:	461a      	mov	r2, r3
 8008130:	4620      	mov	r0, r4
 8008132:	f000 fd39 	bl	8008ba8 <__lshift>
 8008136:	4682      	mov	sl, r0
 8008138:	9b06      	ldr	r3, [sp, #24]
 800813a:	2b00      	cmp	r3, #0
 800813c:	dd05      	ble.n	800814a <_dtoa_r+0x83a>
 800813e:	4631      	mov	r1, r6
 8008140:	461a      	mov	r2, r3
 8008142:	4620      	mov	r0, r4
 8008144:	f000 fd30 	bl	8008ba8 <__lshift>
 8008148:	4606      	mov	r6, r0
 800814a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800814c:	2b00      	cmp	r3, #0
 800814e:	d072      	beq.n	8008236 <_dtoa_r+0x926>
 8008150:	4631      	mov	r1, r6
 8008152:	4650      	mov	r0, sl
 8008154:	f000 fd94 	bl	8008c80 <__mcmp>
 8008158:	2800      	cmp	r0, #0
 800815a:	da6c      	bge.n	8008236 <_dtoa_r+0x926>
 800815c:	2300      	movs	r3, #0
 800815e:	4651      	mov	r1, sl
 8008160:	220a      	movs	r2, #10
 8008162:	4620      	mov	r0, r4
 8008164:	f000 fb28 	bl	80087b8 <__multadd>
 8008168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800816a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800816e:	4682      	mov	sl, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	f000 81b0 	beq.w	80084d6 <_dtoa_r+0xbc6>
 8008176:	2300      	movs	r3, #0
 8008178:	4639      	mov	r1, r7
 800817a:	220a      	movs	r2, #10
 800817c:	4620      	mov	r0, r4
 800817e:	f000 fb1b 	bl	80087b8 <__multadd>
 8008182:	9b01      	ldr	r3, [sp, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	4607      	mov	r7, r0
 8008188:	f300 8096 	bgt.w	80082b8 <_dtoa_r+0x9a8>
 800818c:	9b07      	ldr	r3, [sp, #28]
 800818e:	2b02      	cmp	r3, #2
 8008190:	dc59      	bgt.n	8008246 <_dtoa_r+0x936>
 8008192:	e091      	b.n	80082b8 <_dtoa_r+0x9a8>
 8008194:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008196:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800819a:	e758      	b.n	800804e <_dtoa_r+0x73e>
 800819c:	9b04      	ldr	r3, [sp, #16]
 800819e:	1e5e      	subs	r6, r3, #1
 80081a0:	9b08      	ldr	r3, [sp, #32]
 80081a2:	42b3      	cmp	r3, r6
 80081a4:	bfbf      	itttt	lt
 80081a6:	9b08      	ldrlt	r3, [sp, #32]
 80081a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80081aa:	9608      	strlt	r6, [sp, #32]
 80081ac:	1af3      	sublt	r3, r6, r3
 80081ae:	bfb4      	ite	lt
 80081b0:	18d2      	addlt	r2, r2, r3
 80081b2:	1b9e      	subge	r6, r3, r6
 80081b4:	9b04      	ldr	r3, [sp, #16]
 80081b6:	bfbc      	itt	lt
 80081b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80081ba:	2600      	movlt	r6, #0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	bfb7      	itett	lt
 80081c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80081c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80081c8:	1a9d      	sublt	r5, r3, r2
 80081ca:	2300      	movlt	r3, #0
 80081cc:	e741      	b.n	8008052 <_dtoa_r+0x742>
 80081ce:	9e08      	ldr	r6, [sp, #32]
 80081d0:	9d05      	ldr	r5, [sp, #20]
 80081d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80081d4:	e748      	b.n	8008068 <_dtoa_r+0x758>
 80081d6:	9a08      	ldr	r2, [sp, #32]
 80081d8:	e770      	b.n	80080bc <_dtoa_r+0x7ac>
 80081da:	9b07      	ldr	r3, [sp, #28]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	dc19      	bgt.n	8008214 <_dtoa_r+0x904>
 80081e0:	9b02      	ldr	r3, [sp, #8]
 80081e2:	b9bb      	cbnz	r3, 8008214 <_dtoa_r+0x904>
 80081e4:	9b03      	ldr	r3, [sp, #12]
 80081e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081ea:	b99b      	cbnz	r3, 8008214 <_dtoa_r+0x904>
 80081ec:	9b03      	ldr	r3, [sp, #12]
 80081ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081f2:	0d1b      	lsrs	r3, r3, #20
 80081f4:	051b      	lsls	r3, r3, #20
 80081f6:	b183      	cbz	r3, 800821a <_dtoa_r+0x90a>
 80081f8:	9b05      	ldr	r3, [sp, #20]
 80081fa:	3301      	adds	r3, #1
 80081fc:	9305      	str	r3, [sp, #20]
 80081fe:	9b06      	ldr	r3, [sp, #24]
 8008200:	3301      	adds	r3, #1
 8008202:	9306      	str	r3, [sp, #24]
 8008204:	f04f 0801 	mov.w	r8, #1
 8008208:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800820a:	2b00      	cmp	r3, #0
 800820c:	f47f af6f 	bne.w	80080ee <_dtoa_r+0x7de>
 8008210:	2001      	movs	r0, #1
 8008212:	e774      	b.n	80080fe <_dtoa_r+0x7ee>
 8008214:	f04f 0800 	mov.w	r8, #0
 8008218:	e7f6      	b.n	8008208 <_dtoa_r+0x8f8>
 800821a:	4698      	mov	r8, r3
 800821c:	e7f4      	b.n	8008208 <_dtoa_r+0x8f8>
 800821e:	d082      	beq.n	8008126 <_dtoa_r+0x816>
 8008220:	9a05      	ldr	r2, [sp, #20]
 8008222:	331c      	adds	r3, #28
 8008224:	441a      	add	r2, r3
 8008226:	9205      	str	r2, [sp, #20]
 8008228:	9a06      	ldr	r2, [sp, #24]
 800822a:	441a      	add	r2, r3
 800822c:	441d      	add	r5, r3
 800822e:	9206      	str	r2, [sp, #24]
 8008230:	e779      	b.n	8008126 <_dtoa_r+0x816>
 8008232:	4603      	mov	r3, r0
 8008234:	e7f4      	b.n	8008220 <_dtoa_r+0x910>
 8008236:	9b04      	ldr	r3, [sp, #16]
 8008238:	2b00      	cmp	r3, #0
 800823a:	dc37      	bgt.n	80082ac <_dtoa_r+0x99c>
 800823c:	9b07      	ldr	r3, [sp, #28]
 800823e:	2b02      	cmp	r3, #2
 8008240:	dd34      	ble.n	80082ac <_dtoa_r+0x99c>
 8008242:	9b04      	ldr	r3, [sp, #16]
 8008244:	9301      	str	r3, [sp, #4]
 8008246:	9b01      	ldr	r3, [sp, #4]
 8008248:	b963      	cbnz	r3, 8008264 <_dtoa_r+0x954>
 800824a:	4631      	mov	r1, r6
 800824c:	2205      	movs	r2, #5
 800824e:	4620      	mov	r0, r4
 8008250:	f000 fab2 	bl	80087b8 <__multadd>
 8008254:	4601      	mov	r1, r0
 8008256:	4606      	mov	r6, r0
 8008258:	4650      	mov	r0, sl
 800825a:	f000 fd11 	bl	8008c80 <__mcmp>
 800825e:	2800      	cmp	r0, #0
 8008260:	f73f adbb 	bgt.w	8007dda <_dtoa_r+0x4ca>
 8008264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008266:	9d00      	ldr	r5, [sp, #0]
 8008268:	ea6f 0b03 	mvn.w	fp, r3
 800826c:	f04f 0800 	mov.w	r8, #0
 8008270:	4631      	mov	r1, r6
 8008272:	4620      	mov	r0, r4
 8008274:	f000 fa7e 	bl	8008774 <_Bfree>
 8008278:	2f00      	cmp	r7, #0
 800827a:	f43f aeab 	beq.w	8007fd4 <_dtoa_r+0x6c4>
 800827e:	f1b8 0f00 	cmp.w	r8, #0
 8008282:	d005      	beq.n	8008290 <_dtoa_r+0x980>
 8008284:	45b8      	cmp	r8, r7
 8008286:	d003      	beq.n	8008290 <_dtoa_r+0x980>
 8008288:	4641      	mov	r1, r8
 800828a:	4620      	mov	r0, r4
 800828c:	f000 fa72 	bl	8008774 <_Bfree>
 8008290:	4639      	mov	r1, r7
 8008292:	4620      	mov	r0, r4
 8008294:	f000 fa6e 	bl	8008774 <_Bfree>
 8008298:	e69c      	b.n	8007fd4 <_dtoa_r+0x6c4>
 800829a:	2600      	movs	r6, #0
 800829c:	4637      	mov	r7, r6
 800829e:	e7e1      	b.n	8008264 <_dtoa_r+0x954>
 80082a0:	46bb      	mov	fp, r7
 80082a2:	4637      	mov	r7, r6
 80082a4:	e599      	b.n	8007dda <_dtoa_r+0x4ca>
 80082a6:	bf00      	nop
 80082a8:	40240000 	.word	0x40240000
 80082ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 80c8 	beq.w	8008444 <_dtoa_r+0xb34>
 80082b4:	9b04      	ldr	r3, [sp, #16]
 80082b6:	9301      	str	r3, [sp, #4]
 80082b8:	2d00      	cmp	r5, #0
 80082ba:	dd05      	ble.n	80082c8 <_dtoa_r+0x9b8>
 80082bc:	4639      	mov	r1, r7
 80082be:	462a      	mov	r2, r5
 80082c0:	4620      	mov	r0, r4
 80082c2:	f000 fc71 	bl	8008ba8 <__lshift>
 80082c6:	4607      	mov	r7, r0
 80082c8:	f1b8 0f00 	cmp.w	r8, #0
 80082cc:	d05b      	beq.n	8008386 <_dtoa_r+0xa76>
 80082ce:	6879      	ldr	r1, [r7, #4]
 80082d0:	4620      	mov	r0, r4
 80082d2:	f000 fa0f 	bl	80086f4 <_Balloc>
 80082d6:	4605      	mov	r5, r0
 80082d8:	b928      	cbnz	r0, 80082e6 <_dtoa_r+0x9d6>
 80082da:	4b83      	ldr	r3, [pc, #524]	; (80084e8 <_dtoa_r+0xbd8>)
 80082dc:	4602      	mov	r2, r0
 80082de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80082e2:	f7ff bb2e 	b.w	8007942 <_dtoa_r+0x32>
 80082e6:	693a      	ldr	r2, [r7, #16]
 80082e8:	3202      	adds	r2, #2
 80082ea:	0092      	lsls	r2, r2, #2
 80082ec:	f107 010c 	add.w	r1, r7, #12
 80082f0:	300c      	adds	r0, #12
 80082f2:	f002 fb07 	bl	800a904 <memcpy>
 80082f6:	2201      	movs	r2, #1
 80082f8:	4629      	mov	r1, r5
 80082fa:	4620      	mov	r0, r4
 80082fc:	f000 fc54 	bl	8008ba8 <__lshift>
 8008300:	9b00      	ldr	r3, [sp, #0]
 8008302:	3301      	adds	r3, #1
 8008304:	9304      	str	r3, [sp, #16]
 8008306:	e9dd 2300 	ldrd	r2, r3, [sp]
 800830a:	4413      	add	r3, r2
 800830c:	9308      	str	r3, [sp, #32]
 800830e:	9b02      	ldr	r3, [sp, #8]
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	46b8      	mov	r8, r7
 8008316:	9306      	str	r3, [sp, #24]
 8008318:	4607      	mov	r7, r0
 800831a:	9b04      	ldr	r3, [sp, #16]
 800831c:	4631      	mov	r1, r6
 800831e:	3b01      	subs	r3, #1
 8008320:	4650      	mov	r0, sl
 8008322:	9301      	str	r3, [sp, #4]
 8008324:	f7ff fa6c 	bl	8007800 <quorem>
 8008328:	4641      	mov	r1, r8
 800832a:	9002      	str	r0, [sp, #8]
 800832c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008330:	4650      	mov	r0, sl
 8008332:	f000 fca5 	bl	8008c80 <__mcmp>
 8008336:	463a      	mov	r2, r7
 8008338:	9005      	str	r0, [sp, #20]
 800833a:	4631      	mov	r1, r6
 800833c:	4620      	mov	r0, r4
 800833e:	f000 fcbb 	bl	8008cb8 <__mdiff>
 8008342:	68c2      	ldr	r2, [r0, #12]
 8008344:	4605      	mov	r5, r0
 8008346:	bb02      	cbnz	r2, 800838a <_dtoa_r+0xa7a>
 8008348:	4601      	mov	r1, r0
 800834a:	4650      	mov	r0, sl
 800834c:	f000 fc98 	bl	8008c80 <__mcmp>
 8008350:	4602      	mov	r2, r0
 8008352:	4629      	mov	r1, r5
 8008354:	4620      	mov	r0, r4
 8008356:	9209      	str	r2, [sp, #36]	; 0x24
 8008358:	f000 fa0c 	bl	8008774 <_Bfree>
 800835c:	9b07      	ldr	r3, [sp, #28]
 800835e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008360:	9d04      	ldr	r5, [sp, #16]
 8008362:	ea43 0102 	orr.w	r1, r3, r2
 8008366:	9b06      	ldr	r3, [sp, #24]
 8008368:	4319      	orrs	r1, r3
 800836a:	d110      	bne.n	800838e <_dtoa_r+0xa7e>
 800836c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008370:	d029      	beq.n	80083c6 <_dtoa_r+0xab6>
 8008372:	9b05      	ldr	r3, [sp, #20]
 8008374:	2b00      	cmp	r3, #0
 8008376:	dd02      	ble.n	800837e <_dtoa_r+0xa6e>
 8008378:	9b02      	ldr	r3, [sp, #8]
 800837a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800837e:	9b01      	ldr	r3, [sp, #4]
 8008380:	f883 9000 	strb.w	r9, [r3]
 8008384:	e774      	b.n	8008270 <_dtoa_r+0x960>
 8008386:	4638      	mov	r0, r7
 8008388:	e7ba      	b.n	8008300 <_dtoa_r+0x9f0>
 800838a:	2201      	movs	r2, #1
 800838c:	e7e1      	b.n	8008352 <_dtoa_r+0xa42>
 800838e:	9b05      	ldr	r3, [sp, #20]
 8008390:	2b00      	cmp	r3, #0
 8008392:	db04      	blt.n	800839e <_dtoa_r+0xa8e>
 8008394:	9907      	ldr	r1, [sp, #28]
 8008396:	430b      	orrs	r3, r1
 8008398:	9906      	ldr	r1, [sp, #24]
 800839a:	430b      	orrs	r3, r1
 800839c:	d120      	bne.n	80083e0 <_dtoa_r+0xad0>
 800839e:	2a00      	cmp	r2, #0
 80083a0:	dded      	ble.n	800837e <_dtoa_r+0xa6e>
 80083a2:	4651      	mov	r1, sl
 80083a4:	2201      	movs	r2, #1
 80083a6:	4620      	mov	r0, r4
 80083a8:	f000 fbfe 	bl	8008ba8 <__lshift>
 80083ac:	4631      	mov	r1, r6
 80083ae:	4682      	mov	sl, r0
 80083b0:	f000 fc66 	bl	8008c80 <__mcmp>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	dc03      	bgt.n	80083c0 <_dtoa_r+0xab0>
 80083b8:	d1e1      	bne.n	800837e <_dtoa_r+0xa6e>
 80083ba:	f019 0f01 	tst.w	r9, #1
 80083be:	d0de      	beq.n	800837e <_dtoa_r+0xa6e>
 80083c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80083c4:	d1d8      	bne.n	8008378 <_dtoa_r+0xa68>
 80083c6:	9a01      	ldr	r2, [sp, #4]
 80083c8:	2339      	movs	r3, #57	; 0x39
 80083ca:	7013      	strb	r3, [r2, #0]
 80083cc:	462b      	mov	r3, r5
 80083ce:	461d      	mov	r5, r3
 80083d0:	3b01      	subs	r3, #1
 80083d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80083d6:	2a39      	cmp	r2, #57	; 0x39
 80083d8:	d06c      	beq.n	80084b4 <_dtoa_r+0xba4>
 80083da:	3201      	adds	r2, #1
 80083dc:	701a      	strb	r2, [r3, #0]
 80083de:	e747      	b.n	8008270 <_dtoa_r+0x960>
 80083e0:	2a00      	cmp	r2, #0
 80083e2:	dd07      	ble.n	80083f4 <_dtoa_r+0xae4>
 80083e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80083e8:	d0ed      	beq.n	80083c6 <_dtoa_r+0xab6>
 80083ea:	9a01      	ldr	r2, [sp, #4]
 80083ec:	f109 0301 	add.w	r3, r9, #1
 80083f0:	7013      	strb	r3, [r2, #0]
 80083f2:	e73d      	b.n	8008270 <_dtoa_r+0x960>
 80083f4:	9b04      	ldr	r3, [sp, #16]
 80083f6:	9a08      	ldr	r2, [sp, #32]
 80083f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d043      	beq.n	8008488 <_dtoa_r+0xb78>
 8008400:	4651      	mov	r1, sl
 8008402:	2300      	movs	r3, #0
 8008404:	220a      	movs	r2, #10
 8008406:	4620      	mov	r0, r4
 8008408:	f000 f9d6 	bl	80087b8 <__multadd>
 800840c:	45b8      	cmp	r8, r7
 800840e:	4682      	mov	sl, r0
 8008410:	f04f 0300 	mov.w	r3, #0
 8008414:	f04f 020a 	mov.w	r2, #10
 8008418:	4641      	mov	r1, r8
 800841a:	4620      	mov	r0, r4
 800841c:	d107      	bne.n	800842e <_dtoa_r+0xb1e>
 800841e:	f000 f9cb 	bl	80087b8 <__multadd>
 8008422:	4680      	mov	r8, r0
 8008424:	4607      	mov	r7, r0
 8008426:	9b04      	ldr	r3, [sp, #16]
 8008428:	3301      	adds	r3, #1
 800842a:	9304      	str	r3, [sp, #16]
 800842c:	e775      	b.n	800831a <_dtoa_r+0xa0a>
 800842e:	f000 f9c3 	bl	80087b8 <__multadd>
 8008432:	4639      	mov	r1, r7
 8008434:	4680      	mov	r8, r0
 8008436:	2300      	movs	r3, #0
 8008438:	220a      	movs	r2, #10
 800843a:	4620      	mov	r0, r4
 800843c:	f000 f9bc 	bl	80087b8 <__multadd>
 8008440:	4607      	mov	r7, r0
 8008442:	e7f0      	b.n	8008426 <_dtoa_r+0xb16>
 8008444:	9b04      	ldr	r3, [sp, #16]
 8008446:	9301      	str	r3, [sp, #4]
 8008448:	9d00      	ldr	r5, [sp, #0]
 800844a:	4631      	mov	r1, r6
 800844c:	4650      	mov	r0, sl
 800844e:	f7ff f9d7 	bl	8007800 <quorem>
 8008452:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008456:	9b00      	ldr	r3, [sp, #0]
 8008458:	f805 9b01 	strb.w	r9, [r5], #1
 800845c:	1aea      	subs	r2, r5, r3
 800845e:	9b01      	ldr	r3, [sp, #4]
 8008460:	4293      	cmp	r3, r2
 8008462:	dd07      	ble.n	8008474 <_dtoa_r+0xb64>
 8008464:	4651      	mov	r1, sl
 8008466:	2300      	movs	r3, #0
 8008468:	220a      	movs	r2, #10
 800846a:	4620      	mov	r0, r4
 800846c:	f000 f9a4 	bl	80087b8 <__multadd>
 8008470:	4682      	mov	sl, r0
 8008472:	e7ea      	b.n	800844a <_dtoa_r+0xb3a>
 8008474:	9b01      	ldr	r3, [sp, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	bfc8      	it	gt
 800847a:	461d      	movgt	r5, r3
 800847c:	9b00      	ldr	r3, [sp, #0]
 800847e:	bfd8      	it	le
 8008480:	2501      	movle	r5, #1
 8008482:	441d      	add	r5, r3
 8008484:	f04f 0800 	mov.w	r8, #0
 8008488:	4651      	mov	r1, sl
 800848a:	2201      	movs	r2, #1
 800848c:	4620      	mov	r0, r4
 800848e:	f000 fb8b 	bl	8008ba8 <__lshift>
 8008492:	4631      	mov	r1, r6
 8008494:	4682      	mov	sl, r0
 8008496:	f000 fbf3 	bl	8008c80 <__mcmp>
 800849a:	2800      	cmp	r0, #0
 800849c:	dc96      	bgt.n	80083cc <_dtoa_r+0xabc>
 800849e:	d102      	bne.n	80084a6 <_dtoa_r+0xb96>
 80084a0:	f019 0f01 	tst.w	r9, #1
 80084a4:	d192      	bne.n	80083cc <_dtoa_r+0xabc>
 80084a6:	462b      	mov	r3, r5
 80084a8:	461d      	mov	r5, r3
 80084aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084ae:	2a30      	cmp	r2, #48	; 0x30
 80084b0:	d0fa      	beq.n	80084a8 <_dtoa_r+0xb98>
 80084b2:	e6dd      	b.n	8008270 <_dtoa_r+0x960>
 80084b4:	9a00      	ldr	r2, [sp, #0]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d189      	bne.n	80083ce <_dtoa_r+0xabe>
 80084ba:	f10b 0b01 	add.w	fp, fp, #1
 80084be:	2331      	movs	r3, #49	; 0x31
 80084c0:	e796      	b.n	80083f0 <_dtoa_r+0xae0>
 80084c2:	4b0a      	ldr	r3, [pc, #40]	; (80084ec <_dtoa_r+0xbdc>)
 80084c4:	f7ff ba99 	b.w	80079fa <_dtoa_r+0xea>
 80084c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	f47f aa6d 	bne.w	80079aa <_dtoa_r+0x9a>
 80084d0:	4b07      	ldr	r3, [pc, #28]	; (80084f0 <_dtoa_r+0xbe0>)
 80084d2:	f7ff ba92 	b.w	80079fa <_dtoa_r+0xea>
 80084d6:	9b01      	ldr	r3, [sp, #4]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	dcb5      	bgt.n	8008448 <_dtoa_r+0xb38>
 80084dc:	9b07      	ldr	r3, [sp, #28]
 80084de:	2b02      	cmp	r3, #2
 80084e0:	f73f aeb1 	bgt.w	8008246 <_dtoa_r+0x936>
 80084e4:	e7b0      	b.n	8008448 <_dtoa_r+0xb38>
 80084e6:	bf00      	nop
 80084e8:	0800b8ff 	.word	0x0800b8ff
 80084ec:	0800bbe8 	.word	0x0800bbe8
 80084f0:	0800b883 	.word	0x0800b883

080084f4 <_free_r>:
 80084f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084f6:	2900      	cmp	r1, #0
 80084f8:	d044      	beq.n	8008584 <_free_r+0x90>
 80084fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084fe:	9001      	str	r0, [sp, #4]
 8008500:	2b00      	cmp	r3, #0
 8008502:	f1a1 0404 	sub.w	r4, r1, #4
 8008506:	bfb8      	it	lt
 8008508:	18e4      	addlt	r4, r4, r3
 800850a:	f000 f8e7 	bl	80086dc <__malloc_lock>
 800850e:	4a1e      	ldr	r2, [pc, #120]	; (8008588 <_free_r+0x94>)
 8008510:	9801      	ldr	r0, [sp, #4]
 8008512:	6813      	ldr	r3, [r2, #0]
 8008514:	b933      	cbnz	r3, 8008524 <_free_r+0x30>
 8008516:	6063      	str	r3, [r4, #4]
 8008518:	6014      	str	r4, [r2, #0]
 800851a:	b003      	add	sp, #12
 800851c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008520:	f000 b8e2 	b.w	80086e8 <__malloc_unlock>
 8008524:	42a3      	cmp	r3, r4
 8008526:	d908      	bls.n	800853a <_free_r+0x46>
 8008528:	6825      	ldr	r5, [r4, #0]
 800852a:	1961      	adds	r1, r4, r5
 800852c:	428b      	cmp	r3, r1
 800852e:	bf01      	itttt	eq
 8008530:	6819      	ldreq	r1, [r3, #0]
 8008532:	685b      	ldreq	r3, [r3, #4]
 8008534:	1949      	addeq	r1, r1, r5
 8008536:	6021      	streq	r1, [r4, #0]
 8008538:	e7ed      	b.n	8008516 <_free_r+0x22>
 800853a:	461a      	mov	r2, r3
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	b10b      	cbz	r3, 8008544 <_free_r+0x50>
 8008540:	42a3      	cmp	r3, r4
 8008542:	d9fa      	bls.n	800853a <_free_r+0x46>
 8008544:	6811      	ldr	r1, [r2, #0]
 8008546:	1855      	adds	r5, r2, r1
 8008548:	42a5      	cmp	r5, r4
 800854a:	d10b      	bne.n	8008564 <_free_r+0x70>
 800854c:	6824      	ldr	r4, [r4, #0]
 800854e:	4421      	add	r1, r4
 8008550:	1854      	adds	r4, r2, r1
 8008552:	42a3      	cmp	r3, r4
 8008554:	6011      	str	r1, [r2, #0]
 8008556:	d1e0      	bne.n	800851a <_free_r+0x26>
 8008558:	681c      	ldr	r4, [r3, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	6053      	str	r3, [r2, #4]
 800855e:	440c      	add	r4, r1
 8008560:	6014      	str	r4, [r2, #0]
 8008562:	e7da      	b.n	800851a <_free_r+0x26>
 8008564:	d902      	bls.n	800856c <_free_r+0x78>
 8008566:	230c      	movs	r3, #12
 8008568:	6003      	str	r3, [r0, #0]
 800856a:	e7d6      	b.n	800851a <_free_r+0x26>
 800856c:	6825      	ldr	r5, [r4, #0]
 800856e:	1961      	adds	r1, r4, r5
 8008570:	428b      	cmp	r3, r1
 8008572:	bf04      	itt	eq
 8008574:	6819      	ldreq	r1, [r3, #0]
 8008576:	685b      	ldreq	r3, [r3, #4]
 8008578:	6063      	str	r3, [r4, #4]
 800857a:	bf04      	itt	eq
 800857c:	1949      	addeq	r1, r1, r5
 800857e:	6021      	streq	r1, [r4, #0]
 8008580:	6054      	str	r4, [r2, #4]
 8008582:	e7ca      	b.n	800851a <_free_r+0x26>
 8008584:	b003      	add	sp, #12
 8008586:	bd30      	pop	{r4, r5, pc}
 8008588:	200005e4 	.word	0x200005e4

0800858c <malloc>:
 800858c:	4b02      	ldr	r3, [pc, #8]	; (8008598 <malloc+0xc>)
 800858e:	4601      	mov	r1, r0
 8008590:	6818      	ldr	r0, [r3, #0]
 8008592:	f000 b823 	b.w	80085dc <_malloc_r>
 8008596:	bf00      	nop
 8008598:	20000064 	.word	0x20000064

0800859c <sbrk_aligned>:
 800859c:	b570      	push	{r4, r5, r6, lr}
 800859e:	4e0e      	ldr	r6, [pc, #56]	; (80085d8 <sbrk_aligned+0x3c>)
 80085a0:	460c      	mov	r4, r1
 80085a2:	6831      	ldr	r1, [r6, #0]
 80085a4:	4605      	mov	r5, r0
 80085a6:	b911      	cbnz	r1, 80085ae <sbrk_aligned+0x12>
 80085a8:	f002 f99c 	bl	800a8e4 <_sbrk_r>
 80085ac:	6030      	str	r0, [r6, #0]
 80085ae:	4621      	mov	r1, r4
 80085b0:	4628      	mov	r0, r5
 80085b2:	f002 f997 	bl	800a8e4 <_sbrk_r>
 80085b6:	1c43      	adds	r3, r0, #1
 80085b8:	d00a      	beq.n	80085d0 <sbrk_aligned+0x34>
 80085ba:	1cc4      	adds	r4, r0, #3
 80085bc:	f024 0403 	bic.w	r4, r4, #3
 80085c0:	42a0      	cmp	r0, r4
 80085c2:	d007      	beq.n	80085d4 <sbrk_aligned+0x38>
 80085c4:	1a21      	subs	r1, r4, r0
 80085c6:	4628      	mov	r0, r5
 80085c8:	f002 f98c 	bl	800a8e4 <_sbrk_r>
 80085cc:	3001      	adds	r0, #1
 80085ce:	d101      	bne.n	80085d4 <sbrk_aligned+0x38>
 80085d0:	f04f 34ff 	mov.w	r4, #4294967295
 80085d4:	4620      	mov	r0, r4
 80085d6:	bd70      	pop	{r4, r5, r6, pc}
 80085d8:	200005e8 	.word	0x200005e8

080085dc <_malloc_r>:
 80085dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085e0:	1ccd      	adds	r5, r1, #3
 80085e2:	f025 0503 	bic.w	r5, r5, #3
 80085e6:	3508      	adds	r5, #8
 80085e8:	2d0c      	cmp	r5, #12
 80085ea:	bf38      	it	cc
 80085ec:	250c      	movcc	r5, #12
 80085ee:	2d00      	cmp	r5, #0
 80085f0:	4607      	mov	r7, r0
 80085f2:	db01      	blt.n	80085f8 <_malloc_r+0x1c>
 80085f4:	42a9      	cmp	r1, r5
 80085f6:	d905      	bls.n	8008604 <_malloc_r+0x28>
 80085f8:	230c      	movs	r3, #12
 80085fa:	603b      	str	r3, [r7, #0]
 80085fc:	2600      	movs	r6, #0
 80085fe:	4630      	mov	r0, r6
 8008600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008604:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80086d8 <_malloc_r+0xfc>
 8008608:	f000 f868 	bl	80086dc <__malloc_lock>
 800860c:	f8d8 3000 	ldr.w	r3, [r8]
 8008610:	461c      	mov	r4, r3
 8008612:	bb5c      	cbnz	r4, 800866c <_malloc_r+0x90>
 8008614:	4629      	mov	r1, r5
 8008616:	4638      	mov	r0, r7
 8008618:	f7ff ffc0 	bl	800859c <sbrk_aligned>
 800861c:	1c43      	adds	r3, r0, #1
 800861e:	4604      	mov	r4, r0
 8008620:	d155      	bne.n	80086ce <_malloc_r+0xf2>
 8008622:	f8d8 4000 	ldr.w	r4, [r8]
 8008626:	4626      	mov	r6, r4
 8008628:	2e00      	cmp	r6, #0
 800862a:	d145      	bne.n	80086b8 <_malloc_r+0xdc>
 800862c:	2c00      	cmp	r4, #0
 800862e:	d048      	beq.n	80086c2 <_malloc_r+0xe6>
 8008630:	6823      	ldr	r3, [r4, #0]
 8008632:	4631      	mov	r1, r6
 8008634:	4638      	mov	r0, r7
 8008636:	eb04 0903 	add.w	r9, r4, r3
 800863a:	f002 f953 	bl	800a8e4 <_sbrk_r>
 800863e:	4581      	cmp	r9, r0
 8008640:	d13f      	bne.n	80086c2 <_malloc_r+0xe6>
 8008642:	6821      	ldr	r1, [r4, #0]
 8008644:	1a6d      	subs	r5, r5, r1
 8008646:	4629      	mov	r1, r5
 8008648:	4638      	mov	r0, r7
 800864a:	f7ff ffa7 	bl	800859c <sbrk_aligned>
 800864e:	3001      	adds	r0, #1
 8008650:	d037      	beq.n	80086c2 <_malloc_r+0xe6>
 8008652:	6823      	ldr	r3, [r4, #0]
 8008654:	442b      	add	r3, r5
 8008656:	6023      	str	r3, [r4, #0]
 8008658:	f8d8 3000 	ldr.w	r3, [r8]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d038      	beq.n	80086d2 <_malloc_r+0xf6>
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	42a2      	cmp	r2, r4
 8008664:	d12b      	bne.n	80086be <_malloc_r+0xe2>
 8008666:	2200      	movs	r2, #0
 8008668:	605a      	str	r2, [r3, #4]
 800866a:	e00f      	b.n	800868c <_malloc_r+0xb0>
 800866c:	6822      	ldr	r2, [r4, #0]
 800866e:	1b52      	subs	r2, r2, r5
 8008670:	d41f      	bmi.n	80086b2 <_malloc_r+0xd6>
 8008672:	2a0b      	cmp	r2, #11
 8008674:	d917      	bls.n	80086a6 <_malloc_r+0xca>
 8008676:	1961      	adds	r1, r4, r5
 8008678:	42a3      	cmp	r3, r4
 800867a:	6025      	str	r5, [r4, #0]
 800867c:	bf18      	it	ne
 800867e:	6059      	strne	r1, [r3, #4]
 8008680:	6863      	ldr	r3, [r4, #4]
 8008682:	bf08      	it	eq
 8008684:	f8c8 1000 	streq.w	r1, [r8]
 8008688:	5162      	str	r2, [r4, r5]
 800868a:	604b      	str	r3, [r1, #4]
 800868c:	4638      	mov	r0, r7
 800868e:	f104 060b 	add.w	r6, r4, #11
 8008692:	f000 f829 	bl	80086e8 <__malloc_unlock>
 8008696:	f026 0607 	bic.w	r6, r6, #7
 800869a:	1d23      	adds	r3, r4, #4
 800869c:	1af2      	subs	r2, r6, r3
 800869e:	d0ae      	beq.n	80085fe <_malloc_r+0x22>
 80086a0:	1b9b      	subs	r3, r3, r6
 80086a2:	50a3      	str	r3, [r4, r2]
 80086a4:	e7ab      	b.n	80085fe <_malloc_r+0x22>
 80086a6:	42a3      	cmp	r3, r4
 80086a8:	6862      	ldr	r2, [r4, #4]
 80086aa:	d1dd      	bne.n	8008668 <_malloc_r+0x8c>
 80086ac:	f8c8 2000 	str.w	r2, [r8]
 80086b0:	e7ec      	b.n	800868c <_malloc_r+0xb0>
 80086b2:	4623      	mov	r3, r4
 80086b4:	6864      	ldr	r4, [r4, #4]
 80086b6:	e7ac      	b.n	8008612 <_malloc_r+0x36>
 80086b8:	4634      	mov	r4, r6
 80086ba:	6876      	ldr	r6, [r6, #4]
 80086bc:	e7b4      	b.n	8008628 <_malloc_r+0x4c>
 80086be:	4613      	mov	r3, r2
 80086c0:	e7cc      	b.n	800865c <_malloc_r+0x80>
 80086c2:	230c      	movs	r3, #12
 80086c4:	603b      	str	r3, [r7, #0]
 80086c6:	4638      	mov	r0, r7
 80086c8:	f000 f80e 	bl	80086e8 <__malloc_unlock>
 80086cc:	e797      	b.n	80085fe <_malloc_r+0x22>
 80086ce:	6025      	str	r5, [r4, #0]
 80086d0:	e7dc      	b.n	800868c <_malloc_r+0xb0>
 80086d2:	605b      	str	r3, [r3, #4]
 80086d4:	deff      	udf	#255	; 0xff
 80086d6:	bf00      	nop
 80086d8:	200005e4 	.word	0x200005e4

080086dc <__malloc_lock>:
 80086dc:	4801      	ldr	r0, [pc, #4]	; (80086e4 <__malloc_lock+0x8>)
 80086de:	f7ff b886 	b.w	80077ee <__retarget_lock_acquire_recursive>
 80086e2:	bf00      	nop
 80086e4:	200005e0 	.word	0x200005e0

080086e8 <__malloc_unlock>:
 80086e8:	4801      	ldr	r0, [pc, #4]	; (80086f0 <__malloc_unlock+0x8>)
 80086ea:	f7ff b881 	b.w	80077f0 <__retarget_lock_release_recursive>
 80086ee:	bf00      	nop
 80086f0:	200005e0 	.word	0x200005e0

080086f4 <_Balloc>:
 80086f4:	b570      	push	{r4, r5, r6, lr}
 80086f6:	69c6      	ldr	r6, [r0, #28]
 80086f8:	4604      	mov	r4, r0
 80086fa:	460d      	mov	r5, r1
 80086fc:	b976      	cbnz	r6, 800871c <_Balloc+0x28>
 80086fe:	2010      	movs	r0, #16
 8008700:	f7ff ff44 	bl	800858c <malloc>
 8008704:	4602      	mov	r2, r0
 8008706:	61e0      	str	r0, [r4, #28]
 8008708:	b920      	cbnz	r0, 8008714 <_Balloc+0x20>
 800870a:	4b18      	ldr	r3, [pc, #96]	; (800876c <_Balloc+0x78>)
 800870c:	4818      	ldr	r0, [pc, #96]	; (8008770 <_Balloc+0x7c>)
 800870e:	216b      	movs	r1, #107	; 0x6b
 8008710:	f002 f90e 	bl	800a930 <__assert_func>
 8008714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008718:	6006      	str	r6, [r0, #0]
 800871a:	60c6      	str	r6, [r0, #12]
 800871c:	69e6      	ldr	r6, [r4, #28]
 800871e:	68f3      	ldr	r3, [r6, #12]
 8008720:	b183      	cbz	r3, 8008744 <_Balloc+0x50>
 8008722:	69e3      	ldr	r3, [r4, #28]
 8008724:	68db      	ldr	r3, [r3, #12]
 8008726:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800872a:	b9b8      	cbnz	r0, 800875c <_Balloc+0x68>
 800872c:	2101      	movs	r1, #1
 800872e:	fa01 f605 	lsl.w	r6, r1, r5
 8008732:	1d72      	adds	r2, r6, #5
 8008734:	0092      	lsls	r2, r2, #2
 8008736:	4620      	mov	r0, r4
 8008738:	f002 f918 	bl	800a96c <_calloc_r>
 800873c:	b160      	cbz	r0, 8008758 <_Balloc+0x64>
 800873e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008742:	e00e      	b.n	8008762 <_Balloc+0x6e>
 8008744:	2221      	movs	r2, #33	; 0x21
 8008746:	2104      	movs	r1, #4
 8008748:	4620      	mov	r0, r4
 800874a:	f002 f90f 	bl	800a96c <_calloc_r>
 800874e:	69e3      	ldr	r3, [r4, #28]
 8008750:	60f0      	str	r0, [r6, #12]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d1e4      	bne.n	8008722 <_Balloc+0x2e>
 8008758:	2000      	movs	r0, #0
 800875a:	bd70      	pop	{r4, r5, r6, pc}
 800875c:	6802      	ldr	r2, [r0, #0]
 800875e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008762:	2300      	movs	r3, #0
 8008764:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008768:	e7f7      	b.n	800875a <_Balloc+0x66>
 800876a:	bf00      	nop
 800876c:	0800b890 	.word	0x0800b890
 8008770:	0800b910 	.word	0x0800b910

08008774 <_Bfree>:
 8008774:	b570      	push	{r4, r5, r6, lr}
 8008776:	69c6      	ldr	r6, [r0, #28]
 8008778:	4605      	mov	r5, r0
 800877a:	460c      	mov	r4, r1
 800877c:	b976      	cbnz	r6, 800879c <_Bfree+0x28>
 800877e:	2010      	movs	r0, #16
 8008780:	f7ff ff04 	bl	800858c <malloc>
 8008784:	4602      	mov	r2, r0
 8008786:	61e8      	str	r0, [r5, #28]
 8008788:	b920      	cbnz	r0, 8008794 <_Bfree+0x20>
 800878a:	4b09      	ldr	r3, [pc, #36]	; (80087b0 <_Bfree+0x3c>)
 800878c:	4809      	ldr	r0, [pc, #36]	; (80087b4 <_Bfree+0x40>)
 800878e:	218f      	movs	r1, #143	; 0x8f
 8008790:	f002 f8ce 	bl	800a930 <__assert_func>
 8008794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008798:	6006      	str	r6, [r0, #0]
 800879a:	60c6      	str	r6, [r0, #12]
 800879c:	b13c      	cbz	r4, 80087ae <_Bfree+0x3a>
 800879e:	69eb      	ldr	r3, [r5, #28]
 80087a0:	6862      	ldr	r2, [r4, #4]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087a8:	6021      	str	r1, [r4, #0]
 80087aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ae:	bd70      	pop	{r4, r5, r6, pc}
 80087b0:	0800b890 	.word	0x0800b890
 80087b4:	0800b910 	.word	0x0800b910

080087b8 <__multadd>:
 80087b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087bc:	690d      	ldr	r5, [r1, #16]
 80087be:	4607      	mov	r7, r0
 80087c0:	460c      	mov	r4, r1
 80087c2:	461e      	mov	r6, r3
 80087c4:	f101 0c14 	add.w	ip, r1, #20
 80087c8:	2000      	movs	r0, #0
 80087ca:	f8dc 3000 	ldr.w	r3, [ip]
 80087ce:	b299      	uxth	r1, r3
 80087d0:	fb02 6101 	mla	r1, r2, r1, r6
 80087d4:	0c1e      	lsrs	r6, r3, #16
 80087d6:	0c0b      	lsrs	r3, r1, #16
 80087d8:	fb02 3306 	mla	r3, r2, r6, r3
 80087dc:	b289      	uxth	r1, r1
 80087de:	3001      	adds	r0, #1
 80087e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80087e4:	4285      	cmp	r5, r0
 80087e6:	f84c 1b04 	str.w	r1, [ip], #4
 80087ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80087ee:	dcec      	bgt.n	80087ca <__multadd+0x12>
 80087f0:	b30e      	cbz	r6, 8008836 <__multadd+0x7e>
 80087f2:	68a3      	ldr	r3, [r4, #8]
 80087f4:	42ab      	cmp	r3, r5
 80087f6:	dc19      	bgt.n	800882c <__multadd+0x74>
 80087f8:	6861      	ldr	r1, [r4, #4]
 80087fa:	4638      	mov	r0, r7
 80087fc:	3101      	adds	r1, #1
 80087fe:	f7ff ff79 	bl	80086f4 <_Balloc>
 8008802:	4680      	mov	r8, r0
 8008804:	b928      	cbnz	r0, 8008812 <__multadd+0x5a>
 8008806:	4602      	mov	r2, r0
 8008808:	4b0c      	ldr	r3, [pc, #48]	; (800883c <__multadd+0x84>)
 800880a:	480d      	ldr	r0, [pc, #52]	; (8008840 <__multadd+0x88>)
 800880c:	21ba      	movs	r1, #186	; 0xba
 800880e:	f002 f88f 	bl	800a930 <__assert_func>
 8008812:	6922      	ldr	r2, [r4, #16]
 8008814:	3202      	adds	r2, #2
 8008816:	f104 010c 	add.w	r1, r4, #12
 800881a:	0092      	lsls	r2, r2, #2
 800881c:	300c      	adds	r0, #12
 800881e:	f002 f871 	bl	800a904 <memcpy>
 8008822:	4621      	mov	r1, r4
 8008824:	4638      	mov	r0, r7
 8008826:	f7ff ffa5 	bl	8008774 <_Bfree>
 800882a:	4644      	mov	r4, r8
 800882c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008830:	3501      	adds	r5, #1
 8008832:	615e      	str	r6, [r3, #20]
 8008834:	6125      	str	r5, [r4, #16]
 8008836:	4620      	mov	r0, r4
 8008838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800883c:	0800b8ff 	.word	0x0800b8ff
 8008840:	0800b910 	.word	0x0800b910

08008844 <__s2b>:
 8008844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008848:	460c      	mov	r4, r1
 800884a:	4615      	mov	r5, r2
 800884c:	461f      	mov	r7, r3
 800884e:	2209      	movs	r2, #9
 8008850:	3308      	adds	r3, #8
 8008852:	4606      	mov	r6, r0
 8008854:	fb93 f3f2 	sdiv	r3, r3, r2
 8008858:	2100      	movs	r1, #0
 800885a:	2201      	movs	r2, #1
 800885c:	429a      	cmp	r2, r3
 800885e:	db09      	blt.n	8008874 <__s2b+0x30>
 8008860:	4630      	mov	r0, r6
 8008862:	f7ff ff47 	bl	80086f4 <_Balloc>
 8008866:	b940      	cbnz	r0, 800887a <__s2b+0x36>
 8008868:	4602      	mov	r2, r0
 800886a:	4b19      	ldr	r3, [pc, #100]	; (80088d0 <__s2b+0x8c>)
 800886c:	4819      	ldr	r0, [pc, #100]	; (80088d4 <__s2b+0x90>)
 800886e:	21d3      	movs	r1, #211	; 0xd3
 8008870:	f002 f85e 	bl	800a930 <__assert_func>
 8008874:	0052      	lsls	r2, r2, #1
 8008876:	3101      	adds	r1, #1
 8008878:	e7f0      	b.n	800885c <__s2b+0x18>
 800887a:	9b08      	ldr	r3, [sp, #32]
 800887c:	6143      	str	r3, [r0, #20]
 800887e:	2d09      	cmp	r5, #9
 8008880:	f04f 0301 	mov.w	r3, #1
 8008884:	6103      	str	r3, [r0, #16]
 8008886:	dd16      	ble.n	80088b6 <__s2b+0x72>
 8008888:	f104 0909 	add.w	r9, r4, #9
 800888c:	46c8      	mov	r8, r9
 800888e:	442c      	add	r4, r5
 8008890:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008894:	4601      	mov	r1, r0
 8008896:	3b30      	subs	r3, #48	; 0x30
 8008898:	220a      	movs	r2, #10
 800889a:	4630      	mov	r0, r6
 800889c:	f7ff ff8c 	bl	80087b8 <__multadd>
 80088a0:	45a0      	cmp	r8, r4
 80088a2:	d1f5      	bne.n	8008890 <__s2b+0x4c>
 80088a4:	f1a5 0408 	sub.w	r4, r5, #8
 80088a8:	444c      	add	r4, r9
 80088aa:	1b2d      	subs	r5, r5, r4
 80088ac:	1963      	adds	r3, r4, r5
 80088ae:	42bb      	cmp	r3, r7
 80088b0:	db04      	blt.n	80088bc <__s2b+0x78>
 80088b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088b6:	340a      	adds	r4, #10
 80088b8:	2509      	movs	r5, #9
 80088ba:	e7f6      	b.n	80088aa <__s2b+0x66>
 80088bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80088c0:	4601      	mov	r1, r0
 80088c2:	3b30      	subs	r3, #48	; 0x30
 80088c4:	220a      	movs	r2, #10
 80088c6:	4630      	mov	r0, r6
 80088c8:	f7ff ff76 	bl	80087b8 <__multadd>
 80088cc:	e7ee      	b.n	80088ac <__s2b+0x68>
 80088ce:	bf00      	nop
 80088d0:	0800b8ff 	.word	0x0800b8ff
 80088d4:	0800b910 	.word	0x0800b910

080088d8 <__hi0bits>:
 80088d8:	0c03      	lsrs	r3, r0, #16
 80088da:	041b      	lsls	r3, r3, #16
 80088dc:	b9d3      	cbnz	r3, 8008914 <__hi0bits+0x3c>
 80088de:	0400      	lsls	r0, r0, #16
 80088e0:	2310      	movs	r3, #16
 80088e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80088e6:	bf04      	itt	eq
 80088e8:	0200      	lsleq	r0, r0, #8
 80088ea:	3308      	addeq	r3, #8
 80088ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80088f0:	bf04      	itt	eq
 80088f2:	0100      	lsleq	r0, r0, #4
 80088f4:	3304      	addeq	r3, #4
 80088f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80088fa:	bf04      	itt	eq
 80088fc:	0080      	lsleq	r0, r0, #2
 80088fe:	3302      	addeq	r3, #2
 8008900:	2800      	cmp	r0, #0
 8008902:	db05      	blt.n	8008910 <__hi0bits+0x38>
 8008904:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008908:	f103 0301 	add.w	r3, r3, #1
 800890c:	bf08      	it	eq
 800890e:	2320      	moveq	r3, #32
 8008910:	4618      	mov	r0, r3
 8008912:	4770      	bx	lr
 8008914:	2300      	movs	r3, #0
 8008916:	e7e4      	b.n	80088e2 <__hi0bits+0xa>

08008918 <__lo0bits>:
 8008918:	6803      	ldr	r3, [r0, #0]
 800891a:	f013 0207 	ands.w	r2, r3, #7
 800891e:	d00c      	beq.n	800893a <__lo0bits+0x22>
 8008920:	07d9      	lsls	r1, r3, #31
 8008922:	d422      	bmi.n	800896a <__lo0bits+0x52>
 8008924:	079a      	lsls	r2, r3, #30
 8008926:	bf49      	itett	mi
 8008928:	085b      	lsrmi	r3, r3, #1
 800892a:	089b      	lsrpl	r3, r3, #2
 800892c:	6003      	strmi	r3, [r0, #0]
 800892e:	2201      	movmi	r2, #1
 8008930:	bf5c      	itt	pl
 8008932:	6003      	strpl	r3, [r0, #0]
 8008934:	2202      	movpl	r2, #2
 8008936:	4610      	mov	r0, r2
 8008938:	4770      	bx	lr
 800893a:	b299      	uxth	r1, r3
 800893c:	b909      	cbnz	r1, 8008942 <__lo0bits+0x2a>
 800893e:	0c1b      	lsrs	r3, r3, #16
 8008940:	2210      	movs	r2, #16
 8008942:	b2d9      	uxtb	r1, r3
 8008944:	b909      	cbnz	r1, 800894a <__lo0bits+0x32>
 8008946:	3208      	adds	r2, #8
 8008948:	0a1b      	lsrs	r3, r3, #8
 800894a:	0719      	lsls	r1, r3, #28
 800894c:	bf04      	itt	eq
 800894e:	091b      	lsreq	r3, r3, #4
 8008950:	3204      	addeq	r2, #4
 8008952:	0799      	lsls	r1, r3, #30
 8008954:	bf04      	itt	eq
 8008956:	089b      	lsreq	r3, r3, #2
 8008958:	3202      	addeq	r2, #2
 800895a:	07d9      	lsls	r1, r3, #31
 800895c:	d403      	bmi.n	8008966 <__lo0bits+0x4e>
 800895e:	085b      	lsrs	r3, r3, #1
 8008960:	f102 0201 	add.w	r2, r2, #1
 8008964:	d003      	beq.n	800896e <__lo0bits+0x56>
 8008966:	6003      	str	r3, [r0, #0]
 8008968:	e7e5      	b.n	8008936 <__lo0bits+0x1e>
 800896a:	2200      	movs	r2, #0
 800896c:	e7e3      	b.n	8008936 <__lo0bits+0x1e>
 800896e:	2220      	movs	r2, #32
 8008970:	e7e1      	b.n	8008936 <__lo0bits+0x1e>
	...

08008974 <__i2b>:
 8008974:	b510      	push	{r4, lr}
 8008976:	460c      	mov	r4, r1
 8008978:	2101      	movs	r1, #1
 800897a:	f7ff febb 	bl	80086f4 <_Balloc>
 800897e:	4602      	mov	r2, r0
 8008980:	b928      	cbnz	r0, 800898e <__i2b+0x1a>
 8008982:	4b05      	ldr	r3, [pc, #20]	; (8008998 <__i2b+0x24>)
 8008984:	4805      	ldr	r0, [pc, #20]	; (800899c <__i2b+0x28>)
 8008986:	f240 1145 	movw	r1, #325	; 0x145
 800898a:	f001 ffd1 	bl	800a930 <__assert_func>
 800898e:	2301      	movs	r3, #1
 8008990:	6144      	str	r4, [r0, #20]
 8008992:	6103      	str	r3, [r0, #16]
 8008994:	bd10      	pop	{r4, pc}
 8008996:	bf00      	nop
 8008998:	0800b8ff 	.word	0x0800b8ff
 800899c:	0800b910 	.word	0x0800b910

080089a0 <__multiply>:
 80089a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	4691      	mov	r9, r2
 80089a6:	690a      	ldr	r2, [r1, #16]
 80089a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	bfb8      	it	lt
 80089b0:	460b      	movlt	r3, r1
 80089b2:	460c      	mov	r4, r1
 80089b4:	bfbc      	itt	lt
 80089b6:	464c      	movlt	r4, r9
 80089b8:	4699      	movlt	r9, r3
 80089ba:	6927      	ldr	r7, [r4, #16]
 80089bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80089c0:	68a3      	ldr	r3, [r4, #8]
 80089c2:	6861      	ldr	r1, [r4, #4]
 80089c4:	eb07 060a 	add.w	r6, r7, sl
 80089c8:	42b3      	cmp	r3, r6
 80089ca:	b085      	sub	sp, #20
 80089cc:	bfb8      	it	lt
 80089ce:	3101      	addlt	r1, #1
 80089d0:	f7ff fe90 	bl	80086f4 <_Balloc>
 80089d4:	b930      	cbnz	r0, 80089e4 <__multiply+0x44>
 80089d6:	4602      	mov	r2, r0
 80089d8:	4b44      	ldr	r3, [pc, #272]	; (8008aec <__multiply+0x14c>)
 80089da:	4845      	ldr	r0, [pc, #276]	; (8008af0 <__multiply+0x150>)
 80089dc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80089e0:	f001 ffa6 	bl	800a930 <__assert_func>
 80089e4:	f100 0514 	add.w	r5, r0, #20
 80089e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80089ec:	462b      	mov	r3, r5
 80089ee:	2200      	movs	r2, #0
 80089f0:	4543      	cmp	r3, r8
 80089f2:	d321      	bcc.n	8008a38 <__multiply+0x98>
 80089f4:	f104 0314 	add.w	r3, r4, #20
 80089f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80089fc:	f109 0314 	add.w	r3, r9, #20
 8008a00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008a04:	9202      	str	r2, [sp, #8]
 8008a06:	1b3a      	subs	r2, r7, r4
 8008a08:	3a15      	subs	r2, #21
 8008a0a:	f022 0203 	bic.w	r2, r2, #3
 8008a0e:	3204      	adds	r2, #4
 8008a10:	f104 0115 	add.w	r1, r4, #21
 8008a14:	428f      	cmp	r7, r1
 8008a16:	bf38      	it	cc
 8008a18:	2204      	movcc	r2, #4
 8008a1a:	9201      	str	r2, [sp, #4]
 8008a1c:	9a02      	ldr	r2, [sp, #8]
 8008a1e:	9303      	str	r3, [sp, #12]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d80c      	bhi.n	8008a3e <__multiply+0x9e>
 8008a24:	2e00      	cmp	r6, #0
 8008a26:	dd03      	ble.n	8008a30 <__multiply+0x90>
 8008a28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d05b      	beq.n	8008ae8 <__multiply+0x148>
 8008a30:	6106      	str	r6, [r0, #16]
 8008a32:	b005      	add	sp, #20
 8008a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a38:	f843 2b04 	str.w	r2, [r3], #4
 8008a3c:	e7d8      	b.n	80089f0 <__multiply+0x50>
 8008a3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a42:	f1ba 0f00 	cmp.w	sl, #0
 8008a46:	d024      	beq.n	8008a92 <__multiply+0xf2>
 8008a48:	f104 0e14 	add.w	lr, r4, #20
 8008a4c:	46a9      	mov	r9, r5
 8008a4e:	f04f 0c00 	mov.w	ip, #0
 8008a52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008a56:	f8d9 1000 	ldr.w	r1, [r9]
 8008a5a:	fa1f fb82 	uxth.w	fp, r2
 8008a5e:	b289      	uxth	r1, r1
 8008a60:	fb0a 110b 	mla	r1, sl, fp, r1
 8008a64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008a68:	f8d9 2000 	ldr.w	r2, [r9]
 8008a6c:	4461      	add	r1, ip
 8008a6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a72:	fb0a c20b 	mla	r2, sl, fp, ip
 8008a76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008a7a:	b289      	uxth	r1, r1
 8008a7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a80:	4577      	cmp	r7, lr
 8008a82:	f849 1b04 	str.w	r1, [r9], #4
 8008a86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a8a:	d8e2      	bhi.n	8008a52 <__multiply+0xb2>
 8008a8c:	9a01      	ldr	r2, [sp, #4]
 8008a8e:	f845 c002 	str.w	ip, [r5, r2]
 8008a92:	9a03      	ldr	r2, [sp, #12]
 8008a94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008a98:	3304      	adds	r3, #4
 8008a9a:	f1b9 0f00 	cmp.w	r9, #0
 8008a9e:	d021      	beq.n	8008ae4 <__multiply+0x144>
 8008aa0:	6829      	ldr	r1, [r5, #0]
 8008aa2:	f104 0c14 	add.w	ip, r4, #20
 8008aa6:	46ae      	mov	lr, r5
 8008aa8:	f04f 0a00 	mov.w	sl, #0
 8008aac:	f8bc b000 	ldrh.w	fp, [ip]
 8008ab0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ab4:	fb09 220b 	mla	r2, r9, fp, r2
 8008ab8:	4452      	add	r2, sl
 8008aba:	b289      	uxth	r1, r1
 8008abc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ac0:	f84e 1b04 	str.w	r1, [lr], #4
 8008ac4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008ac8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008acc:	f8be 1000 	ldrh.w	r1, [lr]
 8008ad0:	fb09 110a 	mla	r1, r9, sl, r1
 8008ad4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008ad8:	4567      	cmp	r7, ip
 8008ada:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ade:	d8e5      	bhi.n	8008aac <__multiply+0x10c>
 8008ae0:	9a01      	ldr	r2, [sp, #4]
 8008ae2:	50a9      	str	r1, [r5, r2]
 8008ae4:	3504      	adds	r5, #4
 8008ae6:	e799      	b.n	8008a1c <__multiply+0x7c>
 8008ae8:	3e01      	subs	r6, #1
 8008aea:	e79b      	b.n	8008a24 <__multiply+0x84>
 8008aec:	0800b8ff 	.word	0x0800b8ff
 8008af0:	0800b910 	.word	0x0800b910

08008af4 <__pow5mult>:
 8008af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008af8:	4615      	mov	r5, r2
 8008afa:	f012 0203 	ands.w	r2, r2, #3
 8008afe:	4606      	mov	r6, r0
 8008b00:	460f      	mov	r7, r1
 8008b02:	d007      	beq.n	8008b14 <__pow5mult+0x20>
 8008b04:	4c25      	ldr	r4, [pc, #148]	; (8008b9c <__pow5mult+0xa8>)
 8008b06:	3a01      	subs	r2, #1
 8008b08:	2300      	movs	r3, #0
 8008b0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b0e:	f7ff fe53 	bl	80087b8 <__multadd>
 8008b12:	4607      	mov	r7, r0
 8008b14:	10ad      	asrs	r5, r5, #2
 8008b16:	d03d      	beq.n	8008b94 <__pow5mult+0xa0>
 8008b18:	69f4      	ldr	r4, [r6, #28]
 8008b1a:	b97c      	cbnz	r4, 8008b3c <__pow5mult+0x48>
 8008b1c:	2010      	movs	r0, #16
 8008b1e:	f7ff fd35 	bl	800858c <malloc>
 8008b22:	4602      	mov	r2, r0
 8008b24:	61f0      	str	r0, [r6, #28]
 8008b26:	b928      	cbnz	r0, 8008b34 <__pow5mult+0x40>
 8008b28:	4b1d      	ldr	r3, [pc, #116]	; (8008ba0 <__pow5mult+0xac>)
 8008b2a:	481e      	ldr	r0, [pc, #120]	; (8008ba4 <__pow5mult+0xb0>)
 8008b2c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008b30:	f001 fefe 	bl	800a930 <__assert_func>
 8008b34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b38:	6004      	str	r4, [r0, #0]
 8008b3a:	60c4      	str	r4, [r0, #12]
 8008b3c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008b40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b44:	b94c      	cbnz	r4, 8008b5a <__pow5mult+0x66>
 8008b46:	f240 2171 	movw	r1, #625	; 0x271
 8008b4a:	4630      	mov	r0, r6
 8008b4c:	f7ff ff12 	bl	8008974 <__i2b>
 8008b50:	2300      	movs	r3, #0
 8008b52:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b56:	4604      	mov	r4, r0
 8008b58:	6003      	str	r3, [r0, #0]
 8008b5a:	f04f 0900 	mov.w	r9, #0
 8008b5e:	07eb      	lsls	r3, r5, #31
 8008b60:	d50a      	bpl.n	8008b78 <__pow5mult+0x84>
 8008b62:	4639      	mov	r1, r7
 8008b64:	4622      	mov	r2, r4
 8008b66:	4630      	mov	r0, r6
 8008b68:	f7ff ff1a 	bl	80089a0 <__multiply>
 8008b6c:	4639      	mov	r1, r7
 8008b6e:	4680      	mov	r8, r0
 8008b70:	4630      	mov	r0, r6
 8008b72:	f7ff fdff 	bl	8008774 <_Bfree>
 8008b76:	4647      	mov	r7, r8
 8008b78:	106d      	asrs	r5, r5, #1
 8008b7a:	d00b      	beq.n	8008b94 <__pow5mult+0xa0>
 8008b7c:	6820      	ldr	r0, [r4, #0]
 8008b7e:	b938      	cbnz	r0, 8008b90 <__pow5mult+0x9c>
 8008b80:	4622      	mov	r2, r4
 8008b82:	4621      	mov	r1, r4
 8008b84:	4630      	mov	r0, r6
 8008b86:	f7ff ff0b 	bl	80089a0 <__multiply>
 8008b8a:	6020      	str	r0, [r4, #0]
 8008b8c:	f8c0 9000 	str.w	r9, [r0]
 8008b90:	4604      	mov	r4, r0
 8008b92:	e7e4      	b.n	8008b5e <__pow5mult+0x6a>
 8008b94:	4638      	mov	r0, r7
 8008b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b9a:	bf00      	nop
 8008b9c:	0800ba60 	.word	0x0800ba60
 8008ba0:	0800b890 	.word	0x0800b890
 8008ba4:	0800b910 	.word	0x0800b910

08008ba8 <__lshift>:
 8008ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bac:	460c      	mov	r4, r1
 8008bae:	6849      	ldr	r1, [r1, #4]
 8008bb0:	6923      	ldr	r3, [r4, #16]
 8008bb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bb6:	68a3      	ldr	r3, [r4, #8]
 8008bb8:	4607      	mov	r7, r0
 8008bba:	4691      	mov	r9, r2
 8008bbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bc0:	f108 0601 	add.w	r6, r8, #1
 8008bc4:	42b3      	cmp	r3, r6
 8008bc6:	db0b      	blt.n	8008be0 <__lshift+0x38>
 8008bc8:	4638      	mov	r0, r7
 8008bca:	f7ff fd93 	bl	80086f4 <_Balloc>
 8008bce:	4605      	mov	r5, r0
 8008bd0:	b948      	cbnz	r0, 8008be6 <__lshift+0x3e>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	4b28      	ldr	r3, [pc, #160]	; (8008c78 <__lshift+0xd0>)
 8008bd6:	4829      	ldr	r0, [pc, #164]	; (8008c7c <__lshift+0xd4>)
 8008bd8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008bdc:	f001 fea8 	bl	800a930 <__assert_func>
 8008be0:	3101      	adds	r1, #1
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	e7ee      	b.n	8008bc4 <__lshift+0x1c>
 8008be6:	2300      	movs	r3, #0
 8008be8:	f100 0114 	add.w	r1, r0, #20
 8008bec:	f100 0210 	add.w	r2, r0, #16
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	4553      	cmp	r3, sl
 8008bf4:	db33      	blt.n	8008c5e <__lshift+0xb6>
 8008bf6:	6920      	ldr	r0, [r4, #16]
 8008bf8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008bfc:	f104 0314 	add.w	r3, r4, #20
 8008c00:	f019 091f 	ands.w	r9, r9, #31
 8008c04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c0c:	d02b      	beq.n	8008c66 <__lshift+0xbe>
 8008c0e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c12:	468a      	mov	sl, r1
 8008c14:	2200      	movs	r2, #0
 8008c16:	6818      	ldr	r0, [r3, #0]
 8008c18:	fa00 f009 	lsl.w	r0, r0, r9
 8008c1c:	4310      	orrs	r0, r2
 8008c1e:	f84a 0b04 	str.w	r0, [sl], #4
 8008c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c26:	459c      	cmp	ip, r3
 8008c28:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c2c:	d8f3      	bhi.n	8008c16 <__lshift+0x6e>
 8008c2e:	ebac 0304 	sub.w	r3, ip, r4
 8008c32:	3b15      	subs	r3, #21
 8008c34:	f023 0303 	bic.w	r3, r3, #3
 8008c38:	3304      	adds	r3, #4
 8008c3a:	f104 0015 	add.w	r0, r4, #21
 8008c3e:	4584      	cmp	ip, r0
 8008c40:	bf38      	it	cc
 8008c42:	2304      	movcc	r3, #4
 8008c44:	50ca      	str	r2, [r1, r3]
 8008c46:	b10a      	cbz	r2, 8008c4c <__lshift+0xa4>
 8008c48:	f108 0602 	add.w	r6, r8, #2
 8008c4c:	3e01      	subs	r6, #1
 8008c4e:	4638      	mov	r0, r7
 8008c50:	612e      	str	r6, [r5, #16]
 8008c52:	4621      	mov	r1, r4
 8008c54:	f7ff fd8e 	bl	8008774 <_Bfree>
 8008c58:	4628      	mov	r0, r5
 8008c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c62:	3301      	adds	r3, #1
 8008c64:	e7c5      	b.n	8008bf2 <__lshift+0x4a>
 8008c66:	3904      	subs	r1, #4
 8008c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c70:	459c      	cmp	ip, r3
 8008c72:	d8f9      	bhi.n	8008c68 <__lshift+0xc0>
 8008c74:	e7ea      	b.n	8008c4c <__lshift+0xa4>
 8008c76:	bf00      	nop
 8008c78:	0800b8ff 	.word	0x0800b8ff
 8008c7c:	0800b910 	.word	0x0800b910

08008c80 <__mcmp>:
 8008c80:	b530      	push	{r4, r5, lr}
 8008c82:	6902      	ldr	r2, [r0, #16]
 8008c84:	690c      	ldr	r4, [r1, #16]
 8008c86:	1b12      	subs	r2, r2, r4
 8008c88:	d10e      	bne.n	8008ca8 <__mcmp+0x28>
 8008c8a:	f100 0314 	add.w	r3, r0, #20
 8008c8e:	3114      	adds	r1, #20
 8008c90:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008c94:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008c98:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008c9c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ca0:	42a5      	cmp	r5, r4
 8008ca2:	d003      	beq.n	8008cac <__mcmp+0x2c>
 8008ca4:	d305      	bcc.n	8008cb2 <__mcmp+0x32>
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	4610      	mov	r0, r2
 8008caa:	bd30      	pop	{r4, r5, pc}
 8008cac:	4283      	cmp	r3, r0
 8008cae:	d3f3      	bcc.n	8008c98 <__mcmp+0x18>
 8008cb0:	e7fa      	b.n	8008ca8 <__mcmp+0x28>
 8008cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb6:	e7f7      	b.n	8008ca8 <__mcmp+0x28>

08008cb8 <__mdiff>:
 8008cb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	460c      	mov	r4, r1
 8008cbe:	4606      	mov	r6, r0
 8008cc0:	4611      	mov	r1, r2
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	4690      	mov	r8, r2
 8008cc6:	f7ff ffdb 	bl	8008c80 <__mcmp>
 8008cca:	1e05      	subs	r5, r0, #0
 8008ccc:	d110      	bne.n	8008cf0 <__mdiff+0x38>
 8008cce:	4629      	mov	r1, r5
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	f7ff fd0f 	bl	80086f4 <_Balloc>
 8008cd6:	b930      	cbnz	r0, 8008ce6 <__mdiff+0x2e>
 8008cd8:	4b3a      	ldr	r3, [pc, #232]	; (8008dc4 <__mdiff+0x10c>)
 8008cda:	4602      	mov	r2, r0
 8008cdc:	f240 2137 	movw	r1, #567	; 0x237
 8008ce0:	4839      	ldr	r0, [pc, #228]	; (8008dc8 <__mdiff+0x110>)
 8008ce2:	f001 fe25 	bl	800a930 <__assert_func>
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008cec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf0:	bfa4      	itt	ge
 8008cf2:	4643      	movge	r3, r8
 8008cf4:	46a0      	movge	r8, r4
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008cfc:	bfa6      	itte	ge
 8008cfe:	461c      	movge	r4, r3
 8008d00:	2500      	movge	r5, #0
 8008d02:	2501      	movlt	r5, #1
 8008d04:	f7ff fcf6 	bl	80086f4 <_Balloc>
 8008d08:	b920      	cbnz	r0, 8008d14 <__mdiff+0x5c>
 8008d0a:	4b2e      	ldr	r3, [pc, #184]	; (8008dc4 <__mdiff+0x10c>)
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	f240 2145 	movw	r1, #581	; 0x245
 8008d12:	e7e5      	b.n	8008ce0 <__mdiff+0x28>
 8008d14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d18:	6926      	ldr	r6, [r4, #16]
 8008d1a:	60c5      	str	r5, [r0, #12]
 8008d1c:	f104 0914 	add.w	r9, r4, #20
 8008d20:	f108 0514 	add.w	r5, r8, #20
 8008d24:	f100 0e14 	add.w	lr, r0, #20
 8008d28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008d2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008d30:	f108 0210 	add.w	r2, r8, #16
 8008d34:	46f2      	mov	sl, lr
 8008d36:	2100      	movs	r1, #0
 8008d38:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008d40:	fa11 f88b 	uxtah	r8, r1, fp
 8008d44:	b299      	uxth	r1, r3
 8008d46:	0c1b      	lsrs	r3, r3, #16
 8008d48:	eba8 0801 	sub.w	r8, r8, r1
 8008d4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008d50:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008d54:	fa1f f888 	uxth.w	r8, r8
 8008d58:	1419      	asrs	r1, r3, #16
 8008d5a:	454e      	cmp	r6, r9
 8008d5c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008d60:	f84a 3b04 	str.w	r3, [sl], #4
 8008d64:	d8e8      	bhi.n	8008d38 <__mdiff+0x80>
 8008d66:	1b33      	subs	r3, r6, r4
 8008d68:	3b15      	subs	r3, #21
 8008d6a:	f023 0303 	bic.w	r3, r3, #3
 8008d6e:	3304      	adds	r3, #4
 8008d70:	3415      	adds	r4, #21
 8008d72:	42a6      	cmp	r6, r4
 8008d74:	bf38      	it	cc
 8008d76:	2304      	movcc	r3, #4
 8008d78:	441d      	add	r5, r3
 8008d7a:	4473      	add	r3, lr
 8008d7c:	469e      	mov	lr, r3
 8008d7e:	462e      	mov	r6, r5
 8008d80:	4566      	cmp	r6, ip
 8008d82:	d30e      	bcc.n	8008da2 <__mdiff+0xea>
 8008d84:	f10c 0203 	add.w	r2, ip, #3
 8008d88:	1b52      	subs	r2, r2, r5
 8008d8a:	f022 0203 	bic.w	r2, r2, #3
 8008d8e:	3d03      	subs	r5, #3
 8008d90:	45ac      	cmp	ip, r5
 8008d92:	bf38      	it	cc
 8008d94:	2200      	movcc	r2, #0
 8008d96:	4413      	add	r3, r2
 8008d98:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008d9c:	b17a      	cbz	r2, 8008dbe <__mdiff+0x106>
 8008d9e:	6107      	str	r7, [r0, #16]
 8008da0:	e7a4      	b.n	8008cec <__mdiff+0x34>
 8008da2:	f856 8b04 	ldr.w	r8, [r6], #4
 8008da6:	fa11 f288 	uxtah	r2, r1, r8
 8008daa:	1414      	asrs	r4, r2, #16
 8008dac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008db0:	b292      	uxth	r2, r2
 8008db2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008db6:	f84e 2b04 	str.w	r2, [lr], #4
 8008dba:	1421      	asrs	r1, r4, #16
 8008dbc:	e7e0      	b.n	8008d80 <__mdiff+0xc8>
 8008dbe:	3f01      	subs	r7, #1
 8008dc0:	e7ea      	b.n	8008d98 <__mdiff+0xe0>
 8008dc2:	bf00      	nop
 8008dc4:	0800b8ff 	.word	0x0800b8ff
 8008dc8:	0800b910 	.word	0x0800b910

08008dcc <__ulp>:
 8008dcc:	b082      	sub	sp, #8
 8008dce:	ed8d 0b00 	vstr	d0, [sp]
 8008dd2:	9a01      	ldr	r2, [sp, #4]
 8008dd4:	4b0f      	ldr	r3, [pc, #60]	; (8008e14 <__ulp+0x48>)
 8008dd6:	4013      	ands	r3, r2
 8008dd8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	dc08      	bgt.n	8008df2 <__ulp+0x26>
 8008de0:	425b      	negs	r3, r3
 8008de2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008de6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008dea:	da04      	bge.n	8008df6 <__ulp+0x2a>
 8008dec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008df0:	4113      	asrs	r3, r2
 8008df2:	2200      	movs	r2, #0
 8008df4:	e008      	b.n	8008e08 <__ulp+0x3c>
 8008df6:	f1a2 0314 	sub.w	r3, r2, #20
 8008dfa:	2b1e      	cmp	r3, #30
 8008dfc:	bfda      	itte	le
 8008dfe:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008e02:	40da      	lsrle	r2, r3
 8008e04:	2201      	movgt	r2, #1
 8008e06:	2300      	movs	r3, #0
 8008e08:	4619      	mov	r1, r3
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	ec41 0b10 	vmov	d0, r0, r1
 8008e10:	b002      	add	sp, #8
 8008e12:	4770      	bx	lr
 8008e14:	7ff00000 	.word	0x7ff00000

08008e18 <__b2d>:
 8008e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e1c:	6906      	ldr	r6, [r0, #16]
 8008e1e:	f100 0814 	add.w	r8, r0, #20
 8008e22:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008e26:	1f37      	subs	r7, r6, #4
 8008e28:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008e2c:	4610      	mov	r0, r2
 8008e2e:	f7ff fd53 	bl	80088d8 <__hi0bits>
 8008e32:	f1c0 0320 	rsb	r3, r0, #32
 8008e36:	280a      	cmp	r0, #10
 8008e38:	600b      	str	r3, [r1, #0]
 8008e3a:	491b      	ldr	r1, [pc, #108]	; (8008ea8 <__b2d+0x90>)
 8008e3c:	dc15      	bgt.n	8008e6a <__b2d+0x52>
 8008e3e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008e42:	fa22 f30c 	lsr.w	r3, r2, ip
 8008e46:	45b8      	cmp	r8, r7
 8008e48:	ea43 0501 	orr.w	r5, r3, r1
 8008e4c:	bf34      	ite	cc
 8008e4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008e52:	2300      	movcs	r3, #0
 8008e54:	3015      	adds	r0, #21
 8008e56:	fa02 f000 	lsl.w	r0, r2, r0
 8008e5a:	fa23 f30c 	lsr.w	r3, r3, ip
 8008e5e:	4303      	orrs	r3, r0
 8008e60:	461c      	mov	r4, r3
 8008e62:	ec45 4b10 	vmov	d0, r4, r5
 8008e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e6a:	45b8      	cmp	r8, r7
 8008e6c:	bf3a      	itte	cc
 8008e6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008e72:	f1a6 0708 	subcc.w	r7, r6, #8
 8008e76:	2300      	movcs	r3, #0
 8008e78:	380b      	subs	r0, #11
 8008e7a:	d012      	beq.n	8008ea2 <__b2d+0x8a>
 8008e7c:	f1c0 0120 	rsb	r1, r0, #32
 8008e80:	fa23 f401 	lsr.w	r4, r3, r1
 8008e84:	4082      	lsls	r2, r0
 8008e86:	4322      	orrs	r2, r4
 8008e88:	4547      	cmp	r7, r8
 8008e8a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008e8e:	bf8c      	ite	hi
 8008e90:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008e94:	2200      	movls	r2, #0
 8008e96:	4083      	lsls	r3, r0
 8008e98:	40ca      	lsrs	r2, r1
 8008e9a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	e7de      	b.n	8008e60 <__b2d+0x48>
 8008ea2:	ea42 0501 	orr.w	r5, r2, r1
 8008ea6:	e7db      	b.n	8008e60 <__b2d+0x48>
 8008ea8:	3ff00000 	.word	0x3ff00000

08008eac <__d2b>:
 8008eac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008eb0:	460f      	mov	r7, r1
 8008eb2:	2101      	movs	r1, #1
 8008eb4:	ec59 8b10 	vmov	r8, r9, d0
 8008eb8:	4616      	mov	r6, r2
 8008eba:	f7ff fc1b 	bl	80086f4 <_Balloc>
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	b930      	cbnz	r0, 8008ed0 <__d2b+0x24>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	4b24      	ldr	r3, [pc, #144]	; (8008f58 <__d2b+0xac>)
 8008ec6:	4825      	ldr	r0, [pc, #148]	; (8008f5c <__d2b+0xb0>)
 8008ec8:	f240 310f 	movw	r1, #783	; 0x30f
 8008ecc:	f001 fd30 	bl	800a930 <__assert_func>
 8008ed0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ed4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ed8:	bb2d      	cbnz	r5, 8008f26 <__d2b+0x7a>
 8008eda:	9301      	str	r3, [sp, #4]
 8008edc:	f1b8 0300 	subs.w	r3, r8, #0
 8008ee0:	d026      	beq.n	8008f30 <__d2b+0x84>
 8008ee2:	4668      	mov	r0, sp
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	f7ff fd17 	bl	8008918 <__lo0bits>
 8008eea:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008eee:	b1e8      	cbz	r0, 8008f2c <__d2b+0x80>
 8008ef0:	f1c0 0320 	rsb	r3, r0, #32
 8008ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef8:	430b      	orrs	r3, r1
 8008efa:	40c2      	lsrs	r2, r0
 8008efc:	6163      	str	r3, [r4, #20]
 8008efe:	9201      	str	r2, [sp, #4]
 8008f00:	9b01      	ldr	r3, [sp, #4]
 8008f02:	61a3      	str	r3, [r4, #24]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	bf14      	ite	ne
 8008f08:	2202      	movne	r2, #2
 8008f0a:	2201      	moveq	r2, #1
 8008f0c:	6122      	str	r2, [r4, #16]
 8008f0e:	b1bd      	cbz	r5, 8008f40 <__d2b+0x94>
 8008f10:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008f14:	4405      	add	r5, r0
 8008f16:	603d      	str	r5, [r7, #0]
 8008f18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008f1c:	6030      	str	r0, [r6, #0]
 8008f1e:	4620      	mov	r0, r4
 8008f20:	b003      	add	sp, #12
 8008f22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f2a:	e7d6      	b.n	8008eda <__d2b+0x2e>
 8008f2c:	6161      	str	r1, [r4, #20]
 8008f2e:	e7e7      	b.n	8008f00 <__d2b+0x54>
 8008f30:	a801      	add	r0, sp, #4
 8008f32:	f7ff fcf1 	bl	8008918 <__lo0bits>
 8008f36:	9b01      	ldr	r3, [sp, #4]
 8008f38:	6163      	str	r3, [r4, #20]
 8008f3a:	3020      	adds	r0, #32
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	e7e5      	b.n	8008f0c <__d2b+0x60>
 8008f40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008f48:	6038      	str	r0, [r7, #0]
 8008f4a:	6918      	ldr	r0, [r3, #16]
 8008f4c:	f7ff fcc4 	bl	80088d8 <__hi0bits>
 8008f50:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f54:	e7e2      	b.n	8008f1c <__d2b+0x70>
 8008f56:	bf00      	nop
 8008f58:	0800b8ff 	.word	0x0800b8ff
 8008f5c:	0800b910 	.word	0x0800b910

08008f60 <__ratio>:
 8008f60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	4688      	mov	r8, r1
 8008f66:	4669      	mov	r1, sp
 8008f68:	4681      	mov	r9, r0
 8008f6a:	f7ff ff55 	bl	8008e18 <__b2d>
 8008f6e:	a901      	add	r1, sp, #4
 8008f70:	4640      	mov	r0, r8
 8008f72:	ec55 4b10 	vmov	r4, r5, d0
 8008f76:	f7ff ff4f 	bl	8008e18 <__b2d>
 8008f7a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f7e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008f82:	eba3 0c02 	sub.w	ip, r3, r2
 8008f86:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008f8a:	1a9b      	subs	r3, r3, r2
 8008f8c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008f90:	ec51 0b10 	vmov	r0, r1, d0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	bfd6      	itet	le
 8008f98:	460a      	movle	r2, r1
 8008f9a:	462a      	movgt	r2, r5
 8008f9c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008fa0:	468b      	mov	fp, r1
 8008fa2:	462f      	mov	r7, r5
 8008fa4:	bfd4      	ite	le
 8008fa6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008faa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008fae:	4620      	mov	r0, r4
 8008fb0:	ee10 2a10 	vmov	r2, s0
 8008fb4:	465b      	mov	r3, fp
 8008fb6:	4639      	mov	r1, r7
 8008fb8:	f7f7 fc48 	bl	800084c <__aeabi_ddiv>
 8008fbc:	ec41 0b10 	vmov	d0, r0, r1
 8008fc0:	b003      	add	sp, #12
 8008fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008fc6 <__copybits>:
 8008fc6:	3901      	subs	r1, #1
 8008fc8:	b570      	push	{r4, r5, r6, lr}
 8008fca:	1149      	asrs	r1, r1, #5
 8008fcc:	6914      	ldr	r4, [r2, #16]
 8008fce:	3101      	adds	r1, #1
 8008fd0:	f102 0314 	add.w	r3, r2, #20
 8008fd4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008fd8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008fdc:	1f05      	subs	r5, r0, #4
 8008fde:	42a3      	cmp	r3, r4
 8008fe0:	d30c      	bcc.n	8008ffc <__copybits+0x36>
 8008fe2:	1aa3      	subs	r3, r4, r2
 8008fe4:	3b11      	subs	r3, #17
 8008fe6:	f023 0303 	bic.w	r3, r3, #3
 8008fea:	3211      	adds	r2, #17
 8008fec:	42a2      	cmp	r2, r4
 8008fee:	bf88      	it	hi
 8008ff0:	2300      	movhi	r3, #0
 8008ff2:	4418      	add	r0, r3
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	4288      	cmp	r0, r1
 8008ff8:	d305      	bcc.n	8009006 <__copybits+0x40>
 8008ffa:	bd70      	pop	{r4, r5, r6, pc}
 8008ffc:	f853 6b04 	ldr.w	r6, [r3], #4
 8009000:	f845 6f04 	str.w	r6, [r5, #4]!
 8009004:	e7eb      	b.n	8008fde <__copybits+0x18>
 8009006:	f840 3b04 	str.w	r3, [r0], #4
 800900a:	e7f4      	b.n	8008ff6 <__copybits+0x30>

0800900c <__any_on>:
 800900c:	f100 0214 	add.w	r2, r0, #20
 8009010:	6900      	ldr	r0, [r0, #16]
 8009012:	114b      	asrs	r3, r1, #5
 8009014:	4298      	cmp	r0, r3
 8009016:	b510      	push	{r4, lr}
 8009018:	db11      	blt.n	800903e <__any_on+0x32>
 800901a:	dd0a      	ble.n	8009032 <__any_on+0x26>
 800901c:	f011 011f 	ands.w	r1, r1, #31
 8009020:	d007      	beq.n	8009032 <__any_on+0x26>
 8009022:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009026:	fa24 f001 	lsr.w	r0, r4, r1
 800902a:	fa00 f101 	lsl.w	r1, r0, r1
 800902e:	428c      	cmp	r4, r1
 8009030:	d10b      	bne.n	800904a <__any_on+0x3e>
 8009032:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009036:	4293      	cmp	r3, r2
 8009038:	d803      	bhi.n	8009042 <__any_on+0x36>
 800903a:	2000      	movs	r0, #0
 800903c:	bd10      	pop	{r4, pc}
 800903e:	4603      	mov	r3, r0
 8009040:	e7f7      	b.n	8009032 <__any_on+0x26>
 8009042:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009046:	2900      	cmp	r1, #0
 8009048:	d0f5      	beq.n	8009036 <__any_on+0x2a>
 800904a:	2001      	movs	r0, #1
 800904c:	e7f6      	b.n	800903c <__any_on+0x30>

0800904e <sulp>:
 800904e:	b570      	push	{r4, r5, r6, lr}
 8009050:	4604      	mov	r4, r0
 8009052:	460d      	mov	r5, r1
 8009054:	ec45 4b10 	vmov	d0, r4, r5
 8009058:	4616      	mov	r6, r2
 800905a:	f7ff feb7 	bl	8008dcc <__ulp>
 800905e:	ec51 0b10 	vmov	r0, r1, d0
 8009062:	b17e      	cbz	r6, 8009084 <sulp+0x36>
 8009064:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009068:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800906c:	2b00      	cmp	r3, #0
 800906e:	dd09      	ble.n	8009084 <sulp+0x36>
 8009070:	051b      	lsls	r3, r3, #20
 8009072:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009076:	2400      	movs	r4, #0
 8009078:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800907c:	4622      	mov	r2, r4
 800907e:	462b      	mov	r3, r5
 8009080:	f7f7 faba 	bl	80005f8 <__aeabi_dmul>
 8009084:	bd70      	pop	{r4, r5, r6, pc}
	...

08009088 <_strtod_l>:
 8009088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908c:	ed2d 8b02 	vpush	{d8}
 8009090:	b09b      	sub	sp, #108	; 0x6c
 8009092:	4604      	mov	r4, r0
 8009094:	9213      	str	r2, [sp, #76]	; 0x4c
 8009096:	2200      	movs	r2, #0
 8009098:	9216      	str	r2, [sp, #88]	; 0x58
 800909a:	460d      	mov	r5, r1
 800909c:	f04f 0800 	mov.w	r8, #0
 80090a0:	f04f 0900 	mov.w	r9, #0
 80090a4:	460a      	mov	r2, r1
 80090a6:	9215      	str	r2, [sp, #84]	; 0x54
 80090a8:	7811      	ldrb	r1, [r2, #0]
 80090aa:	292b      	cmp	r1, #43	; 0x2b
 80090ac:	d04c      	beq.n	8009148 <_strtod_l+0xc0>
 80090ae:	d83a      	bhi.n	8009126 <_strtod_l+0x9e>
 80090b0:	290d      	cmp	r1, #13
 80090b2:	d834      	bhi.n	800911e <_strtod_l+0x96>
 80090b4:	2908      	cmp	r1, #8
 80090b6:	d834      	bhi.n	8009122 <_strtod_l+0x9a>
 80090b8:	2900      	cmp	r1, #0
 80090ba:	d03d      	beq.n	8009138 <_strtod_l+0xb0>
 80090bc:	2200      	movs	r2, #0
 80090be:	920a      	str	r2, [sp, #40]	; 0x28
 80090c0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80090c2:	7832      	ldrb	r2, [r6, #0]
 80090c4:	2a30      	cmp	r2, #48	; 0x30
 80090c6:	f040 80b4 	bne.w	8009232 <_strtod_l+0x1aa>
 80090ca:	7872      	ldrb	r2, [r6, #1]
 80090cc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80090d0:	2a58      	cmp	r2, #88	; 0x58
 80090d2:	d170      	bne.n	80091b6 <_strtod_l+0x12e>
 80090d4:	9302      	str	r3, [sp, #8]
 80090d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d8:	9301      	str	r3, [sp, #4]
 80090da:	ab16      	add	r3, sp, #88	; 0x58
 80090dc:	9300      	str	r3, [sp, #0]
 80090de:	4a8e      	ldr	r2, [pc, #568]	; (8009318 <_strtod_l+0x290>)
 80090e0:	ab17      	add	r3, sp, #92	; 0x5c
 80090e2:	a915      	add	r1, sp, #84	; 0x54
 80090e4:	4620      	mov	r0, r4
 80090e6:	f001 fcbf 	bl	800aa68 <__gethex>
 80090ea:	f010 070f 	ands.w	r7, r0, #15
 80090ee:	4605      	mov	r5, r0
 80090f0:	d005      	beq.n	80090fe <_strtod_l+0x76>
 80090f2:	2f06      	cmp	r7, #6
 80090f4:	d12a      	bne.n	800914c <_strtod_l+0xc4>
 80090f6:	3601      	adds	r6, #1
 80090f8:	2300      	movs	r3, #0
 80090fa:	9615      	str	r6, [sp, #84]	; 0x54
 80090fc:	930a      	str	r3, [sp, #40]	; 0x28
 80090fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009100:	2b00      	cmp	r3, #0
 8009102:	f040 857f 	bne.w	8009c04 <_strtod_l+0xb7c>
 8009106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009108:	b1db      	cbz	r3, 8009142 <_strtod_l+0xba>
 800910a:	4642      	mov	r2, r8
 800910c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009110:	ec43 2b10 	vmov	d0, r2, r3
 8009114:	b01b      	add	sp, #108	; 0x6c
 8009116:	ecbd 8b02 	vpop	{d8}
 800911a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800911e:	2920      	cmp	r1, #32
 8009120:	d1cc      	bne.n	80090bc <_strtod_l+0x34>
 8009122:	3201      	adds	r2, #1
 8009124:	e7bf      	b.n	80090a6 <_strtod_l+0x1e>
 8009126:	292d      	cmp	r1, #45	; 0x2d
 8009128:	d1c8      	bne.n	80090bc <_strtod_l+0x34>
 800912a:	2101      	movs	r1, #1
 800912c:	910a      	str	r1, [sp, #40]	; 0x28
 800912e:	1c51      	adds	r1, r2, #1
 8009130:	9115      	str	r1, [sp, #84]	; 0x54
 8009132:	7852      	ldrb	r2, [r2, #1]
 8009134:	2a00      	cmp	r2, #0
 8009136:	d1c3      	bne.n	80090c0 <_strtod_l+0x38>
 8009138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800913a:	9515      	str	r5, [sp, #84]	; 0x54
 800913c:	2b00      	cmp	r3, #0
 800913e:	f040 855f 	bne.w	8009c00 <_strtod_l+0xb78>
 8009142:	4642      	mov	r2, r8
 8009144:	464b      	mov	r3, r9
 8009146:	e7e3      	b.n	8009110 <_strtod_l+0x88>
 8009148:	2100      	movs	r1, #0
 800914a:	e7ef      	b.n	800912c <_strtod_l+0xa4>
 800914c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800914e:	b13a      	cbz	r2, 8009160 <_strtod_l+0xd8>
 8009150:	2135      	movs	r1, #53	; 0x35
 8009152:	a818      	add	r0, sp, #96	; 0x60
 8009154:	f7ff ff37 	bl	8008fc6 <__copybits>
 8009158:	9916      	ldr	r1, [sp, #88]	; 0x58
 800915a:	4620      	mov	r0, r4
 800915c:	f7ff fb0a 	bl	8008774 <_Bfree>
 8009160:	3f01      	subs	r7, #1
 8009162:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009164:	2f04      	cmp	r7, #4
 8009166:	d806      	bhi.n	8009176 <_strtod_l+0xee>
 8009168:	e8df f007 	tbb	[pc, r7]
 800916c:	201d0314 	.word	0x201d0314
 8009170:	14          	.byte	0x14
 8009171:	00          	.byte	0x00
 8009172:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8009176:	05e9      	lsls	r1, r5, #23
 8009178:	bf48      	it	mi
 800917a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800917e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009182:	0d1b      	lsrs	r3, r3, #20
 8009184:	051b      	lsls	r3, r3, #20
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1b9      	bne.n	80090fe <_strtod_l+0x76>
 800918a:	f7fe fb05 	bl	8007798 <__errno>
 800918e:	2322      	movs	r3, #34	; 0x22
 8009190:	6003      	str	r3, [r0, #0]
 8009192:	e7b4      	b.n	80090fe <_strtod_l+0x76>
 8009194:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8009198:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800919c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80091a0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80091a4:	e7e7      	b.n	8009176 <_strtod_l+0xee>
 80091a6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009320 <_strtod_l+0x298>
 80091aa:	e7e4      	b.n	8009176 <_strtod_l+0xee>
 80091ac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80091b0:	f04f 38ff 	mov.w	r8, #4294967295
 80091b4:	e7df      	b.n	8009176 <_strtod_l+0xee>
 80091b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091b8:	1c5a      	adds	r2, r3, #1
 80091ba:	9215      	str	r2, [sp, #84]	; 0x54
 80091bc:	785b      	ldrb	r3, [r3, #1]
 80091be:	2b30      	cmp	r3, #48	; 0x30
 80091c0:	d0f9      	beq.n	80091b6 <_strtod_l+0x12e>
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d09b      	beq.n	80090fe <_strtod_l+0x76>
 80091c6:	2301      	movs	r3, #1
 80091c8:	f04f 0a00 	mov.w	sl, #0
 80091cc:	9304      	str	r3, [sp, #16]
 80091ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80091d2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80091d6:	46d3      	mov	fp, sl
 80091d8:	220a      	movs	r2, #10
 80091da:	9815      	ldr	r0, [sp, #84]	; 0x54
 80091dc:	7806      	ldrb	r6, [r0, #0]
 80091de:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80091e2:	b2d9      	uxtb	r1, r3
 80091e4:	2909      	cmp	r1, #9
 80091e6:	d926      	bls.n	8009236 <_strtod_l+0x1ae>
 80091e8:	494c      	ldr	r1, [pc, #304]	; (800931c <_strtod_l+0x294>)
 80091ea:	2201      	movs	r2, #1
 80091ec:	f7fe fa77 	bl	80076de <strncmp>
 80091f0:	2800      	cmp	r0, #0
 80091f2:	d030      	beq.n	8009256 <_strtod_l+0x1ce>
 80091f4:	2000      	movs	r0, #0
 80091f6:	4632      	mov	r2, r6
 80091f8:	9005      	str	r0, [sp, #20]
 80091fa:	465e      	mov	r6, fp
 80091fc:	4603      	mov	r3, r0
 80091fe:	2a65      	cmp	r2, #101	; 0x65
 8009200:	d001      	beq.n	8009206 <_strtod_l+0x17e>
 8009202:	2a45      	cmp	r2, #69	; 0x45
 8009204:	d113      	bne.n	800922e <_strtod_l+0x1a6>
 8009206:	b91e      	cbnz	r6, 8009210 <_strtod_l+0x188>
 8009208:	9a04      	ldr	r2, [sp, #16]
 800920a:	4302      	orrs	r2, r0
 800920c:	d094      	beq.n	8009138 <_strtod_l+0xb0>
 800920e:	2600      	movs	r6, #0
 8009210:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009212:	1c6a      	adds	r2, r5, #1
 8009214:	9215      	str	r2, [sp, #84]	; 0x54
 8009216:	786a      	ldrb	r2, [r5, #1]
 8009218:	2a2b      	cmp	r2, #43	; 0x2b
 800921a:	d074      	beq.n	8009306 <_strtod_l+0x27e>
 800921c:	2a2d      	cmp	r2, #45	; 0x2d
 800921e:	d078      	beq.n	8009312 <_strtod_l+0x28a>
 8009220:	f04f 0c00 	mov.w	ip, #0
 8009224:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009228:	2909      	cmp	r1, #9
 800922a:	d97f      	bls.n	800932c <_strtod_l+0x2a4>
 800922c:	9515      	str	r5, [sp, #84]	; 0x54
 800922e:	2700      	movs	r7, #0
 8009230:	e09e      	b.n	8009370 <_strtod_l+0x2e8>
 8009232:	2300      	movs	r3, #0
 8009234:	e7c8      	b.n	80091c8 <_strtod_l+0x140>
 8009236:	f1bb 0f08 	cmp.w	fp, #8
 800923a:	bfd8      	it	le
 800923c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800923e:	f100 0001 	add.w	r0, r0, #1
 8009242:	bfda      	itte	le
 8009244:	fb02 3301 	mlale	r3, r2, r1, r3
 8009248:	9309      	strle	r3, [sp, #36]	; 0x24
 800924a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800924e:	f10b 0b01 	add.w	fp, fp, #1
 8009252:	9015      	str	r0, [sp, #84]	; 0x54
 8009254:	e7c1      	b.n	80091da <_strtod_l+0x152>
 8009256:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009258:	1c5a      	adds	r2, r3, #1
 800925a:	9215      	str	r2, [sp, #84]	; 0x54
 800925c:	785a      	ldrb	r2, [r3, #1]
 800925e:	f1bb 0f00 	cmp.w	fp, #0
 8009262:	d037      	beq.n	80092d4 <_strtod_l+0x24c>
 8009264:	9005      	str	r0, [sp, #20]
 8009266:	465e      	mov	r6, fp
 8009268:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800926c:	2b09      	cmp	r3, #9
 800926e:	d912      	bls.n	8009296 <_strtod_l+0x20e>
 8009270:	2301      	movs	r3, #1
 8009272:	e7c4      	b.n	80091fe <_strtod_l+0x176>
 8009274:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009276:	1c5a      	adds	r2, r3, #1
 8009278:	9215      	str	r2, [sp, #84]	; 0x54
 800927a:	785a      	ldrb	r2, [r3, #1]
 800927c:	3001      	adds	r0, #1
 800927e:	2a30      	cmp	r2, #48	; 0x30
 8009280:	d0f8      	beq.n	8009274 <_strtod_l+0x1ec>
 8009282:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009286:	2b08      	cmp	r3, #8
 8009288:	f200 84c1 	bhi.w	8009c0e <_strtod_l+0xb86>
 800928c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800928e:	9005      	str	r0, [sp, #20]
 8009290:	2000      	movs	r0, #0
 8009292:	930b      	str	r3, [sp, #44]	; 0x2c
 8009294:	4606      	mov	r6, r0
 8009296:	3a30      	subs	r2, #48	; 0x30
 8009298:	f100 0301 	add.w	r3, r0, #1
 800929c:	d014      	beq.n	80092c8 <_strtod_l+0x240>
 800929e:	9905      	ldr	r1, [sp, #20]
 80092a0:	4419      	add	r1, r3
 80092a2:	9105      	str	r1, [sp, #20]
 80092a4:	4633      	mov	r3, r6
 80092a6:	eb00 0c06 	add.w	ip, r0, r6
 80092aa:	210a      	movs	r1, #10
 80092ac:	4563      	cmp	r3, ip
 80092ae:	d113      	bne.n	80092d8 <_strtod_l+0x250>
 80092b0:	1833      	adds	r3, r6, r0
 80092b2:	2b08      	cmp	r3, #8
 80092b4:	f106 0601 	add.w	r6, r6, #1
 80092b8:	4406      	add	r6, r0
 80092ba:	dc1a      	bgt.n	80092f2 <_strtod_l+0x26a>
 80092bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092be:	230a      	movs	r3, #10
 80092c0:	fb03 2301 	mla	r3, r3, r1, r2
 80092c4:	9309      	str	r3, [sp, #36]	; 0x24
 80092c6:	2300      	movs	r3, #0
 80092c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80092ca:	1c51      	adds	r1, r2, #1
 80092cc:	9115      	str	r1, [sp, #84]	; 0x54
 80092ce:	7852      	ldrb	r2, [r2, #1]
 80092d0:	4618      	mov	r0, r3
 80092d2:	e7c9      	b.n	8009268 <_strtod_l+0x1e0>
 80092d4:	4658      	mov	r0, fp
 80092d6:	e7d2      	b.n	800927e <_strtod_l+0x1f6>
 80092d8:	2b08      	cmp	r3, #8
 80092da:	f103 0301 	add.w	r3, r3, #1
 80092de:	dc03      	bgt.n	80092e8 <_strtod_l+0x260>
 80092e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80092e2:	434f      	muls	r7, r1
 80092e4:	9709      	str	r7, [sp, #36]	; 0x24
 80092e6:	e7e1      	b.n	80092ac <_strtod_l+0x224>
 80092e8:	2b10      	cmp	r3, #16
 80092ea:	bfd8      	it	le
 80092ec:	fb01 fa0a 	mulle.w	sl, r1, sl
 80092f0:	e7dc      	b.n	80092ac <_strtod_l+0x224>
 80092f2:	2e10      	cmp	r6, #16
 80092f4:	bfdc      	itt	le
 80092f6:	230a      	movle	r3, #10
 80092f8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80092fc:	e7e3      	b.n	80092c6 <_strtod_l+0x23e>
 80092fe:	2300      	movs	r3, #0
 8009300:	9305      	str	r3, [sp, #20]
 8009302:	2301      	movs	r3, #1
 8009304:	e780      	b.n	8009208 <_strtod_l+0x180>
 8009306:	f04f 0c00 	mov.w	ip, #0
 800930a:	1caa      	adds	r2, r5, #2
 800930c:	9215      	str	r2, [sp, #84]	; 0x54
 800930e:	78aa      	ldrb	r2, [r5, #2]
 8009310:	e788      	b.n	8009224 <_strtod_l+0x19c>
 8009312:	f04f 0c01 	mov.w	ip, #1
 8009316:	e7f8      	b.n	800930a <_strtod_l+0x282>
 8009318:	0800ba70 	.word	0x0800ba70
 800931c:	0800ba6c 	.word	0x0800ba6c
 8009320:	7ff00000 	.word	0x7ff00000
 8009324:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009326:	1c51      	adds	r1, r2, #1
 8009328:	9115      	str	r1, [sp, #84]	; 0x54
 800932a:	7852      	ldrb	r2, [r2, #1]
 800932c:	2a30      	cmp	r2, #48	; 0x30
 800932e:	d0f9      	beq.n	8009324 <_strtod_l+0x29c>
 8009330:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009334:	2908      	cmp	r1, #8
 8009336:	f63f af7a 	bhi.w	800922e <_strtod_l+0x1a6>
 800933a:	3a30      	subs	r2, #48	; 0x30
 800933c:	9208      	str	r2, [sp, #32]
 800933e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009340:	920c      	str	r2, [sp, #48]	; 0x30
 8009342:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009344:	1c57      	adds	r7, r2, #1
 8009346:	9715      	str	r7, [sp, #84]	; 0x54
 8009348:	7852      	ldrb	r2, [r2, #1]
 800934a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800934e:	f1be 0f09 	cmp.w	lr, #9
 8009352:	d938      	bls.n	80093c6 <_strtod_l+0x33e>
 8009354:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009356:	1a7f      	subs	r7, r7, r1
 8009358:	2f08      	cmp	r7, #8
 800935a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800935e:	dc03      	bgt.n	8009368 <_strtod_l+0x2e0>
 8009360:	9908      	ldr	r1, [sp, #32]
 8009362:	428f      	cmp	r7, r1
 8009364:	bfa8      	it	ge
 8009366:	460f      	movge	r7, r1
 8009368:	f1bc 0f00 	cmp.w	ip, #0
 800936c:	d000      	beq.n	8009370 <_strtod_l+0x2e8>
 800936e:	427f      	negs	r7, r7
 8009370:	2e00      	cmp	r6, #0
 8009372:	d14f      	bne.n	8009414 <_strtod_l+0x38c>
 8009374:	9904      	ldr	r1, [sp, #16]
 8009376:	4301      	orrs	r1, r0
 8009378:	f47f aec1 	bne.w	80090fe <_strtod_l+0x76>
 800937c:	2b00      	cmp	r3, #0
 800937e:	f47f aedb 	bne.w	8009138 <_strtod_l+0xb0>
 8009382:	2a69      	cmp	r2, #105	; 0x69
 8009384:	d029      	beq.n	80093da <_strtod_l+0x352>
 8009386:	dc26      	bgt.n	80093d6 <_strtod_l+0x34e>
 8009388:	2a49      	cmp	r2, #73	; 0x49
 800938a:	d026      	beq.n	80093da <_strtod_l+0x352>
 800938c:	2a4e      	cmp	r2, #78	; 0x4e
 800938e:	f47f aed3 	bne.w	8009138 <_strtod_l+0xb0>
 8009392:	499b      	ldr	r1, [pc, #620]	; (8009600 <_strtod_l+0x578>)
 8009394:	a815      	add	r0, sp, #84	; 0x54
 8009396:	f001 fda7 	bl	800aee8 <__match>
 800939a:	2800      	cmp	r0, #0
 800939c:	f43f aecc 	beq.w	8009138 <_strtod_l+0xb0>
 80093a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	2b28      	cmp	r3, #40	; 0x28
 80093a6:	d12f      	bne.n	8009408 <_strtod_l+0x380>
 80093a8:	4996      	ldr	r1, [pc, #600]	; (8009604 <_strtod_l+0x57c>)
 80093aa:	aa18      	add	r2, sp, #96	; 0x60
 80093ac:	a815      	add	r0, sp, #84	; 0x54
 80093ae:	f001 fdaf 	bl	800af10 <__hexnan>
 80093b2:	2805      	cmp	r0, #5
 80093b4:	d128      	bne.n	8009408 <_strtod_l+0x380>
 80093b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80093bc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80093c0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80093c4:	e69b      	b.n	80090fe <_strtod_l+0x76>
 80093c6:	9f08      	ldr	r7, [sp, #32]
 80093c8:	210a      	movs	r1, #10
 80093ca:	fb01 2107 	mla	r1, r1, r7, r2
 80093ce:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80093d2:	9208      	str	r2, [sp, #32]
 80093d4:	e7b5      	b.n	8009342 <_strtod_l+0x2ba>
 80093d6:	2a6e      	cmp	r2, #110	; 0x6e
 80093d8:	e7d9      	b.n	800938e <_strtod_l+0x306>
 80093da:	498b      	ldr	r1, [pc, #556]	; (8009608 <_strtod_l+0x580>)
 80093dc:	a815      	add	r0, sp, #84	; 0x54
 80093de:	f001 fd83 	bl	800aee8 <__match>
 80093e2:	2800      	cmp	r0, #0
 80093e4:	f43f aea8 	beq.w	8009138 <_strtod_l+0xb0>
 80093e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093ea:	4988      	ldr	r1, [pc, #544]	; (800960c <_strtod_l+0x584>)
 80093ec:	3b01      	subs	r3, #1
 80093ee:	a815      	add	r0, sp, #84	; 0x54
 80093f0:	9315      	str	r3, [sp, #84]	; 0x54
 80093f2:	f001 fd79 	bl	800aee8 <__match>
 80093f6:	b910      	cbnz	r0, 80093fe <_strtod_l+0x376>
 80093f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093fa:	3301      	adds	r3, #1
 80093fc:	9315      	str	r3, [sp, #84]	; 0x54
 80093fe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800961c <_strtod_l+0x594>
 8009402:	f04f 0800 	mov.w	r8, #0
 8009406:	e67a      	b.n	80090fe <_strtod_l+0x76>
 8009408:	4881      	ldr	r0, [pc, #516]	; (8009610 <_strtod_l+0x588>)
 800940a:	f001 fa89 	bl	800a920 <nan>
 800940e:	ec59 8b10 	vmov	r8, r9, d0
 8009412:	e674      	b.n	80090fe <_strtod_l+0x76>
 8009414:	9b05      	ldr	r3, [sp, #20]
 8009416:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009418:	1afb      	subs	r3, r7, r3
 800941a:	f1bb 0f00 	cmp.w	fp, #0
 800941e:	bf08      	it	eq
 8009420:	46b3      	moveq	fp, r6
 8009422:	2e10      	cmp	r6, #16
 8009424:	9308      	str	r3, [sp, #32]
 8009426:	4635      	mov	r5, r6
 8009428:	bfa8      	it	ge
 800942a:	2510      	movge	r5, #16
 800942c:	f7f7 f86a 	bl	8000504 <__aeabi_ui2d>
 8009430:	2e09      	cmp	r6, #9
 8009432:	4680      	mov	r8, r0
 8009434:	4689      	mov	r9, r1
 8009436:	dd13      	ble.n	8009460 <_strtod_l+0x3d8>
 8009438:	4b76      	ldr	r3, [pc, #472]	; (8009614 <_strtod_l+0x58c>)
 800943a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800943e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009442:	f7f7 f8d9 	bl	80005f8 <__aeabi_dmul>
 8009446:	4680      	mov	r8, r0
 8009448:	4650      	mov	r0, sl
 800944a:	4689      	mov	r9, r1
 800944c:	f7f7 f85a 	bl	8000504 <__aeabi_ui2d>
 8009450:	4602      	mov	r2, r0
 8009452:	460b      	mov	r3, r1
 8009454:	4640      	mov	r0, r8
 8009456:	4649      	mov	r1, r9
 8009458:	f7f6 ff18 	bl	800028c <__adddf3>
 800945c:	4680      	mov	r8, r0
 800945e:	4689      	mov	r9, r1
 8009460:	2e0f      	cmp	r6, #15
 8009462:	dc38      	bgt.n	80094d6 <_strtod_l+0x44e>
 8009464:	9b08      	ldr	r3, [sp, #32]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f43f ae49 	beq.w	80090fe <_strtod_l+0x76>
 800946c:	dd24      	ble.n	80094b8 <_strtod_l+0x430>
 800946e:	2b16      	cmp	r3, #22
 8009470:	dc0b      	bgt.n	800948a <_strtod_l+0x402>
 8009472:	4968      	ldr	r1, [pc, #416]	; (8009614 <_strtod_l+0x58c>)
 8009474:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800947c:	4642      	mov	r2, r8
 800947e:	464b      	mov	r3, r9
 8009480:	f7f7 f8ba 	bl	80005f8 <__aeabi_dmul>
 8009484:	4680      	mov	r8, r0
 8009486:	4689      	mov	r9, r1
 8009488:	e639      	b.n	80090fe <_strtod_l+0x76>
 800948a:	9a08      	ldr	r2, [sp, #32]
 800948c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009490:	4293      	cmp	r3, r2
 8009492:	db20      	blt.n	80094d6 <_strtod_l+0x44e>
 8009494:	4c5f      	ldr	r4, [pc, #380]	; (8009614 <_strtod_l+0x58c>)
 8009496:	f1c6 060f 	rsb	r6, r6, #15
 800949a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800949e:	4642      	mov	r2, r8
 80094a0:	464b      	mov	r3, r9
 80094a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094a6:	f7f7 f8a7 	bl	80005f8 <__aeabi_dmul>
 80094aa:	9b08      	ldr	r3, [sp, #32]
 80094ac:	1b9e      	subs	r6, r3, r6
 80094ae:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80094b2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80094b6:	e7e3      	b.n	8009480 <_strtod_l+0x3f8>
 80094b8:	9b08      	ldr	r3, [sp, #32]
 80094ba:	3316      	adds	r3, #22
 80094bc:	db0b      	blt.n	80094d6 <_strtod_l+0x44e>
 80094be:	9b05      	ldr	r3, [sp, #20]
 80094c0:	1bdf      	subs	r7, r3, r7
 80094c2:	4b54      	ldr	r3, [pc, #336]	; (8009614 <_strtod_l+0x58c>)
 80094c4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80094c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094cc:	4640      	mov	r0, r8
 80094ce:	4649      	mov	r1, r9
 80094d0:	f7f7 f9bc 	bl	800084c <__aeabi_ddiv>
 80094d4:	e7d6      	b.n	8009484 <_strtod_l+0x3fc>
 80094d6:	9b08      	ldr	r3, [sp, #32]
 80094d8:	1b75      	subs	r5, r6, r5
 80094da:	441d      	add	r5, r3
 80094dc:	2d00      	cmp	r5, #0
 80094de:	dd70      	ble.n	80095c2 <_strtod_l+0x53a>
 80094e0:	f015 030f 	ands.w	r3, r5, #15
 80094e4:	d00a      	beq.n	80094fc <_strtod_l+0x474>
 80094e6:	494b      	ldr	r1, [pc, #300]	; (8009614 <_strtod_l+0x58c>)
 80094e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80094ec:	4642      	mov	r2, r8
 80094ee:	464b      	mov	r3, r9
 80094f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094f4:	f7f7 f880 	bl	80005f8 <__aeabi_dmul>
 80094f8:	4680      	mov	r8, r0
 80094fa:	4689      	mov	r9, r1
 80094fc:	f035 050f 	bics.w	r5, r5, #15
 8009500:	d04d      	beq.n	800959e <_strtod_l+0x516>
 8009502:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8009506:	dd22      	ble.n	800954e <_strtod_l+0x4c6>
 8009508:	2500      	movs	r5, #0
 800950a:	46ab      	mov	fp, r5
 800950c:	9509      	str	r5, [sp, #36]	; 0x24
 800950e:	9505      	str	r5, [sp, #20]
 8009510:	2322      	movs	r3, #34	; 0x22
 8009512:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800961c <_strtod_l+0x594>
 8009516:	6023      	str	r3, [r4, #0]
 8009518:	f04f 0800 	mov.w	r8, #0
 800951c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800951e:	2b00      	cmp	r3, #0
 8009520:	f43f aded 	beq.w	80090fe <_strtod_l+0x76>
 8009524:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009526:	4620      	mov	r0, r4
 8009528:	f7ff f924 	bl	8008774 <_Bfree>
 800952c:	9905      	ldr	r1, [sp, #20]
 800952e:	4620      	mov	r0, r4
 8009530:	f7ff f920 	bl	8008774 <_Bfree>
 8009534:	4659      	mov	r1, fp
 8009536:	4620      	mov	r0, r4
 8009538:	f7ff f91c 	bl	8008774 <_Bfree>
 800953c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800953e:	4620      	mov	r0, r4
 8009540:	f7ff f918 	bl	8008774 <_Bfree>
 8009544:	4629      	mov	r1, r5
 8009546:	4620      	mov	r0, r4
 8009548:	f7ff f914 	bl	8008774 <_Bfree>
 800954c:	e5d7      	b.n	80090fe <_strtod_l+0x76>
 800954e:	4b32      	ldr	r3, [pc, #200]	; (8009618 <_strtod_l+0x590>)
 8009550:	9304      	str	r3, [sp, #16]
 8009552:	2300      	movs	r3, #0
 8009554:	112d      	asrs	r5, r5, #4
 8009556:	4640      	mov	r0, r8
 8009558:	4649      	mov	r1, r9
 800955a:	469a      	mov	sl, r3
 800955c:	2d01      	cmp	r5, #1
 800955e:	dc21      	bgt.n	80095a4 <_strtod_l+0x51c>
 8009560:	b10b      	cbz	r3, 8009566 <_strtod_l+0x4de>
 8009562:	4680      	mov	r8, r0
 8009564:	4689      	mov	r9, r1
 8009566:	492c      	ldr	r1, [pc, #176]	; (8009618 <_strtod_l+0x590>)
 8009568:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800956c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009570:	4642      	mov	r2, r8
 8009572:	464b      	mov	r3, r9
 8009574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009578:	f7f7 f83e 	bl	80005f8 <__aeabi_dmul>
 800957c:	4b27      	ldr	r3, [pc, #156]	; (800961c <_strtod_l+0x594>)
 800957e:	460a      	mov	r2, r1
 8009580:	400b      	ands	r3, r1
 8009582:	4927      	ldr	r1, [pc, #156]	; (8009620 <_strtod_l+0x598>)
 8009584:	428b      	cmp	r3, r1
 8009586:	4680      	mov	r8, r0
 8009588:	d8be      	bhi.n	8009508 <_strtod_l+0x480>
 800958a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800958e:	428b      	cmp	r3, r1
 8009590:	bf86      	itte	hi
 8009592:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8009624 <_strtod_l+0x59c>
 8009596:	f04f 38ff 	movhi.w	r8, #4294967295
 800959a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800959e:	2300      	movs	r3, #0
 80095a0:	9304      	str	r3, [sp, #16]
 80095a2:	e07b      	b.n	800969c <_strtod_l+0x614>
 80095a4:	07ea      	lsls	r2, r5, #31
 80095a6:	d505      	bpl.n	80095b4 <_strtod_l+0x52c>
 80095a8:	9b04      	ldr	r3, [sp, #16]
 80095aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ae:	f7f7 f823 	bl	80005f8 <__aeabi_dmul>
 80095b2:	2301      	movs	r3, #1
 80095b4:	9a04      	ldr	r2, [sp, #16]
 80095b6:	3208      	adds	r2, #8
 80095b8:	f10a 0a01 	add.w	sl, sl, #1
 80095bc:	106d      	asrs	r5, r5, #1
 80095be:	9204      	str	r2, [sp, #16]
 80095c0:	e7cc      	b.n	800955c <_strtod_l+0x4d4>
 80095c2:	d0ec      	beq.n	800959e <_strtod_l+0x516>
 80095c4:	426d      	negs	r5, r5
 80095c6:	f015 020f 	ands.w	r2, r5, #15
 80095ca:	d00a      	beq.n	80095e2 <_strtod_l+0x55a>
 80095cc:	4b11      	ldr	r3, [pc, #68]	; (8009614 <_strtod_l+0x58c>)
 80095ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095d2:	4640      	mov	r0, r8
 80095d4:	4649      	mov	r1, r9
 80095d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095da:	f7f7 f937 	bl	800084c <__aeabi_ddiv>
 80095de:	4680      	mov	r8, r0
 80095e0:	4689      	mov	r9, r1
 80095e2:	112d      	asrs	r5, r5, #4
 80095e4:	d0db      	beq.n	800959e <_strtod_l+0x516>
 80095e6:	2d1f      	cmp	r5, #31
 80095e8:	dd1e      	ble.n	8009628 <_strtod_l+0x5a0>
 80095ea:	2500      	movs	r5, #0
 80095ec:	46ab      	mov	fp, r5
 80095ee:	9509      	str	r5, [sp, #36]	; 0x24
 80095f0:	9505      	str	r5, [sp, #20]
 80095f2:	2322      	movs	r3, #34	; 0x22
 80095f4:	f04f 0800 	mov.w	r8, #0
 80095f8:	f04f 0900 	mov.w	r9, #0
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	e78d      	b.n	800951c <_strtod_l+0x494>
 8009600:	0800b859 	.word	0x0800b859
 8009604:	0800ba84 	.word	0x0800ba84
 8009608:	0800b851 	.word	0x0800b851
 800960c:	0800b886 	.word	0x0800b886
 8009610:	0800bc30 	.word	0x0800bc30
 8009614:	0800b998 	.word	0x0800b998
 8009618:	0800b970 	.word	0x0800b970
 800961c:	7ff00000 	.word	0x7ff00000
 8009620:	7ca00000 	.word	0x7ca00000
 8009624:	7fefffff 	.word	0x7fefffff
 8009628:	f015 0310 	ands.w	r3, r5, #16
 800962c:	bf18      	it	ne
 800962e:	236a      	movne	r3, #106	; 0x6a
 8009630:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80099d4 <_strtod_l+0x94c>
 8009634:	9304      	str	r3, [sp, #16]
 8009636:	4640      	mov	r0, r8
 8009638:	4649      	mov	r1, r9
 800963a:	2300      	movs	r3, #0
 800963c:	07ea      	lsls	r2, r5, #31
 800963e:	d504      	bpl.n	800964a <_strtod_l+0x5c2>
 8009640:	e9da 2300 	ldrd	r2, r3, [sl]
 8009644:	f7f6 ffd8 	bl	80005f8 <__aeabi_dmul>
 8009648:	2301      	movs	r3, #1
 800964a:	106d      	asrs	r5, r5, #1
 800964c:	f10a 0a08 	add.w	sl, sl, #8
 8009650:	d1f4      	bne.n	800963c <_strtod_l+0x5b4>
 8009652:	b10b      	cbz	r3, 8009658 <_strtod_l+0x5d0>
 8009654:	4680      	mov	r8, r0
 8009656:	4689      	mov	r9, r1
 8009658:	9b04      	ldr	r3, [sp, #16]
 800965a:	b1bb      	cbz	r3, 800968c <_strtod_l+0x604>
 800965c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009660:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009664:	2b00      	cmp	r3, #0
 8009666:	4649      	mov	r1, r9
 8009668:	dd10      	ble.n	800968c <_strtod_l+0x604>
 800966a:	2b1f      	cmp	r3, #31
 800966c:	f340 811e 	ble.w	80098ac <_strtod_l+0x824>
 8009670:	2b34      	cmp	r3, #52	; 0x34
 8009672:	bfde      	ittt	le
 8009674:	f04f 33ff 	movle.w	r3, #4294967295
 8009678:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800967c:	4093      	lslle	r3, r2
 800967e:	f04f 0800 	mov.w	r8, #0
 8009682:	bfcc      	ite	gt
 8009684:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009688:	ea03 0901 	andle.w	r9, r3, r1
 800968c:	2200      	movs	r2, #0
 800968e:	2300      	movs	r3, #0
 8009690:	4640      	mov	r0, r8
 8009692:	4649      	mov	r1, r9
 8009694:	f7f7 fa18 	bl	8000ac8 <__aeabi_dcmpeq>
 8009698:	2800      	cmp	r0, #0
 800969a:	d1a6      	bne.n	80095ea <_strtod_l+0x562>
 800969c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80096a2:	4633      	mov	r3, r6
 80096a4:	465a      	mov	r2, fp
 80096a6:	4620      	mov	r0, r4
 80096a8:	f7ff f8cc 	bl	8008844 <__s2b>
 80096ac:	9009      	str	r0, [sp, #36]	; 0x24
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f43f af2a 	beq.w	8009508 <_strtod_l+0x480>
 80096b4:	9a08      	ldr	r2, [sp, #32]
 80096b6:	9b05      	ldr	r3, [sp, #20]
 80096b8:	2a00      	cmp	r2, #0
 80096ba:	eba3 0307 	sub.w	r3, r3, r7
 80096be:	bfa8      	it	ge
 80096c0:	2300      	movge	r3, #0
 80096c2:	930c      	str	r3, [sp, #48]	; 0x30
 80096c4:	2500      	movs	r5, #0
 80096c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80096ca:	9312      	str	r3, [sp, #72]	; 0x48
 80096cc:	46ab      	mov	fp, r5
 80096ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096d0:	4620      	mov	r0, r4
 80096d2:	6859      	ldr	r1, [r3, #4]
 80096d4:	f7ff f80e 	bl	80086f4 <_Balloc>
 80096d8:	9005      	str	r0, [sp, #20]
 80096da:	2800      	cmp	r0, #0
 80096dc:	f43f af18 	beq.w	8009510 <_strtod_l+0x488>
 80096e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e2:	691a      	ldr	r2, [r3, #16]
 80096e4:	3202      	adds	r2, #2
 80096e6:	f103 010c 	add.w	r1, r3, #12
 80096ea:	0092      	lsls	r2, r2, #2
 80096ec:	300c      	adds	r0, #12
 80096ee:	f001 f909 	bl	800a904 <memcpy>
 80096f2:	ec49 8b10 	vmov	d0, r8, r9
 80096f6:	aa18      	add	r2, sp, #96	; 0x60
 80096f8:	a917      	add	r1, sp, #92	; 0x5c
 80096fa:	4620      	mov	r0, r4
 80096fc:	f7ff fbd6 	bl	8008eac <__d2b>
 8009700:	ec49 8b18 	vmov	d8, r8, r9
 8009704:	9016      	str	r0, [sp, #88]	; 0x58
 8009706:	2800      	cmp	r0, #0
 8009708:	f43f af02 	beq.w	8009510 <_strtod_l+0x488>
 800970c:	2101      	movs	r1, #1
 800970e:	4620      	mov	r0, r4
 8009710:	f7ff f930 	bl	8008974 <__i2b>
 8009714:	4683      	mov	fp, r0
 8009716:	2800      	cmp	r0, #0
 8009718:	f43f aefa 	beq.w	8009510 <_strtod_l+0x488>
 800971c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800971e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009720:	2e00      	cmp	r6, #0
 8009722:	bfab      	itete	ge
 8009724:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8009726:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009728:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800972a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800972e:	bfac      	ite	ge
 8009730:	eb06 0a03 	addge.w	sl, r6, r3
 8009734:	1b9f      	sublt	r7, r3, r6
 8009736:	9b04      	ldr	r3, [sp, #16]
 8009738:	1af6      	subs	r6, r6, r3
 800973a:	4416      	add	r6, r2
 800973c:	4ba0      	ldr	r3, [pc, #640]	; (80099c0 <_strtod_l+0x938>)
 800973e:	3e01      	subs	r6, #1
 8009740:	429e      	cmp	r6, r3
 8009742:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009746:	f280 80c4 	bge.w	80098d2 <_strtod_l+0x84a>
 800974a:	1b9b      	subs	r3, r3, r6
 800974c:	2b1f      	cmp	r3, #31
 800974e:	eba2 0203 	sub.w	r2, r2, r3
 8009752:	f04f 0101 	mov.w	r1, #1
 8009756:	f300 80b0 	bgt.w	80098ba <_strtod_l+0x832>
 800975a:	fa01 f303 	lsl.w	r3, r1, r3
 800975e:	930e      	str	r3, [sp, #56]	; 0x38
 8009760:	2300      	movs	r3, #0
 8009762:	930d      	str	r3, [sp, #52]	; 0x34
 8009764:	eb0a 0602 	add.w	r6, sl, r2
 8009768:	9b04      	ldr	r3, [sp, #16]
 800976a:	45b2      	cmp	sl, r6
 800976c:	4417      	add	r7, r2
 800976e:	441f      	add	r7, r3
 8009770:	4653      	mov	r3, sl
 8009772:	bfa8      	it	ge
 8009774:	4633      	movge	r3, r6
 8009776:	42bb      	cmp	r3, r7
 8009778:	bfa8      	it	ge
 800977a:	463b      	movge	r3, r7
 800977c:	2b00      	cmp	r3, #0
 800977e:	bfc2      	ittt	gt
 8009780:	1af6      	subgt	r6, r6, r3
 8009782:	1aff      	subgt	r7, r7, r3
 8009784:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009788:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800978a:	2b00      	cmp	r3, #0
 800978c:	dd17      	ble.n	80097be <_strtod_l+0x736>
 800978e:	4659      	mov	r1, fp
 8009790:	461a      	mov	r2, r3
 8009792:	4620      	mov	r0, r4
 8009794:	f7ff f9ae 	bl	8008af4 <__pow5mult>
 8009798:	4683      	mov	fp, r0
 800979a:	2800      	cmp	r0, #0
 800979c:	f43f aeb8 	beq.w	8009510 <_strtod_l+0x488>
 80097a0:	4601      	mov	r1, r0
 80097a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80097a4:	4620      	mov	r0, r4
 80097a6:	f7ff f8fb 	bl	80089a0 <__multiply>
 80097aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80097ac:	2800      	cmp	r0, #0
 80097ae:	f43f aeaf 	beq.w	8009510 <_strtod_l+0x488>
 80097b2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80097b4:	4620      	mov	r0, r4
 80097b6:	f7fe ffdd 	bl	8008774 <_Bfree>
 80097ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097bc:	9316      	str	r3, [sp, #88]	; 0x58
 80097be:	2e00      	cmp	r6, #0
 80097c0:	f300 808c 	bgt.w	80098dc <_strtod_l+0x854>
 80097c4:	9b08      	ldr	r3, [sp, #32]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	dd08      	ble.n	80097dc <_strtod_l+0x754>
 80097ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097cc:	9905      	ldr	r1, [sp, #20]
 80097ce:	4620      	mov	r0, r4
 80097d0:	f7ff f990 	bl	8008af4 <__pow5mult>
 80097d4:	9005      	str	r0, [sp, #20]
 80097d6:	2800      	cmp	r0, #0
 80097d8:	f43f ae9a 	beq.w	8009510 <_strtod_l+0x488>
 80097dc:	2f00      	cmp	r7, #0
 80097de:	dd08      	ble.n	80097f2 <_strtod_l+0x76a>
 80097e0:	9905      	ldr	r1, [sp, #20]
 80097e2:	463a      	mov	r2, r7
 80097e4:	4620      	mov	r0, r4
 80097e6:	f7ff f9df 	bl	8008ba8 <__lshift>
 80097ea:	9005      	str	r0, [sp, #20]
 80097ec:	2800      	cmp	r0, #0
 80097ee:	f43f ae8f 	beq.w	8009510 <_strtod_l+0x488>
 80097f2:	f1ba 0f00 	cmp.w	sl, #0
 80097f6:	dd08      	ble.n	800980a <_strtod_l+0x782>
 80097f8:	4659      	mov	r1, fp
 80097fa:	4652      	mov	r2, sl
 80097fc:	4620      	mov	r0, r4
 80097fe:	f7ff f9d3 	bl	8008ba8 <__lshift>
 8009802:	4683      	mov	fp, r0
 8009804:	2800      	cmp	r0, #0
 8009806:	f43f ae83 	beq.w	8009510 <_strtod_l+0x488>
 800980a:	9a05      	ldr	r2, [sp, #20]
 800980c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800980e:	4620      	mov	r0, r4
 8009810:	f7ff fa52 	bl	8008cb8 <__mdiff>
 8009814:	4605      	mov	r5, r0
 8009816:	2800      	cmp	r0, #0
 8009818:	f43f ae7a 	beq.w	8009510 <_strtod_l+0x488>
 800981c:	68c3      	ldr	r3, [r0, #12]
 800981e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009820:	2300      	movs	r3, #0
 8009822:	60c3      	str	r3, [r0, #12]
 8009824:	4659      	mov	r1, fp
 8009826:	f7ff fa2b 	bl	8008c80 <__mcmp>
 800982a:	2800      	cmp	r0, #0
 800982c:	da60      	bge.n	80098f0 <_strtod_l+0x868>
 800982e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009830:	ea53 0308 	orrs.w	r3, r3, r8
 8009834:	f040 8084 	bne.w	8009940 <_strtod_l+0x8b8>
 8009838:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800983c:	2b00      	cmp	r3, #0
 800983e:	d17f      	bne.n	8009940 <_strtod_l+0x8b8>
 8009840:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009844:	0d1b      	lsrs	r3, r3, #20
 8009846:	051b      	lsls	r3, r3, #20
 8009848:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800984c:	d978      	bls.n	8009940 <_strtod_l+0x8b8>
 800984e:	696b      	ldr	r3, [r5, #20]
 8009850:	b913      	cbnz	r3, 8009858 <_strtod_l+0x7d0>
 8009852:	692b      	ldr	r3, [r5, #16]
 8009854:	2b01      	cmp	r3, #1
 8009856:	dd73      	ble.n	8009940 <_strtod_l+0x8b8>
 8009858:	4629      	mov	r1, r5
 800985a:	2201      	movs	r2, #1
 800985c:	4620      	mov	r0, r4
 800985e:	f7ff f9a3 	bl	8008ba8 <__lshift>
 8009862:	4659      	mov	r1, fp
 8009864:	4605      	mov	r5, r0
 8009866:	f7ff fa0b 	bl	8008c80 <__mcmp>
 800986a:	2800      	cmp	r0, #0
 800986c:	dd68      	ble.n	8009940 <_strtod_l+0x8b8>
 800986e:	9904      	ldr	r1, [sp, #16]
 8009870:	4a54      	ldr	r2, [pc, #336]	; (80099c4 <_strtod_l+0x93c>)
 8009872:	464b      	mov	r3, r9
 8009874:	2900      	cmp	r1, #0
 8009876:	f000 8084 	beq.w	8009982 <_strtod_l+0x8fa>
 800987a:	ea02 0109 	and.w	r1, r2, r9
 800987e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009882:	dc7e      	bgt.n	8009982 <_strtod_l+0x8fa>
 8009884:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009888:	f77f aeb3 	ble.w	80095f2 <_strtod_l+0x56a>
 800988c:	4b4e      	ldr	r3, [pc, #312]	; (80099c8 <_strtod_l+0x940>)
 800988e:	4640      	mov	r0, r8
 8009890:	4649      	mov	r1, r9
 8009892:	2200      	movs	r2, #0
 8009894:	f7f6 feb0 	bl	80005f8 <__aeabi_dmul>
 8009898:	4b4a      	ldr	r3, [pc, #296]	; (80099c4 <_strtod_l+0x93c>)
 800989a:	400b      	ands	r3, r1
 800989c:	4680      	mov	r8, r0
 800989e:	4689      	mov	r9, r1
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	f47f ae3f 	bne.w	8009524 <_strtod_l+0x49c>
 80098a6:	2322      	movs	r3, #34	; 0x22
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	e63b      	b.n	8009524 <_strtod_l+0x49c>
 80098ac:	f04f 32ff 	mov.w	r2, #4294967295
 80098b0:	fa02 f303 	lsl.w	r3, r2, r3
 80098b4:	ea03 0808 	and.w	r8, r3, r8
 80098b8:	e6e8      	b.n	800968c <_strtod_l+0x604>
 80098ba:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80098be:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80098c2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80098c6:	36e2      	adds	r6, #226	; 0xe2
 80098c8:	fa01 f306 	lsl.w	r3, r1, r6
 80098cc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80098d0:	e748      	b.n	8009764 <_strtod_l+0x6dc>
 80098d2:	2100      	movs	r1, #0
 80098d4:	2301      	movs	r3, #1
 80098d6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80098da:	e743      	b.n	8009764 <_strtod_l+0x6dc>
 80098dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80098de:	4632      	mov	r2, r6
 80098e0:	4620      	mov	r0, r4
 80098e2:	f7ff f961 	bl	8008ba8 <__lshift>
 80098e6:	9016      	str	r0, [sp, #88]	; 0x58
 80098e8:	2800      	cmp	r0, #0
 80098ea:	f47f af6b 	bne.w	80097c4 <_strtod_l+0x73c>
 80098ee:	e60f      	b.n	8009510 <_strtod_l+0x488>
 80098f0:	46ca      	mov	sl, r9
 80098f2:	d171      	bne.n	80099d8 <_strtod_l+0x950>
 80098f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098fa:	b352      	cbz	r2, 8009952 <_strtod_l+0x8ca>
 80098fc:	4a33      	ldr	r2, [pc, #204]	; (80099cc <_strtod_l+0x944>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d12a      	bne.n	8009958 <_strtod_l+0x8d0>
 8009902:	9b04      	ldr	r3, [sp, #16]
 8009904:	4641      	mov	r1, r8
 8009906:	b1fb      	cbz	r3, 8009948 <_strtod_l+0x8c0>
 8009908:	4b2e      	ldr	r3, [pc, #184]	; (80099c4 <_strtod_l+0x93c>)
 800990a:	ea09 0303 	and.w	r3, r9, r3
 800990e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009912:	f04f 32ff 	mov.w	r2, #4294967295
 8009916:	d81a      	bhi.n	800994e <_strtod_l+0x8c6>
 8009918:	0d1b      	lsrs	r3, r3, #20
 800991a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800991e:	fa02 f303 	lsl.w	r3, r2, r3
 8009922:	4299      	cmp	r1, r3
 8009924:	d118      	bne.n	8009958 <_strtod_l+0x8d0>
 8009926:	4b2a      	ldr	r3, [pc, #168]	; (80099d0 <_strtod_l+0x948>)
 8009928:	459a      	cmp	sl, r3
 800992a:	d102      	bne.n	8009932 <_strtod_l+0x8aa>
 800992c:	3101      	adds	r1, #1
 800992e:	f43f adef 	beq.w	8009510 <_strtod_l+0x488>
 8009932:	4b24      	ldr	r3, [pc, #144]	; (80099c4 <_strtod_l+0x93c>)
 8009934:	ea0a 0303 	and.w	r3, sl, r3
 8009938:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800993c:	f04f 0800 	mov.w	r8, #0
 8009940:	9b04      	ldr	r3, [sp, #16]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d1a2      	bne.n	800988c <_strtod_l+0x804>
 8009946:	e5ed      	b.n	8009524 <_strtod_l+0x49c>
 8009948:	f04f 33ff 	mov.w	r3, #4294967295
 800994c:	e7e9      	b.n	8009922 <_strtod_l+0x89a>
 800994e:	4613      	mov	r3, r2
 8009950:	e7e7      	b.n	8009922 <_strtod_l+0x89a>
 8009952:	ea53 0308 	orrs.w	r3, r3, r8
 8009956:	d08a      	beq.n	800986e <_strtod_l+0x7e6>
 8009958:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800995a:	b1e3      	cbz	r3, 8009996 <_strtod_l+0x90e>
 800995c:	ea13 0f0a 	tst.w	r3, sl
 8009960:	d0ee      	beq.n	8009940 <_strtod_l+0x8b8>
 8009962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009964:	9a04      	ldr	r2, [sp, #16]
 8009966:	4640      	mov	r0, r8
 8009968:	4649      	mov	r1, r9
 800996a:	b1c3      	cbz	r3, 800999e <_strtod_l+0x916>
 800996c:	f7ff fb6f 	bl	800904e <sulp>
 8009970:	4602      	mov	r2, r0
 8009972:	460b      	mov	r3, r1
 8009974:	ec51 0b18 	vmov	r0, r1, d8
 8009978:	f7f6 fc88 	bl	800028c <__adddf3>
 800997c:	4680      	mov	r8, r0
 800997e:	4689      	mov	r9, r1
 8009980:	e7de      	b.n	8009940 <_strtod_l+0x8b8>
 8009982:	4013      	ands	r3, r2
 8009984:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009988:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800998c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009990:	f04f 38ff 	mov.w	r8, #4294967295
 8009994:	e7d4      	b.n	8009940 <_strtod_l+0x8b8>
 8009996:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009998:	ea13 0f08 	tst.w	r3, r8
 800999c:	e7e0      	b.n	8009960 <_strtod_l+0x8d8>
 800999e:	f7ff fb56 	bl	800904e <sulp>
 80099a2:	4602      	mov	r2, r0
 80099a4:	460b      	mov	r3, r1
 80099a6:	ec51 0b18 	vmov	r0, r1, d8
 80099aa:	f7f6 fc6d 	bl	8000288 <__aeabi_dsub>
 80099ae:	2200      	movs	r2, #0
 80099b0:	2300      	movs	r3, #0
 80099b2:	4680      	mov	r8, r0
 80099b4:	4689      	mov	r9, r1
 80099b6:	f7f7 f887 	bl	8000ac8 <__aeabi_dcmpeq>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	d0c0      	beq.n	8009940 <_strtod_l+0x8b8>
 80099be:	e618      	b.n	80095f2 <_strtod_l+0x56a>
 80099c0:	fffffc02 	.word	0xfffffc02
 80099c4:	7ff00000 	.word	0x7ff00000
 80099c8:	39500000 	.word	0x39500000
 80099cc:	000fffff 	.word	0x000fffff
 80099d0:	7fefffff 	.word	0x7fefffff
 80099d4:	0800ba98 	.word	0x0800ba98
 80099d8:	4659      	mov	r1, fp
 80099da:	4628      	mov	r0, r5
 80099dc:	f7ff fac0 	bl	8008f60 <__ratio>
 80099e0:	ec57 6b10 	vmov	r6, r7, d0
 80099e4:	ee10 0a10 	vmov	r0, s0
 80099e8:	2200      	movs	r2, #0
 80099ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80099ee:	4639      	mov	r1, r7
 80099f0:	f7f7 f87e 	bl	8000af0 <__aeabi_dcmple>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	d071      	beq.n	8009adc <_strtod_l+0xa54>
 80099f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d17c      	bne.n	8009af8 <_strtod_l+0xa70>
 80099fe:	f1b8 0f00 	cmp.w	r8, #0
 8009a02:	d15a      	bne.n	8009aba <_strtod_l+0xa32>
 8009a04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d15d      	bne.n	8009ac8 <_strtod_l+0xa40>
 8009a0c:	4b90      	ldr	r3, [pc, #576]	; (8009c50 <_strtod_l+0xbc8>)
 8009a0e:	2200      	movs	r2, #0
 8009a10:	4630      	mov	r0, r6
 8009a12:	4639      	mov	r1, r7
 8009a14:	f7f7 f862 	bl	8000adc <__aeabi_dcmplt>
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d15c      	bne.n	8009ad6 <_strtod_l+0xa4e>
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	4639      	mov	r1, r7
 8009a20:	4b8c      	ldr	r3, [pc, #560]	; (8009c54 <_strtod_l+0xbcc>)
 8009a22:	2200      	movs	r2, #0
 8009a24:	f7f6 fde8 	bl	80005f8 <__aeabi_dmul>
 8009a28:	4606      	mov	r6, r0
 8009a2a:	460f      	mov	r7, r1
 8009a2c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009a30:	9606      	str	r6, [sp, #24]
 8009a32:	9307      	str	r3, [sp, #28]
 8009a34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009a3c:	4b86      	ldr	r3, [pc, #536]	; (8009c58 <_strtod_l+0xbd0>)
 8009a3e:	ea0a 0303 	and.w	r3, sl, r3
 8009a42:	930d      	str	r3, [sp, #52]	; 0x34
 8009a44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a46:	4b85      	ldr	r3, [pc, #532]	; (8009c5c <_strtod_l+0xbd4>)
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	f040 8090 	bne.w	8009b6e <_strtod_l+0xae6>
 8009a4e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009a52:	ec49 8b10 	vmov	d0, r8, r9
 8009a56:	f7ff f9b9 	bl	8008dcc <__ulp>
 8009a5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a5e:	ec51 0b10 	vmov	r0, r1, d0
 8009a62:	f7f6 fdc9 	bl	80005f8 <__aeabi_dmul>
 8009a66:	4642      	mov	r2, r8
 8009a68:	464b      	mov	r3, r9
 8009a6a:	f7f6 fc0f 	bl	800028c <__adddf3>
 8009a6e:	460b      	mov	r3, r1
 8009a70:	4979      	ldr	r1, [pc, #484]	; (8009c58 <_strtod_l+0xbd0>)
 8009a72:	4a7b      	ldr	r2, [pc, #492]	; (8009c60 <_strtod_l+0xbd8>)
 8009a74:	4019      	ands	r1, r3
 8009a76:	4291      	cmp	r1, r2
 8009a78:	4680      	mov	r8, r0
 8009a7a:	d944      	bls.n	8009b06 <_strtod_l+0xa7e>
 8009a7c:	ee18 2a90 	vmov	r2, s17
 8009a80:	4b78      	ldr	r3, [pc, #480]	; (8009c64 <_strtod_l+0xbdc>)
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d104      	bne.n	8009a90 <_strtod_l+0xa08>
 8009a86:	ee18 3a10 	vmov	r3, s16
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	f43f ad40 	beq.w	8009510 <_strtod_l+0x488>
 8009a90:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8009c64 <_strtod_l+0xbdc>
 8009a94:	f04f 38ff 	mov.w	r8, #4294967295
 8009a98:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f7fe fe6a 	bl	8008774 <_Bfree>
 8009aa0:	9905      	ldr	r1, [sp, #20]
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	f7fe fe66 	bl	8008774 <_Bfree>
 8009aa8:	4659      	mov	r1, fp
 8009aaa:	4620      	mov	r0, r4
 8009aac:	f7fe fe62 	bl	8008774 <_Bfree>
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	f7fe fe5e 	bl	8008774 <_Bfree>
 8009ab8:	e609      	b.n	80096ce <_strtod_l+0x646>
 8009aba:	f1b8 0f01 	cmp.w	r8, #1
 8009abe:	d103      	bne.n	8009ac8 <_strtod_l+0xa40>
 8009ac0:	f1b9 0f00 	cmp.w	r9, #0
 8009ac4:	f43f ad95 	beq.w	80095f2 <_strtod_l+0x56a>
 8009ac8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009c20 <_strtod_l+0xb98>
 8009acc:	4f60      	ldr	r7, [pc, #384]	; (8009c50 <_strtod_l+0xbc8>)
 8009ace:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ad2:	2600      	movs	r6, #0
 8009ad4:	e7ae      	b.n	8009a34 <_strtod_l+0x9ac>
 8009ad6:	4f5f      	ldr	r7, [pc, #380]	; (8009c54 <_strtod_l+0xbcc>)
 8009ad8:	2600      	movs	r6, #0
 8009ada:	e7a7      	b.n	8009a2c <_strtod_l+0x9a4>
 8009adc:	4b5d      	ldr	r3, [pc, #372]	; (8009c54 <_strtod_l+0xbcc>)
 8009ade:	4630      	mov	r0, r6
 8009ae0:	4639      	mov	r1, r7
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f7f6 fd88 	bl	80005f8 <__aeabi_dmul>
 8009ae8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aea:	4606      	mov	r6, r0
 8009aec:	460f      	mov	r7, r1
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d09c      	beq.n	8009a2c <_strtod_l+0x9a4>
 8009af2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009af6:	e79d      	b.n	8009a34 <_strtod_l+0x9ac>
 8009af8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009c28 <_strtod_l+0xba0>
 8009afc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009b00:	ec57 6b17 	vmov	r6, r7, d7
 8009b04:	e796      	b.n	8009a34 <_strtod_l+0x9ac>
 8009b06:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009b0a:	9b04      	ldr	r3, [sp, #16]
 8009b0c:	46ca      	mov	sl, r9
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1c2      	bne.n	8009a98 <_strtod_l+0xa10>
 8009b12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009b16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b18:	0d1b      	lsrs	r3, r3, #20
 8009b1a:	051b      	lsls	r3, r3, #20
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d1bb      	bne.n	8009a98 <_strtod_l+0xa10>
 8009b20:	4630      	mov	r0, r6
 8009b22:	4639      	mov	r1, r7
 8009b24:	f7f7 f8c8 	bl	8000cb8 <__aeabi_d2lz>
 8009b28:	f7f6 fd38 	bl	800059c <__aeabi_l2d>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	4630      	mov	r0, r6
 8009b32:	4639      	mov	r1, r7
 8009b34:	f7f6 fba8 	bl	8000288 <__aeabi_dsub>
 8009b38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b3a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b3e:	ea43 0308 	orr.w	r3, r3, r8
 8009b42:	4313      	orrs	r3, r2
 8009b44:	4606      	mov	r6, r0
 8009b46:	460f      	mov	r7, r1
 8009b48:	d054      	beq.n	8009bf4 <_strtod_l+0xb6c>
 8009b4a:	a339      	add	r3, pc, #228	; (adr r3, 8009c30 <_strtod_l+0xba8>)
 8009b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b50:	f7f6 ffc4 	bl	8000adc <__aeabi_dcmplt>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	f47f ace5 	bne.w	8009524 <_strtod_l+0x49c>
 8009b5a:	a337      	add	r3, pc, #220	; (adr r3, 8009c38 <_strtod_l+0xbb0>)
 8009b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b60:	4630      	mov	r0, r6
 8009b62:	4639      	mov	r1, r7
 8009b64:	f7f6 ffd8 	bl	8000b18 <__aeabi_dcmpgt>
 8009b68:	2800      	cmp	r0, #0
 8009b6a:	d095      	beq.n	8009a98 <_strtod_l+0xa10>
 8009b6c:	e4da      	b.n	8009524 <_strtod_l+0x49c>
 8009b6e:	9b04      	ldr	r3, [sp, #16]
 8009b70:	b333      	cbz	r3, 8009bc0 <_strtod_l+0xb38>
 8009b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b74:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009b78:	d822      	bhi.n	8009bc0 <_strtod_l+0xb38>
 8009b7a:	a331      	add	r3, pc, #196	; (adr r3, 8009c40 <_strtod_l+0xbb8>)
 8009b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b80:	4630      	mov	r0, r6
 8009b82:	4639      	mov	r1, r7
 8009b84:	f7f6 ffb4 	bl	8000af0 <__aeabi_dcmple>
 8009b88:	b1a0      	cbz	r0, 8009bb4 <_strtod_l+0xb2c>
 8009b8a:	4639      	mov	r1, r7
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f7f7 f80b 	bl	8000ba8 <__aeabi_d2uiz>
 8009b92:	2801      	cmp	r0, #1
 8009b94:	bf38      	it	cc
 8009b96:	2001      	movcc	r0, #1
 8009b98:	f7f6 fcb4 	bl	8000504 <__aeabi_ui2d>
 8009b9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b9e:	4606      	mov	r6, r0
 8009ba0:	460f      	mov	r7, r1
 8009ba2:	bb23      	cbnz	r3, 8009bee <_strtod_l+0xb66>
 8009ba4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ba8:	9010      	str	r0, [sp, #64]	; 0x40
 8009baa:	9311      	str	r3, [sp, #68]	; 0x44
 8009bac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009bb0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009bb8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009bbc:	1a9b      	subs	r3, r3, r2
 8009bbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bc0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009bc4:	eeb0 0a48 	vmov.f32	s0, s16
 8009bc8:	eef0 0a68 	vmov.f32	s1, s17
 8009bcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009bd0:	f7ff f8fc 	bl	8008dcc <__ulp>
 8009bd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009bd8:	ec53 2b10 	vmov	r2, r3, d0
 8009bdc:	f7f6 fd0c 	bl	80005f8 <__aeabi_dmul>
 8009be0:	ec53 2b18 	vmov	r2, r3, d8
 8009be4:	f7f6 fb52 	bl	800028c <__adddf3>
 8009be8:	4680      	mov	r8, r0
 8009bea:	4689      	mov	r9, r1
 8009bec:	e78d      	b.n	8009b0a <_strtod_l+0xa82>
 8009bee:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009bf2:	e7db      	b.n	8009bac <_strtod_l+0xb24>
 8009bf4:	a314      	add	r3, pc, #80	; (adr r3, 8009c48 <_strtod_l+0xbc0>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	f7f6 ff6f 	bl	8000adc <__aeabi_dcmplt>
 8009bfe:	e7b3      	b.n	8009b68 <_strtod_l+0xae0>
 8009c00:	2300      	movs	r3, #0
 8009c02:	930a      	str	r3, [sp, #40]	; 0x28
 8009c04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009c06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c08:	6013      	str	r3, [r2, #0]
 8009c0a:	f7ff ba7c 	b.w	8009106 <_strtod_l+0x7e>
 8009c0e:	2a65      	cmp	r2, #101	; 0x65
 8009c10:	f43f ab75 	beq.w	80092fe <_strtod_l+0x276>
 8009c14:	2a45      	cmp	r2, #69	; 0x45
 8009c16:	f43f ab72 	beq.w	80092fe <_strtod_l+0x276>
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	f7ff bbaa 	b.w	8009374 <_strtod_l+0x2ec>
 8009c20:	00000000 	.word	0x00000000
 8009c24:	bff00000 	.word	0xbff00000
 8009c28:	00000000 	.word	0x00000000
 8009c2c:	3ff00000 	.word	0x3ff00000
 8009c30:	94a03595 	.word	0x94a03595
 8009c34:	3fdfffff 	.word	0x3fdfffff
 8009c38:	35afe535 	.word	0x35afe535
 8009c3c:	3fe00000 	.word	0x3fe00000
 8009c40:	ffc00000 	.word	0xffc00000
 8009c44:	41dfffff 	.word	0x41dfffff
 8009c48:	94a03595 	.word	0x94a03595
 8009c4c:	3fcfffff 	.word	0x3fcfffff
 8009c50:	3ff00000 	.word	0x3ff00000
 8009c54:	3fe00000 	.word	0x3fe00000
 8009c58:	7ff00000 	.word	0x7ff00000
 8009c5c:	7fe00000 	.word	0x7fe00000
 8009c60:	7c9fffff 	.word	0x7c9fffff
 8009c64:	7fefffff 	.word	0x7fefffff

08009c68 <_strtod_r>:
 8009c68:	4b01      	ldr	r3, [pc, #4]	; (8009c70 <_strtod_r+0x8>)
 8009c6a:	f7ff ba0d 	b.w	8009088 <_strtod_l>
 8009c6e:	bf00      	nop
 8009c70:	20000068 	.word	0x20000068

08009c74 <_strtol_l.constprop.0>:
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c7a:	d001      	beq.n	8009c80 <_strtol_l.constprop.0+0xc>
 8009c7c:	2b24      	cmp	r3, #36	; 0x24
 8009c7e:	d906      	bls.n	8009c8e <_strtol_l.constprop.0+0x1a>
 8009c80:	f7fd fd8a 	bl	8007798 <__errno>
 8009c84:	2316      	movs	r3, #22
 8009c86:	6003      	str	r3, [r0, #0]
 8009c88:	2000      	movs	r0, #0
 8009c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c8e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009d74 <_strtol_l.constprop.0+0x100>
 8009c92:	460d      	mov	r5, r1
 8009c94:	462e      	mov	r6, r5
 8009c96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c9a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009c9e:	f017 0708 	ands.w	r7, r7, #8
 8009ca2:	d1f7      	bne.n	8009c94 <_strtol_l.constprop.0+0x20>
 8009ca4:	2c2d      	cmp	r4, #45	; 0x2d
 8009ca6:	d132      	bne.n	8009d0e <_strtol_l.constprop.0+0x9a>
 8009ca8:	782c      	ldrb	r4, [r5, #0]
 8009caa:	2701      	movs	r7, #1
 8009cac:	1cb5      	adds	r5, r6, #2
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d05b      	beq.n	8009d6a <_strtol_l.constprop.0+0xf6>
 8009cb2:	2b10      	cmp	r3, #16
 8009cb4:	d109      	bne.n	8009cca <_strtol_l.constprop.0+0x56>
 8009cb6:	2c30      	cmp	r4, #48	; 0x30
 8009cb8:	d107      	bne.n	8009cca <_strtol_l.constprop.0+0x56>
 8009cba:	782c      	ldrb	r4, [r5, #0]
 8009cbc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009cc0:	2c58      	cmp	r4, #88	; 0x58
 8009cc2:	d14d      	bne.n	8009d60 <_strtol_l.constprop.0+0xec>
 8009cc4:	786c      	ldrb	r4, [r5, #1]
 8009cc6:	2310      	movs	r3, #16
 8009cc8:	3502      	adds	r5, #2
 8009cca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009cce:	f108 38ff 	add.w	r8, r8, #4294967295
 8009cd2:	f04f 0e00 	mov.w	lr, #0
 8009cd6:	fbb8 f9f3 	udiv	r9, r8, r3
 8009cda:	4676      	mov	r6, lr
 8009cdc:	fb03 8a19 	mls	sl, r3, r9, r8
 8009ce0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009ce4:	f1bc 0f09 	cmp.w	ip, #9
 8009ce8:	d816      	bhi.n	8009d18 <_strtol_l.constprop.0+0xa4>
 8009cea:	4664      	mov	r4, ip
 8009cec:	42a3      	cmp	r3, r4
 8009cee:	dd24      	ble.n	8009d3a <_strtol_l.constprop.0+0xc6>
 8009cf0:	f1be 3fff 	cmp.w	lr, #4294967295
 8009cf4:	d008      	beq.n	8009d08 <_strtol_l.constprop.0+0x94>
 8009cf6:	45b1      	cmp	r9, r6
 8009cf8:	d31c      	bcc.n	8009d34 <_strtol_l.constprop.0+0xc0>
 8009cfa:	d101      	bne.n	8009d00 <_strtol_l.constprop.0+0x8c>
 8009cfc:	45a2      	cmp	sl, r4
 8009cfe:	db19      	blt.n	8009d34 <_strtol_l.constprop.0+0xc0>
 8009d00:	fb06 4603 	mla	r6, r6, r3, r4
 8009d04:	f04f 0e01 	mov.w	lr, #1
 8009d08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d0c:	e7e8      	b.n	8009ce0 <_strtol_l.constprop.0+0x6c>
 8009d0e:	2c2b      	cmp	r4, #43	; 0x2b
 8009d10:	bf04      	itt	eq
 8009d12:	782c      	ldrbeq	r4, [r5, #0]
 8009d14:	1cb5      	addeq	r5, r6, #2
 8009d16:	e7ca      	b.n	8009cae <_strtol_l.constprop.0+0x3a>
 8009d18:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009d1c:	f1bc 0f19 	cmp.w	ip, #25
 8009d20:	d801      	bhi.n	8009d26 <_strtol_l.constprop.0+0xb2>
 8009d22:	3c37      	subs	r4, #55	; 0x37
 8009d24:	e7e2      	b.n	8009cec <_strtol_l.constprop.0+0x78>
 8009d26:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009d2a:	f1bc 0f19 	cmp.w	ip, #25
 8009d2e:	d804      	bhi.n	8009d3a <_strtol_l.constprop.0+0xc6>
 8009d30:	3c57      	subs	r4, #87	; 0x57
 8009d32:	e7db      	b.n	8009cec <_strtol_l.constprop.0+0x78>
 8009d34:	f04f 3eff 	mov.w	lr, #4294967295
 8009d38:	e7e6      	b.n	8009d08 <_strtol_l.constprop.0+0x94>
 8009d3a:	f1be 3fff 	cmp.w	lr, #4294967295
 8009d3e:	d105      	bne.n	8009d4c <_strtol_l.constprop.0+0xd8>
 8009d40:	2322      	movs	r3, #34	; 0x22
 8009d42:	6003      	str	r3, [r0, #0]
 8009d44:	4646      	mov	r6, r8
 8009d46:	b942      	cbnz	r2, 8009d5a <_strtol_l.constprop.0+0xe6>
 8009d48:	4630      	mov	r0, r6
 8009d4a:	e79e      	b.n	8009c8a <_strtol_l.constprop.0+0x16>
 8009d4c:	b107      	cbz	r7, 8009d50 <_strtol_l.constprop.0+0xdc>
 8009d4e:	4276      	negs	r6, r6
 8009d50:	2a00      	cmp	r2, #0
 8009d52:	d0f9      	beq.n	8009d48 <_strtol_l.constprop.0+0xd4>
 8009d54:	f1be 0f00 	cmp.w	lr, #0
 8009d58:	d000      	beq.n	8009d5c <_strtol_l.constprop.0+0xe8>
 8009d5a:	1e69      	subs	r1, r5, #1
 8009d5c:	6011      	str	r1, [r2, #0]
 8009d5e:	e7f3      	b.n	8009d48 <_strtol_l.constprop.0+0xd4>
 8009d60:	2430      	movs	r4, #48	; 0x30
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1b1      	bne.n	8009cca <_strtol_l.constprop.0+0x56>
 8009d66:	2308      	movs	r3, #8
 8009d68:	e7af      	b.n	8009cca <_strtol_l.constprop.0+0x56>
 8009d6a:	2c30      	cmp	r4, #48	; 0x30
 8009d6c:	d0a5      	beq.n	8009cba <_strtol_l.constprop.0+0x46>
 8009d6e:	230a      	movs	r3, #10
 8009d70:	e7ab      	b.n	8009cca <_strtol_l.constprop.0+0x56>
 8009d72:	bf00      	nop
 8009d74:	0800bac1 	.word	0x0800bac1

08009d78 <_strtol_r>:
 8009d78:	f7ff bf7c 	b.w	8009c74 <_strtol_l.constprop.0>

08009d7c <__ssputs_r>:
 8009d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d80:	688e      	ldr	r6, [r1, #8]
 8009d82:	461f      	mov	r7, r3
 8009d84:	42be      	cmp	r6, r7
 8009d86:	680b      	ldr	r3, [r1, #0]
 8009d88:	4682      	mov	sl, r0
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	4690      	mov	r8, r2
 8009d8e:	d82c      	bhi.n	8009dea <__ssputs_r+0x6e>
 8009d90:	898a      	ldrh	r2, [r1, #12]
 8009d92:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d96:	d026      	beq.n	8009de6 <__ssputs_r+0x6a>
 8009d98:	6965      	ldr	r5, [r4, #20]
 8009d9a:	6909      	ldr	r1, [r1, #16]
 8009d9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009da0:	eba3 0901 	sub.w	r9, r3, r1
 8009da4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009da8:	1c7b      	adds	r3, r7, #1
 8009daa:	444b      	add	r3, r9
 8009dac:	106d      	asrs	r5, r5, #1
 8009dae:	429d      	cmp	r5, r3
 8009db0:	bf38      	it	cc
 8009db2:	461d      	movcc	r5, r3
 8009db4:	0553      	lsls	r3, r2, #21
 8009db6:	d527      	bpl.n	8009e08 <__ssputs_r+0x8c>
 8009db8:	4629      	mov	r1, r5
 8009dba:	f7fe fc0f 	bl	80085dc <_malloc_r>
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	b360      	cbz	r0, 8009e1c <__ssputs_r+0xa0>
 8009dc2:	6921      	ldr	r1, [r4, #16]
 8009dc4:	464a      	mov	r2, r9
 8009dc6:	f000 fd9d 	bl	800a904 <memcpy>
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dd4:	81a3      	strh	r3, [r4, #12]
 8009dd6:	6126      	str	r6, [r4, #16]
 8009dd8:	6165      	str	r5, [r4, #20]
 8009dda:	444e      	add	r6, r9
 8009ddc:	eba5 0509 	sub.w	r5, r5, r9
 8009de0:	6026      	str	r6, [r4, #0]
 8009de2:	60a5      	str	r5, [r4, #8]
 8009de4:	463e      	mov	r6, r7
 8009de6:	42be      	cmp	r6, r7
 8009de8:	d900      	bls.n	8009dec <__ssputs_r+0x70>
 8009dea:	463e      	mov	r6, r7
 8009dec:	6820      	ldr	r0, [r4, #0]
 8009dee:	4632      	mov	r2, r6
 8009df0:	4641      	mov	r1, r8
 8009df2:	f000 fd5c 	bl	800a8ae <memmove>
 8009df6:	68a3      	ldr	r3, [r4, #8]
 8009df8:	1b9b      	subs	r3, r3, r6
 8009dfa:	60a3      	str	r3, [r4, #8]
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	4433      	add	r3, r6
 8009e00:	6023      	str	r3, [r4, #0]
 8009e02:	2000      	movs	r0, #0
 8009e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e08:	462a      	mov	r2, r5
 8009e0a:	f001 f92e 	bl	800b06a <_realloc_r>
 8009e0e:	4606      	mov	r6, r0
 8009e10:	2800      	cmp	r0, #0
 8009e12:	d1e0      	bne.n	8009dd6 <__ssputs_r+0x5a>
 8009e14:	6921      	ldr	r1, [r4, #16]
 8009e16:	4650      	mov	r0, sl
 8009e18:	f7fe fb6c 	bl	80084f4 <_free_r>
 8009e1c:	230c      	movs	r3, #12
 8009e1e:	f8ca 3000 	str.w	r3, [sl]
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e28:	81a3      	strh	r3, [r4, #12]
 8009e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2e:	e7e9      	b.n	8009e04 <__ssputs_r+0x88>

08009e30 <_svfiprintf_r>:
 8009e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e34:	4698      	mov	r8, r3
 8009e36:	898b      	ldrh	r3, [r1, #12]
 8009e38:	061b      	lsls	r3, r3, #24
 8009e3a:	b09d      	sub	sp, #116	; 0x74
 8009e3c:	4607      	mov	r7, r0
 8009e3e:	460d      	mov	r5, r1
 8009e40:	4614      	mov	r4, r2
 8009e42:	d50e      	bpl.n	8009e62 <_svfiprintf_r+0x32>
 8009e44:	690b      	ldr	r3, [r1, #16]
 8009e46:	b963      	cbnz	r3, 8009e62 <_svfiprintf_r+0x32>
 8009e48:	2140      	movs	r1, #64	; 0x40
 8009e4a:	f7fe fbc7 	bl	80085dc <_malloc_r>
 8009e4e:	6028      	str	r0, [r5, #0]
 8009e50:	6128      	str	r0, [r5, #16]
 8009e52:	b920      	cbnz	r0, 8009e5e <_svfiprintf_r+0x2e>
 8009e54:	230c      	movs	r3, #12
 8009e56:	603b      	str	r3, [r7, #0]
 8009e58:	f04f 30ff 	mov.w	r0, #4294967295
 8009e5c:	e0d0      	b.n	800a000 <_svfiprintf_r+0x1d0>
 8009e5e:	2340      	movs	r3, #64	; 0x40
 8009e60:	616b      	str	r3, [r5, #20]
 8009e62:	2300      	movs	r3, #0
 8009e64:	9309      	str	r3, [sp, #36]	; 0x24
 8009e66:	2320      	movs	r3, #32
 8009e68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e70:	2330      	movs	r3, #48	; 0x30
 8009e72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a018 <_svfiprintf_r+0x1e8>
 8009e76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e7a:	f04f 0901 	mov.w	r9, #1
 8009e7e:	4623      	mov	r3, r4
 8009e80:	469a      	mov	sl, r3
 8009e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e86:	b10a      	cbz	r2, 8009e8c <_svfiprintf_r+0x5c>
 8009e88:	2a25      	cmp	r2, #37	; 0x25
 8009e8a:	d1f9      	bne.n	8009e80 <_svfiprintf_r+0x50>
 8009e8c:	ebba 0b04 	subs.w	fp, sl, r4
 8009e90:	d00b      	beq.n	8009eaa <_svfiprintf_r+0x7a>
 8009e92:	465b      	mov	r3, fp
 8009e94:	4622      	mov	r2, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	4638      	mov	r0, r7
 8009e9a:	f7ff ff6f 	bl	8009d7c <__ssputs_r>
 8009e9e:	3001      	adds	r0, #1
 8009ea0:	f000 80a9 	beq.w	8009ff6 <_svfiprintf_r+0x1c6>
 8009ea4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ea6:	445a      	add	r2, fp
 8009ea8:	9209      	str	r2, [sp, #36]	; 0x24
 8009eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f000 80a1 	beq.w	8009ff6 <_svfiprintf_r+0x1c6>
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8009eba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ebe:	f10a 0a01 	add.w	sl, sl, #1
 8009ec2:	9304      	str	r3, [sp, #16]
 8009ec4:	9307      	str	r3, [sp, #28]
 8009ec6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009eca:	931a      	str	r3, [sp, #104]	; 0x68
 8009ecc:	4654      	mov	r4, sl
 8009ece:	2205      	movs	r2, #5
 8009ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ed4:	4850      	ldr	r0, [pc, #320]	; (800a018 <_svfiprintf_r+0x1e8>)
 8009ed6:	f7f6 f97b 	bl	80001d0 <memchr>
 8009eda:	9a04      	ldr	r2, [sp, #16]
 8009edc:	b9d8      	cbnz	r0, 8009f16 <_svfiprintf_r+0xe6>
 8009ede:	06d0      	lsls	r0, r2, #27
 8009ee0:	bf44      	itt	mi
 8009ee2:	2320      	movmi	r3, #32
 8009ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ee8:	0711      	lsls	r1, r2, #28
 8009eea:	bf44      	itt	mi
 8009eec:	232b      	movmi	r3, #43	; 0x2b
 8009eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ef2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ef6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ef8:	d015      	beq.n	8009f26 <_svfiprintf_r+0xf6>
 8009efa:	9a07      	ldr	r2, [sp, #28]
 8009efc:	4654      	mov	r4, sl
 8009efe:	2000      	movs	r0, #0
 8009f00:	f04f 0c0a 	mov.w	ip, #10
 8009f04:	4621      	mov	r1, r4
 8009f06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f0a:	3b30      	subs	r3, #48	; 0x30
 8009f0c:	2b09      	cmp	r3, #9
 8009f0e:	d94d      	bls.n	8009fac <_svfiprintf_r+0x17c>
 8009f10:	b1b0      	cbz	r0, 8009f40 <_svfiprintf_r+0x110>
 8009f12:	9207      	str	r2, [sp, #28]
 8009f14:	e014      	b.n	8009f40 <_svfiprintf_r+0x110>
 8009f16:	eba0 0308 	sub.w	r3, r0, r8
 8009f1a:	fa09 f303 	lsl.w	r3, r9, r3
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	9304      	str	r3, [sp, #16]
 8009f22:	46a2      	mov	sl, r4
 8009f24:	e7d2      	b.n	8009ecc <_svfiprintf_r+0x9c>
 8009f26:	9b03      	ldr	r3, [sp, #12]
 8009f28:	1d19      	adds	r1, r3, #4
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	9103      	str	r1, [sp, #12]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	bfbb      	ittet	lt
 8009f32:	425b      	neglt	r3, r3
 8009f34:	f042 0202 	orrlt.w	r2, r2, #2
 8009f38:	9307      	strge	r3, [sp, #28]
 8009f3a:	9307      	strlt	r3, [sp, #28]
 8009f3c:	bfb8      	it	lt
 8009f3e:	9204      	strlt	r2, [sp, #16]
 8009f40:	7823      	ldrb	r3, [r4, #0]
 8009f42:	2b2e      	cmp	r3, #46	; 0x2e
 8009f44:	d10c      	bne.n	8009f60 <_svfiprintf_r+0x130>
 8009f46:	7863      	ldrb	r3, [r4, #1]
 8009f48:	2b2a      	cmp	r3, #42	; 0x2a
 8009f4a:	d134      	bne.n	8009fb6 <_svfiprintf_r+0x186>
 8009f4c:	9b03      	ldr	r3, [sp, #12]
 8009f4e:	1d1a      	adds	r2, r3, #4
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	9203      	str	r2, [sp, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	bfb8      	it	lt
 8009f58:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f5c:	3402      	adds	r4, #2
 8009f5e:	9305      	str	r3, [sp, #20]
 8009f60:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a028 <_svfiprintf_r+0x1f8>
 8009f64:	7821      	ldrb	r1, [r4, #0]
 8009f66:	2203      	movs	r2, #3
 8009f68:	4650      	mov	r0, sl
 8009f6a:	f7f6 f931 	bl	80001d0 <memchr>
 8009f6e:	b138      	cbz	r0, 8009f80 <_svfiprintf_r+0x150>
 8009f70:	9b04      	ldr	r3, [sp, #16]
 8009f72:	eba0 000a 	sub.w	r0, r0, sl
 8009f76:	2240      	movs	r2, #64	; 0x40
 8009f78:	4082      	lsls	r2, r0
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	3401      	adds	r4, #1
 8009f7e:	9304      	str	r3, [sp, #16]
 8009f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f84:	4825      	ldr	r0, [pc, #148]	; (800a01c <_svfiprintf_r+0x1ec>)
 8009f86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f8a:	2206      	movs	r2, #6
 8009f8c:	f7f6 f920 	bl	80001d0 <memchr>
 8009f90:	2800      	cmp	r0, #0
 8009f92:	d038      	beq.n	800a006 <_svfiprintf_r+0x1d6>
 8009f94:	4b22      	ldr	r3, [pc, #136]	; (800a020 <_svfiprintf_r+0x1f0>)
 8009f96:	bb1b      	cbnz	r3, 8009fe0 <_svfiprintf_r+0x1b0>
 8009f98:	9b03      	ldr	r3, [sp, #12]
 8009f9a:	3307      	adds	r3, #7
 8009f9c:	f023 0307 	bic.w	r3, r3, #7
 8009fa0:	3308      	adds	r3, #8
 8009fa2:	9303      	str	r3, [sp, #12]
 8009fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa6:	4433      	add	r3, r6
 8009fa8:	9309      	str	r3, [sp, #36]	; 0x24
 8009faa:	e768      	b.n	8009e7e <_svfiprintf_r+0x4e>
 8009fac:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fb0:	460c      	mov	r4, r1
 8009fb2:	2001      	movs	r0, #1
 8009fb4:	e7a6      	b.n	8009f04 <_svfiprintf_r+0xd4>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	3401      	adds	r4, #1
 8009fba:	9305      	str	r3, [sp, #20]
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	f04f 0c0a 	mov.w	ip, #10
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fc8:	3a30      	subs	r2, #48	; 0x30
 8009fca:	2a09      	cmp	r2, #9
 8009fcc:	d903      	bls.n	8009fd6 <_svfiprintf_r+0x1a6>
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d0c6      	beq.n	8009f60 <_svfiprintf_r+0x130>
 8009fd2:	9105      	str	r1, [sp, #20]
 8009fd4:	e7c4      	b.n	8009f60 <_svfiprintf_r+0x130>
 8009fd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fda:	4604      	mov	r4, r0
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e7f0      	b.n	8009fc2 <_svfiprintf_r+0x192>
 8009fe0:	ab03      	add	r3, sp, #12
 8009fe2:	9300      	str	r3, [sp, #0]
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	4b0f      	ldr	r3, [pc, #60]	; (800a024 <_svfiprintf_r+0x1f4>)
 8009fe8:	a904      	add	r1, sp, #16
 8009fea:	4638      	mov	r0, r7
 8009fec:	f7fc fc46 	bl	800687c <_printf_float>
 8009ff0:	1c42      	adds	r2, r0, #1
 8009ff2:	4606      	mov	r6, r0
 8009ff4:	d1d6      	bne.n	8009fa4 <_svfiprintf_r+0x174>
 8009ff6:	89ab      	ldrh	r3, [r5, #12]
 8009ff8:	065b      	lsls	r3, r3, #25
 8009ffa:	f53f af2d 	bmi.w	8009e58 <_svfiprintf_r+0x28>
 8009ffe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a000:	b01d      	add	sp, #116	; 0x74
 800a002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a006:	ab03      	add	r3, sp, #12
 800a008:	9300      	str	r3, [sp, #0]
 800a00a:	462a      	mov	r2, r5
 800a00c:	4b05      	ldr	r3, [pc, #20]	; (800a024 <_svfiprintf_r+0x1f4>)
 800a00e:	a904      	add	r1, sp, #16
 800a010:	4638      	mov	r0, r7
 800a012:	f7fc fed7 	bl	8006dc4 <_printf_i>
 800a016:	e7eb      	b.n	8009ff0 <_svfiprintf_r+0x1c0>
 800a018:	0800bbc1 	.word	0x0800bbc1
 800a01c:	0800bbcb 	.word	0x0800bbcb
 800a020:	0800687d 	.word	0x0800687d
 800a024:	08009d7d 	.word	0x08009d7d
 800a028:	0800bbc7 	.word	0x0800bbc7

0800a02c <_sungetc_r>:
 800a02c:	b538      	push	{r3, r4, r5, lr}
 800a02e:	1c4b      	adds	r3, r1, #1
 800a030:	4614      	mov	r4, r2
 800a032:	d103      	bne.n	800a03c <_sungetc_r+0x10>
 800a034:	f04f 35ff 	mov.w	r5, #4294967295
 800a038:	4628      	mov	r0, r5
 800a03a:	bd38      	pop	{r3, r4, r5, pc}
 800a03c:	8993      	ldrh	r3, [r2, #12]
 800a03e:	f023 0320 	bic.w	r3, r3, #32
 800a042:	8193      	strh	r3, [r2, #12]
 800a044:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a046:	6852      	ldr	r2, [r2, #4]
 800a048:	b2cd      	uxtb	r5, r1
 800a04a:	b18b      	cbz	r3, 800a070 <_sungetc_r+0x44>
 800a04c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a04e:	4293      	cmp	r3, r2
 800a050:	dd08      	ble.n	800a064 <_sungetc_r+0x38>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	1e5a      	subs	r2, r3, #1
 800a056:	6022      	str	r2, [r4, #0]
 800a058:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a05c:	6863      	ldr	r3, [r4, #4]
 800a05e:	3301      	adds	r3, #1
 800a060:	6063      	str	r3, [r4, #4]
 800a062:	e7e9      	b.n	800a038 <_sungetc_r+0xc>
 800a064:	4621      	mov	r1, r4
 800a066:	f000 fbe8 	bl	800a83a <__submore>
 800a06a:	2800      	cmp	r0, #0
 800a06c:	d0f1      	beq.n	800a052 <_sungetc_r+0x26>
 800a06e:	e7e1      	b.n	800a034 <_sungetc_r+0x8>
 800a070:	6921      	ldr	r1, [r4, #16]
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	b151      	cbz	r1, 800a08c <_sungetc_r+0x60>
 800a076:	4299      	cmp	r1, r3
 800a078:	d208      	bcs.n	800a08c <_sungetc_r+0x60>
 800a07a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a07e:	42a9      	cmp	r1, r5
 800a080:	d104      	bne.n	800a08c <_sungetc_r+0x60>
 800a082:	3b01      	subs	r3, #1
 800a084:	3201      	adds	r2, #1
 800a086:	6023      	str	r3, [r4, #0]
 800a088:	6062      	str	r2, [r4, #4]
 800a08a:	e7d5      	b.n	800a038 <_sungetc_r+0xc>
 800a08c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a090:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a094:	6363      	str	r3, [r4, #52]	; 0x34
 800a096:	2303      	movs	r3, #3
 800a098:	63a3      	str	r3, [r4, #56]	; 0x38
 800a09a:	4623      	mov	r3, r4
 800a09c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e7dc      	b.n	800a060 <_sungetc_r+0x34>

0800a0a6 <__ssrefill_r>:
 800a0a6:	b510      	push	{r4, lr}
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a0ac:	b169      	cbz	r1, 800a0ca <__ssrefill_r+0x24>
 800a0ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0b2:	4299      	cmp	r1, r3
 800a0b4:	d001      	beq.n	800a0ba <__ssrefill_r+0x14>
 800a0b6:	f7fe fa1d 	bl	80084f4 <_free_r>
 800a0ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0bc:	6063      	str	r3, [r4, #4]
 800a0be:	2000      	movs	r0, #0
 800a0c0:	6360      	str	r0, [r4, #52]	; 0x34
 800a0c2:	b113      	cbz	r3, 800a0ca <__ssrefill_r+0x24>
 800a0c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a0c6:	6023      	str	r3, [r4, #0]
 800a0c8:	bd10      	pop	{r4, pc}
 800a0ca:	6923      	ldr	r3, [r4, #16]
 800a0cc:	6023      	str	r3, [r4, #0]
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	6063      	str	r3, [r4, #4]
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	f043 0320 	orr.w	r3, r3, #32
 800a0d8:	81a3      	strh	r3, [r4, #12]
 800a0da:	f04f 30ff 	mov.w	r0, #4294967295
 800a0de:	e7f3      	b.n	800a0c8 <__ssrefill_r+0x22>

0800a0e0 <__ssvfiscanf_r>:
 800a0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0e4:	460c      	mov	r4, r1
 800a0e6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800a0ea:	2100      	movs	r1, #0
 800a0ec:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a0f0:	49a6      	ldr	r1, [pc, #664]	; (800a38c <__ssvfiscanf_r+0x2ac>)
 800a0f2:	91a0      	str	r1, [sp, #640]	; 0x280
 800a0f4:	f10d 0804 	add.w	r8, sp, #4
 800a0f8:	49a5      	ldr	r1, [pc, #660]	; (800a390 <__ssvfiscanf_r+0x2b0>)
 800a0fa:	4fa6      	ldr	r7, [pc, #664]	; (800a394 <__ssvfiscanf_r+0x2b4>)
 800a0fc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800a398 <__ssvfiscanf_r+0x2b8>
 800a100:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a104:	4606      	mov	r6, r0
 800a106:	91a1      	str	r1, [sp, #644]	; 0x284
 800a108:	9300      	str	r3, [sp, #0]
 800a10a:	7813      	ldrb	r3, [r2, #0]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f000 815a 	beq.w	800a3c6 <__ssvfiscanf_r+0x2e6>
 800a112:	5cf9      	ldrb	r1, [r7, r3]
 800a114:	f011 0108 	ands.w	r1, r1, #8
 800a118:	f102 0501 	add.w	r5, r2, #1
 800a11c:	d019      	beq.n	800a152 <__ssvfiscanf_r+0x72>
 800a11e:	6863      	ldr	r3, [r4, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	dd0f      	ble.n	800a144 <__ssvfiscanf_r+0x64>
 800a124:	6823      	ldr	r3, [r4, #0]
 800a126:	781a      	ldrb	r2, [r3, #0]
 800a128:	5cba      	ldrb	r2, [r7, r2]
 800a12a:	0712      	lsls	r2, r2, #28
 800a12c:	d401      	bmi.n	800a132 <__ssvfiscanf_r+0x52>
 800a12e:	462a      	mov	r2, r5
 800a130:	e7eb      	b.n	800a10a <__ssvfiscanf_r+0x2a>
 800a132:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a134:	3201      	adds	r2, #1
 800a136:	9245      	str	r2, [sp, #276]	; 0x114
 800a138:	6862      	ldr	r2, [r4, #4]
 800a13a:	3301      	adds	r3, #1
 800a13c:	3a01      	subs	r2, #1
 800a13e:	6062      	str	r2, [r4, #4]
 800a140:	6023      	str	r3, [r4, #0]
 800a142:	e7ec      	b.n	800a11e <__ssvfiscanf_r+0x3e>
 800a144:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a146:	4621      	mov	r1, r4
 800a148:	4630      	mov	r0, r6
 800a14a:	4798      	blx	r3
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d0e9      	beq.n	800a124 <__ssvfiscanf_r+0x44>
 800a150:	e7ed      	b.n	800a12e <__ssvfiscanf_r+0x4e>
 800a152:	2b25      	cmp	r3, #37	; 0x25
 800a154:	d012      	beq.n	800a17c <__ssvfiscanf_r+0x9c>
 800a156:	469a      	mov	sl, r3
 800a158:	6863      	ldr	r3, [r4, #4]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f340 8091 	ble.w	800a282 <__ssvfiscanf_r+0x1a2>
 800a160:	6822      	ldr	r2, [r4, #0]
 800a162:	7813      	ldrb	r3, [r2, #0]
 800a164:	4553      	cmp	r3, sl
 800a166:	f040 812e 	bne.w	800a3c6 <__ssvfiscanf_r+0x2e6>
 800a16a:	6863      	ldr	r3, [r4, #4]
 800a16c:	3b01      	subs	r3, #1
 800a16e:	6063      	str	r3, [r4, #4]
 800a170:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a172:	3201      	adds	r2, #1
 800a174:	3301      	adds	r3, #1
 800a176:	6022      	str	r2, [r4, #0]
 800a178:	9345      	str	r3, [sp, #276]	; 0x114
 800a17a:	e7d8      	b.n	800a12e <__ssvfiscanf_r+0x4e>
 800a17c:	9141      	str	r1, [sp, #260]	; 0x104
 800a17e:	9143      	str	r1, [sp, #268]	; 0x10c
 800a180:	7853      	ldrb	r3, [r2, #1]
 800a182:	2b2a      	cmp	r3, #42	; 0x2a
 800a184:	bf02      	ittt	eq
 800a186:	2310      	moveq	r3, #16
 800a188:	1c95      	addeq	r5, r2, #2
 800a18a:	9341      	streq	r3, [sp, #260]	; 0x104
 800a18c:	220a      	movs	r2, #10
 800a18e:	46aa      	mov	sl, r5
 800a190:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a194:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a198:	2b09      	cmp	r3, #9
 800a19a:	d91c      	bls.n	800a1d6 <__ssvfiscanf_r+0xf6>
 800a19c:	487e      	ldr	r0, [pc, #504]	; (800a398 <__ssvfiscanf_r+0x2b8>)
 800a19e:	2203      	movs	r2, #3
 800a1a0:	f7f6 f816 	bl	80001d0 <memchr>
 800a1a4:	b138      	cbz	r0, 800a1b6 <__ssvfiscanf_r+0xd6>
 800a1a6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a1a8:	eba0 0009 	sub.w	r0, r0, r9
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	4083      	lsls	r3, r0
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	9341      	str	r3, [sp, #260]	; 0x104
 800a1b4:	4655      	mov	r5, sl
 800a1b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a1ba:	2b78      	cmp	r3, #120	; 0x78
 800a1bc:	d806      	bhi.n	800a1cc <__ssvfiscanf_r+0xec>
 800a1be:	2b57      	cmp	r3, #87	; 0x57
 800a1c0:	d810      	bhi.n	800a1e4 <__ssvfiscanf_r+0x104>
 800a1c2:	2b25      	cmp	r3, #37	; 0x25
 800a1c4:	d0c7      	beq.n	800a156 <__ssvfiscanf_r+0x76>
 800a1c6:	d857      	bhi.n	800a278 <__ssvfiscanf_r+0x198>
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d065      	beq.n	800a298 <__ssvfiscanf_r+0x1b8>
 800a1cc:	2303      	movs	r3, #3
 800a1ce:	9347      	str	r3, [sp, #284]	; 0x11c
 800a1d0:	230a      	movs	r3, #10
 800a1d2:	9342      	str	r3, [sp, #264]	; 0x108
 800a1d4:	e076      	b.n	800a2c4 <__ssvfiscanf_r+0x1e4>
 800a1d6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a1d8:	fb02 1103 	mla	r1, r2, r3, r1
 800a1dc:	3930      	subs	r1, #48	; 0x30
 800a1de:	9143      	str	r1, [sp, #268]	; 0x10c
 800a1e0:	4655      	mov	r5, sl
 800a1e2:	e7d4      	b.n	800a18e <__ssvfiscanf_r+0xae>
 800a1e4:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a1e8:	2a20      	cmp	r2, #32
 800a1ea:	d8ef      	bhi.n	800a1cc <__ssvfiscanf_r+0xec>
 800a1ec:	a101      	add	r1, pc, #4	; (adr r1, 800a1f4 <__ssvfiscanf_r+0x114>)
 800a1ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a1f2:	bf00      	nop
 800a1f4:	0800a2a7 	.word	0x0800a2a7
 800a1f8:	0800a1cd 	.word	0x0800a1cd
 800a1fc:	0800a1cd 	.word	0x0800a1cd
 800a200:	0800a305 	.word	0x0800a305
 800a204:	0800a1cd 	.word	0x0800a1cd
 800a208:	0800a1cd 	.word	0x0800a1cd
 800a20c:	0800a1cd 	.word	0x0800a1cd
 800a210:	0800a1cd 	.word	0x0800a1cd
 800a214:	0800a1cd 	.word	0x0800a1cd
 800a218:	0800a1cd 	.word	0x0800a1cd
 800a21c:	0800a1cd 	.word	0x0800a1cd
 800a220:	0800a31b 	.word	0x0800a31b
 800a224:	0800a301 	.word	0x0800a301
 800a228:	0800a27f 	.word	0x0800a27f
 800a22c:	0800a27f 	.word	0x0800a27f
 800a230:	0800a27f 	.word	0x0800a27f
 800a234:	0800a1cd 	.word	0x0800a1cd
 800a238:	0800a2bd 	.word	0x0800a2bd
 800a23c:	0800a1cd 	.word	0x0800a1cd
 800a240:	0800a1cd 	.word	0x0800a1cd
 800a244:	0800a1cd 	.word	0x0800a1cd
 800a248:	0800a1cd 	.word	0x0800a1cd
 800a24c:	0800a32b 	.word	0x0800a32b
 800a250:	0800a2f9 	.word	0x0800a2f9
 800a254:	0800a29f 	.word	0x0800a29f
 800a258:	0800a1cd 	.word	0x0800a1cd
 800a25c:	0800a1cd 	.word	0x0800a1cd
 800a260:	0800a327 	.word	0x0800a327
 800a264:	0800a1cd 	.word	0x0800a1cd
 800a268:	0800a301 	.word	0x0800a301
 800a26c:	0800a1cd 	.word	0x0800a1cd
 800a270:	0800a1cd 	.word	0x0800a1cd
 800a274:	0800a2a7 	.word	0x0800a2a7
 800a278:	3b45      	subs	r3, #69	; 0x45
 800a27a:	2b02      	cmp	r3, #2
 800a27c:	d8a6      	bhi.n	800a1cc <__ssvfiscanf_r+0xec>
 800a27e:	2305      	movs	r3, #5
 800a280:	e01f      	b.n	800a2c2 <__ssvfiscanf_r+0x1e2>
 800a282:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a284:	4621      	mov	r1, r4
 800a286:	4630      	mov	r0, r6
 800a288:	4798      	blx	r3
 800a28a:	2800      	cmp	r0, #0
 800a28c:	f43f af68 	beq.w	800a160 <__ssvfiscanf_r+0x80>
 800a290:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a292:	2800      	cmp	r0, #0
 800a294:	f040 808d 	bne.w	800a3b2 <__ssvfiscanf_r+0x2d2>
 800a298:	f04f 30ff 	mov.w	r0, #4294967295
 800a29c:	e08f      	b.n	800a3be <__ssvfiscanf_r+0x2de>
 800a29e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a2a0:	f042 0220 	orr.w	r2, r2, #32
 800a2a4:	9241      	str	r2, [sp, #260]	; 0x104
 800a2a6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a2a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2ac:	9241      	str	r2, [sp, #260]	; 0x104
 800a2ae:	2210      	movs	r2, #16
 800a2b0:	2b6f      	cmp	r3, #111	; 0x6f
 800a2b2:	9242      	str	r2, [sp, #264]	; 0x108
 800a2b4:	bf34      	ite	cc
 800a2b6:	2303      	movcc	r3, #3
 800a2b8:	2304      	movcs	r3, #4
 800a2ba:	e002      	b.n	800a2c2 <__ssvfiscanf_r+0x1e2>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	9342      	str	r3, [sp, #264]	; 0x108
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	9347      	str	r3, [sp, #284]	; 0x11c
 800a2c4:	6863      	ldr	r3, [r4, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	dd3d      	ble.n	800a346 <__ssvfiscanf_r+0x266>
 800a2ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a2cc:	0659      	lsls	r1, r3, #25
 800a2ce:	d404      	bmi.n	800a2da <__ssvfiscanf_r+0x1fa>
 800a2d0:	6823      	ldr	r3, [r4, #0]
 800a2d2:	781a      	ldrb	r2, [r3, #0]
 800a2d4:	5cba      	ldrb	r2, [r7, r2]
 800a2d6:	0712      	lsls	r2, r2, #28
 800a2d8:	d43c      	bmi.n	800a354 <__ssvfiscanf_r+0x274>
 800a2da:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	dc4b      	bgt.n	800a378 <__ssvfiscanf_r+0x298>
 800a2e0:	466b      	mov	r3, sp
 800a2e2:	4622      	mov	r2, r4
 800a2e4:	a941      	add	r1, sp, #260	; 0x104
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	f000 f872 	bl	800a3d0 <_scanf_chars>
 800a2ec:	2801      	cmp	r0, #1
 800a2ee:	d06a      	beq.n	800a3c6 <__ssvfiscanf_r+0x2e6>
 800a2f0:	2802      	cmp	r0, #2
 800a2f2:	f47f af1c 	bne.w	800a12e <__ssvfiscanf_r+0x4e>
 800a2f6:	e7cb      	b.n	800a290 <__ssvfiscanf_r+0x1b0>
 800a2f8:	2308      	movs	r3, #8
 800a2fa:	9342      	str	r3, [sp, #264]	; 0x108
 800a2fc:	2304      	movs	r3, #4
 800a2fe:	e7e0      	b.n	800a2c2 <__ssvfiscanf_r+0x1e2>
 800a300:	220a      	movs	r2, #10
 800a302:	e7d5      	b.n	800a2b0 <__ssvfiscanf_r+0x1d0>
 800a304:	4629      	mov	r1, r5
 800a306:	4640      	mov	r0, r8
 800a308:	f000 fa5e 	bl	800a7c8 <__sccl>
 800a30c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a30e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a312:	9341      	str	r3, [sp, #260]	; 0x104
 800a314:	4605      	mov	r5, r0
 800a316:	2301      	movs	r3, #1
 800a318:	e7d3      	b.n	800a2c2 <__ssvfiscanf_r+0x1e2>
 800a31a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a31c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a320:	9341      	str	r3, [sp, #260]	; 0x104
 800a322:	2300      	movs	r3, #0
 800a324:	e7cd      	b.n	800a2c2 <__ssvfiscanf_r+0x1e2>
 800a326:	2302      	movs	r3, #2
 800a328:	e7cb      	b.n	800a2c2 <__ssvfiscanf_r+0x1e2>
 800a32a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a32c:	06c3      	lsls	r3, r0, #27
 800a32e:	f53f aefe 	bmi.w	800a12e <__ssvfiscanf_r+0x4e>
 800a332:	9b00      	ldr	r3, [sp, #0]
 800a334:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a336:	1d19      	adds	r1, r3, #4
 800a338:	9100      	str	r1, [sp, #0]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	07c0      	lsls	r0, r0, #31
 800a33e:	bf4c      	ite	mi
 800a340:	801a      	strhmi	r2, [r3, #0]
 800a342:	601a      	strpl	r2, [r3, #0]
 800a344:	e6f3      	b.n	800a12e <__ssvfiscanf_r+0x4e>
 800a346:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a348:	4621      	mov	r1, r4
 800a34a:	4630      	mov	r0, r6
 800a34c:	4798      	blx	r3
 800a34e:	2800      	cmp	r0, #0
 800a350:	d0bb      	beq.n	800a2ca <__ssvfiscanf_r+0x1ea>
 800a352:	e79d      	b.n	800a290 <__ssvfiscanf_r+0x1b0>
 800a354:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a356:	3201      	adds	r2, #1
 800a358:	9245      	str	r2, [sp, #276]	; 0x114
 800a35a:	6862      	ldr	r2, [r4, #4]
 800a35c:	3a01      	subs	r2, #1
 800a35e:	2a00      	cmp	r2, #0
 800a360:	6062      	str	r2, [r4, #4]
 800a362:	dd02      	ble.n	800a36a <__ssvfiscanf_r+0x28a>
 800a364:	3301      	adds	r3, #1
 800a366:	6023      	str	r3, [r4, #0]
 800a368:	e7b2      	b.n	800a2d0 <__ssvfiscanf_r+0x1f0>
 800a36a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a36c:	4621      	mov	r1, r4
 800a36e:	4630      	mov	r0, r6
 800a370:	4798      	blx	r3
 800a372:	2800      	cmp	r0, #0
 800a374:	d0ac      	beq.n	800a2d0 <__ssvfiscanf_r+0x1f0>
 800a376:	e78b      	b.n	800a290 <__ssvfiscanf_r+0x1b0>
 800a378:	2b04      	cmp	r3, #4
 800a37a:	dc0f      	bgt.n	800a39c <__ssvfiscanf_r+0x2bc>
 800a37c:	466b      	mov	r3, sp
 800a37e:	4622      	mov	r2, r4
 800a380:	a941      	add	r1, sp, #260	; 0x104
 800a382:	4630      	mov	r0, r6
 800a384:	f000 f87e 	bl	800a484 <_scanf_i>
 800a388:	e7b0      	b.n	800a2ec <__ssvfiscanf_r+0x20c>
 800a38a:	bf00      	nop
 800a38c:	0800a02d 	.word	0x0800a02d
 800a390:	0800a0a7 	.word	0x0800a0a7
 800a394:	0800bac1 	.word	0x0800bac1
 800a398:	0800bbc7 	.word	0x0800bbc7
 800a39c:	4b0b      	ldr	r3, [pc, #44]	; (800a3cc <__ssvfiscanf_r+0x2ec>)
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	f43f aec5 	beq.w	800a12e <__ssvfiscanf_r+0x4e>
 800a3a4:	466b      	mov	r3, sp
 800a3a6:	4622      	mov	r2, r4
 800a3a8:	a941      	add	r1, sp, #260	; 0x104
 800a3aa:	4630      	mov	r0, r6
 800a3ac:	f7fc fe2c 	bl	8007008 <_scanf_float>
 800a3b0:	e79c      	b.n	800a2ec <__ssvfiscanf_r+0x20c>
 800a3b2:	89a3      	ldrh	r3, [r4, #12]
 800a3b4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a3b8:	bf18      	it	ne
 800a3ba:	f04f 30ff 	movne.w	r0, #4294967295
 800a3be:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800a3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3c6:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a3c8:	e7f9      	b.n	800a3be <__ssvfiscanf_r+0x2de>
 800a3ca:	bf00      	nop
 800a3cc:	08007009 	.word	0x08007009

0800a3d0 <_scanf_chars>:
 800a3d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d4:	4615      	mov	r5, r2
 800a3d6:	688a      	ldr	r2, [r1, #8]
 800a3d8:	4680      	mov	r8, r0
 800a3da:	460c      	mov	r4, r1
 800a3dc:	b932      	cbnz	r2, 800a3ec <_scanf_chars+0x1c>
 800a3de:	698a      	ldr	r2, [r1, #24]
 800a3e0:	2a00      	cmp	r2, #0
 800a3e2:	bf0c      	ite	eq
 800a3e4:	2201      	moveq	r2, #1
 800a3e6:	f04f 32ff 	movne.w	r2, #4294967295
 800a3ea:	608a      	str	r2, [r1, #8]
 800a3ec:	6822      	ldr	r2, [r4, #0]
 800a3ee:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a480 <_scanf_chars+0xb0>
 800a3f2:	06d1      	lsls	r1, r2, #27
 800a3f4:	bf5f      	itttt	pl
 800a3f6:	681a      	ldrpl	r2, [r3, #0]
 800a3f8:	1d11      	addpl	r1, r2, #4
 800a3fa:	6019      	strpl	r1, [r3, #0]
 800a3fc:	6816      	ldrpl	r6, [r2, #0]
 800a3fe:	2700      	movs	r7, #0
 800a400:	69a0      	ldr	r0, [r4, #24]
 800a402:	b188      	cbz	r0, 800a428 <_scanf_chars+0x58>
 800a404:	2801      	cmp	r0, #1
 800a406:	d107      	bne.n	800a418 <_scanf_chars+0x48>
 800a408:	682a      	ldr	r2, [r5, #0]
 800a40a:	7811      	ldrb	r1, [r2, #0]
 800a40c:	6962      	ldr	r2, [r4, #20]
 800a40e:	5c52      	ldrb	r2, [r2, r1]
 800a410:	b952      	cbnz	r2, 800a428 <_scanf_chars+0x58>
 800a412:	2f00      	cmp	r7, #0
 800a414:	d031      	beq.n	800a47a <_scanf_chars+0xaa>
 800a416:	e022      	b.n	800a45e <_scanf_chars+0x8e>
 800a418:	2802      	cmp	r0, #2
 800a41a:	d120      	bne.n	800a45e <_scanf_chars+0x8e>
 800a41c:	682b      	ldr	r3, [r5, #0]
 800a41e:	781b      	ldrb	r3, [r3, #0]
 800a420:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a424:	071b      	lsls	r3, r3, #28
 800a426:	d41a      	bmi.n	800a45e <_scanf_chars+0x8e>
 800a428:	6823      	ldr	r3, [r4, #0]
 800a42a:	06da      	lsls	r2, r3, #27
 800a42c:	bf5e      	ittt	pl
 800a42e:	682b      	ldrpl	r3, [r5, #0]
 800a430:	781b      	ldrbpl	r3, [r3, #0]
 800a432:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a436:	682a      	ldr	r2, [r5, #0]
 800a438:	686b      	ldr	r3, [r5, #4]
 800a43a:	3201      	adds	r2, #1
 800a43c:	602a      	str	r2, [r5, #0]
 800a43e:	68a2      	ldr	r2, [r4, #8]
 800a440:	3b01      	subs	r3, #1
 800a442:	3a01      	subs	r2, #1
 800a444:	606b      	str	r3, [r5, #4]
 800a446:	3701      	adds	r7, #1
 800a448:	60a2      	str	r2, [r4, #8]
 800a44a:	b142      	cbz	r2, 800a45e <_scanf_chars+0x8e>
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	dcd7      	bgt.n	800a400 <_scanf_chars+0x30>
 800a450:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a454:	4629      	mov	r1, r5
 800a456:	4640      	mov	r0, r8
 800a458:	4798      	blx	r3
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d0d0      	beq.n	800a400 <_scanf_chars+0x30>
 800a45e:	6823      	ldr	r3, [r4, #0]
 800a460:	f013 0310 	ands.w	r3, r3, #16
 800a464:	d105      	bne.n	800a472 <_scanf_chars+0xa2>
 800a466:	68e2      	ldr	r2, [r4, #12]
 800a468:	3201      	adds	r2, #1
 800a46a:	60e2      	str	r2, [r4, #12]
 800a46c:	69a2      	ldr	r2, [r4, #24]
 800a46e:	b102      	cbz	r2, 800a472 <_scanf_chars+0xa2>
 800a470:	7033      	strb	r3, [r6, #0]
 800a472:	6923      	ldr	r3, [r4, #16]
 800a474:	443b      	add	r3, r7
 800a476:	6123      	str	r3, [r4, #16]
 800a478:	2000      	movs	r0, #0
 800a47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a47e:	bf00      	nop
 800a480:	0800bac1 	.word	0x0800bac1

0800a484 <_scanf_i>:
 800a484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a488:	4698      	mov	r8, r3
 800a48a:	4b74      	ldr	r3, [pc, #464]	; (800a65c <_scanf_i+0x1d8>)
 800a48c:	460c      	mov	r4, r1
 800a48e:	4682      	mov	sl, r0
 800a490:	4616      	mov	r6, r2
 800a492:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a496:	b087      	sub	sp, #28
 800a498:	ab03      	add	r3, sp, #12
 800a49a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a49e:	4b70      	ldr	r3, [pc, #448]	; (800a660 <_scanf_i+0x1dc>)
 800a4a0:	69a1      	ldr	r1, [r4, #24]
 800a4a2:	4a70      	ldr	r2, [pc, #448]	; (800a664 <_scanf_i+0x1e0>)
 800a4a4:	2903      	cmp	r1, #3
 800a4a6:	bf18      	it	ne
 800a4a8:	461a      	movne	r2, r3
 800a4aa:	68a3      	ldr	r3, [r4, #8]
 800a4ac:	9201      	str	r2, [sp, #4]
 800a4ae:	1e5a      	subs	r2, r3, #1
 800a4b0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a4b4:	bf88      	it	hi
 800a4b6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a4ba:	4627      	mov	r7, r4
 800a4bc:	bf82      	ittt	hi
 800a4be:	eb03 0905 	addhi.w	r9, r3, r5
 800a4c2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a4c6:	60a3      	strhi	r3, [r4, #8]
 800a4c8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a4cc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a4d0:	bf98      	it	ls
 800a4d2:	f04f 0900 	movls.w	r9, #0
 800a4d6:	6023      	str	r3, [r4, #0]
 800a4d8:	463d      	mov	r5, r7
 800a4da:	f04f 0b00 	mov.w	fp, #0
 800a4de:	6831      	ldr	r1, [r6, #0]
 800a4e0:	ab03      	add	r3, sp, #12
 800a4e2:	7809      	ldrb	r1, [r1, #0]
 800a4e4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a4e8:	2202      	movs	r2, #2
 800a4ea:	f7f5 fe71 	bl	80001d0 <memchr>
 800a4ee:	b328      	cbz	r0, 800a53c <_scanf_i+0xb8>
 800a4f0:	f1bb 0f01 	cmp.w	fp, #1
 800a4f4:	d159      	bne.n	800a5aa <_scanf_i+0x126>
 800a4f6:	6862      	ldr	r2, [r4, #4]
 800a4f8:	b92a      	cbnz	r2, 800a506 <_scanf_i+0x82>
 800a4fa:	6822      	ldr	r2, [r4, #0]
 800a4fc:	2308      	movs	r3, #8
 800a4fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a502:	6063      	str	r3, [r4, #4]
 800a504:	6022      	str	r2, [r4, #0]
 800a506:	6822      	ldr	r2, [r4, #0]
 800a508:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a50c:	6022      	str	r2, [r4, #0]
 800a50e:	68a2      	ldr	r2, [r4, #8]
 800a510:	1e51      	subs	r1, r2, #1
 800a512:	60a1      	str	r1, [r4, #8]
 800a514:	b192      	cbz	r2, 800a53c <_scanf_i+0xb8>
 800a516:	6832      	ldr	r2, [r6, #0]
 800a518:	1c51      	adds	r1, r2, #1
 800a51a:	6031      	str	r1, [r6, #0]
 800a51c:	7812      	ldrb	r2, [r2, #0]
 800a51e:	f805 2b01 	strb.w	r2, [r5], #1
 800a522:	6872      	ldr	r2, [r6, #4]
 800a524:	3a01      	subs	r2, #1
 800a526:	2a00      	cmp	r2, #0
 800a528:	6072      	str	r2, [r6, #4]
 800a52a:	dc07      	bgt.n	800a53c <_scanf_i+0xb8>
 800a52c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a530:	4631      	mov	r1, r6
 800a532:	4650      	mov	r0, sl
 800a534:	4790      	blx	r2
 800a536:	2800      	cmp	r0, #0
 800a538:	f040 8085 	bne.w	800a646 <_scanf_i+0x1c2>
 800a53c:	f10b 0b01 	add.w	fp, fp, #1
 800a540:	f1bb 0f03 	cmp.w	fp, #3
 800a544:	d1cb      	bne.n	800a4de <_scanf_i+0x5a>
 800a546:	6863      	ldr	r3, [r4, #4]
 800a548:	b90b      	cbnz	r3, 800a54e <_scanf_i+0xca>
 800a54a:	230a      	movs	r3, #10
 800a54c:	6063      	str	r3, [r4, #4]
 800a54e:	6863      	ldr	r3, [r4, #4]
 800a550:	4945      	ldr	r1, [pc, #276]	; (800a668 <_scanf_i+0x1e4>)
 800a552:	6960      	ldr	r0, [r4, #20]
 800a554:	1ac9      	subs	r1, r1, r3
 800a556:	f000 f937 	bl	800a7c8 <__sccl>
 800a55a:	f04f 0b00 	mov.w	fp, #0
 800a55e:	68a3      	ldr	r3, [r4, #8]
 800a560:	6822      	ldr	r2, [r4, #0]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d03d      	beq.n	800a5e2 <_scanf_i+0x15e>
 800a566:	6831      	ldr	r1, [r6, #0]
 800a568:	6960      	ldr	r0, [r4, #20]
 800a56a:	f891 c000 	ldrb.w	ip, [r1]
 800a56e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a572:	2800      	cmp	r0, #0
 800a574:	d035      	beq.n	800a5e2 <_scanf_i+0x15e>
 800a576:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a57a:	d124      	bne.n	800a5c6 <_scanf_i+0x142>
 800a57c:	0510      	lsls	r0, r2, #20
 800a57e:	d522      	bpl.n	800a5c6 <_scanf_i+0x142>
 800a580:	f10b 0b01 	add.w	fp, fp, #1
 800a584:	f1b9 0f00 	cmp.w	r9, #0
 800a588:	d003      	beq.n	800a592 <_scanf_i+0x10e>
 800a58a:	3301      	adds	r3, #1
 800a58c:	f109 39ff 	add.w	r9, r9, #4294967295
 800a590:	60a3      	str	r3, [r4, #8]
 800a592:	6873      	ldr	r3, [r6, #4]
 800a594:	3b01      	subs	r3, #1
 800a596:	2b00      	cmp	r3, #0
 800a598:	6073      	str	r3, [r6, #4]
 800a59a:	dd1b      	ble.n	800a5d4 <_scanf_i+0x150>
 800a59c:	6833      	ldr	r3, [r6, #0]
 800a59e:	3301      	adds	r3, #1
 800a5a0:	6033      	str	r3, [r6, #0]
 800a5a2:	68a3      	ldr	r3, [r4, #8]
 800a5a4:	3b01      	subs	r3, #1
 800a5a6:	60a3      	str	r3, [r4, #8]
 800a5a8:	e7d9      	b.n	800a55e <_scanf_i+0xda>
 800a5aa:	f1bb 0f02 	cmp.w	fp, #2
 800a5ae:	d1ae      	bne.n	800a50e <_scanf_i+0x8a>
 800a5b0:	6822      	ldr	r2, [r4, #0]
 800a5b2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a5b6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a5ba:	d1bf      	bne.n	800a53c <_scanf_i+0xb8>
 800a5bc:	2310      	movs	r3, #16
 800a5be:	6063      	str	r3, [r4, #4]
 800a5c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a5c4:	e7a2      	b.n	800a50c <_scanf_i+0x88>
 800a5c6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a5ca:	6022      	str	r2, [r4, #0]
 800a5cc:	780b      	ldrb	r3, [r1, #0]
 800a5ce:	f805 3b01 	strb.w	r3, [r5], #1
 800a5d2:	e7de      	b.n	800a592 <_scanf_i+0x10e>
 800a5d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a5d8:	4631      	mov	r1, r6
 800a5da:	4650      	mov	r0, sl
 800a5dc:	4798      	blx	r3
 800a5de:	2800      	cmp	r0, #0
 800a5e0:	d0df      	beq.n	800a5a2 <_scanf_i+0x11e>
 800a5e2:	6823      	ldr	r3, [r4, #0]
 800a5e4:	05d9      	lsls	r1, r3, #23
 800a5e6:	d50d      	bpl.n	800a604 <_scanf_i+0x180>
 800a5e8:	42bd      	cmp	r5, r7
 800a5ea:	d909      	bls.n	800a600 <_scanf_i+0x17c>
 800a5ec:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a5f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a5f4:	4632      	mov	r2, r6
 800a5f6:	4650      	mov	r0, sl
 800a5f8:	4798      	blx	r3
 800a5fa:	f105 39ff 	add.w	r9, r5, #4294967295
 800a5fe:	464d      	mov	r5, r9
 800a600:	42bd      	cmp	r5, r7
 800a602:	d028      	beq.n	800a656 <_scanf_i+0x1d2>
 800a604:	6822      	ldr	r2, [r4, #0]
 800a606:	f012 0210 	ands.w	r2, r2, #16
 800a60a:	d113      	bne.n	800a634 <_scanf_i+0x1b0>
 800a60c:	702a      	strb	r2, [r5, #0]
 800a60e:	6863      	ldr	r3, [r4, #4]
 800a610:	9e01      	ldr	r6, [sp, #4]
 800a612:	4639      	mov	r1, r7
 800a614:	4650      	mov	r0, sl
 800a616:	47b0      	blx	r6
 800a618:	f8d8 3000 	ldr.w	r3, [r8]
 800a61c:	6821      	ldr	r1, [r4, #0]
 800a61e:	1d1a      	adds	r2, r3, #4
 800a620:	f8c8 2000 	str.w	r2, [r8]
 800a624:	f011 0f20 	tst.w	r1, #32
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	d00f      	beq.n	800a64c <_scanf_i+0x1c8>
 800a62c:	6018      	str	r0, [r3, #0]
 800a62e:	68e3      	ldr	r3, [r4, #12]
 800a630:	3301      	adds	r3, #1
 800a632:	60e3      	str	r3, [r4, #12]
 800a634:	6923      	ldr	r3, [r4, #16]
 800a636:	1bed      	subs	r5, r5, r7
 800a638:	445d      	add	r5, fp
 800a63a:	442b      	add	r3, r5
 800a63c:	6123      	str	r3, [r4, #16]
 800a63e:	2000      	movs	r0, #0
 800a640:	b007      	add	sp, #28
 800a642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a646:	f04f 0b00 	mov.w	fp, #0
 800a64a:	e7ca      	b.n	800a5e2 <_scanf_i+0x15e>
 800a64c:	07ca      	lsls	r2, r1, #31
 800a64e:	bf4c      	ite	mi
 800a650:	8018      	strhmi	r0, [r3, #0]
 800a652:	6018      	strpl	r0, [r3, #0]
 800a654:	e7eb      	b.n	800a62e <_scanf_i+0x1aa>
 800a656:	2001      	movs	r0, #1
 800a658:	e7f2      	b.n	800a640 <_scanf_i+0x1bc>
 800a65a:	bf00      	nop
 800a65c:	0800b7ec 	.word	0x0800b7ec
 800a660:	0800b1ad 	.word	0x0800b1ad
 800a664:	08009d79 	.word	0x08009d79
 800a668:	0800bbe2 	.word	0x0800bbe2

0800a66c <__sflush_r>:
 800a66c:	898a      	ldrh	r2, [r1, #12]
 800a66e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a672:	4605      	mov	r5, r0
 800a674:	0710      	lsls	r0, r2, #28
 800a676:	460c      	mov	r4, r1
 800a678:	d458      	bmi.n	800a72c <__sflush_r+0xc0>
 800a67a:	684b      	ldr	r3, [r1, #4]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	dc05      	bgt.n	800a68c <__sflush_r+0x20>
 800a680:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a682:	2b00      	cmp	r3, #0
 800a684:	dc02      	bgt.n	800a68c <__sflush_r+0x20>
 800a686:	2000      	movs	r0, #0
 800a688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a68c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a68e:	2e00      	cmp	r6, #0
 800a690:	d0f9      	beq.n	800a686 <__sflush_r+0x1a>
 800a692:	2300      	movs	r3, #0
 800a694:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a698:	682f      	ldr	r7, [r5, #0]
 800a69a:	6a21      	ldr	r1, [r4, #32]
 800a69c:	602b      	str	r3, [r5, #0]
 800a69e:	d032      	beq.n	800a706 <__sflush_r+0x9a>
 800a6a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	075a      	lsls	r2, r3, #29
 800a6a6:	d505      	bpl.n	800a6b4 <__sflush_r+0x48>
 800a6a8:	6863      	ldr	r3, [r4, #4]
 800a6aa:	1ac0      	subs	r0, r0, r3
 800a6ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a6ae:	b10b      	cbz	r3, 800a6b4 <__sflush_r+0x48>
 800a6b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a6b2:	1ac0      	subs	r0, r0, r3
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6ba:	6a21      	ldr	r1, [r4, #32]
 800a6bc:	4628      	mov	r0, r5
 800a6be:	47b0      	blx	r6
 800a6c0:	1c43      	adds	r3, r0, #1
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	d106      	bne.n	800a6d4 <__sflush_r+0x68>
 800a6c6:	6829      	ldr	r1, [r5, #0]
 800a6c8:	291d      	cmp	r1, #29
 800a6ca:	d82b      	bhi.n	800a724 <__sflush_r+0xb8>
 800a6cc:	4a29      	ldr	r2, [pc, #164]	; (800a774 <__sflush_r+0x108>)
 800a6ce:	410a      	asrs	r2, r1
 800a6d0:	07d6      	lsls	r6, r2, #31
 800a6d2:	d427      	bmi.n	800a724 <__sflush_r+0xb8>
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	6062      	str	r2, [r4, #4]
 800a6d8:	04d9      	lsls	r1, r3, #19
 800a6da:	6922      	ldr	r2, [r4, #16]
 800a6dc:	6022      	str	r2, [r4, #0]
 800a6de:	d504      	bpl.n	800a6ea <__sflush_r+0x7e>
 800a6e0:	1c42      	adds	r2, r0, #1
 800a6e2:	d101      	bne.n	800a6e8 <__sflush_r+0x7c>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	b903      	cbnz	r3, 800a6ea <__sflush_r+0x7e>
 800a6e8:	6560      	str	r0, [r4, #84]	; 0x54
 800a6ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6ec:	602f      	str	r7, [r5, #0]
 800a6ee:	2900      	cmp	r1, #0
 800a6f0:	d0c9      	beq.n	800a686 <__sflush_r+0x1a>
 800a6f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6f6:	4299      	cmp	r1, r3
 800a6f8:	d002      	beq.n	800a700 <__sflush_r+0x94>
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	f7fd fefa 	bl	80084f4 <_free_r>
 800a700:	2000      	movs	r0, #0
 800a702:	6360      	str	r0, [r4, #52]	; 0x34
 800a704:	e7c0      	b.n	800a688 <__sflush_r+0x1c>
 800a706:	2301      	movs	r3, #1
 800a708:	4628      	mov	r0, r5
 800a70a:	47b0      	blx	r6
 800a70c:	1c41      	adds	r1, r0, #1
 800a70e:	d1c8      	bne.n	800a6a2 <__sflush_r+0x36>
 800a710:	682b      	ldr	r3, [r5, #0]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d0c5      	beq.n	800a6a2 <__sflush_r+0x36>
 800a716:	2b1d      	cmp	r3, #29
 800a718:	d001      	beq.n	800a71e <__sflush_r+0xb2>
 800a71a:	2b16      	cmp	r3, #22
 800a71c:	d101      	bne.n	800a722 <__sflush_r+0xb6>
 800a71e:	602f      	str	r7, [r5, #0]
 800a720:	e7b1      	b.n	800a686 <__sflush_r+0x1a>
 800a722:	89a3      	ldrh	r3, [r4, #12]
 800a724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	e7ad      	b.n	800a688 <__sflush_r+0x1c>
 800a72c:	690f      	ldr	r7, [r1, #16]
 800a72e:	2f00      	cmp	r7, #0
 800a730:	d0a9      	beq.n	800a686 <__sflush_r+0x1a>
 800a732:	0793      	lsls	r3, r2, #30
 800a734:	680e      	ldr	r6, [r1, #0]
 800a736:	bf08      	it	eq
 800a738:	694b      	ldreq	r3, [r1, #20]
 800a73a:	600f      	str	r7, [r1, #0]
 800a73c:	bf18      	it	ne
 800a73e:	2300      	movne	r3, #0
 800a740:	eba6 0807 	sub.w	r8, r6, r7
 800a744:	608b      	str	r3, [r1, #8]
 800a746:	f1b8 0f00 	cmp.w	r8, #0
 800a74a:	dd9c      	ble.n	800a686 <__sflush_r+0x1a>
 800a74c:	6a21      	ldr	r1, [r4, #32]
 800a74e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a750:	4643      	mov	r3, r8
 800a752:	463a      	mov	r2, r7
 800a754:	4628      	mov	r0, r5
 800a756:	47b0      	blx	r6
 800a758:	2800      	cmp	r0, #0
 800a75a:	dc06      	bgt.n	800a76a <__sflush_r+0xfe>
 800a75c:	89a3      	ldrh	r3, [r4, #12]
 800a75e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a762:	81a3      	strh	r3, [r4, #12]
 800a764:	f04f 30ff 	mov.w	r0, #4294967295
 800a768:	e78e      	b.n	800a688 <__sflush_r+0x1c>
 800a76a:	4407      	add	r7, r0
 800a76c:	eba8 0800 	sub.w	r8, r8, r0
 800a770:	e7e9      	b.n	800a746 <__sflush_r+0xda>
 800a772:	bf00      	nop
 800a774:	dfbffffe 	.word	0xdfbffffe

0800a778 <_fflush_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	690b      	ldr	r3, [r1, #16]
 800a77c:	4605      	mov	r5, r0
 800a77e:	460c      	mov	r4, r1
 800a780:	b913      	cbnz	r3, 800a788 <_fflush_r+0x10>
 800a782:	2500      	movs	r5, #0
 800a784:	4628      	mov	r0, r5
 800a786:	bd38      	pop	{r3, r4, r5, pc}
 800a788:	b118      	cbz	r0, 800a792 <_fflush_r+0x1a>
 800a78a:	6a03      	ldr	r3, [r0, #32]
 800a78c:	b90b      	cbnz	r3, 800a792 <_fflush_r+0x1a>
 800a78e:	f7fc fed7 	bl	8007540 <__sinit>
 800a792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d0f3      	beq.n	800a782 <_fflush_r+0xa>
 800a79a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a79c:	07d0      	lsls	r0, r2, #31
 800a79e:	d404      	bmi.n	800a7aa <_fflush_r+0x32>
 800a7a0:	0599      	lsls	r1, r3, #22
 800a7a2:	d402      	bmi.n	800a7aa <_fflush_r+0x32>
 800a7a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7a6:	f7fd f822 	bl	80077ee <__retarget_lock_acquire_recursive>
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	4621      	mov	r1, r4
 800a7ae:	f7ff ff5d 	bl	800a66c <__sflush_r>
 800a7b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7b4:	07da      	lsls	r2, r3, #31
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	d4e4      	bmi.n	800a784 <_fflush_r+0xc>
 800a7ba:	89a3      	ldrh	r3, [r4, #12]
 800a7bc:	059b      	lsls	r3, r3, #22
 800a7be:	d4e1      	bmi.n	800a784 <_fflush_r+0xc>
 800a7c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7c2:	f7fd f815 	bl	80077f0 <__retarget_lock_release_recursive>
 800a7c6:	e7dd      	b.n	800a784 <_fflush_r+0xc>

0800a7c8 <__sccl>:
 800a7c8:	b570      	push	{r4, r5, r6, lr}
 800a7ca:	780b      	ldrb	r3, [r1, #0]
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	2b5e      	cmp	r3, #94	; 0x5e
 800a7d0:	bf0b      	itete	eq
 800a7d2:	784b      	ldrbeq	r3, [r1, #1]
 800a7d4:	1c4a      	addne	r2, r1, #1
 800a7d6:	1c8a      	addeq	r2, r1, #2
 800a7d8:	2100      	movne	r1, #0
 800a7da:	bf08      	it	eq
 800a7dc:	2101      	moveq	r1, #1
 800a7de:	3801      	subs	r0, #1
 800a7e0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a7e4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a7e8:	42a8      	cmp	r0, r5
 800a7ea:	d1fb      	bne.n	800a7e4 <__sccl+0x1c>
 800a7ec:	b90b      	cbnz	r3, 800a7f2 <__sccl+0x2a>
 800a7ee:	1e50      	subs	r0, r2, #1
 800a7f0:	bd70      	pop	{r4, r5, r6, pc}
 800a7f2:	f081 0101 	eor.w	r1, r1, #1
 800a7f6:	54e1      	strb	r1, [r4, r3]
 800a7f8:	4610      	mov	r0, r2
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a800:	2d2d      	cmp	r5, #45	; 0x2d
 800a802:	d005      	beq.n	800a810 <__sccl+0x48>
 800a804:	2d5d      	cmp	r5, #93	; 0x5d
 800a806:	d016      	beq.n	800a836 <__sccl+0x6e>
 800a808:	2d00      	cmp	r5, #0
 800a80a:	d0f1      	beq.n	800a7f0 <__sccl+0x28>
 800a80c:	462b      	mov	r3, r5
 800a80e:	e7f2      	b.n	800a7f6 <__sccl+0x2e>
 800a810:	7846      	ldrb	r6, [r0, #1]
 800a812:	2e5d      	cmp	r6, #93	; 0x5d
 800a814:	d0fa      	beq.n	800a80c <__sccl+0x44>
 800a816:	42b3      	cmp	r3, r6
 800a818:	dcf8      	bgt.n	800a80c <__sccl+0x44>
 800a81a:	3002      	adds	r0, #2
 800a81c:	461a      	mov	r2, r3
 800a81e:	3201      	adds	r2, #1
 800a820:	4296      	cmp	r6, r2
 800a822:	54a1      	strb	r1, [r4, r2]
 800a824:	dcfb      	bgt.n	800a81e <__sccl+0x56>
 800a826:	1af2      	subs	r2, r6, r3
 800a828:	3a01      	subs	r2, #1
 800a82a:	1c5d      	adds	r5, r3, #1
 800a82c:	42b3      	cmp	r3, r6
 800a82e:	bfa8      	it	ge
 800a830:	2200      	movge	r2, #0
 800a832:	18ab      	adds	r3, r5, r2
 800a834:	e7e1      	b.n	800a7fa <__sccl+0x32>
 800a836:	4610      	mov	r0, r2
 800a838:	e7da      	b.n	800a7f0 <__sccl+0x28>

0800a83a <__submore>:
 800a83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a83e:	460c      	mov	r4, r1
 800a840:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a842:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a846:	4299      	cmp	r1, r3
 800a848:	d11d      	bne.n	800a886 <__submore+0x4c>
 800a84a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a84e:	f7fd fec5 	bl	80085dc <_malloc_r>
 800a852:	b918      	cbnz	r0, 800a85c <__submore+0x22>
 800a854:	f04f 30ff 	mov.w	r0, #4294967295
 800a858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a85c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a860:	63a3      	str	r3, [r4, #56]	; 0x38
 800a862:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a866:	6360      	str	r0, [r4, #52]	; 0x34
 800a868:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a86c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a870:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a874:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a878:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a87c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a880:	6020      	str	r0, [r4, #0]
 800a882:	2000      	movs	r0, #0
 800a884:	e7e8      	b.n	800a858 <__submore+0x1e>
 800a886:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a888:	0077      	lsls	r7, r6, #1
 800a88a:	463a      	mov	r2, r7
 800a88c:	f000 fbed 	bl	800b06a <_realloc_r>
 800a890:	4605      	mov	r5, r0
 800a892:	2800      	cmp	r0, #0
 800a894:	d0de      	beq.n	800a854 <__submore+0x1a>
 800a896:	eb00 0806 	add.w	r8, r0, r6
 800a89a:	4601      	mov	r1, r0
 800a89c:	4632      	mov	r2, r6
 800a89e:	4640      	mov	r0, r8
 800a8a0:	f000 f830 	bl	800a904 <memcpy>
 800a8a4:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a8a8:	f8c4 8000 	str.w	r8, [r4]
 800a8ac:	e7e9      	b.n	800a882 <__submore+0x48>

0800a8ae <memmove>:
 800a8ae:	4288      	cmp	r0, r1
 800a8b0:	b510      	push	{r4, lr}
 800a8b2:	eb01 0402 	add.w	r4, r1, r2
 800a8b6:	d902      	bls.n	800a8be <memmove+0x10>
 800a8b8:	4284      	cmp	r4, r0
 800a8ba:	4623      	mov	r3, r4
 800a8bc:	d807      	bhi.n	800a8ce <memmove+0x20>
 800a8be:	1e43      	subs	r3, r0, #1
 800a8c0:	42a1      	cmp	r1, r4
 800a8c2:	d008      	beq.n	800a8d6 <memmove+0x28>
 800a8c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8cc:	e7f8      	b.n	800a8c0 <memmove+0x12>
 800a8ce:	4402      	add	r2, r0
 800a8d0:	4601      	mov	r1, r0
 800a8d2:	428a      	cmp	r2, r1
 800a8d4:	d100      	bne.n	800a8d8 <memmove+0x2a>
 800a8d6:	bd10      	pop	{r4, pc}
 800a8d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8dc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8e0:	e7f7      	b.n	800a8d2 <memmove+0x24>
	...

0800a8e4 <_sbrk_r>:
 800a8e4:	b538      	push	{r3, r4, r5, lr}
 800a8e6:	4d06      	ldr	r5, [pc, #24]	; (800a900 <_sbrk_r+0x1c>)
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	4608      	mov	r0, r1
 800a8ee:	602b      	str	r3, [r5, #0]
 800a8f0:	f7f7 f956 	bl	8001ba0 <_sbrk>
 800a8f4:	1c43      	adds	r3, r0, #1
 800a8f6:	d102      	bne.n	800a8fe <_sbrk_r+0x1a>
 800a8f8:	682b      	ldr	r3, [r5, #0]
 800a8fa:	b103      	cbz	r3, 800a8fe <_sbrk_r+0x1a>
 800a8fc:	6023      	str	r3, [r4, #0]
 800a8fe:	bd38      	pop	{r3, r4, r5, pc}
 800a900:	200005dc 	.word	0x200005dc

0800a904 <memcpy>:
 800a904:	440a      	add	r2, r1
 800a906:	4291      	cmp	r1, r2
 800a908:	f100 33ff 	add.w	r3, r0, #4294967295
 800a90c:	d100      	bne.n	800a910 <memcpy+0xc>
 800a90e:	4770      	bx	lr
 800a910:	b510      	push	{r4, lr}
 800a912:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a916:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a91a:	4291      	cmp	r1, r2
 800a91c:	d1f9      	bne.n	800a912 <memcpy+0xe>
 800a91e:	bd10      	pop	{r4, pc}

0800a920 <nan>:
 800a920:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a928 <nan+0x8>
 800a924:	4770      	bx	lr
 800a926:	bf00      	nop
 800a928:	00000000 	.word	0x00000000
 800a92c:	7ff80000 	.word	0x7ff80000

0800a930 <__assert_func>:
 800a930:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a932:	4614      	mov	r4, r2
 800a934:	461a      	mov	r2, r3
 800a936:	4b09      	ldr	r3, [pc, #36]	; (800a95c <__assert_func+0x2c>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4605      	mov	r5, r0
 800a93c:	68d8      	ldr	r0, [r3, #12]
 800a93e:	b14c      	cbz	r4, 800a954 <__assert_func+0x24>
 800a940:	4b07      	ldr	r3, [pc, #28]	; (800a960 <__assert_func+0x30>)
 800a942:	9100      	str	r1, [sp, #0]
 800a944:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a948:	4906      	ldr	r1, [pc, #24]	; (800a964 <__assert_func+0x34>)
 800a94a:	462b      	mov	r3, r5
 800a94c:	f000 fc3e 	bl	800b1cc <fiprintf>
 800a950:	f000 fc4e 	bl	800b1f0 <abort>
 800a954:	4b04      	ldr	r3, [pc, #16]	; (800a968 <__assert_func+0x38>)
 800a956:	461c      	mov	r4, r3
 800a958:	e7f3      	b.n	800a942 <__assert_func+0x12>
 800a95a:	bf00      	nop
 800a95c:	20000064 	.word	0x20000064
 800a960:	0800bbf5 	.word	0x0800bbf5
 800a964:	0800bc02 	.word	0x0800bc02
 800a968:	0800bc30 	.word	0x0800bc30

0800a96c <_calloc_r>:
 800a96c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a96e:	fba1 2402 	umull	r2, r4, r1, r2
 800a972:	b94c      	cbnz	r4, 800a988 <_calloc_r+0x1c>
 800a974:	4611      	mov	r1, r2
 800a976:	9201      	str	r2, [sp, #4]
 800a978:	f7fd fe30 	bl	80085dc <_malloc_r>
 800a97c:	9a01      	ldr	r2, [sp, #4]
 800a97e:	4605      	mov	r5, r0
 800a980:	b930      	cbnz	r0, 800a990 <_calloc_r+0x24>
 800a982:	4628      	mov	r0, r5
 800a984:	b003      	add	sp, #12
 800a986:	bd30      	pop	{r4, r5, pc}
 800a988:	220c      	movs	r2, #12
 800a98a:	6002      	str	r2, [r0, #0]
 800a98c:	2500      	movs	r5, #0
 800a98e:	e7f8      	b.n	800a982 <_calloc_r+0x16>
 800a990:	4621      	mov	r1, r4
 800a992:	f7fc fe9c 	bl	80076ce <memset>
 800a996:	e7f4      	b.n	800a982 <_calloc_r+0x16>

0800a998 <rshift>:
 800a998:	6903      	ldr	r3, [r0, #16]
 800a99a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a99e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9a2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a9a6:	f100 0414 	add.w	r4, r0, #20
 800a9aa:	dd45      	ble.n	800aa38 <rshift+0xa0>
 800a9ac:	f011 011f 	ands.w	r1, r1, #31
 800a9b0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a9b4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a9b8:	d10c      	bne.n	800a9d4 <rshift+0x3c>
 800a9ba:	f100 0710 	add.w	r7, r0, #16
 800a9be:	4629      	mov	r1, r5
 800a9c0:	42b1      	cmp	r1, r6
 800a9c2:	d334      	bcc.n	800aa2e <rshift+0x96>
 800a9c4:	1a9b      	subs	r3, r3, r2
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	1eea      	subs	r2, r5, #3
 800a9ca:	4296      	cmp	r6, r2
 800a9cc:	bf38      	it	cc
 800a9ce:	2300      	movcc	r3, #0
 800a9d0:	4423      	add	r3, r4
 800a9d2:	e015      	b.n	800aa00 <rshift+0x68>
 800a9d4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a9d8:	f1c1 0820 	rsb	r8, r1, #32
 800a9dc:	40cf      	lsrs	r7, r1
 800a9de:	f105 0e04 	add.w	lr, r5, #4
 800a9e2:	46a1      	mov	r9, r4
 800a9e4:	4576      	cmp	r6, lr
 800a9e6:	46f4      	mov	ip, lr
 800a9e8:	d815      	bhi.n	800aa16 <rshift+0x7e>
 800a9ea:	1a9a      	subs	r2, r3, r2
 800a9ec:	0092      	lsls	r2, r2, #2
 800a9ee:	3a04      	subs	r2, #4
 800a9f0:	3501      	adds	r5, #1
 800a9f2:	42ae      	cmp	r6, r5
 800a9f4:	bf38      	it	cc
 800a9f6:	2200      	movcc	r2, #0
 800a9f8:	18a3      	adds	r3, r4, r2
 800a9fa:	50a7      	str	r7, [r4, r2]
 800a9fc:	b107      	cbz	r7, 800aa00 <rshift+0x68>
 800a9fe:	3304      	adds	r3, #4
 800aa00:	1b1a      	subs	r2, r3, r4
 800aa02:	42a3      	cmp	r3, r4
 800aa04:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aa08:	bf08      	it	eq
 800aa0a:	2300      	moveq	r3, #0
 800aa0c:	6102      	str	r2, [r0, #16]
 800aa0e:	bf08      	it	eq
 800aa10:	6143      	streq	r3, [r0, #20]
 800aa12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa16:	f8dc c000 	ldr.w	ip, [ip]
 800aa1a:	fa0c fc08 	lsl.w	ip, ip, r8
 800aa1e:	ea4c 0707 	orr.w	r7, ip, r7
 800aa22:	f849 7b04 	str.w	r7, [r9], #4
 800aa26:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa2a:	40cf      	lsrs	r7, r1
 800aa2c:	e7da      	b.n	800a9e4 <rshift+0x4c>
 800aa2e:	f851 cb04 	ldr.w	ip, [r1], #4
 800aa32:	f847 cf04 	str.w	ip, [r7, #4]!
 800aa36:	e7c3      	b.n	800a9c0 <rshift+0x28>
 800aa38:	4623      	mov	r3, r4
 800aa3a:	e7e1      	b.n	800aa00 <rshift+0x68>

0800aa3c <__hexdig_fun>:
 800aa3c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aa40:	2b09      	cmp	r3, #9
 800aa42:	d802      	bhi.n	800aa4a <__hexdig_fun+0xe>
 800aa44:	3820      	subs	r0, #32
 800aa46:	b2c0      	uxtb	r0, r0
 800aa48:	4770      	bx	lr
 800aa4a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aa4e:	2b05      	cmp	r3, #5
 800aa50:	d801      	bhi.n	800aa56 <__hexdig_fun+0x1a>
 800aa52:	3847      	subs	r0, #71	; 0x47
 800aa54:	e7f7      	b.n	800aa46 <__hexdig_fun+0xa>
 800aa56:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aa5a:	2b05      	cmp	r3, #5
 800aa5c:	d801      	bhi.n	800aa62 <__hexdig_fun+0x26>
 800aa5e:	3827      	subs	r0, #39	; 0x27
 800aa60:	e7f1      	b.n	800aa46 <__hexdig_fun+0xa>
 800aa62:	2000      	movs	r0, #0
 800aa64:	4770      	bx	lr
	...

0800aa68 <__gethex>:
 800aa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6c:	4617      	mov	r7, r2
 800aa6e:	680a      	ldr	r2, [r1, #0]
 800aa70:	b085      	sub	sp, #20
 800aa72:	f102 0b02 	add.w	fp, r2, #2
 800aa76:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aa7a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aa7e:	4681      	mov	r9, r0
 800aa80:	468a      	mov	sl, r1
 800aa82:	9302      	str	r3, [sp, #8]
 800aa84:	32fe      	adds	r2, #254	; 0xfe
 800aa86:	eb02 030b 	add.w	r3, r2, fp
 800aa8a:	46d8      	mov	r8, fp
 800aa8c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800aa90:	9301      	str	r3, [sp, #4]
 800aa92:	2830      	cmp	r0, #48	; 0x30
 800aa94:	d0f7      	beq.n	800aa86 <__gethex+0x1e>
 800aa96:	f7ff ffd1 	bl	800aa3c <__hexdig_fun>
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	d138      	bne.n	800ab12 <__gethex+0xaa>
 800aaa0:	49a7      	ldr	r1, [pc, #668]	; (800ad40 <__gethex+0x2d8>)
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	f7fc fe1a 	bl	80076de <strncmp>
 800aaaa:	4606      	mov	r6, r0
 800aaac:	2800      	cmp	r0, #0
 800aaae:	d169      	bne.n	800ab84 <__gethex+0x11c>
 800aab0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800aab4:	465d      	mov	r5, fp
 800aab6:	f7ff ffc1 	bl	800aa3c <__hexdig_fun>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d064      	beq.n	800ab88 <__gethex+0x120>
 800aabe:	465a      	mov	r2, fp
 800aac0:	7810      	ldrb	r0, [r2, #0]
 800aac2:	2830      	cmp	r0, #48	; 0x30
 800aac4:	4690      	mov	r8, r2
 800aac6:	f102 0201 	add.w	r2, r2, #1
 800aaca:	d0f9      	beq.n	800aac0 <__gethex+0x58>
 800aacc:	f7ff ffb6 	bl	800aa3c <__hexdig_fun>
 800aad0:	2301      	movs	r3, #1
 800aad2:	fab0 f480 	clz	r4, r0
 800aad6:	0964      	lsrs	r4, r4, #5
 800aad8:	465e      	mov	r6, fp
 800aada:	9301      	str	r3, [sp, #4]
 800aadc:	4642      	mov	r2, r8
 800aade:	4615      	mov	r5, r2
 800aae0:	3201      	adds	r2, #1
 800aae2:	7828      	ldrb	r0, [r5, #0]
 800aae4:	f7ff ffaa 	bl	800aa3c <__hexdig_fun>
 800aae8:	2800      	cmp	r0, #0
 800aaea:	d1f8      	bne.n	800aade <__gethex+0x76>
 800aaec:	4994      	ldr	r1, [pc, #592]	; (800ad40 <__gethex+0x2d8>)
 800aaee:	2201      	movs	r2, #1
 800aaf0:	4628      	mov	r0, r5
 800aaf2:	f7fc fdf4 	bl	80076de <strncmp>
 800aaf6:	b978      	cbnz	r0, 800ab18 <__gethex+0xb0>
 800aaf8:	b946      	cbnz	r6, 800ab0c <__gethex+0xa4>
 800aafa:	1c6e      	adds	r6, r5, #1
 800aafc:	4632      	mov	r2, r6
 800aafe:	4615      	mov	r5, r2
 800ab00:	3201      	adds	r2, #1
 800ab02:	7828      	ldrb	r0, [r5, #0]
 800ab04:	f7ff ff9a 	bl	800aa3c <__hexdig_fun>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	d1f8      	bne.n	800aafe <__gethex+0x96>
 800ab0c:	1b73      	subs	r3, r6, r5
 800ab0e:	009e      	lsls	r6, r3, #2
 800ab10:	e004      	b.n	800ab1c <__gethex+0xb4>
 800ab12:	2400      	movs	r4, #0
 800ab14:	4626      	mov	r6, r4
 800ab16:	e7e1      	b.n	800aadc <__gethex+0x74>
 800ab18:	2e00      	cmp	r6, #0
 800ab1a:	d1f7      	bne.n	800ab0c <__gethex+0xa4>
 800ab1c:	782b      	ldrb	r3, [r5, #0]
 800ab1e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ab22:	2b50      	cmp	r3, #80	; 0x50
 800ab24:	d13d      	bne.n	800aba2 <__gethex+0x13a>
 800ab26:	786b      	ldrb	r3, [r5, #1]
 800ab28:	2b2b      	cmp	r3, #43	; 0x2b
 800ab2a:	d02f      	beq.n	800ab8c <__gethex+0x124>
 800ab2c:	2b2d      	cmp	r3, #45	; 0x2d
 800ab2e:	d031      	beq.n	800ab94 <__gethex+0x12c>
 800ab30:	1c69      	adds	r1, r5, #1
 800ab32:	f04f 0b00 	mov.w	fp, #0
 800ab36:	7808      	ldrb	r0, [r1, #0]
 800ab38:	f7ff ff80 	bl	800aa3c <__hexdig_fun>
 800ab3c:	1e42      	subs	r2, r0, #1
 800ab3e:	b2d2      	uxtb	r2, r2
 800ab40:	2a18      	cmp	r2, #24
 800ab42:	d82e      	bhi.n	800aba2 <__gethex+0x13a>
 800ab44:	f1a0 0210 	sub.w	r2, r0, #16
 800ab48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ab4c:	f7ff ff76 	bl	800aa3c <__hexdig_fun>
 800ab50:	f100 3cff 	add.w	ip, r0, #4294967295
 800ab54:	fa5f fc8c 	uxtb.w	ip, ip
 800ab58:	f1bc 0f18 	cmp.w	ip, #24
 800ab5c:	d91d      	bls.n	800ab9a <__gethex+0x132>
 800ab5e:	f1bb 0f00 	cmp.w	fp, #0
 800ab62:	d000      	beq.n	800ab66 <__gethex+0xfe>
 800ab64:	4252      	negs	r2, r2
 800ab66:	4416      	add	r6, r2
 800ab68:	f8ca 1000 	str.w	r1, [sl]
 800ab6c:	b1dc      	cbz	r4, 800aba6 <__gethex+0x13e>
 800ab6e:	9b01      	ldr	r3, [sp, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	bf14      	ite	ne
 800ab74:	f04f 0800 	movne.w	r8, #0
 800ab78:	f04f 0806 	moveq.w	r8, #6
 800ab7c:	4640      	mov	r0, r8
 800ab7e:	b005      	add	sp, #20
 800ab80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab84:	4645      	mov	r5, r8
 800ab86:	4626      	mov	r6, r4
 800ab88:	2401      	movs	r4, #1
 800ab8a:	e7c7      	b.n	800ab1c <__gethex+0xb4>
 800ab8c:	f04f 0b00 	mov.w	fp, #0
 800ab90:	1ca9      	adds	r1, r5, #2
 800ab92:	e7d0      	b.n	800ab36 <__gethex+0xce>
 800ab94:	f04f 0b01 	mov.w	fp, #1
 800ab98:	e7fa      	b.n	800ab90 <__gethex+0x128>
 800ab9a:	230a      	movs	r3, #10
 800ab9c:	fb03 0002 	mla	r0, r3, r2, r0
 800aba0:	e7d0      	b.n	800ab44 <__gethex+0xdc>
 800aba2:	4629      	mov	r1, r5
 800aba4:	e7e0      	b.n	800ab68 <__gethex+0x100>
 800aba6:	eba5 0308 	sub.w	r3, r5, r8
 800abaa:	3b01      	subs	r3, #1
 800abac:	4621      	mov	r1, r4
 800abae:	2b07      	cmp	r3, #7
 800abb0:	dc0a      	bgt.n	800abc8 <__gethex+0x160>
 800abb2:	4648      	mov	r0, r9
 800abb4:	f7fd fd9e 	bl	80086f4 <_Balloc>
 800abb8:	4604      	mov	r4, r0
 800abba:	b940      	cbnz	r0, 800abce <__gethex+0x166>
 800abbc:	4b61      	ldr	r3, [pc, #388]	; (800ad44 <__gethex+0x2dc>)
 800abbe:	4602      	mov	r2, r0
 800abc0:	21e4      	movs	r1, #228	; 0xe4
 800abc2:	4861      	ldr	r0, [pc, #388]	; (800ad48 <__gethex+0x2e0>)
 800abc4:	f7ff feb4 	bl	800a930 <__assert_func>
 800abc8:	3101      	adds	r1, #1
 800abca:	105b      	asrs	r3, r3, #1
 800abcc:	e7ef      	b.n	800abae <__gethex+0x146>
 800abce:	f100 0a14 	add.w	sl, r0, #20
 800abd2:	2300      	movs	r3, #0
 800abd4:	495a      	ldr	r1, [pc, #360]	; (800ad40 <__gethex+0x2d8>)
 800abd6:	f8cd a004 	str.w	sl, [sp, #4]
 800abda:	469b      	mov	fp, r3
 800abdc:	45a8      	cmp	r8, r5
 800abde:	d342      	bcc.n	800ac66 <__gethex+0x1fe>
 800abe0:	9801      	ldr	r0, [sp, #4]
 800abe2:	f840 bb04 	str.w	fp, [r0], #4
 800abe6:	eba0 000a 	sub.w	r0, r0, sl
 800abea:	1080      	asrs	r0, r0, #2
 800abec:	6120      	str	r0, [r4, #16]
 800abee:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800abf2:	4658      	mov	r0, fp
 800abf4:	f7fd fe70 	bl	80088d8 <__hi0bits>
 800abf8:	683d      	ldr	r5, [r7, #0]
 800abfa:	eba8 0000 	sub.w	r0, r8, r0
 800abfe:	42a8      	cmp	r0, r5
 800ac00:	dd59      	ble.n	800acb6 <__gethex+0x24e>
 800ac02:	eba0 0805 	sub.w	r8, r0, r5
 800ac06:	4641      	mov	r1, r8
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f7fe f9ff 	bl	800900c <__any_on>
 800ac0e:	4683      	mov	fp, r0
 800ac10:	b1b8      	cbz	r0, 800ac42 <__gethex+0x1da>
 800ac12:	f108 33ff 	add.w	r3, r8, #4294967295
 800ac16:	1159      	asrs	r1, r3, #5
 800ac18:	f003 021f 	and.w	r2, r3, #31
 800ac1c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ac20:	f04f 0b01 	mov.w	fp, #1
 800ac24:	fa0b f202 	lsl.w	r2, fp, r2
 800ac28:	420a      	tst	r2, r1
 800ac2a:	d00a      	beq.n	800ac42 <__gethex+0x1da>
 800ac2c:	455b      	cmp	r3, fp
 800ac2e:	dd06      	ble.n	800ac3e <__gethex+0x1d6>
 800ac30:	f1a8 0102 	sub.w	r1, r8, #2
 800ac34:	4620      	mov	r0, r4
 800ac36:	f7fe f9e9 	bl	800900c <__any_on>
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	d138      	bne.n	800acb0 <__gethex+0x248>
 800ac3e:	f04f 0b02 	mov.w	fp, #2
 800ac42:	4641      	mov	r1, r8
 800ac44:	4620      	mov	r0, r4
 800ac46:	f7ff fea7 	bl	800a998 <rshift>
 800ac4a:	4446      	add	r6, r8
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	42b3      	cmp	r3, r6
 800ac50:	da41      	bge.n	800acd6 <__gethex+0x26e>
 800ac52:	4621      	mov	r1, r4
 800ac54:	4648      	mov	r0, r9
 800ac56:	f7fd fd8d 	bl	8008774 <_Bfree>
 800ac5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	6013      	str	r3, [r2, #0]
 800ac60:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ac64:	e78a      	b.n	800ab7c <__gethex+0x114>
 800ac66:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ac6a:	2a2e      	cmp	r2, #46	; 0x2e
 800ac6c:	d014      	beq.n	800ac98 <__gethex+0x230>
 800ac6e:	2b20      	cmp	r3, #32
 800ac70:	d106      	bne.n	800ac80 <__gethex+0x218>
 800ac72:	9b01      	ldr	r3, [sp, #4]
 800ac74:	f843 bb04 	str.w	fp, [r3], #4
 800ac78:	f04f 0b00 	mov.w	fp, #0
 800ac7c:	9301      	str	r3, [sp, #4]
 800ac7e:	465b      	mov	r3, fp
 800ac80:	7828      	ldrb	r0, [r5, #0]
 800ac82:	9303      	str	r3, [sp, #12]
 800ac84:	f7ff feda 	bl	800aa3c <__hexdig_fun>
 800ac88:	9b03      	ldr	r3, [sp, #12]
 800ac8a:	f000 000f 	and.w	r0, r0, #15
 800ac8e:	4098      	lsls	r0, r3
 800ac90:	ea4b 0b00 	orr.w	fp, fp, r0
 800ac94:	3304      	adds	r3, #4
 800ac96:	e7a1      	b.n	800abdc <__gethex+0x174>
 800ac98:	45a8      	cmp	r8, r5
 800ac9a:	d8e8      	bhi.n	800ac6e <__gethex+0x206>
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	4628      	mov	r0, r5
 800aca0:	9303      	str	r3, [sp, #12]
 800aca2:	f7fc fd1c 	bl	80076de <strncmp>
 800aca6:	4926      	ldr	r1, [pc, #152]	; (800ad40 <__gethex+0x2d8>)
 800aca8:	9b03      	ldr	r3, [sp, #12]
 800acaa:	2800      	cmp	r0, #0
 800acac:	d1df      	bne.n	800ac6e <__gethex+0x206>
 800acae:	e795      	b.n	800abdc <__gethex+0x174>
 800acb0:	f04f 0b03 	mov.w	fp, #3
 800acb4:	e7c5      	b.n	800ac42 <__gethex+0x1da>
 800acb6:	da0b      	bge.n	800acd0 <__gethex+0x268>
 800acb8:	eba5 0800 	sub.w	r8, r5, r0
 800acbc:	4621      	mov	r1, r4
 800acbe:	4642      	mov	r2, r8
 800acc0:	4648      	mov	r0, r9
 800acc2:	f7fd ff71 	bl	8008ba8 <__lshift>
 800acc6:	eba6 0608 	sub.w	r6, r6, r8
 800acca:	4604      	mov	r4, r0
 800accc:	f100 0a14 	add.w	sl, r0, #20
 800acd0:	f04f 0b00 	mov.w	fp, #0
 800acd4:	e7ba      	b.n	800ac4c <__gethex+0x1e4>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	42b3      	cmp	r3, r6
 800acda:	dd73      	ble.n	800adc4 <__gethex+0x35c>
 800acdc:	1b9e      	subs	r6, r3, r6
 800acde:	42b5      	cmp	r5, r6
 800ace0:	dc34      	bgt.n	800ad4c <__gethex+0x2e4>
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2b02      	cmp	r3, #2
 800ace6:	d023      	beq.n	800ad30 <__gethex+0x2c8>
 800ace8:	2b03      	cmp	r3, #3
 800acea:	d025      	beq.n	800ad38 <__gethex+0x2d0>
 800acec:	2b01      	cmp	r3, #1
 800acee:	d115      	bne.n	800ad1c <__gethex+0x2b4>
 800acf0:	42b5      	cmp	r5, r6
 800acf2:	d113      	bne.n	800ad1c <__gethex+0x2b4>
 800acf4:	2d01      	cmp	r5, #1
 800acf6:	d10b      	bne.n	800ad10 <__gethex+0x2a8>
 800acf8:	9a02      	ldr	r2, [sp, #8]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6013      	str	r3, [r2, #0]
 800acfe:	2301      	movs	r3, #1
 800ad00:	6123      	str	r3, [r4, #16]
 800ad02:	f8ca 3000 	str.w	r3, [sl]
 800ad06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad08:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ad0c:	601c      	str	r4, [r3, #0]
 800ad0e:	e735      	b.n	800ab7c <__gethex+0x114>
 800ad10:	1e69      	subs	r1, r5, #1
 800ad12:	4620      	mov	r0, r4
 800ad14:	f7fe f97a 	bl	800900c <__any_on>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d1ed      	bne.n	800acf8 <__gethex+0x290>
 800ad1c:	4621      	mov	r1, r4
 800ad1e:	4648      	mov	r0, r9
 800ad20:	f7fd fd28 	bl	8008774 <_Bfree>
 800ad24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad26:	2300      	movs	r3, #0
 800ad28:	6013      	str	r3, [r2, #0]
 800ad2a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ad2e:	e725      	b.n	800ab7c <__gethex+0x114>
 800ad30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d1f2      	bne.n	800ad1c <__gethex+0x2b4>
 800ad36:	e7df      	b.n	800acf8 <__gethex+0x290>
 800ad38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d1dc      	bne.n	800acf8 <__gethex+0x290>
 800ad3e:	e7ed      	b.n	800ad1c <__gethex+0x2b4>
 800ad40:	0800ba6c 	.word	0x0800ba6c
 800ad44:	0800b8ff 	.word	0x0800b8ff
 800ad48:	0800bc31 	.word	0x0800bc31
 800ad4c:	f106 38ff 	add.w	r8, r6, #4294967295
 800ad50:	f1bb 0f00 	cmp.w	fp, #0
 800ad54:	d133      	bne.n	800adbe <__gethex+0x356>
 800ad56:	f1b8 0f00 	cmp.w	r8, #0
 800ad5a:	d004      	beq.n	800ad66 <__gethex+0x2fe>
 800ad5c:	4641      	mov	r1, r8
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f7fe f954 	bl	800900c <__any_on>
 800ad64:	4683      	mov	fp, r0
 800ad66:	ea4f 1268 	mov.w	r2, r8, asr #5
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ad70:	f008 081f 	and.w	r8, r8, #31
 800ad74:	fa03 f308 	lsl.w	r3, r3, r8
 800ad78:	4213      	tst	r3, r2
 800ad7a:	4631      	mov	r1, r6
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	bf18      	it	ne
 800ad80:	f04b 0b02 	orrne.w	fp, fp, #2
 800ad84:	1bad      	subs	r5, r5, r6
 800ad86:	f7ff fe07 	bl	800a998 <rshift>
 800ad8a:	687e      	ldr	r6, [r7, #4]
 800ad8c:	f04f 0802 	mov.w	r8, #2
 800ad90:	f1bb 0f00 	cmp.w	fp, #0
 800ad94:	d04a      	beq.n	800ae2c <__gethex+0x3c4>
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2b02      	cmp	r3, #2
 800ad9a:	d016      	beq.n	800adca <__gethex+0x362>
 800ad9c:	2b03      	cmp	r3, #3
 800ad9e:	d018      	beq.n	800add2 <__gethex+0x36a>
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d109      	bne.n	800adb8 <__gethex+0x350>
 800ada4:	f01b 0f02 	tst.w	fp, #2
 800ada8:	d006      	beq.n	800adb8 <__gethex+0x350>
 800adaa:	f8da 3000 	ldr.w	r3, [sl]
 800adae:	ea4b 0b03 	orr.w	fp, fp, r3
 800adb2:	f01b 0f01 	tst.w	fp, #1
 800adb6:	d10f      	bne.n	800add8 <__gethex+0x370>
 800adb8:	f048 0810 	orr.w	r8, r8, #16
 800adbc:	e036      	b.n	800ae2c <__gethex+0x3c4>
 800adbe:	f04f 0b01 	mov.w	fp, #1
 800adc2:	e7d0      	b.n	800ad66 <__gethex+0x2fe>
 800adc4:	f04f 0801 	mov.w	r8, #1
 800adc8:	e7e2      	b.n	800ad90 <__gethex+0x328>
 800adca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adcc:	f1c3 0301 	rsb	r3, r3, #1
 800add0:	930f      	str	r3, [sp, #60]	; 0x3c
 800add2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800add4:	2b00      	cmp	r3, #0
 800add6:	d0ef      	beq.n	800adb8 <__gethex+0x350>
 800add8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800addc:	f104 0214 	add.w	r2, r4, #20
 800ade0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ade4:	9301      	str	r3, [sp, #4]
 800ade6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800adea:	2300      	movs	r3, #0
 800adec:	4694      	mov	ip, r2
 800adee:	f852 1b04 	ldr.w	r1, [r2], #4
 800adf2:	f1b1 3fff 	cmp.w	r1, #4294967295
 800adf6:	d01e      	beq.n	800ae36 <__gethex+0x3ce>
 800adf8:	3101      	adds	r1, #1
 800adfa:	f8cc 1000 	str.w	r1, [ip]
 800adfe:	f1b8 0f02 	cmp.w	r8, #2
 800ae02:	f104 0214 	add.w	r2, r4, #20
 800ae06:	d13d      	bne.n	800ae84 <__gethex+0x41c>
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	3b01      	subs	r3, #1
 800ae0c:	42ab      	cmp	r3, r5
 800ae0e:	d10b      	bne.n	800ae28 <__gethex+0x3c0>
 800ae10:	1169      	asrs	r1, r5, #5
 800ae12:	2301      	movs	r3, #1
 800ae14:	f005 051f 	and.w	r5, r5, #31
 800ae18:	fa03 f505 	lsl.w	r5, r3, r5
 800ae1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae20:	421d      	tst	r5, r3
 800ae22:	bf18      	it	ne
 800ae24:	f04f 0801 	movne.w	r8, #1
 800ae28:	f048 0820 	orr.w	r8, r8, #32
 800ae2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae2e:	601c      	str	r4, [r3, #0]
 800ae30:	9b02      	ldr	r3, [sp, #8]
 800ae32:	601e      	str	r6, [r3, #0]
 800ae34:	e6a2      	b.n	800ab7c <__gethex+0x114>
 800ae36:	4290      	cmp	r0, r2
 800ae38:	f842 3c04 	str.w	r3, [r2, #-4]
 800ae3c:	d8d6      	bhi.n	800adec <__gethex+0x384>
 800ae3e:	68a2      	ldr	r2, [r4, #8]
 800ae40:	4593      	cmp	fp, r2
 800ae42:	db17      	blt.n	800ae74 <__gethex+0x40c>
 800ae44:	6861      	ldr	r1, [r4, #4]
 800ae46:	4648      	mov	r0, r9
 800ae48:	3101      	adds	r1, #1
 800ae4a:	f7fd fc53 	bl	80086f4 <_Balloc>
 800ae4e:	4682      	mov	sl, r0
 800ae50:	b918      	cbnz	r0, 800ae5a <__gethex+0x3f2>
 800ae52:	4b1b      	ldr	r3, [pc, #108]	; (800aec0 <__gethex+0x458>)
 800ae54:	4602      	mov	r2, r0
 800ae56:	2184      	movs	r1, #132	; 0x84
 800ae58:	e6b3      	b.n	800abc2 <__gethex+0x15a>
 800ae5a:	6922      	ldr	r2, [r4, #16]
 800ae5c:	3202      	adds	r2, #2
 800ae5e:	f104 010c 	add.w	r1, r4, #12
 800ae62:	0092      	lsls	r2, r2, #2
 800ae64:	300c      	adds	r0, #12
 800ae66:	f7ff fd4d 	bl	800a904 <memcpy>
 800ae6a:	4621      	mov	r1, r4
 800ae6c:	4648      	mov	r0, r9
 800ae6e:	f7fd fc81 	bl	8008774 <_Bfree>
 800ae72:	4654      	mov	r4, sl
 800ae74:	6922      	ldr	r2, [r4, #16]
 800ae76:	1c51      	adds	r1, r2, #1
 800ae78:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ae7c:	6121      	str	r1, [r4, #16]
 800ae7e:	2101      	movs	r1, #1
 800ae80:	6151      	str	r1, [r2, #20]
 800ae82:	e7bc      	b.n	800adfe <__gethex+0x396>
 800ae84:	6921      	ldr	r1, [r4, #16]
 800ae86:	4559      	cmp	r1, fp
 800ae88:	dd0b      	ble.n	800aea2 <__gethex+0x43a>
 800ae8a:	2101      	movs	r1, #1
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	f7ff fd83 	bl	800a998 <rshift>
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	3601      	adds	r6, #1
 800ae96:	42b3      	cmp	r3, r6
 800ae98:	f6ff aedb 	blt.w	800ac52 <__gethex+0x1ea>
 800ae9c:	f04f 0801 	mov.w	r8, #1
 800aea0:	e7c2      	b.n	800ae28 <__gethex+0x3c0>
 800aea2:	f015 051f 	ands.w	r5, r5, #31
 800aea6:	d0f9      	beq.n	800ae9c <__gethex+0x434>
 800aea8:	9b01      	ldr	r3, [sp, #4]
 800aeaa:	441a      	add	r2, r3
 800aeac:	f1c5 0520 	rsb	r5, r5, #32
 800aeb0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800aeb4:	f7fd fd10 	bl	80088d8 <__hi0bits>
 800aeb8:	42a8      	cmp	r0, r5
 800aeba:	dbe6      	blt.n	800ae8a <__gethex+0x422>
 800aebc:	e7ee      	b.n	800ae9c <__gethex+0x434>
 800aebe:	bf00      	nop
 800aec0:	0800b8ff 	.word	0x0800b8ff

0800aec4 <L_shift>:
 800aec4:	f1c2 0208 	rsb	r2, r2, #8
 800aec8:	0092      	lsls	r2, r2, #2
 800aeca:	b570      	push	{r4, r5, r6, lr}
 800aecc:	f1c2 0620 	rsb	r6, r2, #32
 800aed0:	6843      	ldr	r3, [r0, #4]
 800aed2:	6804      	ldr	r4, [r0, #0]
 800aed4:	fa03 f506 	lsl.w	r5, r3, r6
 800aed8:	432c      	orrs	r4, r5
 800aeda:	40d3      	lsrs	r3, r2
 800aedc:	6004      	str	r4, [r0, #0]
 800aede:	f840 3f04 	str.w	r3, [r0, #4]!
 800aee2:	4288      	cmp	r0, r1
 800aee4:	d3f4      	bcc.n	800aed0 <L_shift+0xc>
 800aee6:	bd70      	pop	{r4, r5, r6, pc}

0800aee8 <__match>:
 800aee8:	b530      	push	{r4, r5, lr}
 800aeea:	6803      	ldr	r3, [r0, #0]
 800aeec:	3301      	adds	r3, #1
 800aeee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aef2:	b914      	cbnz	r4, 800aefa <__match+0x12>
 800aef4:	6003      	str	r3, [r0, #0]
 800aef6:	2001      	movs	r0, #1
 800aef8:	bd30      	pop	{r4, r5, pc}
 800aefa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aefe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800af02:	2d19      	cmp	r5, #25
 800af04:	bf98      	it	ls
 800af06:	3220      	addls	r2, #32
 800af08:	42a2      	cmp	r2, r4
 800af0a:	d0f0      	beq.n	800aeee <__match+0x6>
 800af0c:	2000      	movs	r0, #0
 800af0e:	e7f3      	b.n	800aef8 <__match+0x10>

0800af10 <__hexnan>:
 800af10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af14:	680b      	ldr	r3, [r1, #0]
 800af16:	6801      	ldr	r1, [r0, #0]
 800af18:	115e      	asrs	r6, r3, #5
 800af1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800af1e:	f013 031f 	ands.w	r3, r3, #31
 800af22:	b087      	sub	sp, #28
 800af24:	bf18      	it	ne
 800af26:	3604      	addne	r6, #4
 800af28:	2500      	movs	r5, #0
 800af2a:	1f37      	subs	r7, r6, #4
 800af2c:	4682      	mov	sl, r0
 800af2e:	4690      	mov	r8, r2
 800af30:	9301      	str	r3, [sp, #4]
 800af32:	f846 5c04 	str.w	r5, [r6, #-4]
 800af36:	46b9      	mov	r9, r7
 800af38:	463c      	mov	r4, r7
 800af3a:	9502      	str	r5, [sp, #8]
 800af3c:	46ab      	mov	fp, r5
 800af3e:	784a      	ldrb	r2, [r1, #1]
 800af40:	1c4b      	adds	r3, r1, #1
 800af42:	9303      	str	r3, [sp, #12]
 800af44:	b342      	cbz	r2, 800af98 <__hexnan+0x88>
 800af46:	4610      	mov	r0, r2
 800af48:	9105      	str	r1, [sp, #20]
 800af4a:	9204      	str	r2, [sp, #16]
 800af4c:	f7ff fd76 	bl	800aa3c <__hexdig_fun>
 800af50:	2800      	cmp	r0, #0
 800af52:	d14f      	bne.n	800aff4 <__hexnan+0xe4>
 800af54:	9a04      	ldr	r2, [sp, #16]
 800af56:	9905      	ldr	r1, [sp, #20]
 800af58:	2a20      	cmp	r2, #32
 800af5a:	d818      	bhi.n	800af8e <__hexnan+0x7e>
 800af5c:	9b02      	ldr	r3, [sp, #8]
 800af5e:	459b      	cmp	fp, r3
 800af60:	dd13      	ble.n	800af8a <__hexnan+0x7a>
 800af62:	454c      	cmp	r4, r9
 800af64:	d206      	bcs.n	800af74 <__hexnan+0x64>
 800af66:	2d07      	cmp	r5, #7
 800af68:	dc04      	bgt.n	800af74 <__hexnan+0x64>
 800af6a:	462a      	mov	r2, r5
 800af6c:	4649      	mov	r1, r9
 800af6e:	4620      	mov	r0, r4
 800af70:	f7ff ffa8 	bl	800aec4 <L_shift>
 800af74:	4544      	cmp	r4, r8
 800af76:	d950      	bls.n	800b01a <__hexnan+0x10a>
 800af78:	2300      	movs	r3, #0
 800af7a:	f1a4 0904 	sub.w	r9, r4, #4
 800af7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800af82:	f8cd b008 	str.w	fp, [sp, #8]
 800af86:	464c      	mov	r4, r9
 800af88:	461d      	mov	r5, r3
 800af8a:	9903      	ldr	r1, [sp, #12]
 800af8c:	e7d7      	b.n	800af3e <__hexnan+0x2e>
 800af8e:	2a29      	cmp	r2, #41	; 0x29
 800af90:	d155      	bne.n	800b03e <__hexnan+0x12e>
 800af92:	3102      	adds	r1, #2
 800af94:	f8ca 1000 	str.w	r1, [sl]
 800af98:	f1bb 0f00 	cmp.w	fp, #0
 800af9c:	d04f      	beq.n	800b03e <__hexnan+0x12e>
 800af9e:	454c      	cmp	r4, r9
 800afa0:	d206      	bcs.n	800afb0 <__hexnan+0xa0>
 800afa2:	2d07      	cmp	r5, #7
 800afa4:	dc04      	bgt.n	800afb0 <__hexnan+0xa0>
 800afa6:	462a      	mov	r2, r5
 800afa8:	4649      	mov	r1, r9
 800afaa:	4620      	mov	r0, r4
 800afac:	f7ff ff8a 	bl	800aec4 <L_shift>
 800afb0:	4544      	cmp	r4, r8
 800afb2:	d934      	bls.n	800b01e <__hexnan+0x10e>
 800afb4:	f1a8 0204 	sub.w	r2, r8, #4
 800afb8:	4623      	mov	r3, r4
 800afba:	f853 1b04 	ldr.w	r1, [r3], #4
 800afbe:	f842 1f04 	str.w	r1, [r2, #4]!
 800afc2:	429f      	cmp	r7, r3
 800afc4:	d2f9      	bcs.n	800afba <__hexnan+0xaa>
 800afc6:	1b3b      	subs	r3, r7, r4
 800afc8:	f023 0303 	bic.w	r3, r3, #3
 800afcc:	3304      	adds	r3, #4
 800afce:	3e03      	subs	r6, #3
 800afd0:	3401      	adds	r4, #1
 800afd2:	42a6      	cmp	r6, r4
 800afd4:	bf38      	it	cc
 800afd6:	2304      	movcc	r3, #4
 800afd8:	4443      	add	r3, r8
 800afda:	2200      	movs	r2, #0
 800afdc:	f843 2b04 	str.w	r2, [r3], #4
 800afe0:	429f      	cmp	r7, r3
 800afe2:	d2fb      	bcs.n	800afdc <__hexnan+0xcc>
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	b91b      	cbnz	r3, 800aff0 <__hexnan+0xe0>
 800afe8:	4547      	cmp	r7, r8
 800afea:	d126      	bne.n	800b03a <__hexnan+0x12a>
 800afec:	2301      	movs	r3, #1
 800afee:	603b      	str	r3, [r7, #0]
 800aff0:	2005      	movs	r0, #5
 800aff2:	e025      	b.n	800b040 <__hexnan+0x130>
 800aff4:	3501      	adds	r5, #1
 800aff6:	2d08      	cmp	r5, #8
 800aff8:	f10b 0b01 	add.w	fp, fp, #1
 800affc:	dd06      	ble.n	800b00c <__hexnan+0xfc>
 800affe:	4544      	cmp	r4, r8
 800b000:	d9c3      	bls.n	800af8a <__hexnan+0x7a>
 800b002:	2300      	movs	r3, #0
 800b004:	f844 3c04 	str.w	r3, [r4, #-4]
 800b008:	2501      	movs	r5, #1
 800b00a:	3c04      	subs	r4, #4
 800b00c:	6822      	ldr	r2, [r4, #0]
 800b00e:	f000 000f 	and.w	r0, r0, #15
 800b012:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b016:	6020      	str	r0, [r4, #0]
 800b018:	e7b7      	b.n	800af8a <__hexnan+0x7a>
 800b01a:	2508      	movs	r5, #8
 800b01c:	e7b5      	b.n	800af8a <__hexnan+0x7a>
 800b01e:	9b01      	ldr	r3, [sp, #4]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d0df      	beq.n	800afe4 <__hexnan+0xd4>
 800b024:	f1c3 0320 	rsb	r3, r3, #32
 800b028:	f04f 32ff 	mov.w	r2, #4294967295
 800b02c:	40da      	lsrs	r2, r3
 800b02e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b032:	4013      	ands	r3, r2
 800b034:	f846 3c04 	str.w	r3, [r6, #-4]
 800b038:	e7d4      	b.n	800afe4 <__hexnan+0xd4>
 800b03a:	3f04      	subs	r7, #4
 800b03c:	e7d2      	b.n	800afe4 <__hexnan+0xd4>
 800b03e:	2004      	movs	r0, #4
 800b040:	b007      	add	sp, #28
 800b042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b046 <__ascii_mbtowc>:
 800b046:	b082      	sub	sp, #8
 800b048:	b901      	cbnz	r1, 800b04c <__ascii_mbtowc+0x6>
 800b04a:	a901      	add	r1, sp, #4
 800b04c:	b142      	cbz	r2, 800b060 <__ascii_mbtowc+0x1a>
 800b04e:	b14b      	cbz	r3, 800b064 <__ascii_mbtowc+0x1e>
 800b050:	7813      	ldrb	r3, [r2, #0]
 800b052:	600b      	str	r3, [r1, #0]
 800b054:	7812      	ldrb	r2, [r2, #0]
 800b056:	1e10      	subs	r0, r2, #0
 800b058:	bf18      	it	ne
 800b05a:	2001      	movne	r0, #1
 800b05c:	b002      	add	sp, #8
 800b05e:	4770      	bx	lr
 800b060:	4610      	mov	r0, r2
 800b062:	e7fb      	b.n	800b05c <__ascii_mbtowc+0x16>
 800b064:	f06f 0001 	mvn.w	r0, #1
 800b068:	e7f8      	b.n	800b05c <__ascii_mbtowc+0x16>

0800b06a <_realloc_r>:
 800b06a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b06e:	4680      	mov	r8, r0
 800b070:	4614      	mov	r4, r2
 800b072:	460e      	mov	r6, r1
 800b074:	b921      	cbnz	r1, 800b080 <_realloc_r+0x16>
 800b076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b07a:	4611      	mov	r1, r2
 800b07c:	f7fd baae 	b.w	80085dc <_malloc_r>
 800b080:	b92a      	cbnz	r2, 800b08e <_realloc_r+0x24>
 800b082:	f7fd fa37 	bl	80084f4 <_free_r>
 800b086:	4625      	mov	r5, r4
 800b088:	4628      	mov	r0, r5
 800b08a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b08e:	f000 f8b6 	bl	800b1fe <_malloc_usable_size_r>
 800b092:	4284      	cmp	r4, r0
 800b094:	4607      	mov	r7, r0
 800b096:	d802      	bhi.n	800b09e <_realloc_r+0x34>
 800b098:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b09c:	d812      	bhi.n	800b0c4 <_realloc_r+0x5a>
 800b09e:	4621      	mov	r1, r4
 800b0a0:	4640      	mov	r0, r8
 800b0a2:	f7fd fa9b 	bl	80085dc <_malloc_r>
 800b0a6:	4605      	mov	r5, r0
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	d0ed      	beq.n	800b088 <_realloc_r+0x1e>
 800b0ac:	42bc      	cmp	r4, r7
 800b0ae:	4622      	mov	r2, r4
 800b0b0:	4631      	mov	r1, r6
 800b0b2:	bf28      	it	cs
 800b0b4:	463a      	movcs	r2, r7
 800b0b6:	f7ff fc25 	bl	800a904 <memcpy>
 800b0ba:	4631      	mov	r1, r6
 800b0bc:	4640      	mov	r0, r8
 800b0be:	f7fd fa19 	bl	80084f4 <_free_r>
 800b0c2:	e7e1      	b.n	800b088 <_realloc_r+0x1e>
 800b0c4:	4635      	mov	r5, r6
 800b0c6:	e7df      	b.n	800b088 <_realloc_r+0x1e>

0800b0c8 <_strtoul_l.constprop.0>:
 800b0c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b0cc:	4f36      	ldr	r7, [pc, #216]	; (800b1a8 <_strtoul_l.constprop.0+0xe0>)
 800b0ce:	4686      	mov	lr, r0
 800b0d0:	460d      	mov	r5, r1
 800b0d2:	4628      	mov	r0, r5
 800b0d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0d8:	5d3e      	ldrb	r6, [r7, r4]
 800b0da:	f016 0608 	ands.w	r6, r6, #8
 800b0de:	d1f8      	bne.n	800b0d2 <_strtoul_l.constprop.0+0xa>
 800b0e0:	2c2d      	cmp	r4, #45	; 0x2d
 800b0e2:	d130      	bne.n	800b146 <_strtoul_l.constprop.0+0x7e>
 800b0e4:	782c      	ldrb	r4, [r5, #0]
 800b0e6:	2601      	movs	r6, #1
 800b0e8:	1c85      	adds	r5, r0, #2
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d057      	beq.n	800b19e <_strtoul_l.constprop.0+0xd6>
 800b0ee:	2b10      	cmp	r3, #16
 800b0f0:	d109      	bne.n	800b106 <_strtoul_l.constprop.0+0x3e>
 800b0f2:	2c30      	cmp	r4, #48	; 0x30
 800b0f4:	d107      	bne.n	800b106 <_strtoul_l.constprop.0+0x3e>
 800b0f6:	7828      	ldrb	r0, [r5, #0]
 800b0f8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b0fc:	2858      	cmp	r0, #88	; 0x58
 800b0fe:	d149      	bne.n	800b194 <_strtoul_l.constprop.0+0xcc>
 800b100:	786c      	ldrb	r4, [r5, #1]
 800b102:	2310      	movs	r3, #16
 800b104:	3502      	adds	r5, #2
 800b106:	f04f 38ff 	mov.w	r8, #4294967295
 800b10a:	2700      	movs	r7, #0
 800b10c:	fbb8 f8f3 	udiv	r8, r8, r3
 800b110:	fb03 f908 	mul.w	r9, r3, r8
 800b114:	ea6f 0909 	mvn.w	r9, r9
 800b118:	4638      	mov	r0, r7
 800b11a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b11e:	f1bc 0f09 	cmp.w	ip, #9
 800b122:	d815      	bhi.n	800b150 <_strtoul_l.constprop.0+0x88>
 800b124:	4664      	mov	r4, ip
 800b126:	42a3      	cmp	r3, r4
 800b128:	dd23      	ble.n	800b172 <_strtoul_l.constprop.0+0xaa>
 800b12a:	f1b7 3fff 	cmp.w	r7, #4294967295
 800b12e:	d007      	beq.n	800b140 <_strtoul_l.constprop.0+0x78>
 800b130:	4580      	cmp	r8, r0
 800b132:	d31b      	bcc.n	800b16c <_strtoul_l.constprop.0+0xa4>
 800b134:	d101      	bne.n	800b13a <_strtoul_l.constprop.0+0x72>
 800b136:	45a1      	cmp	r9, r4
 800b138:	db18      	blt.n	800b16c <_strtoul_l.constprop.0+0xa4>
 800b13a:	fb00 4003 	mla	r0, r0, r3, r4
 800b13e:	2701      	movs	r7, #1
 800b140:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b144:	e7e9      	b.n	800b11a <_strtoul_l.constprop.0+0x52>
 800b146:	2c2b      	cmp	r4, #43	; 0x2b
 800b148:	bf04      	itt	eq
 800b14a:	782c      	ldrbeq	r4, [r5, #0]
 800b14c:	1c85      	addeq	r5, r0, #2
 800b14e:	e7cc      	b.n	800b0ea <_strtoul_l.constprop.0+0x22>
 800b150:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b154:	f1bc 0f19 	cmp.w	ip, #25
 800b158:	d801      	bhi.n	800b15e <_strtoul_l.constprop.0+0x96>
 800b15a:	3c37      	subs	r4, #55	; 0x37
 800b15c:	e7e3      	b.n	800b126 <_strtoul_l.constprop.0+0x5e>
 800b15e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b162:	f1bc 0f19 	cmp.w	ip, #25
 800b166:	d804      	bhi.n	800b172 <_strtoul_l.constprop.0+0xaa>
 800b168:	3c57      	subs	r4, #87	; 0x57
 800b16a:	e7dc      	b.n	800b126 <_strtoul_l.constprop.0+0x5e>
 800b16c:	f04f 37ff 	mov.w	r7, #4294967295
 800b170:	e7e6      	b.n	800b140 <_strtoul_l.constprop.0+0x78>
 800b172:	1c7b      	adds	r3, r7, #1
 800b174:	d106      	bne.n	800b184 <_strtoul_l.constprop.0+0xbc>
 800b176:	2322      	movs	r3, #34	; 0x22
 800b178:	f8ce 3000 	str.w	r3, [lr]
 800b17c:	4638      	mov	r0, r7
 800b17e:	b932      	cbnz	r2, 800b18e <_strtoul_l.constprop.0+0xc6>
 800b180:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b184:	b106      	cbz	r6, 800b188 <_strtoul_l.constprop.0+0xc0>
 800b186:	4240      	negs	r0, r0
 800b188:	2a00      	cmp	r2, #0
 800b18a:	d0f9      	beq.n	800b180 <_strtoul_l.constprop.0+0xb8>
 800b18c:	b107      	cbz	r7, 800b190 <_strtoul_l.constprop.0+0xc8>
 800b18e:	1e69      	subs	r1, r5, #1
 800b190:	6011      	str	r1, [r2, #0]
 800b192:	e7f5      	b.n	800b180 <_strtoul_l.constprop.0+0xb8>
 800b194:	2430      	movs	r4, #48	; 0x30
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1b5      	bne.n	800b106 <_strtoul_l.constprop.0+0x3e>
 800b19a:	2308      	movs	r3, #8
 800b19c:	e7b3      	b.n	800b106 <_strtoul_l.constprop.0+0x3e>
 800b19e:	2c30      	cmp	r4, #48	; 0x30
 800b1a0:	d0a9      	beq.n	800b0f6 <_strtoul_l.constprop.0+0x2e>
 800b1a2:	230a      	movs	r3, #10
 800b1a4:	e7af      	b.n	800b106 <_strtoul_l.constprop.0+0x3e>
 800b1a6:	bf00      	nop
 800b1a8:	0800bac1 	.word	0x0800bac1

0800b1ac <_strtoul_r>:
 800b1ac:	f7ff bf8c 	b.w	800b0c8 <_strtoul_l.constprop.0>

0800b1b0 <__ascii_wctomb>:
 800b1b0:	b149      	cbz	r1, 800b1c6 <__ascii_wctomb+0x16>
 800b1b2:	2aff      	cmp	r2, #255	; 0xff
 800b1b4:	bf85      	ittet	hi
 800b1b6:	238a      	movhi	r3, #138	; 0x8a
 800b1b8:	6003      	strhi	r3, [r0, #0]
 800b1ba:	700a      	strbls	r2, [r1, #0]
 800b1bc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b1c0:	bf98      	it	ls
 800b1c2:	2001      	movls	r0, #1
 800b1c4:	4770      	bx	lr
 800b1c6:	4608      	mov	r0, r1
 800b1c8:	4770      	bx	lr
	...

0800b1cc <fiprintf>:
 800b1cc:	b40e      	push	{r1, r2, r3}
 800b1ce:	b503      	push	{r0, r1, lr}
 800b1d0:	4601      	mov	r1, r0
 800b1d2:	ab03      	add	r3, sp, #12
 800b1d4:	4805      	ldr	r0, [pc, #20]	; (800b1ec <fiprintf+0x20>)
 800b1d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1da:	6800      	ldr	r0, [r0, #0]
 800b1dc:	9301      	str	r3, [sp, #4]
 800b1de:	f000 f83f 	bl	800b260 <_vfiprintf_r>
 800b1e2:	b002      	add	sp, #8
 800b1e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1e8:	b003      	add	sp, #12
 800b1ea:	4770      	bx	lr
 800b1ec:	20000064 	.word	0x20000064

0800b1f0 <abort>:
 800b1f0:	b508      	push	{r3, lr}
 800b1f2:	2006      	movs	r0, #6
 800b1f4:	f000 fa0c 	bl	800b610 <raise>
 800b1f8:	2001      	movs	r0, #1
 800b1fa:	f7f6 fc59 	bl	8001ab0 <_exit>

0800b1fe <_malloc_usable_size_r>:
 800b1fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b202:	1f18      	subs	r0, r3, #4
 800b204:	2b00      	cmp	r3, #0
 800b206:	bfbc      	itt	lt
 800b208:	580b      	ldrlt	r3, [r1, r0]
 800b20a:	18c0      	addlt	r0, r0, r3
 800b20c:	4770      	bx	lr

0800b20e <__sfputc_r>:
 800b20e:	6893      	ldr	r3, [r2, #8]
 800b210:	3b01      	subs	r3, #1
 800b212:	2b00      	cmp	r3, #0
 800b214:	b410      	push	{r4}
 800b216:	6093      	str	r3, [r2, #8]
 800b218:	da08      	bge.n	800b22c <__sfputc_r+0x1e>
 800b21a:	6994      	ldr	r4, [r2, #24]
 800b21c:	42a3      	cmp	r3, r4
 800b21e:	db01      	blt.n	800b224 <__sfputc_r+0x16>
 800b220:	290a      	cmp	r1, #10
 800b222:	d103      	bne.n	800b22c <__sfputc_r+0x1e>
 800b224:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b228:	f000 b934 	b.w	800b494 <__swbuf_r>
 800b22c:	6813      	ldr	r3, [r2, #0]
 800b22e:	1c58      	adds	r0, r3, #1
 800b230:	6010      	str	r0, [r2, #0]
 800b232:	7019      	strb	r1, [r3, #0]
 800b234:	4608      	mov	r0, r1
 800b236:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <__sfputs_r>:
 800b23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23e:	4606      	mov	r6, r0
 800b240:	460f      	mov	r7, r1
 800b242:	4614      	mov	r4, r2
 800b244:	18d5      	adds	r5, r2, r3
 800b246:	42ac      	cmp	r4, r5
 800b248:	d101      	bne.n	800b24e <__sfputs_r+0x12>
 800b24a:	2000      	movs	r0, #0
 800b24c:	e007      	b.n	800b25e <__sfputs_r+0x22>
 800b24e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b252:	463a      	mov	r2, r7
 800b254:	4630      	mov	r0, r6
 800b256:	f7ff ffda 	bl	800b20e <__sfputc_r>
 800b25a:	1c43      	adds	r3, r0, #1
 800b25c:	d1f3      	bne.n	800b246 <__sfputs_r+0xa>
 800b25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b260 <_vfiprintf_r>:
 800b260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b264:	460d      	mov	r5, r1
 800b266:	b09d      	sub	sp, #116	; 0x74
 800b268:	4614      	mov	r4, r2
 800b26a:	4698      	mov	r8, r3
 800b26c:	4606      	mov	r6, r0
 800b26e:	b118      	cbz	r0, 800b278 <_vfiprintf_r+0x18>
 800b270:	6a03      	ldr	r3, [r0, #32]
 800b272:	b90b      	cbnz	r3, 800b278 <_vfiprintf_r+0x18>
 800b274:	f7fc f964 	bl	8007540 <__sinit>
 800b278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b27a:	07d9      	lsls	r1, r3, #31
 800b27c:	d405      	bmi.n	800b28a <_vfiprintf_r+0x2a>
 800b27e:	89ab      	ldrh	r3, [r5, #12]
 800b280:	059a      	lsls	r2, r3, #22
 800b282:	d402      	bmi.n	800b28a <_vfiprintf_r+0x2a>
 800b284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b286:	f7fc fab2 	bl	80077ee <__retarget_lock_acquire_recursive>
 800b28a:	89ab      	ldrh	r3, [r5, #12]
 800b28c:	071b      	lsls	r3, r3, #28
 800b28e:	d501      	bpl.n	800b294 <_vfiprintf_r+0x34>
 800b290:	692b      	ldr	r3, [r5, #16]
 800b292:	b99b      	cbnz	r3, 800b2bc <_vfiprintf_r+0x5c>
 800b294:	4629      	mov	r1, r5
 800b296:	4630      	mov	r0, r6
 800b298:	f000 f93a 	bl	800b510 <__swsetup_r>
 800b29c:	b170      	cbz	r0, 800b2bc <_vfiprintf_r+0x5c>
 800b29e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2a0:	07dc      	lsls	r4, r3, #31
 800b2a2:	d504      	bpl.n	800b2ae <_vfiprintf_r+0x4e>
 800b2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2a8:	b01d      	add	sp, #116	; 0x74
 800b2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ae:	89ab      	ldrh	r3, [r5, #12]
 800b2b0:	0598      	lsls	r0, r3, #22
 800b2b2:	d4f7      	bmi.n	800b2a4 <_vfiprintf_r+0x44>
 800b2b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2b6:	f7fc fa9b 	bl	80077f0 <__retarget_lock_release_recursive>
 800b2ba:	e7f3      	b.n	800b2a4 <_vfiprintf_r+0x44>
 800b2bc:	2300      	movs	r3, #0
 800b2be:	9309      	str	r3, [sp, #36]	; 0x24
 800b2c0:	2320      	movs	r3, #32
 800b2c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2ca:	2330      	movs	r3, #48	; 0x30
 800b2cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b480 <_vfiprintf_r+0x220>
 800b2d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2d4:	f04f 0901 	mov.w	r9, #1
 800b2d8:	4623      	mov	r3, r4
 800b2da:	469a      	mov	sl, r3
 800b2dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2e0:	b10a      	cbz	r2, 800b2e6 <_vfiprintf_r+0x86>
 800b2e2:	2a25      	cmp	r2, #37	; 0x25
 800b2e4:	d1f9      	bne.n	800b2da <_vfiprintf_r+0x7a>
 800b2e6:	ebba 0b04 	subs.w	fp, sl, r4
 800b2ea:	d00b      	beq.n	800b304 <_vfiprintf_r+0xa4>
 800b2ec:	465b      	mov	r3, fp
 800b2ee:	4622      	mov	r2, r4
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	f7ff ffa2 	bl	800b23c <__sfputs_r>
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	f000 80a9 	beq.w	800b450 <_vfiprintf_r+0x1f0>
 800b2fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b300:	445a      	add	r2, fp
 800b302:	9209      	str	r2, [sp, #36]	; 0x24
 800b304:	f89a 3000 	ldrb.w	r3, [sl]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f000 80a1 	beq.w	800b450 <_vfiprintf_r+0x1f0>
 800b30e:	2300      	movs	r3, #0
 800b310:	f04f 32ff 	mov.w	r2, #4294967295
 800b314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b318:	f10a 0a01 	add.w	sl, sl, #1
 800b31c:	9304      	str	r3, [sp, #16]
 800b31e:	9307      	str	r3, [sp, #28]
 800b320:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b324:	931a      	str	r3, [sp, #104]	; 0x68
 800b326:	4654      	mov	r4, sl
 800b328:	2205      	movs	r2, #5
 800b32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b32e:	4854      	ldr	r0, [pc, #336]	; (800b480 <_vfiprintf_r+0x220>)
 800b330:	f7f4 ff4e 	bl	80001d0 <memchr>
 800b334:	9a04      	ldr	r2, [sp, #16]
 800b336:	b9d8      	cbnz	r0, 800b370 <_vfiprintf_r+0x110>
 800b338:	06d1      	lsls	r1, r2, #27
 800b33a:	bf44      	itt	mi
 800b33c:	2320      	movmi	r3, #32
 800b33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b342:	0713      	lsls	r3, r2, #28
 800b344:	bf44      	itt	mi
 800b346:	232b      	movmi	r3, #43	; 0x2b
 800b348:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b34c:	f89a 3000 	ldrb.w	r3, [sl]
 800b350:	2b2a      	cmp	r3, #42	; 0x2a
 800b352:	d015      	beq.n	800b380 <_vfiprintf_r+0x120>
 800b354:	9a07      	ldr	r2, [sp, #28]
 800b356:	4654      	mov	r4, sl
 800b358:	2000      	movs	r0, #0
 800b35a:	f04f 0c0a 	mov.w	ip, #10
 800b35e:	4621      	mov	r1, r4
 800b360:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b364:	3b30      	subs	r3, #48	; 0x30
 800b366:	2b09      	cmp	r3, #9
 800b368:	d94d      	bls.n	800b406 <_vfiprintf_r+0x1a6>
 800b36a:	b1b0      	cbz	r0, 800b39a <_vfiprintf_r+0x13a>
 800b36c:	9207      	str	r2, [sp, #28]
 800b36e:	e014      	b.n	800b39a <_vfiprintf_r+0x13a>
 800b370:	eba0 0308 	sub.w	r3, r0, r8
 800b374:	fa09 f303 	lsl.w	r3, r9, r3
 800b378:	4313      	orrs	r3, r2
 800b37a:	9304      	str	r3, [sp, #16]
 800b37c:	46a2      	mov	sl, r4
 800b37e:	e7d2      	b.n	800b326 <_vfiprintf_r+0xc6>
 800b380:	9b03      	ldr	r3, [sp, #12]
 800b382:	1d19      	adds	r1, r3, #4
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	9103      	str	r1, [sp, #12]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	bfbb      	ittet	lt
 800b38c:	425b      	neglt	r3, r3
 800b38e:	f042 0202 	orrlt.w	r2, r2, #2
 800b392:	9307      	strge	r3, [sp, #28]
 800b394:	9307      	strlt	r3, [sp, #28]
 800b396:	bfb8      	it	lt
 800b398:	9204      	strlt	r2, [sp, #16]
 800b39a:	7823      	ldrb	r3, [r4, #0]
 800b39c:	2b2e      	cmp	r3, #46	; 0x2e
 800b39e:	d10c      	bne.n	800b3ba <_vfiprintf_r+0x15a>
 800b3a0:	7863      	ldrb	r3, [r4, #1]
 800b3a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b3a4:	d134      	bne.n	800b410 <_vfiprintf_r+0x1b0>
 800b3a6:	9b03      	ldr	r3, [sp, #12]
 800b3a8:	1d1a      	adds	r2, r3, #4
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	9203      	str	r2, [sp, #12]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	bfb8      	it	lt
 800b3b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3b6:	3402      	adds	r4, #2
 800b3b8:	9305      	str	r3, [sp, #20]
 800b3ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b490 <_vfiprintf_r+0x230>
 800b3be:	7821      	ldrb	r1, [r4, #0]
 800b3c0:	2203      	movs	r2, #3
 800b3c2:	4650      	mov	r0, sl
 800b3c4:	f7f4 ff04 	bl	80001d0 <memchr>
 800b3c8:	b138      	cbz	r0, 800b3da <_vfiprintf_r+0x17a>
 800b3ca:	9b04      	ldr	r3, [sp, #16]
 800b3cc:	eba0 000a 	sub.w	r0, r0, sl
 800b3d0:	2240      	movs	r2, #64	; 0x40
 800b3d2:	4082      	lsls	r2, r0
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	3401      	adds	r4, #1
 800b3d8:	9304      	str	r3, [sp, #16]
 800b3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3de:	4829      	ldr	r0, [pc, #164]	; (800b484 <_vfiprintf_r+0x224>)
 800b3e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3e4:	2206      	movs	r2, #6
 800b3e6:	f7f4 fef3 	bl	80001d0 <memchr>
 800b3ea:	2800      	cmp	r0, #0
 800b3ec:	d03f      	beq.n	800b46e <_vfiprintf_r+0x20e>
 800b3ee:	4b26      	ldr	r3, [pc, #152]	; (800b488 <_vfiprintf_r+0x228>)
 800b3f0:	bb1b      	cbnz	r3, 800b43a <_vfiprintf_r+0x1da>
 800b3f2:	9b03      	ldr	r3, [sp, #12]
 800b3f4:	3307      	adds	r3, #7
 800b3f6:	f023 0307 	bic.w	r3, r3, #7
 800b3fa:	3308      	adds	r3, #8
 800b3fc:	9303      	str	r3, [sp, #12]
 800b3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b400:	443b      	add	r3, r7
 800b402:	9309      	str	r3, [sp, #36]	; 0x24
 800b404:	e768      	b.n	800b2d8 <_vfiprintf_r+0x78>
 800b406:	fb0c 3202 	mla	r2, ip, r2, r3
 800b40a:	460c      	mov	r4, r1
 800b40c:	2001      	movs	r0, #1
 800b40e:	e7a6      	b.n	800b35e <_vfiprintf_r+0xfe>
 800b410:	2300      	movs	r3, #0
 800b412:	3401      	adds	r4, #1
 800b414:	9305      	str	r3, [sp, #20]
 800b416:	4619      	mov	r1, r3
 800b418:	f04f 0c0a 	mov.w	ip, #10
 800b41c:	4620      	mov	r0, r4
 800b41e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b422:	3a30      	subs	r2, #48	; 0x30
 800b424:	2a09      	cmp	r2, #9
 800b426:	d903      	bls.n	800b430 <_vfiprintf_r+0x1d0>
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d0c6      	beq.n	800b3ba <_vfiprintf_r+0x15a>
 800b42c:	9105      	str	r1, [sp, #20]
 800b42e:	e7c4      	b.n	800b3ba <_vfiprintf_r+0x15a>
 800b430:	fb0c 2101 	mla	r1, ip, r1, r2
 800b434:	4604      	mov	r4, r0
 800b436:	2301      	movs	r3, #1
 800b438:	e7f0      	b.n	800b41c <_vfiprintf_r+0x1bc>
 800b43a:	ab03      	add	r3, sp, #12
 800b43c:	9300      	str	r3, [sp, #0]
 800b43e:	462a      	mov	r2, r5
 800b440:	4b12      	ldr	r3, [pc, #72]	; (800b48c <_vfiprintf_r+0x22c>)
 800b442:	a904      	add	r1, sp, #16
 800b444:	4630      	mov	r0, r6
 800b446:	f7fb fa19 	bl	800687c <_printf_float>
 800b44a:	4607      	mov	r7, r0
 800b44c:	1c78      	adds	r0, r7, #1
 800b44e:	d1d6      	bne.n	800b3fe <_vfiprintf_r+0x19e>
 800b450:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b452:	07d9      	lsls	r1, r3, #31
 800b454:	d405      	bmi.n	800b462 <_vfiprintf_r+0x202>
 800b456:	89ab      	ldrh	r3, [r5, #12]
 800b458:	059a      	lsls	r2, r3, #22
 800b45a:	d402      	bmi.n	800b462 <_vfiprintf_r+0x202>
 800b45c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b45e:	f7fc f9c7 	bl	80077f0 <__retarget_lock_release_recursive>
 800b462:	89ab      	ldrh	r3, [r5, #12]
 800b464:	065b      	lsls	r3, r3, #25
 800b466:	f53f af1d 	bmi.w	800b2a4 <_vfiprintf_r+0x44>
 800b46a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b46c:	e71c      	b.n	800b2a8 <_vfiprintf_r+0x48>
 800b46e:	ab03      	add	r3, sp, #12
 800b470:	9300      	str	r3, [sp, #0]
 800b472:	462a      	mov	r2, r5
 800b474:	4b05      	ldr	r3, [pc, #20]	; (800b48c <_vfiprintf_r+0x22c>)
 800b476:	a904      	add	r1, sp, #16
 800b478:	4630      	mov	r0, r6
 800b47a:	f7fb fca3 	bl	8006dc4 <_printf_i>
 800b47e:	e7e4      	b.n	800b44a <_vfiprintf_r+0x1ea>
 800b480:	0800bbc1 	.word	0x0800bbc1
 800b484:	0800bbcb 	.word	0x0800bbcb
 800b488:	0800687d 	.word	0x0800687d
 800b48c:	0800b23d 	.word	0x0800b23d
 800b490:	0800bbc7 	.word	0x0800bbc7

0800b494 <__swbuf_r>:
 800b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b496:	460e      	mov	r6, r1
 800b498:	4614      	mov	r4, r2
 800b49a:	4605      	mov	r5, r0
 800b49c:	b118      	cbz	r0, 800b4a6 <__swbuf_r+0x12>
 800b49e:	6a03      	ldr	r3, [r0, #32]
 800b4a0:	b90b      	cbnz	r3, 800b4a6 <__swbuf_r+0x12>
 800b4a2:	f7fc f84d 	bl	8007540 <__sinit>
 800b4a6:	69a3      	ldr	r3, [r4, #24]
 800b4a8:	60a3      	str	r3, [r4, #8]
 800b4aa:	89a3      	ldrh	r3, [r4, #12]
 800b4ac:	071a      	lsls	r2, r3, #28
 800b4ae:	d525      	bpl.n	800b4fc <__swbuf_r+0x68>
 800b4b0:	6923      	ldr	r3, [r4, #16]
 800b4b2:	b31b      	cbz	r3, 800b4fc <__swbuf_r+0x68>
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	6922      	ldr	r2, [r4, #16]
 800b4b8:	1a98      	subs	r0, r3, r2
 800b4ba:	6963      	ldr	r3, [r4, #20]
 800b4bc:	b2f6      	uxtb	r6, r6
 800b4be:	4283      	cmp	r3, r0
 800b4c0:	4637      	mov	r7, r6
 800b4c2:	dc04      	bgt.n	800b4ce <__swbuf_r+0x3a>
 800b4c4:	4621      	mov	r1, r4
 800b4c6:	4628      	mov	r0, r5
 800b4c8:	f7ff f956 	bl	800a778 <_fflush_r>
 800b4cc:	b9e0      	cbnz	r0, 800b508 <__swbuf_r+0x74>
 800b4ce:	68a3      	ldr	r3, [r4, #8]
 800b4d0:	3b01      	subs	r3, #1
 800b4d2:	60a3      	str	r3, [r4, #8]
 800b4d4:	6823      	ldr	r3, [r4, #0]
 800b4d6:	1c5a      	adds	r2, r3, #1
 800b4d8:	6022      	str	r2, [r4, #0]
 800b4da:	701e      	strb	r6, [r3, #0]
 800b4dc:	6962      	ldr	r2, [r4, #20]
 800b4de:	1c43      	adds	r3, r0, #1
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d004      	beq.n	800b4ee <__swbuf_r+0x5a>
 800b4e4:	89a3      	ldrh	r3, [r4, #12]
 800b4e6:	07db      	lsls	r3, r3, #31
 800b4e8:	d506      	bpl.n	800b4f8 <__swbuf_r+0x64>
 800b4ea:	2e0a      	cmp	r6, #10
 800b4ec:	d104      	bne.n	800b4f8 <__swbuf_r+0x64>
 800b4ee:	4621      	mov	r1, r4
 800b4f0:	4628      	mov	r0, r5
 800b4f2:	f7ff f941 	bl	800a778 <_fflush_r>
 800b4f6:	b938      	cbnz	r0, 800b508 <__swbuf_r+0x74>
 800b4f8:	4638      	mov	r0, r7
 800b4fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4fc:	4621      	mov	r1, r4
 800b4fe:	4628      	mov	r0, r5
 800b500:	f000 f806 	bl	800b510 <__swsetup_r>
 800b504:	2800      	cmp	r0, #0
 800b506:	d0d5      	beq.n	800b4b4 <__swbuf_r+0x20>
 800b508:	f04f 37ff 	mov.w	r7, #4294967295
 800b50c:	e7f4      	b.n	800b4f8 <__swbuf_r+0x64>
	...

0800b510 <__swsetup_r>:
 800b510:	b538      	push	{r3, r4, r5, lr}
 800b512:	4b2a      	ldr	r3, [pc, #168]	; (800b5bc <__swsetup_r+0xac>)
 800b514:	4605      	mov	r5, r0
 800b516:	6818      	ldr	r0, [r3, #0]
 800b518:	460c      	mov	r4, r1
 800b51a:	b118      	cbz	r0, 800b524 <__swsetup_r+0x14>
 800b51c:	6a03      	ldr	r3, [r0, #32]
 800b51e:	b90b      	cbnz	r3, 800b524 <__swsetup_r+0x14>
 800b520:	f7fc f80e 	bl	8007540 <__sinit>
 800b524:	89a3      	ldrh	r3, [r4, #12]
 800b526:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b52a:	0718      	lsls	r0, r3, #28
 800b52c:	d422      	bmi.n	800b574 <__swsetup_r+0x64>
 800b52e:	06d9      	lsls	r1, r3, #27
 800b530:	d407      	bmi.n	800b542 <__swsetup_r+0x32>
 800b532:	2309      	movs	r3, #9
 800b534:	602b      	str	r3, [r5, #0]
 800b536:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b53a:	81a3      	strh	r3, [r4, #12]
 800b53c:	f04f 30ff 	mov.w	r0, #4294967295
 800b540:	e034      	b.n	800b5ac <__swsetup_r+0x9c>
 800b542:	0758      	lsls	r0, r3, #29
 800b544:	d512      	bpl.n	800b56c <__swsetup_r+0x5c>
 800b546:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b548:	b141      	cbz	r1, 800b55c <__swsetup_r+0x4c>
 800b54a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b54e:	4299      	cmp	r1, r3
 800b550:	d002      	beq.n	800b558 <__swsetup_r+0x48>
 800b552:	4628      	mov	r0, r5
 800b554:	f7fc ffce 	bl	80084f4 <_free_r>
 800b558:	2300      	movs	r3, #0
 800b55a:	6363      	str	r3, [r4, #52]	; 0x34
 800b55c:	89a3      	ldrh	r3, [r4, #12]
 800b55e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b562:	81a3      	strh	r3, [r4, #12]
 800b564:	2300      	movs	r3, #0
 800b566:	6063      	str	r3, [r4, #4]
 800b568:	6923      	ldr	r3, [r4, #16]
 800b56a:	6023      	str	r3, [r4, #0]
 800b56c:	89a3      	ldrh	r3, [r4, #12]
 800b56e:	f043 0308 	orr.w	r3, r3, #8
 800b572:	81a3      	strh	r3, [r4, #12]
 800b574:	6923      	ldr	r3, [r4, #16]
 800b576:	b94b      	cbnz	r3, 800b58c <__swsetup_r+0x7c>
 800b578:	89a3      	ldrh	r3, [r4, #12]
 800b57a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b57e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b582:	d003      	beq.n	800b58c <__swsetup_r+0x7c>
 800b584:	4621      	mov	r1, r4
 800b586:	4628      	mov	r0, r5
 800b588:	f000 f884 	bl	800b694 <__smakebuf_r>
 800b58c:	89a0      	ldrh	r0, [r4, #12]
 800b58e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b592:	f010 0301 	ands.w	r3, r0, #1
 800b596:	d00a      	beq.n	800b5ae <__swsetup_r+0x9e>
 800b598:	2300      	movs	r3, #0
 800b59a:	60a3      	str	r3, [r4, #8]
 800b59c:	6963      	ldr	r3, [r4, #20]
 800b59e:	425b      	negs	r3, r3
 800b5a0:	61a3      	str	r3, [r4, #24]
 800b5a2:	6923      	ldr	r3, [r4, #16]
 800b5a4:	b943      	cbnz	r3, 800b5b8 <__swsetup_r+0xa8>
 800b5a6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b5aa:	d1c4      	bne.n	800b536 <__swsetup_r+0x26>
 800b5ac:	bd38      	pop	{r3, r4, r5, pc}
 800b5ae:	0781      	lsls	r1, r0, #30
 800b5b0:	bf58      	it	pl
 800b5b2:	6963      	ldrpl	r3, [r4, #20]
 800b5b4:	60a3      	str	r3, [r4, #8]
 800b5b6:	e7f4      	b.n	800b5a2 <__swsetup_r+0x92>
 800b5b8:	2000      	movs	r0, #0
 800b5ba:	e7f7      	b.n	800b5ac <__swsetup_r+0x9c>
 800b5bc:	20000064 	.word	0x20000064

0800b5c0 <_raise_r>:
 800b5c0:	291f      	cmp	r1, #31
 800b5c2:	b538      	push	{r3, r4, r5, lr}
 800b5c4:	4604      	mov	r4, r0
 800b5c6:	460d      	mov	r5, r1
 800b5c8:	d904      	bls.n	800b5d4 <_raise_r+0x14>
 800b5ca:	2316      	movs	r3, #22
 800b5cc:	6003      	str	r3, [r0, #0]
 800b5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d2:	bd38      	pop	{r3, r4, r5, pc}
 800b5d4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b5d6:	b112      	cbz	r2, 800b5de <_raise_r+0x1e>
 800b5d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5dc:	b94b      	cbnz	r3, 800b5f2 <_raise_r+0x32>
 800b5de:	4620      	mov	r0, r4
 800b5e0:	f000 f830 	bl	800b644 <_getpid_r>
 800b5e4:	462a      	mov	r2, r5
 800b5e6:	4601      	mov	r1, r0
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5ee:	f000 b817 	b.w	800b620 <_kill_r>
 800b5f2:	2b01      	cmp	r3, #1
 800b5f4:	d00a      	beq.n	800b60c <_raise_r+0x4c>
 800b5f6:	1c59      	adds	r1, r3, #1
 800b5f8:	d103      	bne.n	800b602 <_raise_r+0x42>
 800b5fa:	2316      	movs	r3, #22
 800b5fc:	6003      	str	r3, [r0, #0]
 800b5fe:	2001      	movs	r0, #1
 800b600:	e7e7      	b.n	800b5d2 <_raise_r+0x12>
 800b602:	2400      	movs	r4, #0
 800b604:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b608:	4628      	mov	r0, r5
 800b60a:	4798      	blx	r3
 800b60c:	2000      	movs	r0, #0
 800b60e:	e7e0      	b.n	800b5d2 <_raise_r+0x12>

0800b610 <raise>:
 800b610:	4b02      	ldr	r3, [pc, #8]	; (800b61c <raise+0xc>)
 800b612:	4601      	mov	r1, r0
 800b614:	6818      	ldr	r0, [r3, #0]
 800b616:	f7ff bfd3 	b.w	800b5c0 <_raise_r>
 800b61a:	bf00      	nop
 800b61c:	20000064 	.word	0x20000064

0800b620 <_kill_r>:
 800b620:	b538      	push	{r3, r4, r5, lr}
 800b622:	4d07      	ldr	r5, [pc, #28]	; (800b640 <_kill_r+0x20>)
 800b624:	2300      	movs	r3, #0
 800b626:	4604      	mov	r4, r0
 800b628:	4608      	mov	r0, r1
 800b62a:	4611      	mov	r1, r2
 800b62c:	602b      	str	r3, [r5, #0]
 800b62e:	f7f6 fa2f 	bl	8001a90 <_kill>
 800b632:	1c43      	adds	r3, r0, #1
 800b634:	d102      	bne.n	800b63c <_kill_r+0x1c>
 800b636:	682b      	ldr	r3, [r5, #0]
 800b638:	b103      	cbz	r3, 800b63c <_kill_r+0x1c>
 800b63a:	6023      	str	r3, [r4, #0]
 800b63c:	bd38      	pop	{r3, r4, r5, pc}
 800b63e:	bf00      	nop
 800b640:	200005dc 	.word	0x200005dc

0800b644 <_getpid_r>:
 800b644:	f7f6 ba1c 	b.w	8001a80 <_getpid>

0800b648 <__swhatbuf_r>:
 800b648:	b570      	push	{r4, r5, r6, lr}
 800b64a:	460c      	mov	r4, r1
 800b64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b650:	2900      	cmp	r1, #0
 800b652:	b096      	sub	sp, #88	; 0x58
 800b654:	4615      	mov	r5, r2
 800b656:	461e      	mov	r6, r3
 800b658:	da0d      	bge.n	800b676 <__swhatbuf_r+0x2e>
 800b65a:	89a3      	ldrh	r3, [r4, #12]
 800b65c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b660:	f04f 0100 	mov.w	r1, #0
 800b664:	bf0c      	ite	eq
 800b666:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b66a:	2340      	movne	r3, #64	; 0x40
 800b66c:	2000      	movs	r0, #0
 800b66e:	6031      	str	r1, [r6, #0]
 800b670:	602b      	str	r3, [r5, #0]
 800b672:	b016      	add	sp, #88	; 0x58
 800b674:	bd70      	pop	{r4, r5, r6, pc}
 800b676:	466a      	mov	r2, sp
 800b678:	f000 f848 	bl	800b70c <_fstat_r>
 800b67c:	2800      	cmp	r0, #0
 800b67e:	dbec      	blt.n	800b65a <__swhatbuf_r+0x12>
 800b680:	9901      	ldr	r1, [sp, #4]
 800b682:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b686:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b68a:	4259      	negs	r1, r3
 800b68c:	4159      	adcs	r1, r3
 800b68e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b692:	e7eb      	b.n	800b66c <__swhatbuf_r+0x24>

0800b694 <__smakebuf_r>:
 800b694:	898b      	ldrh	r3, [r1, #12]
 800b696:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b698:	079d      	lsls	r5, r3, #30
 800b69a:	4606      	mov	r6, r0
 800b69c:	460c      	mov	r4, r1
 800b69e:	d507      	bpl.n	800b6b0 <__smakebuf_r+0x1c>
 800b6a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b6a4:	6023      	str	r3, [r4, #0]
 800b6a6:	6123      	str	r3, [r4, #16]
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	6163      	str	r3, [r4, #20]
 800b6ac:	b002      	add	sp, #8
 800b6ae:	bd70      	pop	{r4, r5, r6, pc}
 800b6b0:	ab01      	add	r3, sp, #4
 800b6b2:	466a      	mov	r2, sp
 800b6b4:	f7ff ffc8 	bl	800b648 <__swhatbuf_r>
 800b6b8:	9900      	ldr	r1, [sp, #0]
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	4630      	mov	r0, r6
 800b6be:	f7fc ff8d 	bl	80085dc <_malloc_r>
 800b6c2:	b948      	cbnz	r0, 800b6d8 <__smakebuf_r+0x44>
 800b6c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6c8:	059a      	lsls	r2, r3, #22
 800b6ca:	d4ef      	bmi.n	800b6ac <__smakebuf_r+0x18>
 800b6cc:	f023 0303 	bic.w	r3, r3, #3
 800b6d0:	f043 0302 	orr.w	r3, r3, #2
 800b6d4:	81a3      	strh	r3, [r4, #12]
 800b6d6:	e7e3      	b.n	800b6a0 <__smakebuf_r+0xc>
 800b6d8:	89a3      	ldrh	r3, [r4, #12]
 800b6da:	6020      	str	r0, [r4, #0]
 800b6dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6e0:	81a3      	strh	r3, [r4, #12]
 800b6e2:	9b00      	ldr	r3, [sp, #0]
 800b6e4:	6163      	str	r3, [r4, #20]
 800b6e6:	9b01      	ldr	r3, [sp, #4]
 800b6e8:	6120      	str	r0, [r4, #16]
 800b6ea:	b15b      	cbz	r3, 800b704 <__smakebuf_r+0x70>
 800b6ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	f000 f81d 	bl	800b730 <_isatty_r>
 800b6f6:	b128      	cbz	r0, 800b704 <__smakebuf_r+0x70>
 800b6f8:	89a3      	ldrh	r3, [r4, #12]
 800b6fa:	f023 0303 	bic.w	r3, r3, #3
 800b6fe:	f043 0301 	orr.w	r3, r3, #1
 800b702:	81a3      	strh	r3, [r4, #12]
 800b704:	89a3      	ldrh	r3, [r4, #12]
 800b706:	431d      	orrs	r5, r3
 800b708:	81a5      	strh	r5, [r4, #12]
 800b70a:	e7cf      	b.n	800b6ac <__smakebuf_r+0x18>

0800b70c <_fstat_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	4d07      	ldr	r5, [pc, #28]	; (800b72c <_fstat_r+0x20>)
 800b710:	2300      	movs	r3, #0
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	4611      	mov	r1, r2
 800b718:	602b      	str	r3, [r5, #0]
 800b71a:	f7f6 fa18 	bl	8001b4e <_fstat>
 800b71e:	1c43      	adds	r3, r0, #1
 800b720:	d102      	bne.n	800b728 <_fstat_r+0x1c>
 800b722:	682b      	ldr	r3, [r5, #0]
 800b724:	b103      	cbz	r3, 800b728 <_fstat_r+0x1c>
 800b726:	6023      	str	r3, [r4, #0]
 800b728:	bd38      	pop	{r3, r4, r5, pc}
 800b72a:	bf00      	nop
 800b72c:	200005dc 	.word	0x200005dc

0800b730 <_isatty_r>:
 800b730:	b538      	push	{r3, r4, r5, lr}
 800b732:	4d06      	ldr	r5, [pc, #24]	; (800b74c <_isatty_r+0x1c>)
 800b734:	2300      	movs	r3, #0
 800b736:	4604      	mov	r4, r0
 800b738:	4608      	mov	r0, r1
 800b73a:	602b      	str	r3, [r5, #0]
 800b73c:	f7f6 fa17 	bl	8001b6e <_isatty>
 800b740:	1c43      	adds	r3, r0, #1
 800b742:	d102      	bne.n	800b74a <_isatty_r+0x1a>
 800b744:	682b      	ldr	r3, [r5, #0]
 800b746:	b103      	cbz	r3, 800b74a <_isatty_r+0x1a>
 800b748:	6023      	str	r3, [r4, #0]
 800b74a:	bd38      	pop	{r3, r4, r5, pc}
 800b74c:	200005dc 	.word	0x200005dc

0800b750 <_init>:
 800b750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b752:	bf00      	nop
 800b754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b756:	bc08      	pop	{r3}
 800b758:	469e      	mov	lr, r3
 800b75a:	4770      	bx	lr

0800b75c <_fini>:
 800b75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75e:	bf00      	nop
 800b760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b762:	bc08      	pop	{r3}
 800b764:	469e      	mov	lr, r3
 800b766:	4770      	bx	lr
