<?xml version='1.0' encoding='UTF-8'?><map version="2.0"><mapID target="Chapter+5:+Mapping+and+Simulation" url="chapter-5-mapping-and-simulation.html" default="no"/><mapID target="Curs+2" url="curs-2.html" default="no"/><mapID target="Chapter-5-Mapping-and-Simulation.md" url="chapter-5-mapping-and-simulation.html" default="no"/><mapID target="PAC3a" url="pac3a.html" default="no"/><mapID target="Chapter-4-Pin-assignment" url="chapter-4-pin-assignment.html" default="no"/><mapID target="CERI1.md" url="ceri1.html" default="no"/><mapID target="Extra-FPGAs.md" url="extra-fpgas.html" default="no"/><mapID target="Chapter 4: Pin assignment" url="chapter-4-pin-assignment.html" default="no"/><mapID target="Chapter 6: Place, route, flash!" url="chapter-6-place-route-flash.html" default="no"/><mapID target="Curs10.md" url="curs10.html" default="no"/><mapID target="Chapter 5: Mapping and Simulation" url="chapter-5-mapping-and-simulation.html" default="no"/><mapID target="An-3-Sem-2" url="an-3-sem-2.html" default="no"/><mapID target="Lab-1" url="lab-1.html" default="no"/><mapID target="An-3-Sem-1" url="an-3-sem-1.html" default="no"/><mapID target="Chapter 3: Verilog" url="chapter-3-verilog.html" default="no"/><mapID target="Curs13.md" url="curs13.html" default="no"/><mapID target="Chapter+4:+Pin+assignment" url="chapter-4-pin-assignment.html" default="no"/><mapID target="Curs10_ceri1" url="curs10-ceri1.html" default="no"/><mapID target="An+3+Sem+2" url="an-3-sem-2.html" default="no"/><mapID target="An+3+Sem+1" url="an-3-sem-1.html" default="no"/><mapID target="Chapter+1:+Identifying+datasheets" url="chapter-1-identifying-datasheets.html" default="no"/><mapID target="Verilog" url="chapter-1.html" default="no"/><mapID target="Lattice-Diamond.md" url="lattice-diamond.html" default="no"/><mapID target="Chapter 1: Identifying datasheets" url="chapter-1-identifying-datasheets.html" default="no"/><mapID target="SA.md" url="sa.html" default="no"/><mapID target="An-3-Sem-2.md" url="an-3-sem-2.html" default="no"/><mapID target="PAC.md" url="pac.html" default="no"/><mapID target="SA2" url="sa2.html" default="no"/><mapID target="Chapter-2-Project-creation" url="chapter-2-project-creation.html" default="no"/><mapID target="Curs-2.md" url="curs-2.html" default="no"/><mapID target="Chapter-6-Place-route-flash" url="chapter-6-place-route-flash.html" default="no"/><mapID target="Lab-1.md" url="lab-1.html" default="no"/><mapID target="Chapter-1.md" url="chapter-1.html" default="no"/><mapID target="Curs-12" url="curs-12.html" default="no"/><mapID target="Curs+13" url="curs13.html" default="no"/><mapID target="Curs-11" url="curs-11.html" default="no"/><mapID target="Curs+12" url="curs-12.html" default="no"/><mapID target="Curs+11" url="curs10.html" default="no"/><mapID target="Curs+11" url="curs-11.html" default="no"/><mapID target="Chapter 2: Project creation" url="chapter-2-project-creation.html" default="no"/><mapID target="Chapter-1" url="chapter-1.html" default="no"/><mapID target="Curs-2" url="curs-2.html" default="no"/><mapID target="Chapter-1-Identifying-datasheets" url="chapter-1-identifying-datasheets.html" default="no"/><mapID target="Curs10" url="curs10.html" default="no"/><mapID target="Curs11" url="curs10-ceri1.html" default="no"/><mapID target="Curs10_ceri1.md" url="curs10-ceri1.html" default="no"/><mapID target="SA" url="sa.html" default="no"/><mapID target="Lattice-Diamond" url="lattice-diamond.html" default="no"/><mapID target="Curs-12.md" url="curs-12.html" default="no"/><mapID target="Curs13" url="curs13.html" default="no"/><mapID target="Lab+1" url="lab-1.html" default="no"/><mapID target="Lattice+Diamond" url="lattice-diamond.html" default="no"/><mapID target="Chapter+2:+Project+creation" url="chapter-2-project-creation.html" default="no"/><mapID target="Extra+-+FPGAs" url="extra-fpgas.html" default="no"/><mapID target="Default-topic" url="default-topic.html" default="yes"/><mapID target="Default-topic.md" url="default-topic.html" default="yes"/><mapID target="Curs 2" url="curs-2.html" default="no"/><mapID target="An 3 Sem 2" url="an-3-sem-2.html" default="no"/><mapID target="An 3 Sem 1" url="an-3-sem-1.html" default="no"/><mapID target="Lab 1" url="lab-1.html" default="no"/><mapID target="Chapter-5-Mapping-and-Simulation" url="chapter-5-mapping-and-simulation.html" default="no"/><mapID target="PAC3a.md" url="pac3a.html" default="no"/><mapID target="CERI1" url="ceri1.html" default="no"/><mapID target="Lattice Diamond" url="lattice-diamond.html" default="no"/><mapID target="Overview" url="default-topic.html" default="no"/><mapID target="Curs 13" url="curs13.html" default="no"/><mapID target="SA2.md" url="sa2.html" default="no"/><mapID target="Extra-FPGAs" url="extra-fpgas.html" default="no"/><mapID target="Curs 12" url="curs-12.html" default="no"/><mapID target="Curs 11" url="curs10.html" default="no"/><mapID target="Curs 11" url="curs-11.html" default="no"/><mapID target="Curs-11.md" url="curs-11.html" default="no"/><mapID target="Chapter-3-Verilog.md" url="chapter-3-verilog.html" default="no"/><mapID target="Chapter+3:+Verilog" url="chapter-3-verilog.html" default="no"/><mapID target="PAC" url="pac.html" default="no"/><mapID target="Chapter-1-Identifying-datasheets.md" url="chapter-1-identifying-datasheets.html" default="no"/><mapID target="Chapter-4-Pin-assignment.md" url="chapter-4-pin-assignment.html" default="no"/><mapID target="Chapter-2-Project-creation.md" url="chapter-2-project-creation.html" default="no"/><mapID target="Chapter-6-Place-route-flash.md" url="chapter-6-place-route-flash.html" default="no"/><mapID target="Chapter+6:+Place,+route,+flash!" url="chapter-6-place-route-flash.html" default="no"/><mapID target="Chapter-3-Verilog" url="chapter-3-verilog.html" default="no"/><mapID target="Extra - FPGAs" url="extra-fpgas.html" default="no"/><mapID target="An-3-Sem-1.md" url="an-3-sem-1.html" default="no"/></map>