<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1650351029" LaunchIncrCheckpoint="$PPRDIR/synth_1/design_2_wrapper.dcp" LaunchWriteIncrSynthDcp="true">
  <File Type="VDS-TIMING-PB" Name="design_2_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_2_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="design_2_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_2_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_2_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="design_2_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_2_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="design_2_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="design_2_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../ip_repo/common/data_processor.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ip_repo/common/led_driver.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ip_repo/common/iobuf.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ip_repo/common/iobuf_xil.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2/design_2.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../fromCharles/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd"/>
        <Attr Name="ImportTime" Val="1649207123"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_2/hdl/design_2_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_2_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/gyro_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../fromCharles/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/constrs_2/new/gyro_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1649129152"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/new/gyro_constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/synth_1/design_2_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_2_SPI_ip_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_led_driver_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_RxFIFO_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axis_switch_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axis_switch_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axis_stream_txfifo_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_BiDirChannels_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_data_processor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_iobuf_xil_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axis_switch_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axis_switch_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_2_axi_dma_0_0"/>
</GenRun>
