// Seed: 462158661
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = ~id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_2 = (1'h0);
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
endmodule
