cscope 15 /mnt/SOURCE/Source/STM32_ESP01_AT_Driver/Example               0002026894
	@Template/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

69 !
deföed
(
STM32F411xE
Ë&& !deföed(
STM32F412xG
Ë&& !deföed(
STM32F413_423xx
Ë&& !deföed(
STM32F446xx
Ë&& !
	$deföed
(
STM32F469_479xx
)

107 #ifde‡
STM32F40XX


108 
	#STM32F40_41xxx


	)

112 #ifde‡
STM32F427X


113 
	#STM32F427_437xx


	)

120 #i‡!
	`deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

121 !
	`deföed
(
STM32F411xE
Ë&& !deföed(
STM32F412xG
Ë&& !deföed(
STM32F413_423xx
Ë&& !deföed(
STM32F446xx
Ë&& !
	$deföed
(
STM32F469_479xx
)

125 #i‡!
	`deföed
 (
USE_STDPERIPH_DRIVER
)

141 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
) || \

142 
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| 
	$deföed
(
STM32F469_479xx
)

143 #i‡!
	`deföed
 (
HSE_VALUE
)

144 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

146 #ñi‡
	`deföed
 (
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

147 #i‡!
	`deföed
 (
HSE_VALUE
)

148 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

155 #i‡!
	`deföed
 (
HSE_STARTUP_TIMEOUT
)

156 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x05000Ë

	)

159 #i‡!
	`deföed
 (
HSI_VALUE
)

160 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

166 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

167 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08Ë

	)

168 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00Ë

	)

169 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

170 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

171 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

172 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

173 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

186 
	#__CM4_REV
 0x0001

	)

187 
	#__MPU_PRESENT
 1

	)

188 
	#__NVIC_PRIO_BITS
 4

	)

189 
	#__Víd‹_SysTickC⁄fig
 0

	)

190 
	#__FPU_PRESENT
 1

	)

196 
	eIRQn


199 
N⁄MaskabÀI¡_IRQn
 = -14,

200 
Mem‹yM™agemít_IRQn
 = -12,

201 
BusFau…_IRQn
 = -11,

202 
UßgeFau…_IRQn
 = -10,

203 
SVCÆl_IRQn
 = -5,

204 
DebugM⁄ô‹_IRQn
 = -4,

205 
PídSV_IRQn
 = -2,

206 
SysTick_IRQn
 = -1,

208 
WWDG_IRQn
 = 0,

209 
PVD_IRQn
 = 1,

210 
TAMP_STAMP_IRQn
 = 2,

211 
RTC_WKUP_IRQn
 = 3,

212 
FLASH_IRQn
 = 4,

213 
RCC_IRQn
 = 5,

214 
EXTI0_IRQn
 = 6,

215 
EXTI1_IRQn
 = 7,

216 
EXTI2_IRQn
 = 8,

217 
EXTI3_IRQn
 = 9,

218 
EXTI4_IRQn
 = 10,

219 
DMA1_Såóm0_IRQn
 = 11,

220 
DMA1_Såóm1_IRQn
 = 12,

221 
DMA1_Såóm2_IRQn
 = 13,

222 
DMA1_Såóm3_IRQn
 = 14,

223 
DMA1_Såóm4_IRQn
 = 15,

224 
DMA1_Såóm5_IRQn
 = 16,

225 
DMA1_Såóm6_IRQn
 = 17,

226 
ADC_IRQn
 = 18,

228 #i‡
	`deföed
(
STM32F40_41xxx
)

229 
CAN1_TX_IRQn
 = 19,

230 
CAN1_RX0_IRQn
 = 20,

231 
CAN1_RX1_IRQn
 = 21,

232 
CAN1_SCE_IRQn
 = 22,

233 
EXTI9_5_IRQn
 = 23,

234 
TIM1_BRK_TIM9_IRQn
 = 24,

235 
TIM1_UP_TIM10_IRQn
 = 25,

236 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

237 
TIM1_CC_IRQn
 = 27,

238 
TIM2_IRQn
 = 28,

239 
TIM3_IRQn
 = 29,

240 
TIM4_IRQn
 = 30,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
I2C2_EV_IRQn
 = 33,

244 
I2C2_ER_IRQn
 = 34,

245 
SPI1_IRQn
 = 35,

246 
SPI2_IRQn
 = 36,

247 
USART1_IRQn
 = 37,

248 
USART2_IRQn
 = 38,

249 
USART3_IRQn
 = 39,

250 
EXTI15_10_IRQn
 = 40,

251 
RTC_Aœrm_IRQn
 = 41,

252 
OTG_FS_WKUP_IRQn
 = 42,

253 
TIM8_BRK_TIM12_IRQn
 = 43,

254 
TIM8_UP_TIM13_IRQn
 = 44,

255 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

256 
TIM8_CC_IRQn
 = 46,

257 
DMA1_Såóm7_IRQn
 = 47,

258 
FSMC_IRQn
 = 48,

259 
SDIO_IRQn
 = 49,

260 
TIM5_IRQn
 = 50,

261 
SPI3_IRQn
 = 51,

262 
UART4_IRQn
 = 52,

263 
UART5_IRQn
 = 53,

264 
TIM6_DAC_IRQn
 = 54,

265 
TIM7_IRQn
 = 55,

266 
DMA2_Såóm0_IRQn
 = 56,

267 
DMA2_Såóm1_IRQn
 = 57,

268 
DMA2_Såóm2_IRQn
 = 58,

269 
DMA2_Såóm3_IRQn
 = 59,

270 
DMA2_Såóm4_IRQn
 = 60,

271 
ETH_IRQn
 = 61,

272 
ETH_WKUP_IRQn
 = 62,

273 
CAN2_TX_IRQn
 = 63,

274 
CAN2_RX0_IRQn
 = 64,

275 
CAN2_RX1_IRQn
 = 65,

276 
CAN2_SCE_IRQn
 = 66,

277 
OTG_FS_IRQn
 = 67,

278 
DMA2_Såóm5_IRQn
 = 68,

279 
DMA2_Såóm6_IRQn
 = 69,

280 
DMA2_Såóm7_IRQn
 = 70,

281 
USART6_IRQn
 = 71,

282 
I2C3_EV_IRQn
 = 72,

283 
I2C3_ER_IRQn
 = 73,

284 
OTG_HS_EP1_OUT_IRQn
 = 74,

285 
OTG_HS_EP1_IN_IRQn
 = 75,

286 
OTG_HS_WKUP_IRQn
 = 76,

287 
OTG_HS_IRQn
 = 77,

288 
DCMI_IRQn
 = 78,

289 
CRYP_IRQn
 = 79,

290 
HASH_RNG_IRQn
 = 80,

291 
FPU_IRQn
 = 81

294 #i‡
	`deföed
(
STM32F427_437xx
)

295 
CAN1_TX_IRQn
 = 19,

296 
CAN1_RX0_IRQn
 = 20,

297 
CAN1_RX1_IRQn
 = 21,

298 
CAN1_SCE_IRQn
 = 22,

299 
EXTI9_5_IRQn
 = 23,

300 
TIM1_BRK_TIM9_IRQn
 = 24,

301 
TIM1_UP_TIM10_IRQn
 = 25,

302 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

303 
TIM1_CC_IRQn
 = 27,

304 
TIM2_IRQn
 = 28,

305 
TIM3_IRQn
 = 29,

306 
TIM4_IRQn
 = 30,

307 
I2C1_EV_IRQn
 = 31,

308 
I2C1_ER_IRQn
 = 32,

309 
I2C2_EV_IRQn
 = 33,

310 
I2C2_ER_IRQn
 = 34,

311 
SPI1_IRQn
 = 35,

312 
SPI2_IRQn
 = 36,

313 
USART1_IRQn
 = 37,

314 
USART2_IRQn
 = 38,

315 
USART3_IRQn
 = 39,

316 
EXTI15_10_IRQn
 = 40,

317 
RTC_Aœrm_IRQn
 = 41,

318 
OTG_FS_WKUP_IRQn
 = 42,

319 
TIM8_BRK_TIM12_IRQn
 = 43,

320 
TIM8_UP_TIM13_IRQn
 = 44,

321 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

322 
TIM8_CC_IRQn
 = 46,

323 
DMA1_Såóm7_IRQn
 = 47,

324 
FMC_IRQn
 = 48,

325 
SDIO_IRQn
 = 49,

326 
TIM5_IRQn
 = 50,

327 
SPI3_IRQn
 = 51,

328 
UART4_IRQn
 = 52,

329 
UART5_IRQn
 = 53,

330 
TIM6_DAC_IRQn
 = 54,

331 
TIM7_IRQn
 = 55,

332 
DMA2_Såóm0_IRQn
 = 56,

333 
DMA2_Såóm1_IRQn
 = 57,

334 
DMA2_Såóm2_IRQn
 = 58,

335 
DMA2_Såóm3_IRQn
 = 59,

336 
DMA2_Såóm4_IRQn
 = 60,

337 
ETH_IRQn
 = 61,

338 
ETH_WKUP_IRQn
 = 62,

339 
CAN2_TX_IRQn
 = 63,

340 
CAN2_RX0_IRQn
 = 64,

341 
CAN2_RX1_IRQn
 = 65,

342 
CAN2_SCE_IRQn
 = 66,

343 
OTG_FS_IRQn
 = 67,

344 
DMA2_Såóm5_IRQn
 = 68,

345 
DMA2_Såóm6_IRQn
 = 69,

346 
DMA2_Såóm7_IRQn
 = 70,

347 
USART6_IRQn
 = 71,

348 
I2C3_EV_IRQn
 = 72,

349 
I2C3_ER_IRQn
 = 73,

350 
OTG_HS_EP1_OUT_IRQn
 = 74,

351 
OTG_HS_EP1_IN_IRQn
 = 75,

352 
OTG_HS_WKUP_IRQn
 = 76,

353 
OTG_HS_IRQn
 = 77,

354 
DCMI_IRQn
 = 78,

355 
CRYP_IRQn
 = 79,

356 
HASH_RNG_IRQn
 = 80,

357 
FPU_IRQn
 = 81,

358 
UART7_IRQn
 = 82,

359 
UART8_IRQn
 = 83,

360 
SPI4_IRQn
 = 84,

361 
SPI5_IRQn
 = 85,

362 
SPI6_IRQn
 = 86,

363 
SAI1_IRQn
 = 87,

364 
DMA2D_IRQn
 = 90

367 #i‡
	`deföed
(
STM32F429_439xx
)

368 
CAN1_TX_IRQn
 = 19,

369 
CAN1_RX0_IRQn
 = 20,

370 
CAN1_RX1_IRQn
 = 21,

371 
CAN1_SCE_IRQn
 = 22,

372 
EXTI9_5_IRQn
 = 23,

373 
TIM1_BRK_TIM9_IRQn
 = 24,

374 
TIM1_UP_TIM10_IRQn
 = 25,

375 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

376 
TIM1_CC_IRQn
 = 27,

377 
TIM2_IRQn
 = 28,

378 
TIM3_IRQn
 = 29,

379 
TIM4_IRQn
 = 30,

380 
I2C1_EV_IRQn
 = 31,

381 
I2C1_ER_IRQn
 = 32,

382 
I2C2_EV_IRQn
 = 33,

383 
I2C2_ER_IRQn
 = 34,

384 
SPI1_IRQn
 = 35,

385 
SPI2_IRQn
 = 36,

386 
USART1_IRQn
 = 37,

387 
USART2_IRQn
 = 38,

388 
USART3_IRQn
 = 39,

389 
EXTI15_10_IRQn
 = 40,

390 
RTC_Aœrm_IRQn
 = 41,

391 
OTG_FS_WKUP_IRQn
 = 42,

392 
TIM8_BRK_TIM12_IRQn
 = 43,

393 
TIM8_UP_TIM13_IRQn
 = 44,

394 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

395 
TIM8_CC_IRQn
 = 46,

396 
DMA1_Såóm7_IRQn
 = 47,

397 
FMC_IRQn
 = 48,

398 
SDIO_IRQn
 = 49,

399 
TIM5_IRQn
 = 50,

400 
SPI3_IRQn
 = 51,

401 
UART4_IRQn
 = 52,

402 
UART5_IRQn
 = 53,

403 
TIM6_DAC_IRQn
 = 54,

404 
TIM7_IRQn
 = 55,

405 
DMA2_Såóm0_IRQn
 = 56,

406 
DMA2_Såóm1_IRQn
 = 57,

407 
DMA2_Såóm2_IRQn
 = 58,

408 
DMA2_Såóm3_IRQn
 = 59,

409 
DMA2_Såóm4_IRQn
 = 60,

410 
ETH_IRQn
 = 61,

411 
ETH_WKUP_IRQn
 = 62,

412 
CAN2_TX_IRQn
 = 63,

413 
CAN2_RX0_IRQn
 = 64,

414 
CAN2_RX1_IRQn
 = 65,

415 
CAN2_SCE_IRQn
 = 66,

416 
OTG_FS_IRQn
 = 67,

417 
DMA2_Såóm5_IRQn
 = 68,

418 
DMA2_Såóm6_IRQn
 = 69,

419 
DMA2_Såóm7_IRQn
 = 70,

420 
USART6_IRQn
 = 71,

421 
I2C3_EV_IRQn
 = 72,

422 
I2C3_ER_IRQn
 = 73,

423 
OTG_HS_EP1_OUT_IRQn
 = 74,

424 
OTG_HS_EP1_IN_IRQn
 = 75,

425 
OTG_HS_WKUP_IRQn
 = 76,

426 
OTG_HS_IRQn
 = 77,

427 
DCMI_IRQn
 = 78,

428 
CRYP_IRQn
 = 79,

429 
HASH_RNG_IRQn
 = 80,

430 
FPU_IRQn
 = 81,

431 
UART7_IRQn
 = 82,

432 
UART8_IRQn
 = 83,

433 
SPI4_IRQn
 = 84,

434 
SPI5_IRQn
 = 85,

435 
SPI6_IRQn
 = 86,

436 
SAI1_IRQn
 = 87,

437 
LTDC_IRQn
 = 88,

438 
LTDC_ER_IRQn
 = 89,

439 
DMA2D_IRQn
 = 90

442 #i‡
	`deföed
(
STM32F410xx
)

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_TIM9_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
I2C1_EV_IRQn
 = 31,

449 
I2C1_ER_IRQn
 = 32,

450 
I2C2_EV_IRQn
 = 33,

451 
I2C2_ER_IRQn
 = 34,

452 
SPI1_IRQn
 = 35,

453 
SPI2_IRQn
 = 36,

454 
USART1_IRQn
 = 37,

455 
USART2_IRQn
 = 38,

456 
EXTI15_10_IRQn
 = 40,

457 
RTC_Aœrm_IRQn
 = 41,

458 
DMA1_Såóm7_IRQn
 = 47,

459 
TIM5_IRQn
 = 50,

460 
TIM6_DAC_IRQn
 = 54,

461 
DMA2_Såóm0_IRQn
 = 56,

462 
DMA2_Såóm1_IRQn
 = 57,

463 
DMA2_Såóm2_IRQn
 = 58,

464 
DMA2_Såóm3_IRQn
 = 59,

465 
DMA2_Såóm4_IRQn
 = 60,

466 
DMA2_Såóm5_IRQn
 = 68,

467 
DMA2_Såóm6_IRQn
 = 69,

468 
DMA2_Såóm7_IRQn
 = 70,

469 
USART6_IRQn
 = 71,

470 
RNG_IRQn
 = 80,

471 
FPU_IRQn
 = 81,

472 
SPI5_IRQn
 = 85,

473 
FMPI2C1_EV_IRQn
 = 95,

474 
FMPI2C1_ER_IRQn
 = 96,

475 
LPTIM1_IRQn
 = 97

478 #i‡
	`deföed
(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

479 
EXTI9_5_IRQn
 = 23,

480 
TIM1_BRK_TIM9_IRQn
 = 24,

481 
TIM1_UP_TIM10_IRQn
 = 25,

482 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

483 
TIM1_CC_IRQn
 = 27,

484 
TIM2_IRQn
 = 28,

485 
TIM3_IRQn
 = 29,

486 
TIM4_IRQn
 = 30,

487 
I2C1_EV_IRQn
 = 31,

488 
I2C1_ER_IRQn
 = 32,

489 
I2C2_EV_IRQn
 = 33,

490 
I2C2_ER_IRQn
 = 34,

491 
SPI1_IRQn
 = 35,

492 
SPI2_IRQn
 = 36,

493 
USART1_IRQn
 = 37,

494 
USART2_IRQn
 = 38,

495 
EXTI15_10_IRQn
 = 40,

496 
RTC_Aœrm_IRQn
 = 41,

497 
OTG_FS_WKUP_IRQn
 = 42,

498 
DMA1_Såóm7_IRQn
 = 47,

499 
SDIO_IRQn
 = 49,

500 
TIM5_IRQn
 = 50,

501 
SPI3_IRQn
 = 51,

502 
DMA2_Såóm0_IRQn
 = 56,

503 
DMA2_Såóm1_IRQn
 = 57,

504 
DMA2_Såóm2_IRQn
 = 58,

505 
DMA2_Såóm3_IRQn
 = 59,

506 
DMA2_Såóm4_IRQn
 = 60,

507 
OTG_FS_IRQn
 = 67,

508 
DMA2_Såóm5_IRQn
 = 68,

509 
DMA2_Såóm6_IRQn
 = 69,

510 
DMA2_Såóm7_IRQn
 = 70,

511 
USART6_IRQn
 = 71,

512 
I2C3_EV_IRQn
 = 72,

513 
I2C3_ER_IRQn
 = 73,

514 
FPU_IRQn
 = 81,

515 #i‡
	`deföed
(
STM32F401xx
)

516 
SPI4_IRQn
 = 84

518 #i‡
	`deföed
(
STM32F411xE
)

519 
SPI4_IRQn
 = 84,

520 
SPI5_IRQn
 = 85

524 #i‡
	`deföed
(
STM32F469_479xx
)

525 
CAN1_TX_IRQn
 = 19,

526 
CAN1_RX0_IRQn
 = 20,

527 
CAN1_RX1_IRQn
 = 21,

528 
CAN1_SCE_IRQn
 = 22,

529 
EXTI9_5_IRQn
 = 23,

530 
TIM1_BRK_TIM9_IRQn
 = 24,

531 
TIM1_UP_TIM10_IRQn
 = 25,

532 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

533 
TIM1_CC_IRQn
 = 27,

534 
TIM2_IRQn
 = 28,

535 
TIM3_IRQn
 = 29,

536 
TIM4_IRQn
 = 30,

537 
I2C1_EV_IRQn
 = 31,

538 
I2C1_ER_IRQn
 = 32,

539 
I2C2_EV_IRQn
 = 33,

540 
I2C2_ER_IRQn
 = 34,

541 
SPI1_IRQn
 = 35,

542 
SPI2_IRQn
 = 36,

543 
USART1_IRQn
 = 37,

544 
USART2_IRQn
 = 38,

545 
USART3_IRQn
 = 39,

546 
EXTI15_10_IRQn
 = 40,

547 
RTC_Aœrm_IRQn
 = 41,

548 
OTG_FS_WKUP_IRQn
 = 42,

549 
TIM8_BRK_TIM12_IRQn
 = 43,

550 
TIM8_UP_TIM13_IRQn
 = 44,

551 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

552 
TIM8_CC_IRQn
 = 46,

553 
DMA1_Såóm7_IRQn
 = 47,

554 
FMC_IRQn
 = 48,

555 
SDIO_IRQn
 = 49,

556 
TIM5_IRQn
 = 50,

557 
SPI3_IRQn
 = 51,

558 
UART4_IRQn
 = 52,

559 
UART5_IRQn
 = 53,

560 
TIM6_DAC_IRQn
 = 54,

561 
TIM7_IRQn
 = 55,

562 
DMA2_Såóm0_IRQn
 = 56,

563 
DMA2_Såóm1_IRQn
 = 57,

564 
DMA2_Såóm2_IRQn
 = 58,

565 
DMA2_Såóm3_IRQn
 = 59,

566 
DMA2_Såóm4_IRQn
 = 60,

567 
ETH_IRQn
 = 61,

568 
ETH_WKUP_IRQn
 = 62,

569 
CAN2_TX_IRQn
 = 63,

570 
CAN2_RX0_IRQn
 = 64,

571 
CAN2_RX1_IRQn
 = 65,

572 
CAN2_SCE_IRQn
 = 66,

573 
OTG_FS_IRQn
 = 67,

574 
DMA2_Såóm5_IRQn
 = 68,

575 
DMA2_Såóm6_IRQn
 = 69,

576 
DMA2_Såóm7_IRQn
 = 70,

577 
USART6_IRQn
 = 71,

578 
I2C3_EV_IRQn
 = 72,

579 
I2C3_ER_IRQn
 = 73,

580 
OTG_HS_EP1_OUT_IRQn
 = 74,

581 
OTG_HS_EP1_IN_IRQn
 = 75,

582 
OTG_HS_WKUP_IRQn
 = 76,

583 
OTG_HS_IRQn
 = 77,

584 
DCMI_IRQn
 = 78,

585 
CRYP_IRQn
 = 79,

586 
HASH_RNG_IRQn
 = 80,

587 
FPU_IRQn
 = 81,

588 
UART7_IRQn
 = 82,

589 
UART8_IRQn
 = 83,

590 
SPI4_IRQn
 = 84,

591 
SPI5_IRQn
 = 85,

592 
SPI6_IRQn
 = 86,

593 
SAI1_IRQn
 = 87,

594 
LTDC_IRQn
 = 88,

595 
LTDC_ER_IRQn
 = 89,

596 
DMA2D_IRQn
 = 90,

597 
QUADSPI_IRQn
 = 91,

598 
DSI_IRQn
 = 92

601 #i‡
	`deföed
(
STM32F446xx
)

602 
CAN1_TX_IRQn
 = 19,

603 
CAN1_RX0_IRQn
 = 20,

604 
CAN1_RX1_IRQn
 = 21,

605 
CAN1_SCE_IRQn
 = 22,

606 
EXTI9_5_IRQn
 = 23,

607 
TIM1_BRK_TIM9_IRQn
 = 24,

608 
TIM1_UP_TIM10_IRQn
 = 25,

609 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

610 
TIM1_CC_IRQn
 = 27,

611 
TIM2_IRQn
 = 28,

612 
TIM3_IRQn
 = 29,

613 
TIM4_IRQn
 = 30,

614 
I2C1_EV_IRQn
 = 31,

615 
I2C1_ER_IRQn
 = 32,

616 
I2C2_EV_IRQn
 = 33,

617 
I2C2_ER_IRQn
 = 34,

618 
SPI1_IRQn
 = 35,

619 
SPI2_IRQn
 = 36,

620 
USART1_IRQn
 = 37,

621 
USART2_IRQn
 = 38,

622 
USART3_IRQn
 = 39,

623 
EXTI15_10_IRQn
 = 40,

624 
RTC_Aœrm_IRQn
 = 41,

625 
OTG_FS_WKUP_IRQn
 = 42,

626 
TIM8_BRK_IRQn
 = 43,

627 
TIM8_BRK_TIM12_IRQn
 = 43,

628 
TIM8_UP_TIM13_IRQn
 = 44,

629 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

630 
DMA1_Såóm7_IRQn
 = 47,

631 
FMC_IRQn
 = 48,

632 
SDIO_IRQn
 = 49,

633 
TIM5_IRQn
 = 50,

634 
SPI3_IRQn
 = 51,

635 
UART4_IRQn
 = 52,

636 
UART5_IRQn
 = 53,

637 
TIM6_DAC_IRQn
 = 54,

638 
TIM7_IRQn
 = 55,

639 
DMA2_Såóm0_IRQn
 = 56,

640 
DMA2_Såóm1_IRQn
 = 57,

641 
DMA2_Såóm2_IRQn
 = 58,

642 
DMA2_Såóm3_IRQn
 = 59,

643 
DMA2_Såóm4_IRQn
 = 60,

644 
CAN2_TX_IRQn
 = 63,

645 
CAN2_RX0_IRQn
 = 64,

646 
CAN2_RX1_IRQn
 = 65,

647 
CAN2_SCE_IRQn
 = 66,

648 
OTG_FS_IRQn
 = 67,

649 
DMA2_Såóm5_IRQn
 = 68,

650 
DMA2_Såóm6_IRQn
 = 69,

651 
DMA2_Såóm7_IRQn
 = 70,

652 
USART6_IRQn
 = 71,

653 
I2C3_EV_IRQn
 = 72,

654 
I2C3_ER_IRQn
 = 73,

655 
OTG_HS_EP1_OUT_IRQn
 = 74,

656 
OTG_HS_EP1_IN_IRQn
 = 75,

657 
OTG_HS_WKUP_IRQn
 = 76,

658 
OTG_HS_IRQn
 = 77,

659 
DCMI_IRQn
 = 78,

660 
FPU_IRQn
 = 81,

661 
SPI4_IRQn
 = 84,

662 
SAI1_IRQn
 = 87,

663 
SAI2_IRQn
 = 91,

664 
QUADSPI_IRQn
 = 92,

665 
CEC_IRQn
 = 93,

666 
SPDIF_RX_IRQn
 = 94,

667 
FMPI2C1_EV_IRQn
 = 95,

668 
FMPI2C1_ER_IRQn
 = 96

671 #i‡
	`deföed
(
STM32F412xG
)

672 
CAN1_TX_IRQn
 = 19,

673 
CAN1_RX0_IRQn
 = 20,

674 
CAN1_RX1_IRQn
 = 21,

675 
CAN1_SCE_IRQn
 = 22,

676 
EXTI9_5_IRQn
 = 23,

677 
TIM1_BRK_TIM9_IRQn
 = 24,

678 
TIM1_UP_TIM10_IRQn
 = 25,

679 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

680 
TIM1_CC_IRQn
 = 27,

681 
TIM2_IRQn
 = 28,

682 
TIM3_IRQn
 = 29,

683 
TIM4_IRQn
 = 30,

684 
I2C1_EV_IRQn
 = 31,

685 
I2C1_ER_IRQn
 = 32,

686 
I2C2_EV_IRQn
 = 33,

687 
I2C2_ER_IRQn
 = 34,

688 
SPI1_IRQn
 = 35,

689 
SPI2_IRQn
 = 36,

690 
USART1_IRQn
 = 37,

691 
USART2_IRQn
 = 38,

692 
USART3_IRQn
 = 39,

693 
EXTI15_10_IRQn
 = 40,

694 
RTC_Aœrm_IRQn
 = 41,

695 
OTG_FS_WKUP_IRQn
 = 42,

696 
TIM8_BRK_TIM12_IRQn
 = 43,

697 
TIM8_UP_TIM13_IRQn
 = 44,

698 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

699 
TIM8_CC_IRQn
 = 46,

700 
DMA1_Såóm7_IRQn
 = 47,

701 
FSMC_IRQn
 = 48,

702 
SDIO_IRQn
 = 49,

703 
TIM5_IRQn
 = 50,

704 
SPI3_IRQn
 = 51,

705 
TIM6_IRQn
 = 54,

706 
TIM7_IRQn
 = 55,

707 
DMA2_Såóm0_IRQn
 = 56,

708 
DMA2_Såóm1_IRQn
 = 57,

709 
DMA2_Såóm2_IRQn
 = 58,

710 
DMA2_Såóm3_IRQn
 = 59,

711 
DMA2_Såóm4_IRQn
 = 60,

712 
DFSDM1_FLT0_IRQn
 = 61,

713 
DFSDM1_FLT1_IRQn
 = 62,

714 
CAN2_TX_IRQn
 = 63,

715 
CAN2_RX0_IRQn
 = 64,

716 
CAN2_RX1_IRQn
 = 65,

717 
CAN2_SCE_IRQn
 = 66,

718 
OTG_FS_IRQn
 = 67,

719 
DMA2_Såóm5_IRQn
 = 68,

720 
DMA2_Såóm6_IRQn
 = 69,

721 
DMA2_Såóm7_IRQn
 = 70,

722 
USART6_IRQn
 = 71,

723 
I2C3_EV_IRQn
 = 72,

724 
I2C3_ER_IRQn
 = 73,

725 
RNG_IRQn
 = 80,

726 
FPU_IRQn
 = 81,

727 
SPI4_IRQn
 = 84,

728 
SPI5_IRQn
 = 85,

729 
QUADSPI_IRQn
 = 92,

730 
FMPI2C1_EV_IRQn
 = 95,

731 
FMPI2C1_ER_IRQn
 = 96

734 #i‡
	`deföed
(
STM32F413_423xx
)

735 
CAN1_TX_IRQn
 = 19,

736 
CAN1_RX0_IRQn
 = 20,

737 
CAN1_RX1_IRQn
 = 21,

738 
CAN1_SCE_IRQn
 = 22,

739 
EXTI9_5_IRQn
 = 23,

740 
TIM1_BRK_TIM9_IRQn
 = 24,

741 
TIM1_UP_TIM10_IRQn
 = 25,

742 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

743 
TIM1_CC_IRQn
 = 27,

744 
TIM2_IRQn
 = 28,

745 
TIM3_IRQn
 = 29,

746 
TIM4_IRQn
 = 30,

747 
I2C1_EV_IRQn
 = 31,

748 
I2C1_ER_IRQn
 = 32,

749 
I2C2_EV_IRQn
 = 33,

750 
I2C2_ER_IRQn
 = 34,

751 
SPI1_IRQn
 = 35,

752 
SPI2_IRQn
 = 36,

753 
USART1_IRQn
 = 37,

754 
USART2_IRQn
 = 38,

755 
USART3_IRQn
 = 39,

756 
EXTI15_10_IRQn
 = 40,

757 
RTC_Aœrm_IRQn
 = 41,

758 
OTG_FS_WKUP_IRQn
 = 42,

759 
TIM8_BRK_TIM12_IRQn
 = 43,

760 
TIM8_UP_TIM13_IRQn
 = 44,

761 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

762 
TIM8_CC_IRQn
 = 46,

763 
DMA1_Såóm7_IRQn
 = 47,

764 
SDIO_IRQn
 = 49,

765 
TIM5_IRQn
 = 50,

766 
SPI3_IRQn
 = 51,

767 
UART4_IRQn
 = 52,

768 
UART5_IRQn
 = 53,

769 
TIM6_DAC_IRQn
 = 54,

770 
TIM7_IRQn
 = 55,

771 
DMA2_Såóm0_IRQn
 = 56,

772 
DMA2_Såóm1_IRQn
 = 57,

773 
DMA2_Såóm2_IRQn
 = 58,

774 
DMA2_Såóm3_IRQn
 = 59,

775 
DMA2_Såóm4_IRQn
 = 60,

776 
DFSDM1_FLT0_IRQn
 = 61,

777 
DFSDM1_FLT1_IRQn
 = 62,

778 
CAN2_TX_IRQn
 = 63,

779 
CAN2_RX0_IRQn
 = 64,

780 
CAN2_RX1_IRQn
 = 65,

781 
CAN2_SCE_IRQn
 = 66,

782 
OTG_FS_IRQn
 = 67,

783 
DMA2_Såóm5_IRQn
 = 68,

784 
DMA2_Såóm6_IRQn
 = 69,

785 
DMA2_Såóm7_IRQn
 = 70,

786 
USART6_IRQn
 = 71,

787 
I2C3_EV_IRQn
 = 72,

788 
I2C3_ER_IRQn
 = 73,

789 
CAN3_TX_IRQn
 = 74,

790 
CAN3_RX0_IRQn
 = 75,

791 
CAN3_RX1_IRQn
 = 76,

792 
CAN3_SCE_IRQn
 = 77,

793 
RNG_IRQn
 = 80,

794 
FPU_IRQn
 = 81,

795 
UART7_IRQn
 = 82,

796 
UART8_IRQn
 = 83,

797 
SPI4_IRQn
 = 84,

798 
SPI5_IRQn
 = 85,

799 
SAI1_IRQn
 = 87,

800 
UART9_IRQn
 = 88,

801 
UART10_IRQn
 = 89,

802 
QUADSPI_IRQn
 = 92,

803 
FMPI2C1_EV_IRQn
 = 95,

804 
FMPI2C1_ER_IRQn
 = 96,

805 
LPTIM1_IRQn
 = 97,

806 
DFSDM2_FLT0_IRQn
 = 98,

807 
DFSDM2_FLT1_IRQn
 = 99,

808 
DFSDM2_FLT2_IRQn
 = 100,

809 
DFSDM2_FLT3_IRQn
 = 101

811 } 
	tIRQn_Ty≥
;

817 
	~"c‹e_cm4.h
"

818 
	~"sy°em_°m32f4xx.h
"

819 
	~<°döt.h
>

825 
öt32_t
 
	ts32
;

826 
öt16_t
 
	ts16
;

827 
öt8_t
 
	ts8
;

829 c⁄° 
	töt32_t
 
	tsc32
;

830 c⁄° 
	töt16_t
 
	tsc16
;

831 c⁄° 
	töt8_t
 
	tsc8
;

833 
__IO
 
	töt32_t
 
	tvs32
;

834 
__IO
 
	töt16_t
 
	tvs16
;

835 
__IO
 
	töt8_t
 
	tvs8
;

837 
__I
 
	töt32_t
 
	tvsc32
;

838 
__I
 
	töt16_t
 
	tvsc16
;

839 
__I
 
	töt8_t
 
	tvsc8
;

841 
uöt32_t
 
	tu32
;

842 
uöt16_t
 
	tu16
;

843 
uöt8_t
 
	tu8
;

845 c⁄° 
	tuöt32_t
 
	tuc32
;

846 c⁄° 
	tuöt16_t
 
	tuc16
;

847 c⁄° 
	tuöt8_t
 
	tuc8
;

849 
__IO
 
	tuöt32_t
 
	tvu32
;

850 
__IO
 
	tuöt16_t
 
	tvu16
;

851 
__IO
 
	tuöt8_t
 
	tvu8
;

853 
__I
 
	tuöt32_t
 
	tvuc32
;

854 
__I
 
	tuöt16_t
 
	tvuc16
;

855 
__I
 
	tuöt8_t
 
	tvuc8
;

857 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

859 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

860 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

862 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

878 
__IO
 
uöt32_t
 
SR
;

879 
__IO
 
uöt32_t
 
CR1
;

880 
__IO
 
uöt32_t
 
CR2
;

881 
__IO
 
uöt32_t
 
SMPR1
;

882 
__IO
 
uöt32_t
 
SMPR2
;

883 
__IO
 
uöt32_t
 
JOFR1
;

884 
__IO
 
uöt32_t
 
JOFR2
;

885 
__IO
 
uöt32_t
 
JOFR3
;

886 
__IO
 
uöt32_t
 
JOFR4
;

887 
__IO
 
uöt32_t
 
HTR
;

888 
__IO
 
uöt32_t
 
LTR
;

889 
__IO
 
uöt32_t
 
SQR1
;

890 
__IO
 
uöt32_t
 
SQR2
;

891 
__IO
 
uöt32_t
 
SQR3
;

892 
__IO
 
uöt32_t
 
JSQR
;

893 
__IO
 
uöt32_t
 
JDR1
;

894 
__IO
 
uöt32_t
 
JDR2
;

895 
__IO
 
uöt32_t
 
JDR3
;

896 
__IO
 
uöt32_t
 
JDR4
;

897 
__IO
 
uöt32_t
 
DR
;

898 } 
	tADC_Ty≥Def
;

902 
__IO
 
uöt32_t
 
CSR
;

903 
__IO
 
uöt32_t
 
CCR
;

904 
__IO
 
uöt32_t
 
CDR
;

906 } 
	tADC_Comm⁄_Ty≥Def
;

915 
__IO
 
uöt32_t
 
TIR
;

916 
__IO
 
uöt32_t
 
TDTR
;

917 
__IO
 
uöt32_t
 
TDLR
;

918 
__IO
 
uöt32_t
 
TDHR
;

919 } 
	tCAN_TxMaûBox_Ty≥Def
;

927 
__IO
 
uöt32_t
 
RIR
;

928 
__IO
 
uöt32_t
 
RDTR
;

929 
__IO
 
uöt32_t
 
RDLR
;

930 
__IO
 
uöt32_t
 
RDHR
;

931 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

939 
__IO
 
uöt32_t
 
FR1
;

940 
__IO
 
uöt32_t
 
FR2
;

941 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

949 
__IO
 
uöt32_t
 
MCR
;

950 
__IO
 
uöt32_t
 
MSR
;

951 
__IO
 
uöt32_t
 
TSR
;

952 
__IO
 
uöt32_t
 
RF0R
;

953 
__IO
 
uöt32_t
 
RF1R
;

954 
__IO
 
uöt32_t
 
IER
;

955 
__IO
 
uöt32_t
 
ESR
;

956 
__IO
 
uöt32_t
 
BTR
;

957 
uöt32_t
 
RESERVED0
[88];

958 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

959 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

960 
uöt32_t
 
RESERVED1
[12];

961 
__IO
 
uöt32_t
 
FMR
;

962 
__IO
 
uöt32_t
 
FM1R
;

963 
uöt32_t
 
RESERVED2
;

964 
__IO
 
uöt32_t
 
FS1R
;

965 
uöt32_t
 
RESERVED3
;

966 
__IO
 
uöt32_t
 
FFA1R
;

967 
uöt32_t
 
RESERVED4
;

968 
__IO
 
uöt32_t
 
FA1R
;

969 
uöt32_t
 
RESERVED5
[8];

970 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

971 } 
	tCAN_Ty≥Def
;

973 #i‡
	`deföed
(
STM32F446xx
)

979 
__IO
 
uöt32_t
 
CR
;

980 
__IO
 
uöt32_t
 
CFGR
;

981 
__IO
 
uöt32_t
 
TXDR
;

982 
__IO
 
uöt32_t
 
RXDR
;

983 
__IO
 
uöt32_t
 
ISR
;

984 
__IO
 
uöt32_t
 
IER
;

985 }
	tCEC_Ty≥Def
;

994 
__IO
 
uöt32_t
 
DR
;

995 
__IO
 
uöt8_t
 
IDR
;

996 
uöt8_t
 
RESERVED0
;

997 
uöt16_t
 
RESERVED1
;

998 
__IO
 
uöt32_t
 
CR
;

999 } 
	tCRC_Ty≥Def
;

1007 
__IO
 
uöt32_t
 
CR
;

1008 
__IO
 
uöt32_t
 
SWTRIGR
;

1009 
__IO
 
uöt32_t
 
DHR12R1
;

1010 
__IO
 
uöt32_t
 
DHR12L1
;

1011 
__IO
 
uöt32_t
 
DHR8R1
;

1012 
__IO
 
uöt32_t
 
DHR12R2
;

1013 
__IO
 
uöt32_t
 
DHR12L2
;

1014 
__IO
 
uöt32_t
 
DHR8R2
;

1015 
__IO
 
uöt32_t
 
DHR12RD
;

1016 
__IO
 
uöt32_t
 
DHR12LD
;

1017 
__IO
 
uöt32_t
 
DHR8RD
;

1018 
__IO
 
uöt32_t
 
DOR1
;

1019 
__IO
 
uöt32_t
 
DOR2
;

1020 
__IO
 
uöt32_t
 
SR
;

1021 } 
	tDAC_Ty≥Def
;

1023 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1029 
__IO
 
uöt32_t
 
FLTCR1
;

1030 
__IO
 
uöt32_t
 
FLTCR2
;

1031 
__IO
 
uöt32_t
 
FLTISR
;

1032 
__IO
 
uöt32_t
 
FLTICR
;

1033 
__IO
 
uöt32_t
 
FLTJCHGR
;

1034 
__IO
 
uöt32_t
 
FLTFCR
;

1035 
__IO
 
uöt32_t
 
FLTJDATAR
;

1036 
__IO
 
uöt32_t
 
FLTRDATAR
;

1037 
__IO
 
uöt32_t
 
FLTAWHTR
;

1038 
__IO
 
uöt32_t
 
FLTAWLTR
;

1039 
__IO
 
uöt32_t
 
FLTAWSR
;

1040 
__IO
 
uöt32_t
 
FLTAWCFR
;

1041 
__IO
 
uöt32_t
 
FLTEXMAX
;

1042 
__IO
 
uöt32_t
 
FLTEXMIN
;

1043 
__IO
 
uöt32_t
 
FLTCNVTIMR
;

1044 } 
	tDFSDM_Fûãr_Ty≥Def
;

1051 
__IO
 
uöt32_t
 
CHCFGR1
;

1052 
__IO
 
uöt32_t
 
CHCFGR2
;

1053 
__IO
 
uöt32_t
 
CHAWSCDR
;

1055 
__IO
 
uöt32_t
 
CHWDATAR
;

1056 
__IO
 
uöt32_t
 
CHDATINR
;

1057 } 
	tDFSDM_Ch™√l_Ty≥Def
;

1060 
	#DFSDM_Ty≥Def
 
DFSDM_Fûãr_Ty≥Def


	)

1068 
__IO
 
uöt32_t
 
IDCODE
;

1069 
__IO
 
uöt32_t
 
CR
;

1070 
__IO
 
uöt32_t
 
APB1FZ
;

1071 
__IO
 
uöt32_t
 
APB2FZ
;

1072 }
	tDBGMCU_Ty≥Def
;

1080 
__IO
 
uöt32_t
 
CR
;

1081 
__IO
 
uöt32_t
 
SR
;

1082 
__IO
 
uöt32_t
 
RISR
;

1083 
__IO
 
uöt32_t
 
IER
;

1084 
__IO
 
uöt32_t
 
MISR
;

1085 
__IO
 
uöt32_t
 
ICR
;

1086 
__IO
 
uöt32_t
 
ESCR
;

1087 
__IO
 
uöt32_t
 
ESUR
;

1088 
__IO
 
uöt32_t
 
CWSTRTR
;

1089 
__IO
 
uöt32_t
 
CWSIZER
;

1090 
__IO
 
uöt32_t
 
DR
;

1091 } 
	tDCMI_Ty≥Def
;

1099 
__IO
 
uöt32_t
 
CR
;

1100 
__IO
 
uöt32_t
 
NDTR
;

1101 
__IO
 
uöt32_t
 
PAR
;

1102 
__IO
 
uöt32_t
 
M0AR
;

1103 
__IO
 
uöt32_t
 
M1AR
;

1104 
__IO
 
uöt32_t
 
FCR
;

1105 } 
	tDMA_Såóm_Ty≥Def
;

1109 
__IO
 
uöt32_t
 
LISR
;

1110 
__IO
 
uöt32_t
 
HISR
;

1111 
__IO
 
uöt32_t
 
LIFCR
;

1112 
__IO
 
uöt32_t
 
HIFCR
;

1113 } 
	tDMA_Ty≥Def
;

1121 
__IO
 
uöt32_t
 
CR
;

1122 
__IO
 
uöt32_t
 
ISR
;

1123 
__IO
 
uöt32_t
 
IFCR
;

1124 
__IO
 
uöt32_t
 
FGMAR
;

1125 
__IO
 
uöt32_t
 
FGOR
;

1126 
__IO
 
uöt32_t
 
BGMAR
;

1127 
__IO
 
uöt32_t
 
BGOR
;

1128 
__IO
 
uöt32_t
 
FGPFCCR
;

1129 
__IO
 
uöt32_t
 
FGCOLR
;

1130 
__IO
 
uöt32_t
 
BGPFCCR
;

1131 
__IO
 
uöt32_t
 
BGCOLR
;

1132 
__IO
 
uöt32_t
 
FGCMAR
;

1133 
__IO
 
uöt32_t
 
BGCMAR
;

1134 
__IO
 
uöt32_t
 
OPFCCR
;

1135 
__IO
 
uöt32_t
 
OCOLR
;

1136 
__IO
 
uöt32_t
 
OMAR
;

1137 
__IO
 
uöt32_t
 
OOR
;

1138 
__IO
 
uöt32_t
 
NLR
;

1139 
__IO
 
uöt32_t
 
LWR
;

1140 
__IO
 
uöt32_t
 
AMTCR
;

1141 
uöt32_t
 
RESERVED
[236];

1142 
__IO
 
uöt32_t
 
FGCLUT
[256];

1143 
__IO
 
uöt32_t
 
BGCLUT
[256];

1144 } 
	tDMA2D_Ty≥Def
;

1146 #i‡
	`deföed
(
STM32F469_479xx
)

1153 
__IO
 
uöt32_t
 
VR
;

1154 
__IO
 
uöt32_t
 
CR
;

1155 
__IO
 
uöt32_t
 
CCR
;

1156 
__IO
 
uöt32_t
 
LVCIDR
;

1157 
__IO
 
uöt32_t
 
LCOLCR
;

1158 
__IO
 
uöt32_t
 
LPCR
;

1159 
__IO
 
uöt32_t
 
LPMCR
;

1160 
uöt32_t
 
RESERVED0
[4];

1161 
__IO
 
uöt32_t
 
PCR
;

1162 
__IO
 
uöt32_t
 
GVCIDR
;

1163 
__IO
 
uöt32_t
 
MCR
;

1164 
__IO
 
uöt32_t
 
VMCR
;

1165 
__IO
 
uöt32_t
 
VPCR
;

1166 
__IO
 
uöt32_t
 
VCCR
;

1167 
__IO
 
uöt32_t
 
VNPCR
;

1168 
__IO
 
uöt32_t
 
VHSACR
;

1169 
__IO
 
uöt32_t
 
VHBPCR
;

1170 
__IO
 
uöt32_t
 
VLCR
;

1171 
__IO
 
uöt32_t
 
VVSACR
;

1172 
__IO
 
uöt32_t
 
VVBPCR
;

1173 
__IO
 
uöt32_t
 
VVFPCR
;

1174 
__IO
 
uöt32_t
 
VVACR
;

1175 
__IO
 
uöt32_t
 
LCCR
;

1176 
__IO
 
uöt32_t
 
CMCR
;

1177 
__IO
 
uöt32_t
 
GHCR
;

1178 
__IO
 
uöt32_t
 
GPDR
;

1179 
__IO
 
uöt32_t
 
GPSR
;

1180 
__IO
 
uöt32_t
 
TCCR
[6];

1181 
__IO
 
uöt32_t
 
TDCR
;

1182 
__IO
 
uöt32_t
 
CLCR
;

1183 
__IO
 
uöt32_t
 
CLTCR
;

1184 
__IO
 
uöt32_t
 
DLTCR
;

1185 
__IO
 
uöt32_t
 
PCTLR
;

1186 
__IO
 
uöt32_t
 
PCONFR
;

1187 
__IO
 
uöt32_t
 
PUCR
;

1188 
__IO
 
uöt32_t
 
PTTCR
;

1189 
__IO
 
uöt32_t
 
PSR
;

1190 
uöt32_t
 
RESERVED1
[2];

1191 
__IO
 
uöt32_t
 
ISR
[2];

1192 
__IO
 
uöt32_t
 
IER
[2];

1193 
uöt32_t
 
RESERVED2
[3];

1194 
__IO
 
uöt32_t
 
FIR
[2];

1195 
uöt32_t
 
RESERVED3
[8];

1196 
__IO
 
uöt32_t
 
VSCR
;

1197 
uöt32_t
 
RESERVED4
[2];

1198 
__IO
 
uöt32_t
 
LCVCIDR
;

1199 
__IO
 
uöt32_t
 
LCCCR
;

1200 
uöt32_t
 
RESERVED5
;

1201 
__IO
 
uöt32_t
 
LPMCCR
;

1202 
uöt32_t
 
RESERVED6
[7];

1203 
__IO
 
uöt32_t
 
VMCCR
;

1204 
__IO
 
uöt32_t
 
VPCCR
;

1205 
__IO
 
uöt32_t
 
VCCCR
;

1206 
__IO
 
uöt32_t
 
VNPCCR
;

1207 
__IO
 
uöt32_t
 
VHSACCR
;

1208 
__IO
 
uöt32_t
 
VHBPCCR
;

1209 
__IO
 
uöt32_t
 
VLCCR
;

1210 
__IO
 
uöt32_t
 
VVSACCR
;

1211 
__IO
 
uöt32_t
 
VVBPCCR
;

1212 
__IO
 
uöt32_t
 
VVFPCCR
;

1213 
__IO
 
uöt32_t
 
VVACCR
;

1214 
uöt32_t
 
RESERVED7
[11];

1215 
__IO
 
uöt32_t
 
TDCCR
;

1216 
uöt32_t
 
RESERVED8
[155];

1217 
__IO
 
uöt32_t
 
WCFGR
;

1218 
__IO
 
uöt32_t
 
WCR
;

1219 
__IO
 
uöt32_t
 
WIER
;

1220 
__IO
 
uöt32_t
 
WISR
;

1221 
__IO
 
uöt32_t
 
WIFCR
;

1222 
uöt32_t
 
RESERVED9
;

1223 
__IO
 
uöt32_t
 
WPCR
[5];

1224 
uöt32_t
 
RESERVED10
;

1225 
__IO
 
uöt32_t
 
WRPCR
;

1226 } 
	tDSI_Ty≥Def
;

1235 
__IO
 
uöt32_t
 
MACCR
;

1236 
__IO
 
uöt32_t
 
MACFFR
;

1237 
__IO
 
uöt32_t
 
MACHTHR
;

1238 
__IO
 
uöt32_t
 
MACHTLR
;

1239 
__IO
 
uöt32_t
 
MACMIIAR
;

1240 
__IO
 
uöt32_t
 
MACMIIDR
;

1241 
__IO
 
uöt32_t
 
MACFCR
;

1242 
__IO
 
uöt32_t
 
MACVLANTR
;

1243 
uöt32_t
 
RESERVED0
[2];

1244 
__IO
 
uöt32_t
 
MACRWUFFR
;

1245 
__IO
 
uöt32_t
 
MACPMTCSR
;

1246 
uöt32_t
 
RESERVED1
[2];

1247 
__IO
 
uöt32_t
 
MACSR
;

1248 
__IO
 
uöt32_t
 
MACIMR
;

1249 
__IO
 
uöt32_t
 
MACA0HR
;

1250 
__IO
 
uöt32_t
 
MACA0LR
;

1251 
__IO
 
uöt32_t
 
MACA1HR
;

1252 
__IO
 
uöt32_t
 
MACA1LR
;

1253 
__IO
 
uöt32_t
 
MACA2HR
;

1254 
__IO
 
uöt32_t
 
MACA2LR
;

1255 
__IO
 
uöt32_t
 
MACA3HR
;

1256 
__IO
 
uöt32_t
 
MACA3LR
;

1257 
uöt32_t
 
RESERVED2
[40];

1258 
__IO
 
uöt32_t
 
MMCCR
;

1259 
__IO
 
uöt32_t
 
MMCRIR
;

1260 
__IO
 
uöt32_t
 
MMCTIR
;

1261 
__IO
 
uöt32_t
 
MMCRIMR
;

1262 
__IO
 
uöt32_t
 
MMCTIMR
;

1263 
uöt32_t
 
RESERVED3
[14];

1264 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

1265 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

1266 
uöt32_t
 
RESERVED4
[5];

1267 
__IO
 
uöt32_t
 
MMCTGFCR
;

1268 
uöt32_t
 
RESERVED5
[10];

1269 
__IO
 
uöt32_t
 
MMCRFCECR
;

1270 
__IO
 
uöt32_t
 
MMCRFAECR
;

1271 
uöt32_t
 
RESERVED6
[10];

1272 
__IO
 
uöt32_t
 
MMCRGUFCR
;

1273 
uöt32_t
 
RESERVED7
[334];

1274 
__IO
 
uöt32_t
 
PTPTSCR
;

1275 
__IO
 
uöt32_t
 
PTPSSIR
;

1276 
__IO
 
uöt32_t
 
PTPTSHR
;

1277 
__IO
 
uöt32_t
 
PTPTSLR
;

1278 
__IO
 
uöt32_t
 
PTPTSHUR
;

1279 
__IO
 
uöt32_t
 
PTPTSLUR
;

1280 
__IO
 
uöt32_t
 
PTPTSAR
;

1281 
__IO
 
uöt32_t
 
PTPTTHR
;

1282 
__IO
 
uöt32_t
 
PTPTTLR
;

1283 
__IO
 
uöt32_t
 
RESERVED8
;

1284 
__IO
 
uöt32_t
 
PTPTSSR
;

1285 
uöt32_t
 
RESERVED9
[565];

1286 
__IO
 
uöt32_t
 
DMABMR
;

1287 
__IO
 
uöt32_t
 
DMATPDR
;

1288 
__IO
 
uöt32_t
 
DMARPDR
;

1289 
__IO
 
uöt32_t
 
DMARDLAR
;

1290 
__IO
 
uöt32_t
 
DMATDLAR
;

1291 
__IO
 
uöt32_t
 
DMASR
;

1292 
__IO
 
uöt32_t
 
DMAOMR
;

1293 
__IO
 
uöt32_t
 
DMAIER
;

1294 
__IO
 
uöt32_t
 
DMAMFBOCR
;

1295 
__IO
 
uöt32_t
 
DMARSWTR
;

1296 
uöt32_t
 
RESERVED10
[8];

1297 
__IO
 
uöt32_t
 
DMACHTDR
;

1298 
__IO
 
uöt32_t
 
DMACHRDR
;

1299 
__IO
 
uöt32_t
 
DMACHTBAR
;

1300 
__IO
 
uöt32_t
 
DMACHRBAR
;

1301 } 
	tETH_Ty≥Def
;

1309 
__IO
 
uöt32_t
 
IMR
;

1310 
__IO
 
uöt32_t
 
EMR
;

1311 
__IO
 
uöt32_t
 
RTSR
;

1312 
__IO
 
uöt32_t
 
FTSR
;

1313 
__IO
 
uöt32_t
 
SWIER
;

1314 
__IO
 
uöt32_t
 
PR
;

1315 } 
	tEXTI_Ty≥Def
;

1323 
__IO
 
uöt32_t
 
ACR
;

1324 
__IO
 
uöt32_t
 
KEYR
;

1325 
__IO
 
uöt32_t
 
OPTKEYR
;

1326 
__IO
 
uöt32_t
 
SR
;

1327 
__IO
 
uöt32_t
 
CR
;

1328 
__IO
 
uöt32_t
 
OPTCR
;

1329 
__IO
 
uöt32_t
 
OPTCR1
;

1330 } 
	tFLASH_Ty≥Def
;

1332 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1339 
__IO
 
uöt32_t
 
BTCR
[8];

1340 } 
	tFSMC_B™k1_Ty≥Def
;

1348 
__IO
 
uöt32_t
 
BWTR
[7];

1349 } 
	tFSMC_B™k1E_Ty≥Def
;

1357 
__IO
 
uöt32_t
 
PCR2
;

1358 
__IO
 
uöt32_t
 
SR2
;

1359 
__IO
 
uöt32_t
 
PMEM2
;

1360 
__IO
 
uöt32_t
 
PATT2
;

1361 
uöt32_t
 
RESERVED0
;

1362 
__IO
 
uöt32_t
 
ECCR2
;

1363 } 
	tFSMC_B™k2_Ty≥Def
;

1371 
__IO
 
uöt32_t
 
PCR3
;

1372 
__IO
 
uöt32_t
 
SR3
;

1373 
__IO
 
uöt32_t
 
PMEM3
;

1374 
__IO
 
uöt32_t
 
PATT3
;

1375 
uöt32_t
 
RESERVED0
;

1376 
__IO
 
uöt32_t
 
ECCR3
;

1377 } 
	tFSMC_B™k3_Ty≥Def
;

1385 
__IO
 
uöt32_t
 
PCR4
;

1386 
__IO
 
uöt32_t
 
SR4
;

1387 
__IO
 
uöt32_t
 
PMEM4
;

1388 
__IO
 
uöt32_t
 
PATT4
;

1389 
__IO
 
uöt32_t
 
PIO4
;

1390 } 
	tFSMC_B™k4_Ty≥Def
;

1393 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1400 
__IO
 
uöt32_t
 
BTCR
[8];

1401 } 
	tFMC_B™k1_Ty≥Def
;

1409 
__IO
 
uöt32_t
 
BWTR
[7];

1410 } 
	tFMC_B™k1E_Ty≥Def
;

1418 
__IO
 
uöt32_t
 
PCR2
;

1419 
__IO
 
uöt32_t
 
SR2
;

1420 
__IO
 
uöt32_t
 
PMEM2
;

1421 
__IO
 
uöt32_t
 
PATT2
;

1422 
uöt32_t
 
RESERVED0
;

1423 
__IO
 
uöt32_t
 
ECCR2
;

1424 } 
	tFMC_B™k2_Ty≥Def
;

1432 
__IO
 
uöt32_t
 
PCR3
;

1433 
__IO
 
uöt32_t
 
SR3
;

1434 
__IO
 
uöt32_t
 
PMEM3
;

1435 
__IO
 
uöt32_t
 
PATT3
;

1436 
uöt32_t
 
RESERVED0
;

1437 
__IO
 
uöt32_t
 
ECCR3
;

1438 } 
	tFMC_B™k3_Ty≥Def
;

1446 
__IO
 
uöt32_t
 
PCR4
;

1447 
__IO
 
uöt32_t
 
SR4
;

1448 
__IO
 
uöt32_t
 
PMEM4
;

1449 
__IO
 
uöt32_t
 
PATT4
;

1450 
__IO
 
uöt32_t
 
PIO4
;

1451 } 
	tFMC_B™k4_Ty≥Def
;

1459 
__IO
 
uöt32_t
 
SDCR
[2];

1460 
__IO
 
uöt32_t
 
SDTR
[2];

1461 
__IO
 
uöt32_t
 
SDCMR
;

1462 
__IO
 
uöt32_t
 
SDRTR
;

1463 
__IO
 
uöt32_t
 
SDSR
;

1464 } 
	tFMC_B™k5_6_Ty≥Def
;

1473 
__IO
 
uöt32_t
 
MODER
;

1474 
__IO
 
uöt32_t
 
OTYPER
;

1475 
__IO
 
uöt32_t
 
OSPEEDR
;

1476 
__IO
 
uöt32_t
 
PUPDR
;

1477 
__IO
 
uöt32_t
 
IDR
;

1478 
__IO
 
uöt32_t
 
ODR
;

1479 
__IO
 
uöt16_t
 
BSRRL
;

1480 
__IO
 
uöt16_t
 
BSRRH
;

1481 
__IO
 
uöt32_t
 
LCKR
;

1482 
__IO
 
uöt32_t
 
AFR
[2];

1483 } 
	tGPIO_Ty≥Def
;

1491 
__IO
 
uöt32_t
 
MEMRMP
;

1492 
__IO
 
uöt32_t
 
PMC
;

1493 
__IO
 
uöt32_t
 
EXTICR
[4];

1494 #i‡
	`deföed
 (
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1495 
uöt32_t
 
RESERVED
;

1496 
__IO
 
uöt32_t
 
CFGR2
;

1497 
__IO
 
uöt32_t
 
CMPCR
;

1498 
uöt32_t
 
RESERVED1
[2];

1499 
__IO
 
uöt32_t
 
CFGR
;

1501 
uöt32_t
 
RESERVED
[2];

1502 
__IO
 
uöt32_t
 
CMPCR
;

1504 #i‡
	`deföed
(
STM32F413_423xx
)

1505 
__IO
 
uöt32_t
 
MCHDLYCR
;

1507 } 
	tSYSCFG_Ty≥Def
;

1515 
__IO
 
uöt16_t
 
CR1
;

1516 
uöt16_t
 
RESERVED0
;

1517 
__IO
 
uöt16_t
 
CR2
;

1518 
uöt16_t
 
RESERVED1
;

1519 
__IO
 
uöt16_t
 
OAR1
;

1520 
uöt16_t
 
RESERVED2
;

1521 
__IO
 
uöt16_t
 
OAR2
;

1522 
uöt16_t
 
RESERVED3
;

1523 
__IO
 
uöt16_t
 
DR
;

1524 
uöt16_t
 
RESERVED4
;

1525 
__IO
 
uöt16_t
 
SR1
;

1526 
uöt16_t
 
RESERVED5
;

1527 
__IO
 
uöt16_t
 
SR2
;

1528 
uöt16_t
 
RESERVED6
;

1529 
__IO
 
uöt16_t
 
CCR
;

1530 
uöt16_t
 
RESERVED7
;

1531 
__IO
 
uöt16_t
 
TRISE
;

1532 
uöt16_t
 
RESERVED8
;

1533 
__IO
 
uöt16_t
 
FLTR
;

1534 
uöt16_t
 
RESERVED9
;

1535 } 
	tI2C_Ty≥Def
;

1537 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1544 
__IO
 
uöt32_t
 
CR1
;

1545 
__IO
 
uöt32_t
 
CR2
;

1546 
__IO
 
uöt32_t
 
OAR1
;

1547 
__IO
 
uöt32_t
 
OAR2
;

1548 
__IO
 
uöt32_t
 
TIMINGR
;

1549 
__IO
 
uöt32_t
 
TIMEOUTR
;

1550 
__IO
 
uöt32_t
 
ISR
;

1551 
__IO
 
uöt32_t
 
ICR
;

1552 
__IO
 
uöt32_t
 
PECR
;

1553 
__IO
 
uöt32_t
 
RXDR
;

1554 
__IO
 
uöt32_t
 
TXDR
;

1555 }
	tFMPI2C_Ty≥Def
;

1564 
__IO
 
uöt32_t
 
KR
;

1565 
__IO
 
uöt32_t
 
PR
;

1566 
__IO
 
uöt32_t
 
RLR
;

1567 
__IO
 
uöt32_t
 
SR
;

1568 } 
	tIWDG_Ty≥Def
;

1576 
uöt32_t
 
RESERVED0
[2];

1577 
__IO
 
uöt32_t
 
SSCR
;

1578 
__IO
 
uöt32_t
 
BPCR
;

1579 
__IO
 
uöt32_t
 
AWCR
;

1580 
__IO
 
uöt32_t
 
TWCR
;

1581 
__IO
 
uöt32_t
 
GCR
;

1582 
uöt32_t
 
RESERVED1
[2];

1583 
__IO
 
uöt32_t
 
SRCR
;

1584 
uöt32_t
 
RESERVED2
[1];

1585 
__IO
 
uöt32_t
 
BCCR
;

1586 
uöt32_t
 
RESERVED3
[1];

1587 
__IO
 
uöt32_t
 
IER
;

1588 
__IO
 
uöt32_t
 
ISR
;

1589 
__IO
 
uöt32_t
 
ICR
;

1590 
__IO
 
uöt32_t
 
LIPCR
;

1591 
__IO
 
uöt32_t
 
CPSR
;

1592 
__IO
 
uöt32_t
 
CDSR
;

1593 } 
	tLTDC_Ty≥Def
;

1601 
__IO
 
uöt32_t
 
CR
;

1602 
__IO
 
uöt32_t
 
WHPCR
;

1603 
__IO
 
uöt32_t
 
WVPCR
;

1604 
__IO
 
uöt32_t
 
CKCR
;

1605 
__IO
 
uöt32_t
 
PFCR
;

1606 
__IO
 
uöt32_t
 
CACR
;

1607 
__IO
 
uöt32_t
 
DCCR
;

1608 
__IO
 
uöt32_t
 
BFCR
;

1609 
uöt32_t
 
RESERVED0
[2];

1610 
__IO
 
uöt32_t
 
CFBAR
;

1611 
__IO
 
uöt32_t
 
CFBLR
;

1612 
__IO
 
uöt32_t
 
CFBLNR
;

1613 
uöt32_t
 
RESERVED1
[3];

1614 
__IO
 
uöt32_t
 
CLUTWR
;

1616 } 
	tLTDC_Layî_Ty≥Def
;

1624 
__IO
 
uöt32_t
 
CR
;

1625 
__IO
 
uöt32_t
 
CSR
;

1626 } 
	tPWR_Ty≥Def
;

1634 
__IO
 
uöt32_t
 
CR
;

1635 
__IO
 
uöt32_t
 
PLLCFGR
;

1636 
__IO
 
uöt32_t
 
CFGR
;

1637 
__IO
 
uöt32_t
 
CIR
;

1638 
__IO
 
uöt32_t
 
AHB1RSTR
;

1639 
__IO
 
uöt32_t
 
AHB2RSTR
;

1640 
__IO
 
uöt32_t
 
AHB3RSTR
;

1641 
uöt32_t
 
RESERVED0
;

1642 
__IO
 
uöt32_t
 
APB1RSTR
;

1643 
__IO
 
uöt32_t
 
APB2RSTR
;

1644 
uöt32_t
 
RESERVED1
[2];

1645 
__IO
 
uöt32_t
 
AHB1ENR
;

1646 
__IO
 
uöt32_t
 
AHB2ENR
;

1647 
__IO
 
uöt32_t
 
AHB3ENR
;

1648 
uöt32_t
 
RESERVED2
;

1649 
__IO
 
uöt32_t
 
APB1ENR
;

1650 
__IO
 
uöt32_t
 
APB2ENR
;

1651 
uöt32_t
 
RESERVED3
[2];

1652 
__IO
 
uöt32_t
 
AHB1LPENR
;

1653 
__IO
 
uöt32_t
 
AHB2LPENR
;

1654 
__IO
 
uöt32_t
 
AHB3LPENR
;

1655 
uöt32_t
 
RESERVED4
;

1656 
__IO
 
uöt32_t
 
APB1LPENR
;

1657 
__IO
 
uöt32_t
 
APB2LPENR
;

1658 
uöt32_t
 
RESERVED5
[2];

1659 
__IO
 
uöt32_t
 
BDCR
;

1660 
__IO
 
uöt32_t
 
CSR
;

1661 
uöt32_t
 
RESERVED6
[2];

1662 
__IO
 
uöt32_t
 
SSCGR
;

1663 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

1664 
__IO
 
uöt32_t
 
PLLSAICFGR
;

1665 
__IO
 
uöt32_t
 
DCKCFGR
;

1666 
__IO
 
uöt32_t
 
CKGATENR
;

1667 
__IO
 
uöt32_t
 
DCKCFGR2
;

1669 } 
	tRCC_Ty≥Def
;

1677 
__IO
 
uöt32_t
 
TR
;

1678 
__IO
 
uöt32_t
 
DR
;

1679 
__IO
 
uöt32_t
 
CR
;

1680 
__IO
 
uöt32_t
 
ISR
;

1681 
__IO
 
uöt32_t
 
PRER
;

1682 
__IO
 
uöt32_t
 
WUTR
;

1683 
__IO
 
uöt32_t
 
CALIBR
;

1684 
__IO
 
uöt32_t
 
ALRMAR
;

1685 
__IO
 
uöt32_t
 
ALRMBR
;

1686 
__IO
 
uöt32_t
 
WPR
;

1687 
__IO
 
uöt32_t
 
SSR
;

1688 
__IO
 
uöt32_t
 
SHIFTR
;

1689 
__IO
 
uöt32_t
 
TSTR
;

1690 
__IO
 
uöt32_t
 
TSDR
;

1691 
__IO
 
uöt32_t
 
TSSSR
;

1692 
__IO
 
uöt32_t
 
CALR
;

1693 
__IO
 
uöt32_t
 
TAFCR
;

1694 
__IO
 
uöt32_t
 
ALRMASSR
;

1695 
__IO
 
uöt32_t
 
ALRMBSSR
;

1696 
uöt32_t
 
RESERVED7
;

1697 
__IO
 
uöt32_t
 
BKP0R
;

1698 
__IO
 
uöt32_t
 
BKP1R
;

1699 
__IO
 
uöt32_t
 
BKP2R
;

1700 
__IO
 
uöt32_t
 
BKP3R
;

1701 
__IO
 
uöt32_t
 
BKP4R
;

1702 
__IO
 
uöt32_t
 
BKP5R
;

1703 
__IO
 
uöt32_t
 
BKP6R
;

1704 
__IO
 
uöt32_t
 
BKP7R
;

1705 
__IO
 
uöt32_t
 
BKP8R
;

1706 
__IO
 
uöt32_t
 
BKP9R
;

1707 
__IO
 
uöt32_t
 
BKP10R
;

1708 
__IO
 
uöt32_t
 
BKP11R
;

1709 
__IO
 
uöt32_t
 
BKP12R
;

1710 
__IO
 
uöt32_t
 
BKP13R
;

1711 
__IO
 
uöt32_t
 
BKP14R
;

1712 
__IO
 
uöt32_t
 
BKP15R
;

1713 
__IO
 
uöt32_t
 
BKP16R
;

1714 
__IO
 
uöt32_t
 
BKP17R
;

1715 
__IO
 
uöt32_t
 
BKP18R
;

1716 
__IO
 
uöt32_t
 
BKP19R
;

1717 } 
	tRTC_Ty≥Def
;

1726 
__IO
 
uöt32_t
 
GCR
;

1727 } 
	tSAI_Ty≥Def
;

1731 
__IO
 
uöt32_t
 
CR1
;

1732 
__IO
 
uöt32_t
 
CR2
;

1733 
__IO
 
uöt32_t
 
FRCR
;

1734 
__IO
 
uöt32_t
 
SLOTR
;

1735 
__IO
 
uöt32_t
 
IMR
;

1736 
__IO
 
uöt32_t
 
SR
;

1737 
__IO
 
uöt32_t
 
CLRFR
;

1738 
__IO
 
uöt32_t
 
DR
;

1739 } 
	tSAI_Block_Ty≥Def
;

1747 
__IO
 
uöt32_t
 
POWER
;

1748 
__IO
 
uöt32_t
 
CLKCR
;

1749 
__IO
 
uöt32_t
 
ARG
;

1750 
__IO
 
uöt32_t
 
CMD
;

1751 
__I
 
uöt32_t
 
RESPCMD
;

1752 
__I
 
uöt32_t
 
RESP1
;

1753 
__I
 
uöt32_t
 
RESP2
;

1754 
__I
 
uöt32_t
 
RESP3
;

1755 
__I
 
uöt32_t
 
RESP4
;

1756 
__IO
 
uöt32_t
 
DTIMER
;

1757 
__IO
 
uöt32_t
 
DLEN
;

1758 
__IO
 
uöt32_t
 
DCTRL
;

1759 
__I
 
uöt32_t
 
DCOUNT
;

1760 
__I
 
uöt32_t
 
STA
;

1761 
__IO
 
uöt32_t
 
ICR
;

1762 
__IO
 
uöt32_t
 
MASK
;

1763 
uöt32_t
 
RESERVED0
[2];

1764 
__I
 
uöt32_t
 
FIFOCNT
;

1765 
uöt32_t
 
RESERVED1
[13];

1766 
__IO
 
uöt32_t
 
FIFO
;

1767 } 
	tSDIO_Ty≥Def
;

1775 
__IO
 
uöt16_t
 
CR1
;

1776 
uöt16_t
 
RESERVED0
;

1777 
__IO
 
uöt16_t
 
CR2
;

1778 
uöt16_t
 
RESERVED1
;

1779 
__IO
 
uöt16_t
 
SR
;

1780 
uöt16_t
 
RESERVED2
;

1781 
__IO
 
uöt16_t
 
DR
;

1782 
uöt16_t
 
RESERVED3
;

1783 
__IO
 
uöt16_t
 
CRCPR
;

1784 
uöt16_t
 
RESERVED4
;

1785 
__IO
 
uöt16_t
 
RXCRCR
;

1786 
uöt16_t
 
RESERVED5
;

1787 
__IO
 
uöt16_t
 
TXCRCR
;

1788 
uöt16_t
 
RESERVED6
;

1789 
__IO
 
uöt16_t
 
I2SCFGR
;

1790 
uöt16_t
 
RESERVED7
;

1791 
__IO
 
uöt16_t
 
I2SPR
;

1792 
uöt16_t
 
RESERVED8
;

1793 } 
	tSPI_Ty≥Def
;

1795 #i‡
	`deföed
(
STM32F446xx
)

1801 
__IO
 
uöt32_t
 
CR
;

1802 
__IO
 
uöt16_t
 
IMR
;

1803 
uöt16_t
 
RESERVED0
;

1804 
__IO
 
uöt32_t
 
SR
;

1805 
__IO
 
uöt16_t
 
IFCR
;

1806 
uöt16_t
 
RESERVED1
;

1807 
__IO
 
uöt32_t
 
DR
;

1808 
__IO
 
uöt32_t
 
CSR
;

1809 
__IO
 
uöt32_t
 
DIR
;

1810 
uöt16_t
 
RESERVED2
;

1811 } 
	tSPDIFRX_Ty≥Def
;

1814 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1820 
__IO
 
uöt32_t
 
CR
;

1821 
__IO
 
uöt32_t
 
DCR
;

1822 
__IO
 
uöt32_t
 
SR
;

1823 
__IO
 
uöt32_t
 
FCR
;

1824 
__IO
 
uöt32_t
 
DLR
;

1825 
__IO
 
uöt32_t
 
CCR
;

1826 
__IO
 
uöt32_t
 
AR
;

1827 
__IO
 
uöt32_t
 
ABR
;

1828 
__IO
 
uöt32_t
 
DR
;

1829 
__IO
 
uöt32_t
 
PSMKR
;

1830 
__IO
 
uöt32_t
 
PSMAR
;

1831 
__IO
 
uöt32_t
 
PIR
;

1832 
__IO
 
uöt32_t
 
LPTR
;

1833 } 
	tQUADSPI_Ty≥Def
;

1836 #i‡
	`deföed
(
STM32F446xx
)

1842 
__IO
 
uöt32_t
 
CR
;

1843 
__IO
 
uöt16_t
 
IMR
;

1844 
uöt16_t
 
RESERVED0
;

1845 
__IO
 
uöt32_t
 
SR
;

1846 
__IO
 
uöt16_t
 
IFCR
;

1847 
uöt16_t
 
RESERVED1
;

1848 
__IO
 
uöt32_t
 
DR
;

1849 
__IO
 
uöt32_t
 
CSR
;

1850 
__IO
 
uöt32_t
 
DIR
;

1851 
uöt16_t
 
RESERVED2
;

1852 } 
	tSPDIF_Ty≥Def
;

1861 
__IO
 
uöt16_t
 
CR1
;

1862 
uöt16_t
 
RESERVED0
;

1863 
__IO
 
uöt16_t
 
CR2
;

1864 
uöt16_t
 
RESERVED1
;

1865 
__IO
 
uöt16_t
 
SMCR
;

1866 
uöt16_t
 
RESERVED2
;

1867 
__IO
 
uöt16_t
 
DIER
;

1868 
uöt16_t
 
RESERVED3
;

1869 
__IO
 
uöt16_t
 
SR
;

1870 
uöt16_t
 
RESERVED4
;

1871 
__IO
 
uöt16_t
 
EGR
;

1872 
uöt16_t
 
RESERVED5
;

1873 
__IO
 
uöt16_t
 
CCMR1
;

1874 
uöt16_t
 
RESERVED6
;

1875 
__IO
 
uöt16_t
 
CCMR2
;

1876 
uöt16_t
 
RESERVED7
;

1877 
__IO
 
uöt16_t
 
CCER
;

1878 
uöt16_t
 
RESERVED8
;

1879 
__IO
 
uöt32_t
 
CNT
;

1880 
__IO
 
uöt16_t
 
PSC
;

1881 
uöt16_t
 
RESERVED9
;

1882 
__IO
 
uöt32_t
 
ARR
;

1883 
__IO
 
uöt16_t
 
RCR
;

1884 
uöt16_t
 
RESERVED10
;

1885 
__IO
 
uöt32_t
 
CCR1
;

1886 
__IO
 
uöt32_t
 
CCR2
;

1887 
__IO
 
uöt32_t
 
CCR3
;

1888 
__IO
 
uöt32_t
 
CCR4
;

1889 
__IO
 
uöt16_t
 
BDTR
;

1890 
uöt16_t
 
RESERVED11
;

1891 
__IO
 
uöt16_t
 
DCR
;

1892 
uöt16_t
 
RESERVED12
;

1893 
__IO
 
uöt16_t
 
DMAR
;

1894 
uöt16_t
 
RESERVED13
;

1895 
__IO
 
uöt16_t
 
OR
;

1896 
uöt16_t
 
RESERVED14
;

1897 } 
	tTIM_Ty≥Def
;

1905 
__IO
 
uöt16_t
 
SR
;

1906 
uöt16_t
 
RESERVED0
;

1907 
__IO
 
uöt16_t
 
DR
;

1908 
uöt16_t
 
RESERVED1
;

1909 
__IO
 
uöt16_t
 
BRR
;

1910 
uöt16_t
 
RESERVED2
;

1911 
__IO
 
uöt16_t
 
CR1
;

1912 
uöt16_t
 
RESERVED3
;

1913 
__IO
 
uöt16_t
 
CR2
;

1914 
uöt16_t
 
RESERVED4
;

1915 
__IO
 
uöt16_t
 
CR3
;

1916 
uöt16_t
 
RESERVED5
;

1917 
__IO
 
uöt16_t
 
GTPR
;

1918 
uöt16_t
 
RESERVED6
;

1919 } 
	tUSART_Ty≥Def
;

1927 
__IO
 
uöt32_t
 
CR
;

1928 
__IO
 
uöt32_t
 
CFR
;

1929 
__IO
 
uöt32_t
 
SR
;

1930 } 
	tWWDG_Ty≥Def
;

1938 
__IO
 
uöt32_t
 
CR
;

1939 
__IO
 
uöt32_t
 
SR
;

1940 
__IO
 
uöt32_t
 
DR
;

1941 
__IO
 
uöt32_t
 
DOUT
;

1942 
__IO
 
uöt32_t
 
DMACR
;

1943 
__IO
 
uöt32_t
 
IMSCR
;

1944 
__IO
 
uöt32_t
 
RISR
;

1945 
__IO
 
uöt32_t
 
MISR
;

1946 
__IO
 
uöt32_t
 
K0LR
;

1947 
__IO
 
uöt32_t
 
K0RR
;

1948 
__IO
 
uöt32_t
 
K1LR
;

1949 
__IO
 
uöt32_t
 
K1RR
;

1950 
__IO
 
uöt32_t
 
K2LR
;

1951 
__IO
 
uöt32_t
 
K2RR
;

1952 
__IO
 
uöt32_t
 
K3LR
;

1953 
__IO
 
uöt32_t
 
K3RR
;

1954 
__IO
 
uöt32_t
 
IV0LR
;

1955 
__IO
 
uöt32_t
 
IV0RR
;

1956 
__IO
 
uöt32_t
 
IV1LR
;

1957 
__IO
 
uöt32_t
 
IV1RR
;

1958 
__IO
 
uöt32_t
 
CSGCMCCM0R
;

1959 
__IO
 
uöt32_t
 
CSGCMCCM1R
;

1960 
__IO
 
uöt32_t
 
CSGCMCCM2R
;

1961 
__IO
 
uöt32_t
 
CSGCMCCM3R
;

1962 
__IO
 
uöt32_t
 
CSGCMCCM4R
;

1963 
__IO
 
uöt32_t
 
CSGCMCCM5R
;

1964 
__IO
 
uöt32_t
 
CSGCMCCM6R
;

1965 
__IO
 
uöt32_t
 
CSGCMCCM7R
;

1966 
__IO
 
uöt32_t
 
CSGCM0R
;

1967 
__IO
 
uöt32_t
 
CSGCM1R
;

1968 
__IO
 
uöt32_t
 
CSGCM2R
;

1969 
__IO
 
uöt32_t
 
CSGCM3R
;

1970 
__IO
 
uöt32_t
 
CSGCM4R
;

1971 
__IO
 
uöt32_t
 
CSGCM5R
;

1972 
__IO
 
uöt32_t
 
CSGCM6R
;

1973 
__IO
 
uöt32_t
 
CSGCM7R
;

1974 } 
	tCRYP_Ty≥Def
;

1982 
__IO
 
uöt32_t
 
CR
;

1983 
__IO
 
uöt32_t
 
DIN
;

1984 
__IO
 
uöt32_t
 
STR
;

1985 
__IO
 
uöt32_t
 
HR
[5];

1986 
__IO
 
uöt32_t
 
IMR
;

1987 
__IO
 
uöt32_t
 
SR
;

1988 
uöt32_t
 
RESERVED
[52];

1989 
__IO
 
uöt32_t
 
CSR
[54];

1990 } 
	tHASH_Ty≥Def
;

1998 
__IO
 
uöt32_t
 
HR
[8];

1999 } 
	tHASH_DIGEST_Ty≥Def
;

2007 
__IO
 
uöt32_t
 
CR
;

2008 
__IO
 
uöt32_t
 
SR
;

2009 
__IO
 
uöt32_t
 
DR
;

2010 } 
	tRNG_Ty≥Def
;

2012 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2018 
__IO
 
uöt32_t
 
ISR
;

2019 
__IO
 
uöt32_t
 
ICR
;

2020 
__IO
 
uöt32_t
 
IER
;

2021 
__IO
 
uöt32_t
 
CFGR
;

2022 
__IO
 
uöt32_t
 
CR
;

2023 
__IO
 
uöt32_t
 
CMP
;

2024 
__IO
 
uöt32_t
 
ARR
;

2025 
__IO
 
uöt32_t
 
CNT
;

2026 
__IO
 
uöt32_t
 
OR
;

2027 } 
	tLPTIM_Ty≥Def
;

2037 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

2038 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

2039 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

2040 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

2041 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

2042 
	#SRAM3_BASE
 ((
uöt32_t
)0x20020000Ë

	)

2043 #ñi‡
	`deföed
(
STM32F469_479xx
)

2044 
	#SRAM2_BASE
 ((
uöt32_t
)0x20028000Ë

	)

2045 
	#SRAM3_BASE
 ((
uöt32_t
)0x20030000Ë

	)

2046 #ñi‡
	`deföed
(
STM32F413_423xx
)

2047 
	#SRAM2_BASE
 ((
uöt32_t
)0x20040000Ë

	)

2050 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

2051 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

2053 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2054 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

2057 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2058 
	#FMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

2061 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2062 
	#QSPI_R_BASE
 ((
uöt32_t
)0xA0001000Ë

	)

2065 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

2066 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

2067 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

2068 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22380000Ë

	)

2069 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22400000Ë

	)

2070 #ñi‡
	`deföed
(
STM32F469_479xx
)

2071 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22500000Ë

	)

2072 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22600000Ë

	)

2073 #ñi‡
	`deföed
(
STM32F413_423xx
)

2074 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22800000Ë

	)

2077 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

2078 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42480000Ë

	)

2081 
	#SRAM_BASE
 
SRAM1_BASE


	)

2082 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2086 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2087 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2088 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2089 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2092 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2093 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2094 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2095 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2096 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2097 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2098 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2099 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2101 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2102 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2103 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2104 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2105 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2106 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2107 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2108 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2109 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2110 #i‡
	`deföed
(
STM32F446xx
)

2111 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2113 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2114 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2115 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2116 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2117 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2118 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2119 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2120 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2121 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2122 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2124 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2125 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2126 #i‡
	`deföed
(
STM32F413_423xx
)

2127 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2129 #i‡
	`deföed
(
STM32F446xx
)

2130 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2132 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2133 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2134 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2135 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2138 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2139 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2140 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2141 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2142 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2143 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2144 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2145 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2146 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2147 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2148 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2149 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2150 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2151 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2152 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2153 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2154 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2155 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2156 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2157 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2158 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2159 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2160 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2161 #i‡
	`deföed
(
STM32F446xx
)

2162 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2163 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2164 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2166 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2167 
	#LTDC_Layî1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2168 
	#LTDC_Layî2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2169 #i‡
	`deföed
(
STM32F469_479xx
)

2170 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2172 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2173 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2174 
	#DFSDM1_Ch™√l0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2175 
	#DFSDM1_Ch™√l1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2176 
	#DFSDM1_Ch™√l2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2177 
	#DFSDM1_Ch™√l3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2178 
	#DFSDM1_Fûãr0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2179 
	#DFSDM1_Fûãr1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2180 
	#DFSDM1_0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM1_Fûãr0_BASE
)

	)

2181 
	#DFSDM1_1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM1_Fûãr1_BASE
)

	)

2183 
	#DFSDM0
 
DFSDM1_0


	)

2184 
	#DFSDM1
 
DFSDM1_1


	)

2185 #i‡
	`deföed
(
STM32F413_423xx
)

2186 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2187 
	#DFSDM2_Ch™√l0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2188 
	#DFSDM2_Ch™√l1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2189 
	#DFSDM2_Ch™√l2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2190 
	#DFSDM2_Ch™√l3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2191 
	#DFSDM2_Ch™√l4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2192 
	#DFSDM2_Ch™√l5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2193 
	#DFSDM2_Ch™√l6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2194 
	#DFSDM2_Ch™√l7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2195 
	#DFSDM2_Fûãr0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2196 
	#DFSDM2_Fûãr1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2197 
	#DFSDM2_Fûãr2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2198 
	#DFSDM2_Fûãr3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2199 
	#DFSDM2_0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr0_BASE
)

	)

2200 
	#DFSDM2_1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr1_BASE
)

	)

2201 
	#DFSDM2_2
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr2_BASE
)

	)

2202 
	#DFSDM2_3
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr3_BASE
)

	)

2207 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2208 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2209 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2210 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2211 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2212 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2213 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2214 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2215 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2216 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2217 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2218 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2219 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2220 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2221 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2222 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2223 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2224 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2225 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2226 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2227 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2228 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2229 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2230 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2231 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2232 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2233 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2234 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2235 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2236 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2237 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2238 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2239 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2240 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2241 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2242 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2243 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2244 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2247 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2248 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2249 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2250 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2251 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2253 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2255 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2256 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2257 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2258 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2259 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2262 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2264 
	#FMC_B™k1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2265 
	#FMC_B™k1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2266 
	#FMC_B™k2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2267 
	#FMC_B™k3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2268 
	#FMC_B™k4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2269 
	#FMC_B™k5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2273 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

2282 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2283 
	#QUADSPI
 ((
QUADSPI_Ty≥Def
 *Ë
QSPI_R_BASE
)

	)

2285 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

2286 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

2287 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

2288 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

2289 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

2290 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

2291 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

2292 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

2293 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

2294 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

2295 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

2296 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

2297 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

2298 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

2299 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

2300 #i‡
	`deföed
(
STM32F446xx
)

2301 
	#SPDIFRX
 ((
SPDIFRX_Ty≥Def
 *Ë
SPDIFRX_BASE
)

	)

2303 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

2304 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

2305 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

2306 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

2307 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

2308 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

2309 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

2310 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

2311 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2312 
	#FMPI2C1
 ((
FMPI2C_Ty≥Def
 *Ë
FMPI2C1_BASE
)

	)

2314 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2315 
	#LPTIM1
 ((
LPTIM_Ty≥Def
 *Ë
LPTIM1_BASE
)

	)

2317 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

2318 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

2319 #i‡
	`deföed
(
STM32F413_423xx
)

2320 
	#CAN3
 ((
CAN_Ty≥Def
 *Ë
CAN3_BASE
)

	)

2322 #i‡
	`deföed
(
STM32F446xx
)

2323 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

2325 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

2326 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

2327 
	#UART7
 ((
USART_Ty≥Def
 *Ë
UART7_BASE
)

	)

2328 
	#UART8
 ((
USART_Ty≥Def
 *Ë
UART8_BASE
)

	)

2329 
	#UART9
 ((
USART_Ty≥Def
 *Ë
UART9_BASE
)

	)

2330 
	#UART10
 ((
USART_Ty≥Def
 *Ë
UART10_BASE
)

	)

2331 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

2332 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

2333 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

2334 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

2335 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

2336 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

2337 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

2338 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

2339 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

2340 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

2341 
	#SPI4
 ((
SPI_Ty≥Def
 *Ë
SPI4_BASE
)

	)

2342 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

2343 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

2344 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

2345 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

2346 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

2347 
	#SPI5
 ((
SPI_Ty≥Def
 *Ë
SPI5_BASE
)

	)

2348 
	#SPI6
 ((
SPI_Ty≥Def
 *Ë
SPI6_BASE
)

	)

2349 
	#SAI1
 ((
SAI_Ty≥Def
 *Ë
SAI1_BASE
)

	)

2350 
	#SAI1_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_A_BASE
)

	)

2351 
	#SAI1_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_B_BASE
)

	)

2352 #i‡
	`deföed
(
STM32F446xx
)

2353 
	#SAI2
 ((
SAI_Ty≥Def
 *Ë
SAI2_BASE
)

	)

2354 
	#SAI2_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_A_BASE
)

	)

2355 
	#SAI2_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_B_BASE
)

	)

2357 
	#LTDC
 ((
LTDC_Ty≥Def
 *)
LTDC_BASE
)

	)

2358 
	#LTDC_Layî1
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî1_BASE
)

	)

2359 
	#LTDC_Layî2
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî2_BASE
)

	)

2360 #i‡
	`deföed
(
STM32F469_479xx
)

2361 
	#DSI
 ((
DSI_Ty≥Def
 *)
DSI_BASE
)

	)

2363 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2364 
	#DFSDM1_Ch™√l0
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l0_BASE
)

	)

2365 
	#DFSDM1_Ch™√l1
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l1_BASE
)

	)

2366 
	#DFSDM1_Ch™√l2
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l2_BASE
)

	)

2367 
	#DFSDM1_Ch™√l3
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l3_BASE
)

	)

2368 
	#DFSDM1_Fûãr0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM_Fûãr0_BASE
)

	)

2369 
	#DFSDM1_Fûãr1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM_Fûãr1_BASE
)

	)

2370 #i‡
	`deföed
(
STM32F413_423xx
)

2371 
	#DFSDM2_Ch™√l0
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l0_BASE
)

	)

2372 
	#DFSDM2_Ch™√l1
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l1_BASE
)

	)

2373 
	#DFSDM2_Ch™√l2
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l2_BASE
)

	)

2374 
	#DFSDM2_Ch™√l3
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l3_BASE
)

	)

2375 
	#DFSDM2_Ch™√l4
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l4_BASE
)

	)

2376 
	#DFSDM2_Ch™√l5
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l5_BASE
)

	)

2377 
	#DFSDM2_Ch™√l6
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l6_BASE
)

	)

2378 
	#DFSDM2_Ch™√l7
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l7_BASE
)

	)

2379 
	#DFSDM2_Fûãr0
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr0_BASE
)

	)

2380 
	#DFSDM2_Fûãr1
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr1_BASE
)

	)

2381 
	#DFSDM2_Fûãr2
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr2_BASE
)

	)

2382 
	#DFSDM2_Fûãr3
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr3_BASE
)

	)

2385 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

2386 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

2387 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

2388 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

2389 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

2390 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

2391 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

2392 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

2393 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

2394 
	#GPIOJ
 ((
GPIO_Ty≥Def
 *Ë
GPIOJ_BASE
)

	)

2395 
	#GPIOK
 ((
GPIO_Ty≥Def
 *Ë
GPIOK_BASE
)

	)

2396 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

2397 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

2398 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

2399 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

2400 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

2401 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

2402 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

2403 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

2404 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

2405 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

2406 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

2407 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

2408 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

2409 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

2410 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

2411 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

2412 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

2413 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

2414 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

2415 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

2416 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

2417 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

2418 
	#DMA2D
 ((
DMA2D_Ty≥Def
 *)
DMA2D_BASE
)

	)

2419 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

2420 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

2421 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

2422 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty≥Def
 *Ë
HASH_DIGEST_BASE
)

	)

2423 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

2425 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2426 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

2427 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

2428 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

2429 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

2430 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

2433 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2434 
	#FMC_B™k1
 ((
FMC_B™k1_Ty≥Def
 *Ë
FMC_B™k1_R_BASE
)

	)

2435 
	#FMC_B™k1E
 ((
FMC_B™k1E_Ty≥Def
 *Ë
FMC_B™k1E_R_BASE
)

	)

2436 
	#FMC_B™k2
 ((
FMC_B™k2_Ty≥Def
 *Ë
FMC_B™k2_R_BASE
)

	)

2437 
	#FMC_B™k3
 ((
FMC_B™k3_Ty≥Def
 *Ë
FMC_B™k3_R_BASE
)

	)

2438 
	#FMC_B™k4
 ((
FMC_B™k4_Ty≥Def
 *Ë
FMC_B™k4_R_BASE
)

	)

2439 
	#FMC_B™k5_6
 ((
FMC_B™k5_6_Ty≥Def
 *Ë
FMC_B™k5_6_R_BASE
)

	)

2442 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

2466 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

2467 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

2468 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

2469 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

2470 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

2471 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

2474 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

2475 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

2476 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

2477 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

2478 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

2479 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

2480 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

2481 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

2482 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

2483 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

2484 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

2485 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

2486 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

2487 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

2488 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

2489 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

2490 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

2491 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

2492 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

2493 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

2494 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

2495 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

2496 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

2497 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

2500 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

2501 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

2502 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

2503 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

2504 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

2505 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

2506 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

2507 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

2508 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

2509 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

2510 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

2511 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

2512 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

2513 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

2514 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

2515 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

2516 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

2517 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

2518 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

2519 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

2520 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

2521 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

2522 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

2523 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

2526 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

2527 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

2528 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

2529 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

2530 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

2531 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

2532 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

2533 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

2534 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

2535 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

2536 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

2537 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

2538 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

2539 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

2540 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

2541 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

2542 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

2543 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

2544 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

2545 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

2546 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

2547 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

2548 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

2549 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

2550 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

2551 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

2552 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

2553 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

2554 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

2555 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

2556 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

2557 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

2558 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

2559 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

2560 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

2561 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

2564 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

2565 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

2566 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

2567 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

2568 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

2569 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

2570 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

2571 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

2572 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

2573 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

2574 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

2575 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

2576 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

2577 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

2578 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

2579 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

2580 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

2581 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

2582 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

2583 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

2584 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

2585 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

2586 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

2587 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

2588 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

2589 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

2590 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

2591 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

2592 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

2593 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

2594 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

2595 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

2596 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

2597 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

2598 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

2599 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

2600 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

2601 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

2602 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

2603 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

2606 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

2609 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

2612 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

2615 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

2618 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

2621 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

2624 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

2625 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

2626 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

2627 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

2628 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

2629 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

2630 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

2631 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

2632 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

2633 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

2634 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

2635 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

2636 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

2637 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

2638 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

2639 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

2640 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

2641 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

2642 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

2643 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

2644 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

2645 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

2646 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

2647 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

2648 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

2649 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

2650 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

2651 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

2652 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

2655 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

2656 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

2657 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

2658 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

2659 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

2660 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

2661 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

2662 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

2663 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

2664 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

2665 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

2666 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

2667 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

2668 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

2669 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

2670 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

2671 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

2672 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

2673 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

2674 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

2675 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

2676 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

2677 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

2678 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

2679 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

2680 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

2681 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

2682 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

2683 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

2684 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

2685 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

2686 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

2687 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

2688 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

2689 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

2690 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

2693 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

2694 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2695 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2696 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2697 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2698 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2699 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2700 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2701 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2702 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2703 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2704 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2705 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2706 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2707 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2708 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2709 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2710 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2711 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2712 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2713 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2714 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2715 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2716 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2717 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

2718 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

2719 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

2720 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

2721 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

2722 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

2723 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

2724 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

2725 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

2726 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

2727 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

2728 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

2731 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

2732 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2733 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2734 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2735 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2736 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2737 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2738 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2739 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2740 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2741 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2742 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2743 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2744 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2745 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2746 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2747 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2748 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2749 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2750 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2751 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2752 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2753 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2754 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2755 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

2756 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

2757 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

2760 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2763 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2766 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2769 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2772 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

2773 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

2776 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

2777 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

2778 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

2779 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

2780 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

2781 
	#ADC_CSR_OVR1
 ((
uöt32_t
)0x00000020Ë

	)

2782 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

2783 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

2784 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

2785 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

2786 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

2787 
	#ADC_CSR_OVR2
 ((
uöt32_t
)0x00002000Ë

	)

2788 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

2789 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

2790 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

2791 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

2792 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

2793 
	#ADC_CSR_OVR3
 ((
uöt32_t
)0x00200000Ë

	)

2796 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2797 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2798 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2801 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

2802 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

2803 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

2804 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

2805 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

2806 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

2807 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

2808 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

2809 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

2810 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

2811 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

2812 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

2813 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

2814 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

2815 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

2816 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

2817 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

2818 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

2819 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

2820 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

2823 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

2824 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

2833 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

2834 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

2835 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

2836 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

2837 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

2838 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

2839 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

2840 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

2841 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

2844 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

2845 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

2846 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

2847 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

2848 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

2849 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

2850 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

2851 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

2852 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

2855 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

2856 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

2857 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

2858 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

2859 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

2860 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

2861 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

2862 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

2863 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

2864 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

2865 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

2866 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

2867 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

2868 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

2869 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

2870 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

2872 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

2873 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

2874 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

2875 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

2877 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

2878 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

2879 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

2880 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

2883 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

2884 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

2885 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

2886 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

2889 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

2890 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

2891 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

2892 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

2895 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

2896 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

2897 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

2898 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

2899 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

2900 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

2901 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

2902 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

2903 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

2904 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

2905 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

2906 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

2907 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

2908 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

2911 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

2912 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

2913 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

2915 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

2916 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

2917 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

2918 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

2920 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

2921 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

2924 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

2925 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

2926 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

2927 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

2928 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

2929 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

2933 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2934 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2935 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2936 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2937 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2940 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2941 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2942 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2945 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2946 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2947 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2948 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2951 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2952 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2953 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2954 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2957 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2958 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2959 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2960 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2961 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2964 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2965 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2966 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2969 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2970 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2971 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2972 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2975 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2976 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2977 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2978 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2981 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2982 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2983 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2984 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2985 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2988 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2989 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2990 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2993 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2994 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2995 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2996 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2999 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3000 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3001 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3002 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3005 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

3006 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

3007 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

3008 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

3011 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

3012 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

3013 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3016 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3017 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3018 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3019 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3022 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3023 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3024 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3025 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3028 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

3029 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

3030 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

3031 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

3034 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

3035 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

3036 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3039 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3040 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3041 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3042 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3045 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3046 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3047 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3048 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3052 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

3055 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

3056 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

3057 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

3058 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

3059 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

3060 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

3061 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

3062 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

3063 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

3064 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

3065 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

3066 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

3067 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

3068 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

3069 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

3072 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

3073 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

3074 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

3075 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

3076 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

3077 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

3078 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

3079 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

3080 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

3081 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

3082 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

3083 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

3084 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

3085 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

3086 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

3089 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

3090 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

3091 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

3092 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

3093 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

3094 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

3095 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

3096 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

3097 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

3098 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

3099 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

3100 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

3101 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

3102 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

3103 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

3106 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

3107 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

3108 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

3109 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

3110 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

3111 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

3112 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

3113 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

3114 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

3115 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

3116 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

3117 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

3118 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

3119 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

3120 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

3123 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3124 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3125 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3126 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3127 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3128 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3129 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3130 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3131 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3132 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3133 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3134 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3135 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3136 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3137 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3138 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3139 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3140 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3141 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3142 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3143 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3144 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3145 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3146 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3147 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3148 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3149 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3150 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3151 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3152 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3153 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3154 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3157 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3158 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3159 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3160 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3161 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3162 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3163 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3164 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3165 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3166 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3167 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3168 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3169 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3170 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3171 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3172 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3173 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3174 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3175 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3176 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3177 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3178 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3179 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3180 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3181 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3182 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3183 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3184 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3185 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3186 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3187 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3188 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3191 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3192 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3193 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3194 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3195 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3196 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3197 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3198 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3199 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3200 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3201 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3202 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3203 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3204 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3205 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3206 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3207 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3208 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3209 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3210 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3211 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3212 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3213 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3214 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3215 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3216 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3217 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3218 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3219 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3220 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3221 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3222 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3225 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3226 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3227 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3228 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3229 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3230 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3231 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3232 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3233 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3234 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3235 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3236 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3237 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3238 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3239 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3240 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3241 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3242 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3243 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3244 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3245 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3246 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3247 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3248 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3249 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3250 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3251 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3252 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3253 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3254 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3255 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3256 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3259 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3260 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3261 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3262 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3263 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3264 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3265 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3266 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3267 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3268 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3269 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3270 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3271 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3272 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3273 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3274 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3275 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3276 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3277 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3278 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3279 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3280 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3281 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3282 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3283 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3284 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3285 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3286 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3287 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3288 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3289 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3290 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3293 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3294 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3295 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3296 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3297 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3298 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3299 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3300 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3301 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3302 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3303 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3304 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3305 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3306 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3307 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3308 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3309 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3310 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3311 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3312 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3313 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3314 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3315 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3316 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3317 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3318 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3319 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3320 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3321 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3322 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3323 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3324 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3327 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3328 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3329 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3330 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3331 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3332 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3333 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3334 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3335 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3336 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3337 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3338 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3339 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3340 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3341 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3342 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3343 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3344 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3345 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3346 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3347 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3348 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3349 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3350 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3351 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3352 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3353 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3354 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3355 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3356 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3357 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3358 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3361 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3362 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3363 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3364 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3365 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3366 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3367 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3368 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3369 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3370 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3371 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3372 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3373 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3374 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3375 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3376 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3377 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3378 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3379 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3380 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3381 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3382 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3383 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3384 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3385 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3386 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3387 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3388 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3389 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3390 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3391 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3392 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3395 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3396 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3397 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3398 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3399 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3400 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3401 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3402 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3403 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3404 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3405 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3406 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3407 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3408 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3409 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3410 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3411 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3412 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3413 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3414 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3415 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3416 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3417 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3418 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3419 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3420 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3421 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3422 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3423 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3424 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3425 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3426 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3429 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3430 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3431 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3432 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3433 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3434 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3435 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3436 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3437 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3438 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3439 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3440 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3441 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3442 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3443 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3444 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3445 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3446 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3447 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3448 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3449 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3450 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3451 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3452 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3453 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3454 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3455 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3456 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3457 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3458 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3459 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3460 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3463 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3464 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3465 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3466 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3467 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3468 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3469 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3470 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3471 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3472 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3473 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3474 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3475 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3476 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3477 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3478 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3479 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3480 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3481 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3482 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3483 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3484 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3485 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3486 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3487 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3488 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3489 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3490 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3491 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3492 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3493 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3494 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3497 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3498 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3499 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3500 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3501 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3502 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3503 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3504 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3505 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3506 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3507 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3508 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3509 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3510 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3511 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3512 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3513 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3514 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3515 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3516 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3517 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3518 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3519 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3520 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3521 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3522 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3523 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3524 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3525 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3526 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3527 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3528 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3531 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3532 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3533 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3534 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3535 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3536 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3537 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3538 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3539 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3540 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3541 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3542 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3543 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3544 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3545 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3546 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3547 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3548 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3549 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3550 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3551 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3552 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3553 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3554 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3555 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3556 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3557 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3558 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3559 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3560 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3561 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3562 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3565 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3566 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3567 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3568 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3569 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3570 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3571 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3572 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3573 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3574 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3575 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3576 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3577 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3578 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3579 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3580 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3581 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3582 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3583 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3584 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3585 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3586 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3587 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3588 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3589 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3590 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3591 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3592 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3593 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3594 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3595 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3596 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3599 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3600 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3601 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3602 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3603 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3604 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3605 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3606 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3607 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3608 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3609 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3610 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3611 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3612 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3613 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3614 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3615 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3616 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3617 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3618 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3619 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3620 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3621 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3622 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3623 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3624 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3625 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3626 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3627 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3628 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3629 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3630 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3633 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3634 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3635 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3636 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3637 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3638 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3639 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3640 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3641 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3642 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3643 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3644 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3645 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3646 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3647 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3648 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3649 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3650 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3651 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3652 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3653 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3654 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3655 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3656 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3657 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3658 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3659 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3660 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3661 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3662 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3663 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3664 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3667 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3668 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3669 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3670 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3671 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3672 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3673 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3674 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3675 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3676 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3677 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3678 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3679 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3680 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3681 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3682 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3683 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3684 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3685 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3686 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3687 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3688 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3689 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3690 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3691 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3692 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3693 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3694 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3695 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3696 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3697 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3698 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3701 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3702 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3703 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3704 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3705 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3706 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3707 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3708 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3709 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3710 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3711 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3712 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3713 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3714 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3715 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3716 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3717 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3718 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3719 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3720 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3721 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3722 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3723 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3724 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3725 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3726 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3727 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3728 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3729 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3730 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3731 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3732 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3735 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3736 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3737 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3738 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3739 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3740 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3741 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3742 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3743 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3744 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3745 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3746 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3747 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3748 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3749 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3750 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3751 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3752 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3753 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3754 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3755 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3756 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3757 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3758 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3759 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3760 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3761 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3762 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3763 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3764 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3765 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3766 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3769 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3770 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3771 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3772 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3773 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3774 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3775 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3776 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3777 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3778 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3779 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3780 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3781 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3782 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3783 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3784 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3785 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3786 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3787 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3788 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3789 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3790 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3791 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3792 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3793 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3794 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3795 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3796 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3797 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3798 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3799 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3800 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3803 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3804 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3805 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3806 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3807 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3808 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3809 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3810 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3811 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3812 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3813 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3814 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3815 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3816 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3817 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3818 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3819 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3820 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3821 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3822 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3823 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3824 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3825 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3826 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3827 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3828 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3829 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3830 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3831 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3832 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3833 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3834 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3837 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3838 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3839 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3840 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3841 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3842 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3843 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3844 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3845 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3846 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3847 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3848 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3849 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3850 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3851 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3852 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3853 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3854 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3855 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3856 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3857 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3858 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3859 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3860 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3861 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3862 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3863 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3864 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3865 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3866 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3867 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3868 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3871 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3872 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3873 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3874 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3875 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3876 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3877 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3878 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3879 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3880 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3881 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3882 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3883 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3884 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3885 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3886 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3887 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3888 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3889 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3890 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3891 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3892 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3893 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3894 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3895 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3896 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3897 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3898 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3899 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3900 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3901 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3902 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3905 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3906 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3907 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3908 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3909 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3910 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3911 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3912 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3913 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3914 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3915 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3916 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3917 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3918 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3919 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3920 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3921 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3922 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3923 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3924 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3925 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3926 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3927 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3928 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3929 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3930 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3931 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3932 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3933 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3934 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3935 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3936 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3939 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3940 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3941 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3942 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3943 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3944 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3945 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3946 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3947 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3948 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3949 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3950 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3951 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3952 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3953 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3954 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3955 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3956 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3957 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3958 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3959 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3960 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3961 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3962 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3963 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3964 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3965 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3966 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3967 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3968 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3969 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3970 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3973 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3974 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3975 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3976 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3977 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3978 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3979 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3980 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3981 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3982 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3983 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3984 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3985 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3986 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3987 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3988 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3989 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3990 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3991 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3992 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3993 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3994 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3995 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3996 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3997 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3998 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3999 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4000 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4001 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4002 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4003 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4004 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4007 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

4008 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

4009 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

4010 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

4011 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

4012 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

4013 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

4014 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

4015 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

4016 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

4017 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

4018 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

4019 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

4020 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

4021 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

4022 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

4023 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

4024 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4025 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4026 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4027 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4028 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4029 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4030 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4031 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4032 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4033 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4034 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4035 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4036 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4037 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4038 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4041 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

4042 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

4043 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

4044 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

4045 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

4046 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

4047 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

4048 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

4049 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

4050 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

4051 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

4052 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

4053 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

4054 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

4055 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

4056 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

4057 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

4058 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4059 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4060 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4061 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4062 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4063 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4064 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4065 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4066 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4067 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4068 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4069 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4070 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4071 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4072 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4074 #i‡
	`deföed
(
STM32F446xx
)

4082 
	#CEC_CR_CECEN
 ((
uöt32_t
)0x00000001Ë

	)

4083 
	#CEC_CR_TXSOM
 ((
uöt32_t
)0x00000002Ë

	)

4084 
	#CEC_CR_TXEOM
 ((
uöt32_t
)0x00000004Ë

	)

4087 
	#CEC_CFGR_SFT
 ((
uöt32_t
)0x00000007Ë

	)

4088 
	#CEC_CFGR_RXTOL
 ((
uöt32_t
)0x00000008Ë

	)

4089 
	#CEC_CFGR_BRESTP
 ((
uöt32_t
)0x00000010Ë

	)

4090 
	#CEC_CFGR_BREGEN
 ((
uöt32_t
)0x00000020Ë

	)

4091 
	#CEC_CFGR_LREGEN
 ((
uöt32_t
)0x00000040Ë

	)

4092 
	#CEC_CFGR_SFTOPT
 ((
uöt32_t
)0x00000100Ë

	)

4093 
	#CEC_CFGR_BRDNOGEN
 ((
uöt32_t
)0x00000080Ë

	)

4094 
	#CEC_CFGR_OAR
 ((
uöt32_t
)0x7FFF0000Ë

	)

4095 
	#CEC_CFGR_LSTN
 ((
uöt32_t
)0x80000000Ë

	)

4098 
	#CEC_TXDR_TXD
 ((
uöt32_t
)0x000000FFË

	)

4101 
	#CEC_TXDR_RXD
 ((
uöt32_t
)0x000000FFË

	)

4104 
	#CEC_ISR_RXBR
 ((
uöt32_t
)0x00000001Ë

	)

4105 
	#CEC_ISR_RXEND
 ((
uöt32_t
)0x00000002Ë

	)

4106 
	#CEC_ISR_RXOVR
 ((
uöt32_t
)0x00000004Ë

	)

4107 
	#CEC_ISR_BRE
 ((
uöt32_t
)0x00000008Ë

	)

4108 
	#CEC_ISR_SBPE
 ((
uöt32_t
)0x00000010Ë

	)

4109 
	#CEC_ISR_LBPE
 ((
uöt32_t
)0x00000020Ë

	)

4110 
	#CEC_ISR_RXACKE
 ((
uöt32_t
)0x00000040Ë

	)

4111 
	#CEC_ISR_ARBLST
 ((
uöt32_t
)0x00000080Ë

	)

4112 
	#CEC_ISR_TXBR
 ((
uöt32_t
)0x00000100Ë

	)

4113 
	#CEC_ISR_TXEND
 ((
uöt32_t
)0x00000200Ë

	)

4114 
	#CEC_ISR_TXUDR
 ((
uöt32_t
)0x00000400Ë

	)

4115 
	#CEC_ISR_TXERR
 ((
uöt32_t
)0x00000800Ë

	)

4116 
	#CEC_ISR_TXACKE
 ((
uöt32_t
)0x00001000Ë

	)

4119 
	#CEC_IER_RXBRIE
 ((
uöt32_t
)0x00000001Ë

	)

4120 
	#CEC_IER_RXENDIE
 ((
uöt32_t
)0x00000002Ë

	)

4121 
	#CEC_IER_RXOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

4122 
	#CEC_IER_BREIEIE
 ((
uöt32_t
)0x00000008Ë

	)

4123 
	#CEC_IER_SBPEIE
 ((
uöt32_t
)0x00000010Ë

	)

4124 
	#CEC_IER_LBPEIE
 ((
uöt32_t
)0x00000020Ë

	)

4125 
	#CEC_IER_RXACKEIE
 ((
uöt32_t
)0x00000040Ë

	)

4126 
	#CEC_IER_ARBLSTIE
 ((
uöt32_t
)0x00000080Ë

	)

4127 
	#CEC_IER_TXBRIE
 ((
uöt32_t
)0x00000100Ë

	)

4128 
	#CEC_IER_TXENDIE
 ((
uöt32_t
)0x00000200Ë

	)

4129 
	#CEC_IER_TXUDRIE
 ((
uöt32_t
)0x00000400Ë

	)

4130 
	#CEC_IER_TXERRIE
 ((
uöt32_t
)0x00000800Ë

	)

4131 
	#CEC_IER_TXACKEIE
 ((
uöt32_t
)0x00001000Ë

	)

4140 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

4144 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

4148 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

4156 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

4158 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00080038)

	)

4159 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

4160 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

4161 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

4162 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

4163 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

4164 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

4165 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

4166 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

4167 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

4168 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

4169 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

4171 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

4172 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

4173 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

4174 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

4175 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

4176 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

4177 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

4178 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

4180 
	#CRYP_CR_GCM_CCMPH
 ((
uöt32_t
)0x00030000)

	)

4181 
	#CRYP_CR_GCM_CCMPH_0
 ((
uöt32_t
)0x00010000)

	)

4182 
	#CRYP_CR_GCM_CCMPH_1
 ((
uöt32_t
)0x00020000)

	)

4183 
	#CRYP_CR_ALGOMODE_3
 ((
uöt32_t
)0x00080000)

	)

4186 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

4187 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

4188 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

4189 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

4190 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

4192 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

4193 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

4195 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

4196 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

4198 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

4199 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

4201 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

4202 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

4210 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

4211 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

4212 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

4214 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

4215 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

4216 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

4217 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

4219 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

4220 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

4221 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

4223 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

4224 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

4225 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

4226 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

4227 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

4229 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

4230 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

4231 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

4232 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

4233 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

4235 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

4236 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

4237 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

4238 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

4240 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

4241 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

4242 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

4244 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

4245 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

4246 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

4247 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

4248 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

4250 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

4251 
	#DAC_CR_DMAUDRIE2
 ((
uöt32_t
)0x20000000UË

	)

4254 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

4255 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

4258 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

4261 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4264 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

4267 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

4270 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4273 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

4276 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

4277 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

4280 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

4281 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

4284 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

4285 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

4288 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

4291 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

4294 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

4295 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

4309 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

4310 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

4311 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

4312 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

4313 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

4314 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

4315 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

4316 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

4317 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

4318 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

4319 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

4320 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

4321 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

4322 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

4325 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

4326 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

4327 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

4330 
	#DCMI_RIS_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

4331 
	#DCMI_RIS_OVR_RIS
 ((
uöt32_t
)0x00000002)

	)

4332 
	#DCMI_RIS_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

4333 
	#DCMI_RIS_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

4334 
	#DCMI_RIS_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

4336 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4337 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4338 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4339 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4340 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4341 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4344 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

4345 
	#DCMI_IER_OVR_IE
 ((
uöt32_t
)0x00000002)

	)

4346 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

4347 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

4348 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

4351 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4354 
	#DCMI_MIS_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

4355 
	#DCMI_MIS_OVR_MIS
 ((
uöt32_t
)0x00000002)

	)

4356 
	#DCMI_MIS_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

4357 
	#DCMI_MIS_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

4358 
	#DCMI_MIS_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

4361 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4362 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4363 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4364 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4365 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4368 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

4369 
	#DCMI_ICR_OVR_ISC
 ((
uöt32_t
)0x00000002)

	)

4370 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

4371 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

4372 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

4375 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4378 
	#DCMI_ESCR_FSC
 ((
uöt32_t
)0x000000FF)

	)

4379 
	#DCMI_ESCR_LSC
 ((
uöt32_t
)0x0000FF00)

	)

4380 
	#DCMI_ESCR_LEC
 ((
uöt32_t
)0x00FF0000)

	)

4381 
	#DCMI_ESCR_FEC
 ((
uöt32_t
)0xFF000000)

	)

4384 
	#DCMI_ESUR_FSU
 ((
uöt32_t
)0x000000FF)

	)

4385 
	#DCMI_ESUR_LSU
 ((
uöt32_t
)0x0000FF00)

	)

4386 
	#DCMI_ESUR_LEU
 ((
uöt32_t
)0x00FF0000)

	)

4387 
	#DCMI_ESUR_FEU
 ((
uöt32_t
)0xFF000000)

	)

4390 
	#DCMI_CWSTRT_HOFFCNT
 ((
uöt32_t
)0x00003FFF)

	)

4391 
	#DCMI_CWSTRT_VST
 ((
uöt32_t
)0x1FFF0000)

	)

4394 
	#DCMI_CWSIZE_CAPCNT
 ((
uöt32_t
)0x00003FFF)

	)

4395 
	#DCMI_CWSIZE_VLINE
 ((
uöt32_t
)0x3FFF0000)

	)

4398 
	#DCMI_DR_BYTE0
 ((
uöt32_t
)0x000000FF)

	)

4399 
	#DCMI_DR_BYTE1
 ((
uöt32_t
)0x0000FF00)

	)

4400 
	#DCMI_DR_BYTE2
 ((
uöt32_t
)0x00FF0000)

	)

4401 
	#DCMI_DR_BYTE3
 ((
uöt32_t
)0xFF000000)

	)

4412 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
uöt32_t
)0x80000000Ë

	)

4413 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
uöt32_t
)0x40000000Ë

	)

4414 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
uöt32_t
)0x00FF0000Ë

	)

4415 
	#DFSDM_CHCFGR1_DATPACK
 ((
uöt32_t
)0x0000C000Ë

	)

4416 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
uöt32_t
)0x00008000Ë

	)

4417 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
uöt32_t
)0x00004000Ë

	)

4418 
	#DFSDM_CHCFGR1_DATMPX
 ((
uöt32_t
)0x00003000Ë

	)

4419 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
uöt32_t
)0x00002000Ë

	)

4420 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
uöt32_t
)0x00001000Ë

	)

4421 
	#DFSDM_CHCFGR1_CHINSEL
 ((
uöt32_t
)0x00000100Ë

	)

4422 
	#DFSDM_CHCFGR1_CHEN
 ((
uöt32_t
)0x00000080Ë

	)

4423 
	#DFSDM_CHCFGR1_CKABEN
 ((
uöt32_t
)0x00000040Ë

	)

4424 
	#DFSDM_CHCFGR1_SCDEN
 ((
uöt32_t
)0x00000020Ë

	)

4425 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
uöt32_t
)0x0000000CË

	)

4426 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
uöt32_t
)0x00000008Ë

	)

4427 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
uöt32_t
)0x00000004Ë

	)

4428 
	#DFSDM_CHCFGR1_SITP
 ((
uöt32_t
)0x00000003Ë

	)

4429 
	#DFSDM_CHCFGR1_SITP_1
 ((
uöt32_t
)0x00000002Ë

	)

4430 
	#DFSDM_CHCFGR1_SITP_0
 ((
uöt32_t
)0x00000001Ë

	)

4433 
	#DFSDM_CHCFGR2_OFFSET
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4434 
	#DFSDM_CHCFGR2_DTRBS
 ((
uöt32_t
)0x000000F8Ë

	)

4437 
	#DFSDM_CHAWSCDR_AWFORD
 ((
uöt32_t
)0x00C00000Ë

	)

4438 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
uöt32_t
)0x00800000Ë

	)

4439 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
uöt32_t
)0x00400000Ë

	)

4440 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
uöt32_t
)0x001F0000Ë

	)

4441 
	#DFSDM_CHAWSCDR_BKSCD
 ((
uöt32_t
)0x0000F000Ë

	)

4442 
	#DFSDM_CHAWSCDR_SCDT
 ((
uöt32_t
)0x000000FFË

	)

4445 
	#DFSDM_CHWDATR_WDATA
 ((
uöt32_t
)0x0000FFFFË

	)

4448 
	#DFSDM_CHDATINR_INDAT0
 ((
uöt32_t
)0x0000FFFFË

	)

4449 
	#DFSDM_CHDATINR_INDAT1
 ((
uöt32_t
)0xFFFF0000Ë

	)

4454 
	#DFSDM_FLTCR1_AWFSEL
 ((
uöt32_t
)0x40000000Ë

	)

4455 
	#DFSDM_FLTCR1_FAST
 ((
uöt32_t
)0x20000000Ë

	)

4456 
	#DFSDM_FLTCR1_RCH
 ((
uöt32_t
)0x07000000Ë

	)

4457 
	#DFSDM_FLTCR1_RDMAEN
 ((
uöt32_t
)0x00200000Ë

	)

4458 
	#DFSDM_FLTCR1_RSYNC
 ((
uöt32_t
)0x00080000Ë

	)

4459 
	#DFSDM_FLTCR1_RCONT
 ((
uöt32_t
)0x00040000Ë

	)

4460 
	#DFSDM_FLTCR1_RSWSTART
 ((
uöt32_t
)0x00020000Ë

	)

4461 
	#DFSDM_FLTCR1_JEXTEN
 ((
uöt32_t
)0x00006000Ë

	)

4462 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
uöt32_t
)0x00004000Ë

	)

4463 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
uöt32_t
)0x00002000Ë

	)

4464 
	#DFSDM_FLTCR1_JEXTSEL
 ((
uöt32_t
)0x00000700Ë

	)

4465 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
uöt32_t
)0x00000400Ë

	)

4466 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

4467 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

4468 
	#DFSDM_FLTCR1_JDMAEN
 ((
uöt32_t
)0x00000020Ë

	)

4469 
	#DFSDM_FLTCR1_JSCAN
 ((
uöt32_t
)0x00000010Ë

	)

4470 
	#DFSDM_FLTCR1_JSYNC
 ((
uöt32_t
)0x00000008Ë

	)

4471 
	#DFSDM_FLTCR1_JSWSTART
 ((
uöt32_t
)0x00000002Ë

	)

4472 
	#DFSDM_FLTCR1_DFEN
 ((
uöt32_t
)0x00000001Ë

	)

4475 
	#DFSDM_FLTCR2_AWDCH
 ((
uöt32_t
)0x000F0000Ë

	)

4476 
	#DFSDM_FLTCR2_EXCH
 ((
uöt32_t
)0x00000F00Ë

	)

4477 
	#DFSDM_FLTCR2_CKABIE
 ((
uöt32_t
)0x00000040Ë

	)

4478 
	#DFSDM_FLTCR2_SCDIE
 ((
uöt32_t
)0x00000020Ë

	)

4479 
	#DFSDM_FLTCR2_AWDIE
 ((
uöt32_t
)0x00000010Ë

	)

4480 
	#DFSDM_FLTCR2_ROVRIE
 ((
uöt32_t
)0x00000008Ë

	)

4481 
	#DFSDM_FLTCR2_JOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

4482 
	#DFSDM_FLTCR2_REOCIE
 ((
uöt32_t
)0x00000002Ë

	)

4483 
	#DFSDM_FLTCR2_JEOCIE
 ((
uöt32_t
)0x00000001Ë

	)

4486 
	#DFSDM_FLTISR_SCDF
 ((
uöt32_t
)0x0F000000Ë

	)

4487 
	#DFSDM_FLTISR_CKABF
 ((
uöt32_t
)0x000F0000Ë

	)

4488 
	#DFSDM_FLTISR_RCIP
 ((
uöt32_t
)0x00004000Ë

	)

4489 
	#DFSDM_FLTISR_JCIP
 ((
uöt32_t
)0x00002000Ë

	)

4490 
	#DFSDM_FLTISR_AWDF
 ((
uöt32_t
)0x00000010Ë

	)

4491 
	#DFSDM_FLTISR_ROVRF
 ((
uöt32_t
)0x00000008Ë

	)

4492 
	#DFSDM_FLTISR_JOVRF
 ((
uöt32_t
)0x00000004Ë

	)

4493 
	#DFSDM_FLTISR_REOCF
 ((
uöt32_t
)0x00000002Ë

	)

4494 
	#DFSDM_FLTISR_JEOCF
 ((
uöt32_t
)0x00000001Ë

	)

4497 
	#DFSDM_FLTICR_CLRSCSDF
 ((
uöt32_t
)0x0F000000Ë

	)

4498 
	#DFSDM_FLTICR_CLRCKABF
 ((
uöt32_t
)0x000F0000Ë

	)

4499 
	#DFSDM_FLTICR_CLRROVRF
 ((
uöt32_t
)0x00000008Ë

	)

4500 
	#DFSDM_FLTICR_CLRJOVRF
 ((
uöt32_t
)0x00000004Ë

	)

4503 
	#DFSDM_FLTJCHGR_JCHG
 ((
uöt32_t
)0x000000FFË

	)

4506 
	#DFSDM_FLTFCR_FORD
 ((
uöt32_t
)0xE0000000Ë

	)

4507 
	#DFSDM_FLTFCR_FORD_2
 ((
uöt32_t
)0x80000000Ë

	)

4508 
	#DFSDM_FLTFCR_FORD_1
 ((
uöt32_t
)0x40000000Ë

	)

4509 
	#DFSDM_FLTFCR_FORD_0
 ((
uöt32_t
)0x20000000Ë

	)

4510 
	#DFSDM_FLTFCR_FOSR
 ((
uöt32_t
)0x03FF0000Ë

	)

4511 
	#DFSDM_FLTFCR_IOSR
 ((
uöt32_t
)0x000000FFË

	)

4514 
	#DFSDM_FLTJDATAR_JDATA
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4515 
	#DFSDM_FLTJDATAR_JDATACH
 ((
uöt32_t
)0x00000007Ë

	)

4518 
	#DFSDM_FLTRDATAR_RDATA
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4519 
	#DFSDM_FLTRDATAR_RPEND
 ((
uöt32_t
)0x00000010Ë

	)

4520 
	#DFSDM_FLTRDATAR_RDATACH
 ((
uöt32_t
)0x00000007Ë

	)

4523 
	#DFSDM_FLTAWHTR_AWHT
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4524 
	#DFSDM_FLTAWHTR_BKAWH
 ((
uöt32_t
)0x0000000FË

	)

4527 
	#DFSDM_FLTAWLTR_AWLT
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4528 
	#DFSDM_FLTAWLTR_BKAWL
 ((
uöt32_t
)0x0000000FË

	)

4531 
	#DFSDM_FLTAWSR_AWHTF
 ((
uöt32_t
)0x00000F00Ë

	)

4532 
	#DFSDM_FLTAWSR_AWLTF
 ((
uöt32_t
)0x0000000FË

	)

4535 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
uöt32_t
)0x00000F00Ë

	)

4536 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
uöt32_t
)0x0000000FË

	)

4539 
	#DFSDM_FLTEXMAX_EXMAX
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4540 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
uöt32_t
)0x00000007Ë

	)

4543 
	#DFSDM_FLTEXMIN_EXMIN
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4544 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
uöt32_t
)0x00000007Ë

	)

4547 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
uöt32_t
)0xFFFFFFF0Ë

	)

4555 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

4556 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

4557 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

4558 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

4559 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

4560 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

4561 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

4562 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

4563 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

4564 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

4565 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

4566 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

4567 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

4568 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

4569 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

4570 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

4571 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

4572 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

4573 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

4574 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

4575 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

4576 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

4577 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

4578 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

4579 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

4580 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

4581 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

4582 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

4583 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

4584 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

4585 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

4586 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

4587 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

4588 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

4589 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

4592 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

4593 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

4594 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

4595 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

4596 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

4597 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

4598 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

4599 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

4600 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

4601 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

4602 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

4603 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

4604 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

4605 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

4606 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

4607 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

4608 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

4611 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

4612 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

4613 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

4614 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

4615 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

4616 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

4617 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

4618 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

4619 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

4622 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

4623 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

4624 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

4625 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

4626 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

4627 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

4628 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

4629 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

4630 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

4631 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

4632 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

4633 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

4634 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

4635 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

4636 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

4637 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

4638 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

4639 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

4640 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

4641 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

4644 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

4645 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

4646 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

4647 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

4648 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

4649 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

4650 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

4651 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

4652 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

4653 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

4654 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

4655 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

4656 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

4657 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

4658 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

4659 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

4660 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

4661 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

4662 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

4663 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

4666 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

4667 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

4668 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

4669 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

4670 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

4671 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

4672 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

4673 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

4674 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

4675 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

4676 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

4677 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

4678 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

4679 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

4680 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

4681 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

4682 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

4683 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

4684 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

4685 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

4688 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

4689 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

4690 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

4691 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

4692 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

4693 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

4694 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

4695 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

4696 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

4697 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

4698 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

4699 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

4700 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

4701 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

4702 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

4703 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

4704 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

4705 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

4706 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

4707 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

4717 
	#DMA2D_CR_START
 ((
uöt32_t
)0x00000001Ë

	)

4718 
	#DMA2D_CR_SUSP
 ((
uöt32_t
)0x00000002Ë

	)

4719 
	#DMA2D_CR_ABORT
 ((
uöt32_t
)0x00000004Ë

	)

4720 
	#DMA2D_CR_TEIE
 ((
uöt32_t
)0x00000100Ë

	)

4721 
	#DMA2D_CR_TCIE
 ((
uöt32_t
)0x00000200Ë

	)

4722 
	#DMA2D_CR_TWIE
 ((
uöt32_t
)0x00000400Ë

	)

4723 
	#DMA2D_CR_CAEIE
 ((
uöt32_t
)0x00000800Ë

	)

4724 
	#DMA2D_CR_CTCIE
 ((
uöt32_t
)0x00001000Ë

	)

4725 
	#DMA2D_CR_CEIE
 ((
uöt32_t
)0x00002000Ë

	)

4726 
	#DMA2D_CR_MODE
 ((
uöt32_t
)0x00030000Ë

	)

4730 
	#DMA2D_ISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

4731 
	#DMA2D_ISR_TCIF
 ((
uöt32_t
)0x00000002Ë

	)

4732 
	#DMA2D_ISR_TWIF
 ((
uöt32_t
)0x00000004Ë

	)

4733 
	#DMA2D_ISR_CAEIF
 ((
uöt32_t
)0x00000008Ë

	)

4734 
	#DMA2D_ISR_CTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4735 
	#DMA2D_ISR_CEIF
 ((
uöt32_t
)0x00000020Ë

	)

4739 
	#DMA2D_IFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

4740 
	#DMA2D_IFCR_CTCIF
 ((
uöt32_t
)0x00000002Ë

	)

4741 
	#DMA2D_IFCR_CTWIF
 ((
uöt32_t
)0x00000004Ë

	)

4742 
	#DMA2D_IFCR_CAECIF
 ((
uöt32_t
)0x00000008Ë

	)

4743 
	#DMA2D_IFCR_CCTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4744 
	#DMA2D_IFCR_CCEIF
 ((
uöt32_t
)0x00000020Ë

	)

4747 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4748 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4749 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4750 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4751 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4752 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4756 
	#DMA2D_FGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4760 
	#DMA2D_FGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4764 
	#DMA2D_BGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4768 
	#DMA2D_BGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4772 
	#DMA2D_FGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4773 
	#DMA2D_FGPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4774 
	#DMA2D_FGPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4775 
	#DMA2D_FGPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4776 
	#DMA2D_FGPFCCR_CM_3
 ((
uöt32_t
)0x00000008Ë

	)

4777 
	#DMA2D_FGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4778 
	#DMA2D_FGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4779 
	#DMA2D_FGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4780 
	#DMA2D_FGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4781 
	#DMA2D_FGPFCCR_AM_0
 ((
uöt32_t
)0x00010000Ë

	)

4782 
	#DMA2D_FGPFCCR_AM_1
 ((
uöt32_t
)0x00020000Ë

	)

4783 
	#DMA2D_FGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4787 
	#DMA2D_FGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4788 
	#DMA2D_FGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4789 
	#DMA2D_FGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4793 
	#DMA2D_BGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4794 
	#DMA2D_BGPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4795 
	#DMA2D_BGPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4796 
	#DMA2D_BGPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4797 
	#DMA2D_FGPFCCR_CM_3
 ((
uöt32_t
)0x00000008Ë

	)

4798 
	#DMA2D_BGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4799 
	#DMA2D_BGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4800 
	#DMA2D_BGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4801 
	#DMA2D_BGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4802 
	#DMA2D_BGPFCCR_AM_0
 ((
uöt32_t
)0x00010000Ë

	)

4803 
	#DMA2D_BGPFCCR_AM_1
 ((
uöt32_t
)0x00020000Ë

	)

4804 
	#DMA2D_BGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4808 
	#DMA2D_BGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4809 
	#DMA2D_BGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4810 
	#DMA2D_BGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4814 
	#DMA2D_FGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4818 
	#DMA2D_BGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4822 
	#DMA2D_OPFCCR_CM
 ((
uöt32_t
)0x00000007Ë

	)

4823 
	#DMA2D_OPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4824 
	#DMA2D_OPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4825 
	#DMA2D_OPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4831 
	#DMA2D_OCOLR_BLUE_1
 ((
uöt32_t
)0x000000FFË

	)

4832 
	#DMA2D_OCOLR_GREEN_1
 ((
uöt32_t
)0x0000FF00Ë

	)

4833 
	#DMA2D_OCOLR_RED_1
 ((
uöt32_t
)0x00FF0000Ë

	)

4834 
	#DMA2D_OCOLR_ALPHA_1
 ((
uöt32_t
)0xFF000000Ë

	)

4837 
	#DMA2D_OCOLR_BLUE_2
 ((
uöt32_t
)0x0000001FË

	)

4838 
	#DMA2D_OCOLR_GREEN_2
 ((
uöt32_t
)0x000007E0Ë

	)

4839 
	#DMA2D_OCOLR_RED_2
 ((
uöt32_t
)0x0000F800Ë

	)

4842 
	#DMA2D_OCOLR_BLUE_3
 ((
uöt32_t
)0x0000001FË

	)

4843 
	#DMA2D_OCOLR_GREEN_3
 ((
uöt32_t
)0x000003E0Ë

	)

4844 
	#DMA2D_OCOLR_RED_3
 ((
uöt32_t
)0x00007C00Ë

	)

4845 
	#DMA2D_OCOLR_ALPHA_3
 ((
uöt32_t
)0x00008000Ë

	)

4848 
	#DMA2D_OCOLR_BLUE_4
 ((
uöt32_t
)0x0000000FË

	)

4849 
	#DMA2D_OCOLR_GREEN_4
 ((
uöt32_t
)0x000000F0Ë

	)

4850 
	#DMA2D_OCOLR_RED_4
 ((
uöt32_t
)0x00000F00Ë

	)

4851 
	#DMA2D_OCOLR_ALPHA_4
 ((
uöt32_t
)0x0000F000Ë

	)

4855 
	#DMA2D_OMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4859 
	#DMA2D_OOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4863 
	#DMA2D_NLR_NL
 ((
uöt32_t
)0x0000FFFFË

	)

4864 
	#DMA2D_NLR_PL
 ((
uöt32_t
)0x3FFF0000Ë

	)

4868 
	#DMA2D_LWR_LW
 ((
uöt32_t
)0x0000FFFFË

	)

4872 
	#DMA2D_AMTCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

4873 
	#DMA2D_AMTCR_DT
 ((
uöt32_t
)0x0000FF00Ë

	)

4888 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4889 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4890 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4891 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4892 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4893 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4894 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4895 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4896 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4897 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4898 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4899 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4900 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4901 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4902 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4903 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4904 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4905 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4906 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4907 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4908 
	#EXTI_IMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4911 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4912 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4913 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4914 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4915 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4916 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4917 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4918 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4919 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4920 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4921 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4922 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4923 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4924 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4925 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4926 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4927 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4928 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4929 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4930 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4931 
	#EXTI_EMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4934 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4935 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4936 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4937 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4938 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4939 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4940 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4941 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4942 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4943 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4944 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4945 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4946 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4947 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4948 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4949 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4950 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4951 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4952 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4953 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4954 
	#EXTI_RTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4957 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4958 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4959 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4960 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4961 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4962 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4963 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4964 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4965 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4966 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4967 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4968 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4969 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4970 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4971 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4972 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4973 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4974 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4975 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4976 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4977 
	#EXTI_FTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4980 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

4981 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

4982 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

4983 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

4984 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

4985 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

4986 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

4987 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

4988 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

4989 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

4990 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

4991 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

4992 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

4993 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

4994 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

4995 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

4996 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

4997 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

4998 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

4999 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

5000 
	#EXTI_SWIER_SWIER23
 ((
uöt32_t
)0x00800000Ë

	)

5003 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

5004 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

5005 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

5006 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

5007 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

5008 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

5009 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

5010 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

5011 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

5012 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

5013 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

5014 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

5015 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

5016 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

5017 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

5018 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

5019 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

5020 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

5021 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

5022 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

5023 
	#EXTI_PR_PR23
 ((
uöt32_t
)0x00800000Ë

	)

5031 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x0000000F)

	)

5032 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

5033 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

5034 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

5035 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

5036 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

5037 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

5038 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

5039 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

5040 
	#FLASH_ACR_LATENCY_8WS
 ((
uöt32_t
)0x00000008)

	)

5041 
	#FLASH_ACR_LATENCY_9WS
 ((
uöt32_t
)0x00000009)

	)

5042 
	#FLASH_ACR_LATENCY_10WS
 ((
uöt32_t
)0x0000000A)

	)

5043 
	#FLASH_ACR_LATENCY_11WS
 ((
uöt32_t
)0x0000000B)

	)

5044 
	#FLASH_ACR_LATENCY_12WS
 ((
uöt32_t
)0x0000000C)

	)

5045 
	#FLASH_ACR_LATENCY_13WS
 ((
uöt32_t
)0x0000000D)

	)

5046 
	#FLASH_ACR_LATENCY_14WS
 ((
uöt32_t
)0x0000000E)

	)

5047 
	#FLASH_ACR_LATENCY_15WS
 ((
uöt32_t
)0x0000000F)

	)

5049 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

5050 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

5051 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

5052 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

5053 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

5054 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

5055 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

5058 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

5059 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

5060 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

5061 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

5062 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

5063 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

5064 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

5067 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

5068 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

5069 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

5070 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5071 
	#FLASH_CR_SNB
 ((
uöt32_t
)0x000000F8)

	)

5072 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

5073 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

5074 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

5075 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

5076 
	#FLASH_CR_SNB_4
 ((
uöt32_t
)0x00000040)

	)

5077 
	#FLASH_CR_PSIZE
 ((
uöt32_t
)0x00000300)

	)

5078 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

5079 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

5080 
	#FLASH_CR_MER2
 ((
uöt32_t
)0x00008000)

	)

5081 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

5082 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

5083 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

5086 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

5087 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

5088 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

5089 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

5090 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

5091 
	#FLASH_OPTCR_BFB2
 ((
uöt32_t
)0x00000010)

	)

5093 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

5094 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

5095 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

5096 
	#FLASH_OPTCR_RDP
 ((
uöt32_t
)0x0000FF00)

	)

5097 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

5098 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

5099 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

5100 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

5101 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

5102 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

5103 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

5104 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

5105 
	#FLASH_OPTCR_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

5106 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

5107 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

5108 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

5109 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

5110 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

5111 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

5112 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

5113 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

5114 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

5115 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

5116 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

5117 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

5119 
	#FLASH_OPTCR_DB1M
 ((
uöt32_t
)0x40000000)

	)

5120 
	#FLASH_OPTCR_SPRMOD
 ((
uöt32_t
)0x80000000)

	)

5123 
	#FLASH_OPTCR1_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

5124 
	#FLASH_OPTCR1_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

5125 
	#FLASH_OPTCR1_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

5126 
	#FLASH_OPTCR1_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

5127 
	#FLASH_OPTCR1_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

5128 
	#FLASH_OPTCR1_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

5129 
	#FLASH_OPTCR1_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

5130 
	#FLASH_OPTCR1_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

5131 
	#FLASH_OPTCR1_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

5132 
	#FLASH_OPTCR1_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

5133 
	#FLASH_OPTCR1_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

5134 
	#FLASH_OPTCR1_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

5135 
	#FLASH_OPTCR1_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

5137 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

5144 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5145 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5147 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5148 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5149 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5151 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5152 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5153 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5155 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5156 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5157 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5158 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5159 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5160 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5161 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5162 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5163 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5164 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5167 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5168 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5170 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5171 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5172 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5174 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5175 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5176 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5178 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5179 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5180 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5181 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5182 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5183 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5184 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5185 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5186 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5187 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5190 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5191 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5193 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5194 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5195 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5197 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5198 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5199 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5201 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5202 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5203 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5204 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5205 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5206 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5207 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5208 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5209 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5210 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5213 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5214 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5216 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5217 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5218 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5220 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5221 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5222 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5224 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5225 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5226 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5227 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5228 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5229 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5230 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5231 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5232 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5233 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5236 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5237 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5238 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5239 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5240 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5242 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5243 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5244 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5245 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5246 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5248 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5249 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5250 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5251 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5252 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5254 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5255 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5256 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5257 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5258 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5260 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5261 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5262 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5263 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5264 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5266 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5267 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5268 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5269 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5270 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5272 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5273 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5274 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5277 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5278 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5279 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5280 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5281 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5283 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5284 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5285 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5286 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5287 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5289 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5290 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5291 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5292 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5293 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5295 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5296 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5297 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5298 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5299 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5301 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5302 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5303 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5304 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5305 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5307 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5308 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5309 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5310 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5311 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5313 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5314 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5315 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5318 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5319 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5320 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5321 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5322 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5324 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5325 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5326 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5327 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5328 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5330 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5331 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5332 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5333 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5334 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5336 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5337 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5338 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5339 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5340 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5342 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5343 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5344 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5345 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5346 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5348 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5349 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5350 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5351 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5352 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5354 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5355 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5356 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5359 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5360 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5361 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5362 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5363 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5365 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5366 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5367 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5368 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5369 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5371 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5372 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5373 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5374 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5375 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5377 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5378 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5379 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5380 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5381 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5383 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5384 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5385 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5386 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5387 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5389 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5390 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5391 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5392 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5393 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5395 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5396 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5397 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5400 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5401 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5402 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5403 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5404 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5406 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5407 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5408 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5409 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5410 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5412 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5413 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5414 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5415 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5416 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5418 
	#FSMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5419 
	#FSMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5420 
	#FSMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5421 
	#FSMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5422 
	#FSMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5424 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5425 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5426 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5429 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5430 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5431 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5432 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5433 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5435 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5436 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5437 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5438 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5439 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5441 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5442 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5443 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5444 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5445 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5447 
	#FSMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5448 
	#FSMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5449 
	#FSMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5450 
	#FSMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5451 
	#FSMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5453 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5454 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5455 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5458 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5459 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5460 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5461 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5462 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5464 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5465 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5466 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5467 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5468 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5470 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5471 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5472 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5473 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5474 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5476 
	#FSMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5477 
	#FSMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5478 
	#FSMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5479 
	#FSMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5480 
	#FSMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5482 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5483 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5484 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5487 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5488 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5489 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5490 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5491 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5493 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5494 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5495 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5496 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5497 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5499 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5500 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5501 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5502 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5503 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5505 
	#FSMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5506 
	#FSMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5507 
	#FSMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5508 
	#FSMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5509 
	#FSMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5511 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5512 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5513 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5516 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5517 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5518 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5520 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5521 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5522 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5524 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5526 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5527 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5528 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5529 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5530 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5532 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5533 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5534 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5535 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5536 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5538 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5539 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5540 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5541 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5544 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5545 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5546 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5548 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5549 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5550 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5552 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5554 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5555 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5556 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5557 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5558 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5560 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5561 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5562 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5563 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5564 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5566 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5567 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5568 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5569 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5572 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5573 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5574 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5576 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5577 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5578 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5580 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5582 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5583 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5584 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5585 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5586 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5588 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5589 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5590 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5591 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5592 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5594 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5595 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5596 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5597 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5600 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5601 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5602 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5603 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5604 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5605 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5606 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5609 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5610 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5611 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5612 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5613 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5614 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5615 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5618 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5619 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5620 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5621 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5622 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5623 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5624 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5627 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5628 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5629 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5630 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5631 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5632 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5633 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5634 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5635 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5637 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5638 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5639 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5640 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5641 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5642 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5643 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5644 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5645 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5647 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5648 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5649 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5650 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5651 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5652 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5653 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5654 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5655 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5657 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5658 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5659 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5660 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5661 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5662 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5663 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5664 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5665 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5668 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5669 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5670 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5671 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5672 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5673 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5674 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5675 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5676 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5678 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5679 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5680 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5681 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5682 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5683 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5684 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5685 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5686 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5688 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5689 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5690 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5691 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5692 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5693 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5694 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5695 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5696 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5698 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5699 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5700 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5701 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5702 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5703 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5704 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5705 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5706 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5709 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5710 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5711 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5712 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5713 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5714 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5715 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5716 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5717 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5719 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5720 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5721 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5722 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5723 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5724 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5725 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5726 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5727 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5729 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5730 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5731 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5732 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5733 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5734 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5735 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5736 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5737 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5739 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5740 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5741 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5742 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5743 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5744 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5745 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5746 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5747 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5750 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5751 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5752 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5753 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5754 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5755 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5756 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5757 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5758 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5760 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5761 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5762 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5763 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5764 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5765 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5766 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5767 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5768 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5770 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5771 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5772 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5773 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5774 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5775 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5776 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5777 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5778 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5780 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5781 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5782 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5783 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5784 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5785 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5786 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5787 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5788 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5791 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5792 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5793 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5794 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5795 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5796 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5797 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5798 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5799 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5801 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5802 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5803 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5804 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5805 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5806 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5807 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5808 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5809 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5811 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5812 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5813 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5814 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5815 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5816 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5817 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5818 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5819 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5821 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5822 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5823 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5824 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5825 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5826 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5827 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5828 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5829 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5832 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5833 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5834 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5835 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5836 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5837 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5838 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5839 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5840 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5842 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5843 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5844 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5845 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5846 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5847 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5848 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5849 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5850 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5852 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5853 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5854 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5855 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5856 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5857 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5858 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5859 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5860 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5862 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5863 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5864 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5865 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5866 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5867 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5868 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5869 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5870 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5873 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5874 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5875 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5876 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5877 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5878 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5879 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5880 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5881 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5883 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5884 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5885 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5886 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5887 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5888 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5889 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5890 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5891 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5893 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5894 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5895 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5896 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5897 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5898 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5899 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5900 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5901 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5903 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5904 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5905 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5906 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5907 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5908 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5909 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5910 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5911 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5914 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5917 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5920 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

5927 
	#FMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5928 
	#FMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5930 
	#FMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5931 
	#FMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5932 
	#FMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5934 
	#FMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5935 
	#FMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5936 
	#FMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5938 
	#FMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5939 
	#FMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5940 
	#FMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5941 
	#FMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5942 
	#FMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5943 
	#FMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5944 
	#FMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5945 
	#FMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5946 
	#FMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5947 
	#FMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5948 
	#FMC_BCR1_CCLKEN
 ((
uöt32_t
)0x00100000Ë

	)

5951 
	#FMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5952 
	#FMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5954 
	#FMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5955 
	#FMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5956 
	#FMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5958 
	#FMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5959 
	#FMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5960 
	#FMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5962 
	#FMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5963 
	#FMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5964 
	#FMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5965 
	#FMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5966 
	#FMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5967 
	#FMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5968 
	#FMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5969 
	#FMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5970 
	#FMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5971 
	#FMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5974 
	#FMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5975 
	#FMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5977 
	#FMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5978 
	#FMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5979 
	#FMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5981 
	#FMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5982 
	#FMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5983 
	#FMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5985 
	#FMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5986 
	#FMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5987 
	#FMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5988 
	#FMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5989 
	#FMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5990 
	#FMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5991 
	#FMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5992 
	#FMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5993 
	#FMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5994 
	#FMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5997 
	#FMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5998 
	#FMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

6000 
	#FMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

6001 
	#FMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

6002 
	#FMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

6004 
	#FMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6005 
	#FMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6006 
	#FMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6008 
	#FMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

6009 
	#FMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

6010 
	#FMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

6011 
	#FMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

6012 
	#FMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

6013 
	#FMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

6014 
	#FMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

6015 
	#FMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

6016 
	#FMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

6017 
	#FMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

6020 
	#FMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6021 
	#FMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6022 
	#FMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6023 
	#FMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6024 
	#FMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6026 
	#FMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6027 
	#FMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6028 
	#FMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6029 
	#FMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6030 
	#FMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6032 
	#FMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6033 
	#FMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6034 
	#FMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6035 
	#FMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6036 
	#FMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6037 
	#FMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6038 
	#FMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6039 
	#FMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6040 
	#FMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6042 
	#FMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6043 
	#FMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6044 
	#FMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6045 
	#FMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6046 
	#FMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6048 
	#FMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6049 
	#FMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6050 
	#FMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6051 
	#FMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6052 
	#FMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6054 
	#FMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6055 
	#FMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6056 
	#FMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6057 
	#FMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6058 
	#FMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6060 
	#FMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6061 
	#FMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6062 
	#FMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6065 
	#FMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6066 
	#FMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6067 
	#FMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6068 
	#FMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6069 
	#FMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6071 
	#FMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6072 
	#FMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6073 
	#FMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6074 
	#FMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6075 
	#FMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6077 
	#FMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6078 
	#FMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6079 
	#FMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6080 
	#FMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6081 
	#FMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6082 
	#FMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6083 
	#FMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6084 
	#FMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6085 
	#FMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6087 
	#FMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6088 
	#FMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6089 
	#FMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6090 
	#FMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6091 
	#FMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6093 
	#FMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6094 
	#FMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6095 
	#FMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6096 
	#FMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6097 
	#FMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6099 
	#FMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6100 
	#FMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6101 
	#FMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6102 
	#FMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6103 
	#FMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6105 
	#FMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6106 
	#FMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6107 
	#FMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6110 
	#FMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6111 
	#FMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6112 
	#FMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6113 
	#FMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6114 
	#FMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6116 
	#FMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6117 
	#FMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6118 
	#FMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6119 
	#FMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6120 
	#FMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6122 
	#FMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6123 
	#FMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6124 
	#FMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6125 
	#FMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6126 
	#FMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6127 
	#FMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6128 
	#FMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6129 
	#FMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6130 
	#FMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6132 
	#FMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6133 
	#FMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6134 
	#FMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6135 
	#FMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6136 
	#FMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6138 
	#FMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6139 
	#FMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6140 
	#FMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6141 
	#FMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6142 
	#FMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6144 
	#FMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6145 
	#FMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6146 
	#FMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6147 
	#FMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6148 
	#FMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6150 
	#FMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6151 
	#FMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6152 
	#FMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6155 
	#FMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6156 
	#FMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6157 
	#FMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6158 
	#FMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6159 
	#FMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6161 
	#FMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6162 
	#FMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6163 
	#FMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6164 
	#FMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6165 
	#FMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6167 
	#FMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6168 
	#FMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6169 
	#FMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6170 
	#FMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6171 
	#FMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6172 
	#FMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6173 
	#FMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6174 
	#FMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6175 
	#FMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6177 
	#FMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6178 
	#FMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6179 
	#FMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6180 
	#FMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6181 
	#FMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6183 
	#FMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6184 
	#FMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6185 
	#FMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6186 
	#FMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6187 
	#FMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6189 
	#FMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6190 
	#FMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6191 
	#FMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6192 
	#FMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6193 
	#FMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6195 
	#FMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6196 
	#FMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6197 
	#FMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6200 
	#FMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6201 
	#FMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6202 
	#FMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6203 
	#FMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6204 
	#FMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6206 
	#FMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6207 
	#FMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6208 
	#FMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6209 
	#FMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6210 
	#FMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6212 
	#FMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6213 
	#FMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6214 
	#FMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6215 
	#FMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6216 
	#FMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6217 
	#FMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6218 
	#FMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6219 
	#FMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6220 
	#FMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6222 
	#FMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6223 
	#FMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6224 
	#FMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6225 
	#FMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6226 
	#FMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6228 
	#FMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6229 
	#FMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6230 
	#FMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6233 
	#FMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6234 
	#FMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6235 
	#FMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6236 
	#FMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6237 
	#FMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6239 
	#FMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6240 
	#FMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6241 
	#FMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6242 
	#FMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6243 
	#FMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6245 
	#FMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6246 
	#FMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6247 
	#FMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6248 
	#FMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6249 
	#FMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6250 
	#FMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6251 
	#FMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6252 
	#FMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6253 
	#FMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6255 
	#FMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6256 
	#FMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6257 
	#FMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6258 
	#FMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6259 
	#FMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6261 
	#FMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6262 
	#FMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6263 
	#FMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6266 
	#FMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6267 
	#FMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6268 
	#FMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6269 
	#FMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6270 
	#FMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6272 
	#FMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6273 
	#FMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6274 
	#FMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6275 
	#FMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6276 
	#FMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6278 
	#FMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6279 
	#FMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6280 
	#FMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6281 
	#FMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6282 
	#FMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6283 
	#FMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6284 
	#FMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6285 
	#FMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6286 
	#FMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6288 
	#FMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6289 
	#FMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6290 
	#FMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6291 
	#FMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6292 
	#FMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6294 
	#FMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6295 
	#FMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6296 
	#FMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6299 
	#FMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6300 
	#FMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6301 
	#FMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6302 
	#FMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6303 
	#FMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6305 
	#FMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6306 
	#FMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6307 
	#FMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6308 
	#FMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6309 
	#FMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6311 
	#FMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6312 
	#FMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6313 
	#FMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6314 
	#FMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6315 
	#FMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6316 
	#FMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6317 
	#FMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6318 
	#FMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6319 
	#FMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6321 
	#FMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6322 
	#FMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6323 
	#FMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6324 
	#FMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6325 
	#FMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6327 
	#FMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6328 
	#FMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6329 
	#FMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6332 
	#FMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6333 
	#FMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6334 
	#FMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6336 
	#FMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6337 
	#FMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6338 
	#FMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6340 
	#FMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6342 
	#FMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6343 
	#FMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6344 
	#FMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6345 
	#FMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6346 
	#FMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6348 
	#FMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6349 
	#FMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6350 
	#FMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6351 
	#FMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6352 
	#FMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6354 
	#FMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6355 
	#FMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6356 
	#FMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6357 
	#FMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6360 
	#FMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6361 
	#FMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6362 
	#FMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6364 
	#FMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6365 
	#FMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6366 
	#FMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6368 
	#FMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6370 
	#FMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6371 
	#FMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6372 
	#FMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6373 
	#FMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6374 
	#FMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6376 
	#FMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6377 
	#FMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6378 
	#FMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6379 
	#FMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6380 
	#FMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6382 
	#FMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6383 
	#FMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6384 
	#FMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6385 
	#FMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6388 
	#FMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6389 
	#FMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6390 
	#FMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6392 
	#FMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6393 
	#FMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6394 
	#FMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6396 
	#FMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6398 
	#FMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6399 
	#FMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6400 
	#FMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6401 
	#FMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6402 
	#FMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6404 
	#FMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6405 
	#FMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6406 
	#FMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6407 
	#FMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6408 
	#FMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6410 
	#FMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6411 
	#FMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6412 
	#FMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6413 
	#FMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6416 
	#FMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

6417 
	#FMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

6418 
	#FMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

6419 
	#FMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

6420 
	#FMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

6421 
	#FMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

6422 
	#FMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6425 
	#FMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

6426 
	#FMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

6427 
	#FMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

6428 
	#FMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

6429 
	#FMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

6430 
	#FMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

6431 
	#FMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6434 
	#FMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

6435 
	#FMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

6436 
	#FMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

6437 
	#FMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

6438 
	#FMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

6439 
	#FMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

6440 
	#FMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6443 
	#FMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

6444 
	#FMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6445 
	#FMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6446 
	#FMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6447 
	#FMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6448 
	#FMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6449 
	#FMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6450 
	#FMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6451 
	#FMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6453 
	#FMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6454 
	#FMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6455 
	#FMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6456 
	#FMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6457 
	#FMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6458 
	#FMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6459 
	#FMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6460 
	#FMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6461 
	#FMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6463 
	#FMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6464 
	#FMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6465 
	#FMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6466 
	#FMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6467 
	#FMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6468 
	#FMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6469 
	#FMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6470 
	#FMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6471 
	#FMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6473 
	#FMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6474 
	#FMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6475 
	#FMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6476 
	#FMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6477 
	#FMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6478 
	#FMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6479 
	#FMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6480 
	#FMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6481 
	#FMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6484 
	#FMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

6485 
	#FMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6486 
	#FMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6487 
	#FMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6488 
	#FMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6489 
	#FMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6490 
	#FMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6491 
	#FMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6492 
	#FMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6494 
	#FMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6495 
	#FMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6496 
	#FMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6497 
	#FMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6498 
	#FMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6499 
	#FMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6500 
	#FMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6501 
	#FMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6502 
	#FMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6504 
	#FMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6505 
	#FMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6506 
	#FMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6507 
	#FMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6508 
	#FMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6509 
	#FMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6510 
	#FMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6511 
	#FMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6512 
	#FMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6514 
	#FMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6515 
	#FMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6516 
	#FMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6517 
	#FMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6518 
	#FMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6519 
	#FMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6520 
	#FMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6521 
	#FMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6522 
	#FMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6525 
	#FMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

6526 
	#FMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6527 
	#FMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6528 
	#FMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6529 
	#FMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6530 
	#FMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6531 
	#FMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6532 
	#FMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6533 
	#FMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6535 
	#FMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6536 
	#FMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6537 
	#FMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6538 
	#FMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6539 
	#FMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6540 
	#FMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6541 
	#FMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6542 
	#FMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6543 
	#FMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6545 
	#FMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6546 
	#FMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6547 
	#FMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6548 
	#FMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6549 
	#FMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6550 
	#FMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6551 
	#FMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6552 
	#FMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6553 
	#FMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6555 
	#FMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6556 
	#FMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6557 
	#FMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6558 
	#FMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6559 
	#FMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6560 
	#FMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6561 
	#FMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6562 
	#FMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6563 
	#FMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6566 
	#FMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

6567 
	#FMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6568 
	#FMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6569 
	#FMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6570 
	#FMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6571 
	#FMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6572 
	#FMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6573 
	#FMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6574 
	#FMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6576 
	#FMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6577 
	#FMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6578 
	#FMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6579 
	#FMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6580 
	#FMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6581 
	#FMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6582 
	#FMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6583 
	#FMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6584 
	#FMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6586 
	#FMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6587 
	#FMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6588 
	#FMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6589 
	#FMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6590 
	#FMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6591 
	#FMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6592 
	#FMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6593 
	#FMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6594 
	#FMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6596 
	#FMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6597 
	#FMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6598 
	#FMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6599 
	#FMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6600 
	#FMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6601 
	#FMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6602 
	#FMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6603 
	#FMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6604 
	#FMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6607 
	#FMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

6608 
	#FMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6609 
	#FMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6610 
	#FMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6611 
	#FMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6612 
	#FMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6613 
	#FMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6614 
	#FMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6615 
	#FMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6617 
	#FMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6618 
	#FMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6619 
	#FMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6620 
	#FMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6621 
	#FMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6622 
	#FMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6623 
	#FMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6624 
	#FMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6625 
	#FMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6627 
	#FMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6628 
	#FMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6629 
	#FMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6630 
	#FMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6631 
	#FMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6632 
	#FMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6633 
	#FMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6634 
	#FMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6635 
	#FMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6637 
	#FMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6638 
	#FMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6639 
	#FMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6640 
	#FMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6641 
	#FMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6642 
	#FMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6643 
	#FMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6644 
	#FMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6645 
	#FMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6648 
	#FMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

6649 
	#FMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6650 
	#FMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6651 
	#FMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6652 
	#FMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6653 
	#FMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6654 
	#FMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6655 
	#FMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6656 
	#FMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6658 
	#FMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6659 
	#FMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6660 
	#FMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6661 
	#FMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6662 
	#FMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6663 
	#FMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6664 
	#FMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6665 
	#FMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6666 
	#FMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6668 
	#FMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6669 
	#FMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6670 
	#FMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6671 
	#FMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6672 
	#FMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6673 
	#FMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6674 
	#FMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6675 
	#FMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6676 
	#FMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6678 
	#FMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6679 
	#FMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6680 
	#FMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6681 
	#FMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6682 
	#FMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6683 
	#FMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6684 
	#FMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6685 
	#FMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6686 
	#FMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6689 
	#FMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

6690 
	#FMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6691 
	#FMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6692 
	#FMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6693 
	#FMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6694 
	#FMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6695 
	#FMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6696 
	#FMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6697 
	#FMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6699 
	#FMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6700 
	#FMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6701 
	#FMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6702 
	#FMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6703 
	#FMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6704 
	#FMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6705 
	#FMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6706 
	#FMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6707 
	#FMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6709 
	#FMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6710 
	#FMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6711 
	#FMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6712 
	#FMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6713 
	#FMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6714 
	#FMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6715 
	#FMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6716 
	#FMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6717 
	#FMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6719 
	#FMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6720 
	#FMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6721 
	#FMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6722 
	#FMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6723 
	#FMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6724 
	#FMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6725 
	#FMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6726 
	#FMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6727 
	#FMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6730 
	#FMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

6733 
	#FMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

6736 
	#FMC_SDCR1_NC
 ((
uöt32_t
)0x00000003Ë

	)

6737 
	#FMC_SDCR1_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6738 
	#FMC_SDCR1_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6740 
	#FMC_SDCR1_NR
 ((
uöt32_t
)0x0000000CË

	)

6741 
	#FMC_SDCR1_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6742 
	#FMC_SDCR1_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6744 
	#FMC_SDCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6745 
	#FMC_SDCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6746 
	#FMC_SDCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6748 
	#FMC_SDCR1_NB
 ((
uöt32_t
)0x00000040Ë

	)

6750 
	#FMC_SDCR1_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6751 
	#FMC_SDCR1_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6752 
	#FMC_SDCR1_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6754 
	#FMC_SDCR1_WP
 ((
uöt32_t
)0x00000200Ë

	)

6756 
	#FMC_SDCR1_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6757 
	#FMC_SDCR1_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6758 
	#FMC_SDCR1_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6760 
	#FMC_SDCR1_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6762 
	#FMC_SDCR1_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6763 
	#FMC_SDCR1_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6764 
	#FMC_SDCR1_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6767 
	#FMC_SDCR2_NC
 ((
uöt32_t
)0x00000003Ë

	)

6768 
	#FMC_SDCR2_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6769 
	#FMC_SDCR2_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6771 
	#FMC_SDCR2_NR
 ((
uöt32_t
)0x0000000CË

	)

6772 
	#FMC_SDCR2_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6773 
	#FMC_SDCR2_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6775 
	#FMC_SDCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6776 
	#FMC_SDCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6777 
	#FMC_SDCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6779 
	#FMC_SDCR2_NB
 ((
uöt32_t
)0x00000040Ë

	)

6781 
	#FMC_SDCR2_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6782 
	#FMC_SDCR2_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6783 
	#FMC_SDCR2_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6785 
	#FMC_SDCR2_WP
 ((
uöt32_t
)0x00000200Ë

	)

6787 
	#FMC_SDCR2_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6788 
	#FMC_SDCR2_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6789 
	#FMC_SDCR2_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6791 
	#FMC_SDCR2_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6793 
	#FMC_SDCR2_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6794 
	#FMC_SDCR2_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6795 
	#FMC_SDCR2_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6798 
	#FMC_SDTR1_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6799 
	#FMC_SDTR1_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6800 
	#FMC_SDTR1_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6801 
	#FMC_SDTR1_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6802 
	#FMC_SDTR1_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6804 
	#FMC_SDTR1_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6805 
	#FMC_SDTR1_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6806 
	#FMC_SDTR1_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6807 
	#FMC_SDTR1_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6808 
	#FMC_SDTR1_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6810 
	#FMC_SDTR1_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6811 
	#FMC_SDTR1_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6812 
	#FMC_SDTR1_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6813 
	#FMC_SDTR1_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6814 
	#FMC_SDTR1_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6816 
	#FMC_SDTR1_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6817 
	#FMC_SDTR1_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6818 
	#FMC_SDTR1_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6819 
	#FMC_SDTR1_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6821 
	#FMC_SDTR1_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6822 
	#FMC_SDTR1_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6823 
	#FMC_SDTR1_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6824 
	#FMC_SDTR1_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6826 
	#FMC_SDTR1_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6827 
	#FMC_SDTR1_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6828 
	#FMC_SDTR1_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6829 
	#FMC_SDTR1_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6831 
	#FMC_SDTR1_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6832 
	#FMC_SDTR1_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6833 
	#FMC_SDTR1_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6834 
	#FMC_SDTR1_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6837 
	#FMC_SDTR2_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6838 
	#FMC_SDTR2_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6839 
	#FMC_SDTR2_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6840 
	#FMC_SDTR2_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6841 
	#FMC_SDTR2_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6843 
	#FMC_SDTR2_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6844 
	#FMC_SDTR2_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6845 
	#FMC_SDTR2_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6846 
	#FMC_SDTR2_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6847 
	#FMC_SDTR2_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6849 
	#FMC_SDTR2_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6850 
	#FMC_SDTR2_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6851 
	#FMC_SDTR2_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6852 
	#FMC_SDTR2_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6853 
	#FMC_SDTR2_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6855 
	#FMC_SDTR2_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6856 
	#FMC_SDTR2_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6857 
	#FMC_SDTR2_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6858 
	#FMC_SDTR2_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6860 
	#FMC_SDTR2_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6861 
	#FMC_SDTR2_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6862 
	#FMC_SDTR2_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6863 
	#FMC_SDTR2_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6865 
	#FMC_SDTR2_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6866 
	#FMC_SDTR2_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6867 
	#FMC_SDTR2_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6868 
	#FMC_SDTR2_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6870 
	#FMC_SDTR2_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6871 
	#FMC_SDTR2_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6872 
	#FMC_SDTR2_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6873 
	#FMC_SDTR2_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6876 
	#FMC_SDCMR_MODE
 ((
uöt32_t
)0x00000007Ë

	)

6877 
	#FMC_SDCMR_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

6878 
	#FMC_SDCMR_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

6879 
	#FMC_SDCMR_MODE_2
 ((
uöt32_t
)0x00000003Ë

	)

6881 
	#FMC_SDCMR_CTB2
 ((
uöt32_t
)0x00000008Ë

	)

6883 
	#FMC_SDCMR_CTB1
 ((
uöt32_t
)0x00000010Ë

	)

6885 
	#FMC_SDCMR_NRFS
 ((
uöt32_t
)0x000001E0Ë

	)

6886 
	#FMC_SDCMR_NRFS_0
 ((
uöt32_t
)0x00000020Ë

	)

6887 
	#FMC_SDCMR_NRFS_1
 ((
uöt32_t
)0x00000040Ë

	)

6888 
	#FMC_SDCMR_NRFS_2
 ((
uöt32_t
)0x00000080Ë

	)

6889 
	#FMC_SDCMR_NRFS_3
 ((
uöt32_t
)0x00000100Ë

	)

6891 
	#FMC_SDCMR_MRD
 ((
uöt32_t
)0x003FFE00Ë

	)

6894 
	#FMC_SDRTR_CRE
 ((
uöt32_t
)0x00000001Ë

	)

6896 
	#FMC_SDRTR_COUNT
 ((
uöt32_t
)0x00003FFEË

	)

6898 
	#FMC_SDRTR_REIE
 ((
uöt32_t
)0x00004000Ë

	)

6901 
	#FMC_SDSR_RE
 ((
uöt32_t
)0x00000001Ë

	)

6903 
	#FMC_SDSR_MODES1
 ((
uöt32_t
)0x00000006Ë

	)

6904 
	#FMC_SDSR_MODES1_0
 ((
uöt32_t
)0x00000002Ë

	)

6905 
	#FMC_SDSR_MODES1_1
 ((
uöt32_t
)0x00000004Ë

	)

6907 
	#FMC_SDSR_MODES2
 ((
uöt32_t
)0x00000018Ë

	)

6908 
	#FMC_SDSR_MODES2_0
 ((
uöt32_t
)0x00000008Ë

	)

6909 
	#FMC_SDSR_MODES2_1
 ((
uöt32_t
)0x00000010Ë

	)

6911 
	#FMC_SDSR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

6921 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

6922 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

6923 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

6925 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

6926 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

6927 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

6929 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

6930 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

6931 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

6933 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

6934 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

6935 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

6937 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

6938 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

6939 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

6941 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

6942 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

6943 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

6945 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

6946 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

6947 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

6949 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

6950 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

6951 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

6953 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

6954 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

6955 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

6957 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

6958 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

6959 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

6961 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

6962 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

6963 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

6965 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

6966 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

6967 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

6969 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

6970 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

6971 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

6973 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

6974 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

6975 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

6977 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

6978 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

6979 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

6981 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

6982 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

6983 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

6986 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

6987 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

6988 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

6989 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

6990 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

6991 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

6992 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

6993 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

6994 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

6995 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

6996 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

6997 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

6998 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

6999 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

7000 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

7001 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

7004 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

7005 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

7006 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

7008 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

7009 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

7010 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

7012 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

7016 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

7020 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

7024 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

7028 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

7032 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

7036 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

7040 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

7044 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

7048 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

7052 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

7056 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

7060 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

7064 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

7069 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

7070 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

7071 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

7073 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

7074 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

7075 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

7077 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

7078 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

7079 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

7081 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

7082 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

7083 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

7085 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

7086 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

7087 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

7089 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

7090 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

7091 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

7093 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

7094 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

7095 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

7097 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

7098 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

7099 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

7101 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

7102 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

7103 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

7105 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

7106 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

7107 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

7109 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

7110 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

7111 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

7113 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

7114 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

7115 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

7117 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

7118 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

7119 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

7121 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

7122 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

7123 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

7125 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

7126 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

7127 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

7129 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

7130 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

7131 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

7134 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

7135 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

7136 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

7137 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

7138 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

7139 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

7140 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

7141 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

7142 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

7143 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

7144 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

7145 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

7146 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

7147 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

7148 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

7149 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

7151 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

7152 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

7153 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

7154 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

7155 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

7156 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

7157 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

7158 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

7159 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

7160 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

7161 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

7162 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

7163 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

7164 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

7165 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

7166 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

7169 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

7170 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

7171 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

7172 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

7173 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

7174 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

7175 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

7176 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

7177 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

7178 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

7179 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

7180 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

7181 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

7182 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

7183 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

7184 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

7186 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7187 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7188 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7189 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7190 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7191 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7192 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7193 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7194 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7195 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7196 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7197 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7198 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7199 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7200 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7201 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7204 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

7205 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

7206 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

7207 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

7208 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

7209 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

7210 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

7211 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

7212 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

7213 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

7214 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

7215 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

7216 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

7217 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

7218 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

7219 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

7220 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

7221 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

7222 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

7223 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

7224 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

7225 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

7226 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

7227 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

7228 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

7229 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

7230 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

7231 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

7232 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

7233 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

7234 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

7235 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

7243 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

7244 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

7245 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

7246 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

7247 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

7248 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

7249 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00040080)

	)

7250 
	#HASH_CR_ALGO_0
 ((
uöt32_t
)0x00000080)

	)

7251 
	#HASH_CR_ALGO_1
 ((
uöt32_t
)0x00040000)

	)

7252 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

7253 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

7254 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

7255 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

7256 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

7257 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

7258 
	#HASH_CR_MDMAT
 ((
uöt32_t
)0x00002000)

	)

7259 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

7262 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

7263 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

7264 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

7265 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

7266 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

7267 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

7268 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

7271 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

7272 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

7275 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

7276 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

7277 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

7278 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

7286 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

7287 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

7288 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

7289 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

7290 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

7291 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

7292 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

7293 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

7294 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

7295 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

7296 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

7297 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

7298 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

7299 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

7302 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

7303 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

7304 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

7305 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

7306 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

7307 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

7308 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

7310 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

7311 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

7312 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

7313 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

7314 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

7317 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

7318 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

7320 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

7321 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

7322 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

7323 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

7324 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

7325 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

7326 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

7327 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

7328 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

7329 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

7331 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

7334 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

7335 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

7338 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

7341 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

7342 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

7343 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

7344 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

7345 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

7346 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

7347 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

7348 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

7349 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

7350 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

7351 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

7352 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

7353 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

7354 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

7357 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

7358 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

7359 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

7360 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

7361 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

7362 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

7363 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

7364 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

7367 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

7368 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

7369 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

7372 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

7375 
	#I2C_FLTR_DNF
 ((
uöt8_t
)0x0FË

	)

7376 
	#I2C_FLTR_ANOFF
 ((
uöt8_t
)0x10Ë

	)

7378 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

7385 
	#FMPI2C_CR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

7386 
	#FMPI2C_CR1_TXIE
 ((
uöt32_t
)0x00000002Ë

	)

7387 
	#FMPI2C_CR1_RXIE
 ((
uöt32_t
)0x00000004Ë

	)

7388 
	#FMPI2C_CR1_ADDRIE
 ((
uöt32_t
)0x00000008Ë

	)

7389 
	#FMPI2C_CR1_NACKIE
 ((
uöt32_t
)0x00000010Ë

	)

7390 
	#FMPI2C_CR1_STOPIE
 ((
uöt32_t
)0x00000020Ë

	)

7391 
	#FMPI2C_CR1_TCIE
 ((
uöt32_t
)0x00000040Ë

	)

7392 
	#FMPI2C_CR1_ERRIE
 ((
uöt32_t
)0x00000080Ë

	)

7393 
	#FMPI2C_CR1_DFN
 ((
uöt32_t
)0x00000F00Ë

	)

7394 
	#FMPI2C_CR1_ANFOFF
 ((
uöt32_t
)0x00001000Ë

	)

7395 
	#FMPI2C_CR1_TXDMAEN
 ((
uöt32_t
)0x00004000Ë

	)

7396 
	#FMPI2C_CR1_RXDMAEN
 ((
uöt32_t
)0x00008000Ë

	)

7397 
	#FMPI2C_CR1_SBC
 ((
uöt32_t
)0x00010000Ë

	)

7398 
	#FMPI2C_CR1_NOSTRETCH
 ((
uöt32_t
)0x00020000Ë

	)

7399 
	#FMPI2C_CR1_GCEN
 ((
uöt32_t
)0x00080000Ë

	)

7400 
	#FMPI2C_CR1_SMBHEN
 ((
uöt32_t
)0x00100000Ë

	)

7401 
	#FMPI2C_CR1_SMBDEN
 ((
uöt32_t
)0x00200000Ë

	)

7402 
	#FMPI2C_CR1_ALERTEN
 ((
uöt32_t
)0x00400000Ë

	)

7403 
	#FMPI2C_CR1_PECEN
 ((
uöt32_t
)0x00800000Ë

	)

7406 
	#FMPI2C_CR2_SADD
 ((
uöt32_t
)0x000003FFË

	)

7407 
	#FMPI2C_CR2_RD_WRN
 ((
uöt32_t
)0x00000400Ë

	)

7408 
	#FMPI2C_CR2_ADD10
 ((
uöt32_t
)0x00000800Ë

	)

7409 
	#FMPI2C_CR2_HEAD10R
 ((
uöt32_t
)0x00001000Ë

	)

7410 
	#FMPI2C_CR2_START
 ((
uöt32_t
)0x00002000Ë

	)

7411 
	#FMPI2C_CR2_STOP
 ((
uöt32_t
)0x00004000Ë

	)

7412 
	#FMPI2C_CR2_NACK
 ((
uöt32_t
)0x00008000Ë

	)

7413 
	#FMPI2C_CR2_NBYTES
 ((
uöt32_t
)0x00FF0000Ë

	)

7414 
	#FMPI2C_CR2_RELOAD
 ((
uöt32_t
)0x01000000Ë

	)

7415 
	#FMPI2C_CR2_AUTOEND
 ((
uöt32_t
)0x02000000Ë

	)

7416 
	#FMPI2C_CR2_PECBYTE
 ((
uöt32_t
)0x04000000Ë

	)

7419 
	#FMPI2C_OAR1_OA1
 ((
uöt32_t
)0x000003FFË

	)

7420 
	#FMPI2C_OAR1_OA1MODE
 ((
uöt32_t
)0x00000400Ë

	)

7421 
	#FMPI2C_OAR1_OA1EN
 ((
uöt32_t
)0x00008000Ë

	)

7424 
	#FMPI2C_OAR2_OA2
 ((
uöt32_t
)0x000000FEË

	)

7425 
	#FMPI2C_OAR2_OA2MSK
 ((
uöt32_t
)0x00000700Ë

	)

7426 
	#FMPI2C_OAR2_OA2EN
 ((
uöt32_t
)0x00008000Ë

	)

7429 
	#FMPI2C_TIMINGR_SCLL
 ((
uöt32_t
)0x000000FFË

	)

7430 
	#FMPI2C_TIMINGR_SCLH
 ((
uöt32_t
)0x0000FF00Ë

	)

7431 
	#FMPI2C_TIMINGR_SDADEL
 ((
uöt32_t
)0x000F0000Ë

	)

7432 
	#FMPI2C_TIMINGR_SCLDEL
 ((
uöt32_t
)0x00F00000Ë

	)

7433 
	#FMPI2C_TIMINGR_PRESC
 ((
uöt32_t
)0xF0000000Ë

	)

7436 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
uöt32_t
)0x00000FFFË

	)

7437 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
uöt32_t
)0x00001000Ë

	)

7438 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
uöt32_t
)0x00008000Ë

	)

7439 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
uöt32_t
)0x0FFF0000Ë

	)

7440 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
uöt32_t
)0x80000000Ë

	)

7443 
	#FMPI2C_ISR_TXE
 ((
uöt32_t
)0x00000001Ë

	)

7444 
	#FMPI2C_ISR_TXIS
 ((
uöt32_t
)0x00000002Ë

	)

7445 
	#FMPI2C_ISR_RXNE
 ((
uöt32_t
)0x00000004Ë

	)

7446 
	#FMPI2C_ISR_ADDR
 ((
uöt32_t
)0x00000008Ë

	)

7447 
	#FMPI2C_ISR_NACKF
 ((
uöt32_t
)0x00000010Ë

	)

7448 
	#FMPI2C_ISR_STOPF
 ((
uöt32_t
)0x00000020Ë

	)

7449 
	#FMPI2C_ISR_TC
 ((
uöt32_t
)0x00000040Ë

	)

7450 
	#FMPI2C_ISR_TCR
 ((
uöt32_t
)0x00000080Ë

	)

7451 
	#FMPI2C_ISR_BERR
 ((
uöt32_t
)0x00000100Ë

	)

7452 
	#FMPI2C_ISR_ARLO
 ((
uöt32_t
)0x00000200Ë

	)

7453 
	#FMPI2C_ISR_OVR
 ((
uöt32_t
)0x00000400Ë

	)

7454 
	#FMPI2C_ISR_PECERR
 ((
uöt32_t
)0x00000800Ë

	)

7455 
	#FMPI2C_ISR_TIMEOUT
 ((
uöt32_t
)0x00001000Ë

	)

7456 
	#FMPI2C_ISR_ALERT
 ((
uöt32_t
)0x00002000Ë

	)

7457 
	#FMPI2C_ISR_BUSY
 ((
uöt32_t
)0x00008000Ë

	)

7458 
	#FMPI2C_ISR_DIR
 ((
uöt32_t
)0x00010000Ë

	)

7459 
	#FMPI2C_ISR_ADDCODE
 ((
uöt32_t
)0x00FE0000Ë

	)

7462 
	#FMPI2C_ICR_ADDRCF
 ((
uöt32_t
)0x00000008Ë

	)

7463 
	#FMPI2C_ICR_NACKCF
 ((
uöt32_t
)0x00000010Ë

	)

7464 
	#FMPI2C_ICR_STOPCF
 ((
uöt32_t
)0x00000020Ë

	)

7465 
	#FMPI2C_ICR_BERRCF
 ((
uöt32_t
)0x00000100Ë

	)

7466 
	#FMPI2C_ICR_ARLOCF
 ((
uöt32_t
)0x00000200Ë

	)

7467 
	#FMPI2C_ICR_OVRCF
 ((
uöt32_t
)0x00000400Ë

	)

7468 
	#FMPI2C_ICR_PECCF
 ((
uöt32_t
)0x00000800Ë

	)

7469 
	#FMPI2C_ICR_TIMOUTCF
 ((
uöt32_t
)0x00001000Ë

	)

7470 
	#FMPI2C_ICR_ALERTCF
 ((
uöt32_t
)0x00002000Ë

	)

7473 
	#FMPI2C_PECR_PEC
 ((
uöt32_t
)0x000000FFË

	)

7476 
	#FMPI2C_RXDR_RXDATA
 ((
uöt32_t
)0x000000FFË

	)

7479 
	#FMPI2C_TXDR_TXDATA
 ((
uöt32_t
)0x000000FFË

	)

7487 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

7490 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

7491 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

7492 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

7493 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

7496 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

7499 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

7500 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

7510 
	#LTDC_SSCR_VSH
 ((
uöt32_t
)0x000007FFË

	)

7511 
	#LTDC_SSCR_HSW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7515 
	#LTDC_BPCR_AVBP
 ((
uöt32_t
)0x000007FFË

	)

7516 
	#LTDC_BPCR_AHBP
 ((
uöt32_t
)0x0FFF0000Ë

	)

7520 
	#LTDC_AWCR_AAH
 ((
uöt32_t
)0x000007FFË

	)

7521 
	#LTDC_AWCR_AAW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7525 
	#LTDC_TWCR_TOTALH
 ((
uöt32_t
)0x000007FFË

	)

7526 
	#LTDC_TWCR_TOTALW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7530 
	#LTDC_GCR_LTDCEN
 ((
uöt32_t
)0x00000001Ë

	)

7531 
	#LTDC_GCR_DBW
 ((
uöt32_t
)0x00000070Ë

	)

7532 
	#LTDC_GCR_DGW
 ((
uöt32_t
)0x00000700Ë

	)

7533 
	#LTDC_GCR_DRW
 ((
uöt32_t
)0x00007000Ë

	)

7534 
	#LTDC_GCR_DEN
 ((
uöt32_t
)0x00010000Ë

	)

7535 
	#LTDC_GCR_PCPOL
 ((
uöt32_t
)0x10000000Ë

	)

7536 
	#LTDC_GCR_DEPOL
 ((
uöt32_t
)0x20000000Ë

	)

7537 
	#LTDC_GCR_VSPOL
 ((
uöt32_t
)0x40000000Ë

	)

7538 
	#LTDC_GCR_HSPOL
 ((
uöt32_t
)0x80000000Ë

	)

7541 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7545 
	#LTDC_SRCR_IMR
 ((
uöt32_t
)0x00000001Ë

	)

7546 
	#LTDC_SRCR_VBR
 ((
uöt32_t
)0x00000002Ë

	)

7550 
	#LTDC_BCCR_BCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7551 
	#LTDC_BCCR_BCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7552 
	#LTDC_BCCR_BCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7556 
	#LTDC_IER_LIE
 ((
uöt32_t
)0x00000001Ë

	)

7557 
	#LTDC_IER_FUIE
 ((
uöt32_t
)0x00000002Ë

	)

7558 
	#LTDC_IER_TERRIE
 ((
uöt32_t
)0x00000004Ë

	)

7559 
	#LTDC_IER_RRIE
 ((
uöt32_t
)0x00000008Ë

	)

7563 
	#LTDC_ISR_LIF
 ((
uöt32_t
)0x00000001Ë

	)

7564 
	#LTDC_ISR_FUIF
 ((
uöt32_t
)0x00000002Ë

	)

7565 
	#LTDC_ISR_TERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7566 
	#LTDC_ISR_RRIF
 ((
uöt32_t
)0x00000008Ë

	)

7570 
	#LTDC_ICR_CLIF
 ((
uöt32_t
)0x00000001Ë

	)

7571 
	#LTDC_ICR_CFUIF
 ((
uöt32_t
)0x00000002Ë

	)

7572 
	#LTDC_ICR_CTERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7573 
	#LTDC_ICR_CRRIF
 ((
uöt32_t
)0x00000008Ë

	)

7577 
	#LTDC_LIPCR_LIPOS
 ((
uöt32_t
)0x000007FFË

	)

7581 
	#LTDC_CPSR_CYPOS
 ((
uöt32_t
)0x0000FFFFË

	)

7582 
	#LTDC_CPSR_CXPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7586 
	#LTDC_CDSR_VDES
 ((
uöt32_t
)0x00000001Ë

	)

7587 
	#LTDC_CDSR_HDES
 ((
uöt32_t
)0x00000002Ë

	)

7588 
	#LTDC_CDSR_VSYNCS
 ((
uöt32_t
)0x00000004Ë

	)

7589 
	#LTDC_CDSR_HSYNCS
 ((
uöt32_t
)0x00000008Ë

	)

7593 
	#LTDC_LxCR_LEN
 ((
uöt32_t
)0x00000001Ë

	)

7594 
	#LTDC_LxCR_COLKEN
 ((
uöt32_t
)0x00000002Ë

	)

7595 
	#LTDC_LxCR_CLUTEN
 ((
uöt32_t
)0x00000010Ë

	)

7599 
	#LTDC_LxWHPCR_WHSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7600 
	#LTDC_LxWHPCR_WHSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7604 
	#LTDC_LxWVPCR_WVSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7605 
	#LTDC_LxWVPCR_WVSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7609 
	#LTDC_LxCKCR_CKBLUE
 ((
uöt32_t
)0x000000FFË

	)

7610 
	#LTDC_LxCKCR_CKGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7611 
	#LTDC_LxCKCR_CKRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7615 
	#LTDC_LxPFCR_PF
 ((
uöt32_t
)0x00000007Ë

	)

7619 
	#LTDC_LxCACR_CONSTA
 ((
uöt32_t
)0x000000FFË

	)

7623 
	#LTDC_LxDCCR_DCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7624 
	#LTDC_LxDCCR_DCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7625 
	#LTDC_LxDCCR_DCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7626 
	#LTDC_LxDCCR_DCALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

7630 
	#LTDC_LxBFCR_BF2
 ((
uöt32_t
)0x00000007Ë

	)

7631 
	#LTDC_LxBFCR_BF1
 ((
uöt32_t
)0x00000700Ë

	)

7635 
	#LTDC_LxCFBAR_CFBADD
 ((
uöt32_t
)0xFFFFFFFFË

	)

7639 
	#LTDC_LxCFBLR_CFBLL
 ((
uöt32_t
)0x00001FFFË

	)

7640 
	#LTDC_LxCFBLR_CFBP
 ((
uöt32_t
)0x1FFF0000Ë

	)

7644 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
uöt32_t
)0x000007FFË

	)

7648 
	#LTDC_LxCLUTWR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

7649 
	#LTDC_LxCLUTWR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7650 
	#LTDC_LxCLUTWR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

7651 
	#LTDC_LxCLUTWR_CLUTADD
 ((
uöt32_t
)0xFF000000Ë

	)

7653 #i‡
	`deföed
(
STM32F469_479xx
)

7660 
	#DSI_VR
 ((
uöt32_t
)0x3133302AË

	)

7663 
	#DSI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

7666 
	#DSI_CCR_TXECKDIV
 ((
uöt32_t
)0x000000FFË

	)

7667 
	#DSI_CCR_TXECKDIV0
 ((
uöt32_t
)0x00000001)

	)

7668 
	#DSI_CCR_TXECKDIV1
 ((
uöt32_t
)0x00000002)

	)

7669 
	#DSI_CCR_TXECKDIV2
 ((
uöt32_t
)0x00000004)

	)

7670 
	#DSI_CCR_TXECKDIV3
 ((
uöt32_t
)0x00000008)

	)

7671 
	#DSI_CCR_TXECKDIV4
 ((
uöt32_t
)0x00000010)

	)

7672 
	#DSI_CCR_TXECKDIV5
 ((
uöt32_t
)0x00000020)

	)

7673 
	#DSI_CCR_TXECKDIV6
 ((
uöt32_t
)0x00000040)

	)

7674 
	#DSI_CCR_TXECKDIV7
 ((
uöt32_t
)0x00000080)

	)

7676 
	#DSI_CCR_TOCKDIV
 ((
uöt32_t
)0x0000FF00Ë

	)

7677 
	#DSI_CCR_TOCKDIV0
 ((
uöt32_t
)0x00000100)

	)

7678 
	#DSI_CCR_TOCKDIV1
 ((
uöt32_t
)0x00000200)

	)

7679 
	#DSI_CCR_TOCKDIV2
 ((
uöt32_t
)0x00000400)

	)

7680 
	#DSI_CCR_TOCKDIV3
 ((
uöt32_t
)0x00000800)

	)

7681 
	#DSI_CCR_TOCKDIV4
 ((
uöt32_t
)0x00001000)

	)

7682 
	#DSI_CCR_TOCKDIV5
 ((
uöt32_t
)0x00002000)

	)

7683 
	#DSI_CCR_TOCKDIV6
 ((
uöt32_t
)0x00004000)

	)

7684 
	#DSI_CCR_TOCKDIV7
 ((
uöt32_t
)0x00008000)

	)

7687 
	#DSI_LVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7688 
	#DSI_LVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7689 
	#DSI_LVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7692 
	#DSI_LCOLCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

7693 
	#DSI_LCOLCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

7694 
	#DSI_LCOLCR_COLC1
 ((
uöt32_t
)0x00000020)

	)

7695 
	#DSI_LCOLCR_COLC2
 ((
uöt32_t
)0x00000040)

	)

7696 
	#DSI_LCOLCR_COLC3
 ((
uöt32_t
)0x00000080)

	)

7698 
	#DSI_LCOLCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

7701 
	#DSI_LPCR_DEP
 ((
uöt32_t
)0x00000001Ë

	)

7702 
	#DSI_LPCR_VSP
 ((
uöt32_t
)0x00000002Ë

	)

7703 
	#DSI_LPCR_HSP
 ((
uöt32_t
)0x00000004Ë

	)

7706 
	#DSI_LPMCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

7707 
	#DSI_LPMCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7708 
	#DSI_LPMCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7709 
	#DSI_LPMCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7710 
	#DSI_LPMCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7711 
	#DSI_LPMCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7712 
	#DSI_LPMCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7713 
	#DSI_LPMCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7714 
	#DSI_LPMCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7716 
	#DSI_LPMCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

7717 
	#DSI_LPMCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

7718 
	#DSI_LPMCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

7719 
	#DSI_LPMCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

7720 
	#DSI_LPMCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

7721 
	#DSI_LPMCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

7722 
	#DSI_LPMCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

7723 
	#DSI_LPMCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

7724 
	#DSI_LPMCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

7727 
	#DSI_PCR_ETTXE
 ((
uöt32_t
)0x00000001Ë

	)

7728 
	#DSI_PCR_ETRXE
 ((
uöt32_t
)0x00000002Ë

	)

7729 
	#DSI_PCR_BTAE
 ((
uöt32_t
)0x00000004Ë

	)

7730 
	#DSI_PCR_ECCRXE
 ((
uöt32_t
)0x00000008Ë

	)

7731 
	#DSI_PCR_CRCRXE
 ((
uöt32_t
)0x00000010Ë

	)

7734 
	#DSI_GVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7735 
	#DSI_GVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7736 
	#DSI_GVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7739 
	#DSI_MCR_CMDM
 ((
uöt32_t
)0x00000001Ë

	)

7742 
	#DSI_VMCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

7743 
	#DSI_VMCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

7744 
	#DSI_VMCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

7746 
	#DSI_VMCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

7747 
	#DSI_VMCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

7748 
	#DSI_VMCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

7749 
	#DSI_VMCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

7750 
	#DSI_VMCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

7751 
	#DSI_VMCR_LPHFPE
 ((
uöt32_t
)0x00002000Ë

	)

7752 
	#DSI_VMCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

7753 
	#DSI_VMCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

7754 
	#DSI_VMCR_PGE
 ((
uöt32_t
)0x00010000Ë

	)

7755 
	#DSI_VMCR_PGM
 ((
uöt32_t
)0x00100000Ë

	)

7756 
	#DSI_VMCR_PGO
 ((
uöt32_t
)0x01000000Ë

	)

7759 
	#DSI_VPCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

7760 
	#DSI_VPCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7761 
	#DSI_VPCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7762 
	#DSI_VPCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7763 
	#DSI_VPCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7764 
	#DSI_VPCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7765 
	#DSI_VPCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7766 
	#DSI_VPCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7767 
	#DSI_VPCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7768 
	#DSI_VPCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7769 
	#DSI_VPCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7770 
	#DSI_VPCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7771 
	#DSI_VPCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7772 
	#DSI_VPCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7773 
	#DSI_VPCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

7776 
	#DSI_VCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

7777 
	#DSI_VCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

7778 
	#DSI_VCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

7779 
	#DSI_VCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

7780 
	#DSI_VCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

7781 
	#DSI_VCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

7782 
	#DSI_VCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

7783 
	#DSI_VCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

7784 
	#DSI_VCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

7785 
	#DSI_VCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

7786 
	#DSI_VCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

7787 
	#DSI_VCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

7788 
	#DSI_VCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

7789 
	#DSI_VCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

7792 
	#DSI_VNPCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

7793 
	#DSI_VNPCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7794 
	#DSI_VNPCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7795 
	#DSI_VNPCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7796 
	#DSI_VNPCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7797 
	#DSI_VNPCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7798 
	#DSI_VNPCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7799 
	#DSI_VNPCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7800 
	#DSI_VNPCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7801 
	#DSI_VNPCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7802 
	#DSI_VNPCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7803 
	#DSI_VNPCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7804 
	#DSI_VNPCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7805 
	#DSI_VNPCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7808 
	#DSI_VHSACR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

7809 
	#DSI_VHSACR_HSA0
 ((
uöt32_t
)0x00000001)

	)

7810 
	#DSI_VHSACR_HSA1
 ((
uöt32_t
)0x00000002)

	)

7811 
	#DSI_VHSACR_HSA2
 ((
uöt32_t
)0x00000004)

	)

7812 
	#DSI_VHSACR_HSA3
 ((
uöt32_t
)0x00000008)

	)

7813 
	#DSI_VHSACR_HSA4
 ((
uöt32_t
)0x00000010)

	)

7814 
	#DSI_VHSACR_HSA5
 ((
uöt32_t
)0x00000020)

	)

7815 
	#DSI_VHSACR_HSA6
 ((
uöt32_t
)0x00000040)

	)

7816 
	#DSI_VHSACR_HSA7
 ((
uöt32_t
)0x00000080)

	)

7817 
	#DSI_VHSACR_HSA8
 ((
uöt32_t
)0x00000100)

	)

7818 
	#DSI_VHSACR_HSA9
 ((
uöt32_t
)0x00000200)

	)

7819 
	#DSI_VHSACR_HSA10
 ((
uöt32_t
)0x00000400)

	)

7820 
	#DSI_VHSACR_HSA11
 ((
uöt32_t
)0x00000800)

	)

7823 
	#DSI_VHBPCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

7824 
	#DSI_VHBPCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

7825 
	#DSI_VHBPCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

7826 
	#DSI_VHBPCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

7827 
	#DSI_VHBPCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

7828 
	#DSI_VHBPCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

7829 
	#DSI_VHBPCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

7830 
	#DSI_VHBPCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

7831 
	#DSI_VHBPCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

7832 
	#DSI_VHBPCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

7833 
	#DSI_VHBPCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

7834 
	#DSI_VHBPCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

7835 
	#DSI_VHBPCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

7838 
	#DSI_VLCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

7839 
	#DSI_VLCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

7840 
	#DSI_VLCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

7841 
	#DSI_VLCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

7842 
	#DSI_VLCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

7843 
	#DSI_VLCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

7844 
	#DSI_VLCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

7845 
	#DSI_VLCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

7846 
	#DSI_VLCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

7847 
	#DSI_VLCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

7848 
	#DSI_VLCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

7849 
	#DSI_VLCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

7850 
	#DSI_VLCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

7851 
	#DSI_VLCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

7852 
	#DSI_VLCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

7853 
	#DSI_VLCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

7856 
	#DSI_VVSACR_VSA
 ((
uöt32_t
)0x000003FFË

	)

7857 
	#DSI_VVSACR_VSA0
 ((
uöt32_t
)0x00000001)

	)

7858 
	#DSI_VVSACR_VSA1
 ((
uöt32_t
)0x00000002)

	)

7859 
	#DSI_VVSACR_VSA2
 ((
uöt32_t
)0x00000004)

	)

7860 
	#DSI_VVSACR_VSA3
 ((
uöt32_t
)0x00000008)

	)

7861 
	#DSI_VVSACR_VSA4
 ((
uöt32_t
)0x00000010)

	)

7862 
	#DSI_VVSACR_VSA5
 ((
uöt32_t
)0x00000020)

	)

7863 
	#DSI_VVSACR_VSA6
 ((
uöt32_t
)0x00000040)

	)

7864 
	#DSI_VVSACR_VSA7
 ((
uöt32_t
)0x00000080)

	)

7865 
	#DSI_VVSACR_VSA8
 ((
uöt32_t
)0x00000100)

	)

7866 
	#DSI_VVSACR_VSA9
 ((
uöt32_t
)0x00000200)

	)

7869 
	#DSI_VVBPCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

7870 
	#DSI_VVBPCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

7871 
	#DSI_VVBPCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

7872 
	#DSI_VVBPCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

7873 
	#DSI_VVBPCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

7874 
	#DSI_VVBPCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

7875 
	#DSI_VVBPCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

7876 
	#DSI_VVBPCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

7877 
	#DSI_VVBPCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

7878 
	#DSI_VVBPCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

7879 
	#DSI_VVBPCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

7882 
	#DSI_VVFPCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

7883 
	#DSI_VVFPCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

7884 
	#DSI_VVFPCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

7885 
	#DSI_VVFPCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

7886 
	#DSI_VVFPCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

7887 
	#DSI_VVFPCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

7888 
	#DSI_VVFPCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

7889 
	#DSI_VVFPCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

7890 
	#DSI_VVFPCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

7891 
	#DSI_VVFPCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

7892 
	#DSI_VVFPCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

7895 
	#DSI_VVACR_VA
 ((
uöt32_t
)0x00003FFFË

	)

7896 
	#DSI_VVACR_VA0
 ((
uöt32_t
)0x00000001)

	)

7897 
	#DSI_VVACR_VA1
 ((
uöt32_t
)0x00000002)

	)

7898 
	#DSI_VVACR_VA2
 ((
uöt32_t
)0x00000004)

	)

7899 
	#DSI_VVACR_VA3
 ((
uöt32_t
)0x00000008)

	)

7900 
	#DSI_VVACR_VA4
 ((
uöt32_t
)0x00000010)

	)

7901 
	#DSI_VVACR_VA5
 ((
uöt32_t
)0x00000020)

	)

7902 
	#DSI_VVACR_VA6
 ((
uöt32_t
)0x00000040)

	)

7903 
	#DSI_VVACR_VA7
 ((
uöt32_t
)0x00000080)

	)

7904 
	#DSI_VVACR_VA8
 ((
uöt32_t
)0x00000100)

	)

7905 
	#DSI_VVACR_VA9
 ((
uöt32_t
)0x00000200)

	)

7906 
	#DSI_VVACR_VA10
 ((
uöt32_t
)0x00000400)

	)

7907 
	#DSI_VVACR_VA11
 ((
uöt32_t
)0x00000800)

	)

7908 
	#DSI_VVACR_VA12
 ((
uöt32_t
)0x00001000)

	)

7909 
	#DSI_VVACR_VA13
 ((
uöt32_t
)0x00002000)

	)

7912 
	#DSI_LCCR_CMDSIZE
 ((
uöt32_t
)0x0000FFFFË

	)

7913 
	#DSI_LCCR_CMDSIZE0
 ((
uöt32_t
)0x00000001)

	)

7914 
	#DSI_LCCR_CMDSIZE1
 ((
uöt32_t
)0x00000002)

	)

7915 
	#DSI_LCCR_CMDSIZE2
 ((
uöt32_t
)0x00000004)

	)

7916 
	#DSI_LCCR_CMDSIZE3
 ((
uöt32_t
)0x00000008)

	)

7917 
	#DSI_LCCR_CMDSIZE4
 ((
uöt32_t
)0x00000010)

	)

7918 
	#DSI_LCCR_CMDSIZE5
 ((
uöt32_t
)0x00000020)

	)

7919 
	#DSI_LCCR_CMDSIZE6
 ((
uöt32_t
)0x00000040)

	)

7920 
	#DSI_LCCR_CMDSIZE7
 ((
uöt32_t
)0x00000080)

	)

7921 
	#DSI_LCCR_CMDSIZE8
 ((
uöt32_t
)0x00000100)

	)

7922 
	#DSI_LCCR_CMDSIZE9
 ((
uöt32_t
)0x00000200)

	)

7923 
	#DSI_LCCR_CMDSIZE10
 ((
uöt32_t
)0x00000400)

	)

7924 
	#DSI_LCCR_CMDSIZE11
 ((
uöt32_t
)0x00000800)

	)

7925 
	#DSI_LCCR_CMDSIZE12
 ((
uöt32_t
)0x00001000)

	)

7926 
	#DSI_LCCR_CMDSIZE13
 ((
uöt32_t
)0x00002000)

	)

7927 
	#DSI_LCCR_CMDSIZE14
 ((
uöt32_t
)0x00004000)

	)

7928 
	#DSI_LCCR_CMDSIZE15
 ((
uöt32_t
)0x00008000)

	)

7931 
	#DSI_CMCR_TEARE
 ((
uöt32_t
)0x00000001Ë

	)

7932 
	#DSI_CMCR_ARE
 ((
uöt32_t
)0x00000002Ë

	)

7933 
	#DSI_CMCR_GSW0TX
 ((
uöt32_t
)0x00000100Ë

	)

7934 
	#DSI_CMCR_GSW1TX
 ((
uöt32_t
)0x00000200Ë

	)

7935 
	#DSI_CMCR_GSW2TX
 ((
uöt32_t
)0x00000400Ë

	)

7936 
	#DSI_CMCR_GSR0TX
 ((
uöt32_t
)0x00000800Ë

	)

7937 
	#DSI_CMCR_GSR1TX
 ((
uöt32_t
)0x00001000Ë

	)

7938 
	#DSI_CMCR_GSR2TX
 ((
uöt32_t
)0x00002000Ë

	)

7939 
	#DSI_CMCR_GLWTX
 ((
uöt32_t
)0x00004000Ë

	)

7940 
	#DSI_CMCR_DSW0TX
 ((
uöt32_t
)0x00010000Ë

	)

7941 
	#DSI_CMCR_DSW1TX
 ((
uöt32_t
)0x00020000Ë

	)

7942 
	#DSI_CMCR_DSR0TX
 ((
uöt32_t
)0x00040000Ë

	)

7943 
	#DSI_CMCR_DLWTX
 ((
uöt32_t
)0x00080000Ë

	)

7944 
	#DSI_CMCR_MRDPS
 ((
uöt32_t
)0x01000000Ë

	)

7947 
	#DSI_GHCR_DT
 ((
uöt32_t
)0x0000003FË

	)

7948 
	#DSI_GHCR_DT0
 ((
uöt32_t
)0x00000001)

	)

7949 
	#DSI_GHCR_DT1
 ((
uöt32_t
)0x00000002)

	)

7950 
	#DSI_GHCR_DT2
 ((
uöt32_t
)0x00000004)

	)

7951 
	#DSI_GHCR_DT3
 ((
uöt32_t
)0x00000008)

	)

7952 
	#DSI_GHCR_DT4
 ((
uöt32_t
)0x00000010)

	)

7953 
	#DSI_GHCR_DT5
 ((
uöt32_t
)0x00000020)

	)

7955 
	#DSI_GHCR_VCID
 ((
uöt32_t
)0x000000C0Ë

	)

7956 
	#DSI_GHCR_VCID0
 ((
uöt32_t
)0x00000040)

	)

7957 
	#DSI_GHCR_VCID1
 ((
uöt32_t
)0x00000080)

	)

7959 
	#DSI_GHCR_WCLSB
 ((
uöt32_t
)0x0000FF00Ë

	)

7960 
	#DSI_GHCR_WCLSB0
 ((
uöt32_t
)0x00000100)

	)

7961 
	#DSI_GHCR_WCLSB1
 ((
uöt32_t
)0x00000200)

	)

7962 
	#DSI_GHCR_WCLSB2
 ((
uöt32_t
)0x00000400)

	)

7963 
	#DSI_GHCR_WCLSB3
 ((
uöt32_t
)0x00000800)

	)

7964 
	#DSI_GHCR_WCLSB4
 ((
uöt32_t
)0x00001000)

	)

7965 
	#DSI_GHCR_WCLSB5
 ((
uöt32_t
)0x00002000)

	)

7966 
	#DSI_GHCR_WCLSB6
 ((
uöt32_t
)0x00004000)

	)

7967 
	#DSI_GHCR_WCLSB7
 ((
uöt32_t
)0x00008000)

	)

7969 
	#DSI_GHCR_WCMSB
 ((
uöt32_t
)0x00FF0000Ë

	)

7970 
	#DSI_GHCR_WCMSB0
 ((
uöt32_t
)0x00010000)

	)

7971 
	#DSI_GHCR_WCMSB1
 ((
uöt32_t
)0x00020000)

	)

7972 
	#DSI_GHCR_WCMSB2
 ((
uöt32_t
)0x00040000)

	)

7973 
	#DSI_GHCR_WCMSB3
 ((
uöt32_t
)0x00080000)

	)

7974 
	#DSI_GHCR_WCMSB4
 ((
uöt32_t
)0x00100000)

	)

7975 
	#DSI_GHCR_WCMSB5
 ((
uöt32_t
)0x00200000)

	)

7976 
	#DSI_GHCR_WCMSB6
 ((
uöt32_t
)0x00400000)

	)

7977 
	#DSI_GHCR_WCMSB7
 ((
uöt32_t
)0x00800000)

	)

7980 
	#DSI_GPDR_DATA1
 ((
uöt32_t
)0x000000FFË

	)

7981 
	#DSI_GPDR_DATA1_0
 ((
uöt32_t
)0x00000001)

	)

7982 
	#DSI_GPDR_DATA1_1
 ((
uöt32_t
)0x00000002)

	)

7983 
	#DSI_GPDR_DATA1_2
 ((
uöt32_t
)0x00000004)

	)

7984 
	#DSI_GPDR_DATA1_3
 ((
uöt32_t
)0x00000008)

	)

7985 
	#DSI_GPDR_DATA1_4
 ((
uöt32_t
)0x00000010)

	)

7986 
	#DSI_GPDR_DATA1_5
 ((
uöt32_t
)0x00000020)

	)

7987 
	#DSI_GPDR_DATA1_6
 ((
uöt32_t
)0x00000040)

	)

7988 
	#DSI_GPDR_DATA1_7
 ((
uöt32_t
)0x00000080)

	)

7990 
	#DSI_GPDR_DATA2
 ((
uöt32_t
)0x0000FF00Ë

	)

7991 
	#DSI_GPDR_DATA2_0
 ((
uöt32_t
)0x00000100)

	)

7992 
	#DSI_GPDR_DATA2_1
 ((
uöt32_t
)0x00000200)

	)

7993 
	#DSI_GPDR_DATA2_2
 ((
uöt32_t
)0x00000400)

	)

7994 
	#DSI_GPDR_DATA2_3
 ((
uöt32_t
)0x00000800)

	)

7995 
	#DSI_GPDR_DATA2_4
 ((
uöt32_t
)0x00001000)

	)

7996 
	#DSI_GPDR_DATA2_5
 ((
uöt32_t
)0x00002000)

	)

7997 
	#DSI_GPDR_DATA2_6
 ((
uöt32_t
)0x00004000)

	)

7998 
	#DSI_GPDR_DATA2_7
 ((
uöt32_t
)0x00008000)

	)

8000 
	#DSI_GPDR_DATA3
 ((
uöt32_t
)0x00FF0000Ë

	)

8001 
	#DSI_GPDR_DATA3_0
 ((
uöt32_t
)0x00010000)

	)

8002 
	#DSI_GPDR_DATA3_1
 ((
uöt32_t
)0x00020000)

	)

8003 
	#DSI_GPDR_DATA3_2
 ((
uöt32_t
)0x00040000)

	)

8004 
	#DSI_GPDR_DATA3_3
 ((
uöt32_t
)0x00080000)

	)

8005 
	#DSI_GPDR_DATA3_4
 ((
uöt32_t
)0x00100000)

	)

8006 
	#DSI_GPDR_DATA3_5
 ((
uöt32_t
)0x00200000)

	)

8007 
	#DSI_GPDR_DATA3_6
 ((
uöt32_t
)0x00400000)

	)

8008 
	#DSI_GPDR_DATA3_7
 ((
uöt32_t
)0x00800000)

	)

8010 
	#DSI_GPDR_DATA4
 ((
uöt32_t
)0xFF000000Ë

	)

8011 
	#DSI_GPDR_DATA4_0
 ((
uöt32_t
)0x01000000)

	)

8012 
	#DSI_GPDR_DATA4_1
 ((
uöt32_t
)0x02000000)

	)

8013 
	#DSI_GPDR_DATA4_2
 ((
uöt32_t
)0x04000000)

	)

8014 
	#DSI_GPDR_DATA4_3
 ((
uöt32_t
)0x08000000)

	)

8015 
	#DSI_GPDR_DATA4_4
 ((
uöt32_t
)0x10000000)

	)

8016 
	#DSI_GPDR_DATA4_5
 ((
uöt32_t
)0x20000000)

	)

8017 
	#DSI_GPDR_DATA4_6
 ((
uöt32_t
)0x40000000)

	)

8018 
	#DSI_GPDR_DATA4_7
 ((
uöt32_t
)0x80000000)

	)

8021 
	#DSI_GPSR_CMDFE
 ((
uöt32_t
)0x00000001Ë

	)

8022 
	#DSI_GPSR_CMDFF
 ((
uöt32_t
)0x00000002Ë

	)

8023 
	#DSI_GPSR_PWRFE
 ((
uöt32_t
)0x00000004Ë

	)

8024 
	#DSI_GPSR_PWRFF
 ((
uöt32_t
)0x00000008Ë

	)

8025 
	#DSI_GPSR_PRDFE
 ((
uöt32_t
)0x00000010Ë

	)

8026 
	#DSI_GPSR_PRDFF
 ((
uöt32_t
)0x00000020Ë

	)

8027 
	#DSI_GPSR_RCB
 ((
uöt32_t
)0x00000040Ë

	)

8030 
	#DSI_TCCR0_LPRX_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8031 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8032 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8033 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8034 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8035 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8036 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8037 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8038 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8048 
	#DSI_TCCR0_HSTX_TOCNT
 ((
uöt32_t
)0xFFFF0000Ë

	)

8049 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
uöt32_t
)0x00010000)

	)

8050 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
uöt32_t
)0x00020000)

	)

8051 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
uöt32_t
)0x00040000)

	)

8052 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
uöt32_t
)0x00080000)

	)

8053 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
uöt32_t
)0x00100000)

	)

8054 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
uöt32_t
)0x00200000)

	)

8055 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
uöt32_t
)0x00400000)

	)

8056 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
uöt32_t
)0x00800000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
uöt32_t
)0x01000000)

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
uöt32_t
)0x02000000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
uöt32_t
)0x04000000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
uöt32_t
)0x08000000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
uöt32_t
)0x10000000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
uöt32_t
)0x20000000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
uöt32_t
)0x40000000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
uöt32_t
)0x80000000)

	)

8067 
	#DSI_TCCR1_HSRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8068 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8069 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8070 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8071 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8072 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8073 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8074 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8075 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8086 
	#DSI_TCCR2_LPRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8087 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8088 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8089 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8090 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8091 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8092 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8093 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8094 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8105 
	#DSI_TCCR3_HSWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8106 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8107 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8108 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8109 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8110 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8111 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8112 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8113 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8123 
	#DSI_TCCR3_PM
 ((
uöt32_t
)0x01000000Ë

	)

8126 
	#DSI_TCCR4_LPWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8127 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8128 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8129 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8130 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8131 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8132 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8133 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8134 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8145 
	#DSI_TCCR5_BTA_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8146 
	#DSI_TCCR5_BTA_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8147 
	#DSI_TCCR5_BTA_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8148 
	#DSI_TCCR5_BTA_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8149 
	#DSI_TCCR5_BTA_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8150 
	#DSI_TCCR5_BTA_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8151 
	#DSI_TCCR5_BTA_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8152 
	#DSI_TCCR5_BTA_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8153 
	#DSI_TCCR5_BTA_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8155 
	#DSI_TCCR5_BTA_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8164 
	#DSI_TDCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8165 
	#DSI_TDCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8166 
	#DSI_TDCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8168 
	#DSI_TDCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8169 
	#DSI_TDCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8170 
	#DSI_TDCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8172 
	#DSI_TDCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8173 
	#DSI_TDCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8174 
	#DSI_TDCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8177 
	#DSI_CLCR_DPCC
 ((
uöt32_t
)0x00000001Ë

	)

8178 
	#DSI_CLCR_ACR
 ((
uöt32_t
)0x00000002Ë

	)

8181 
	#DSI_CLTCR_LP2HS_TIME
 ((
uöt32_t
)0x000003FFË

	)

8182 
	#DSI_CLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00000001)

	)

8183 
	#DSI_CLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00000002)

	)

8184 
	#DSI_CLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00000004)

	)

8185 
	#DSI_CLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00000008)

	)

8186 
	#DSI_CLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00000010)

	)

8187 
	#DSI_CLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00000020)

	)

8188 
	#DSI_CLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00000040)

	)

8189 
	#DSI_CLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00000080)

	)

8190 
	#DSI_CLTCR_LP2HS_TIME8
 ((
uöt32_t
)0x00000100)

	)

8191 
	#DSI_CLTCR_LP2HS_TIME9
 ((
uöt32_t
)0x00000200)

	)

8193 
	#DSI_CLTCR_HS2LP_TIME
 ((
uöt32_t
)0x03FF0000Ë

	)

8194 
	#DSI_CLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x00010000)

	)

8195 
	#DSI_CLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x00020000)

	)

8196 
	#DSI_CLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x00040000)

	)

8197 
	#DSI_CLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x00080000)

	)

8198 
	#DSI_CLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x00100000)

	)

8199 
	#DSI_CLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x00200000)

	)

8200 
	#DSI_CLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x00400000)

	)

8201 
	#DSI_CLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x00800000)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME8
 ((
uöt32_t
)0x01000000)

	)

8203 
	#DSI_CLTCR_HS2LP_TIME9
 ((
uöt32_t
)0x02000000)

	)

8206 
	#DSI_DLTCR_MRD_TIME
 ((
uöt32_t
)0x00007FFFË

	)

8207 
	#DSI_DLTCR_MRD_TIME0
 ((
uöt32_t
)0x00000001)

	)

8208 
	#DSI_DLTCR_MRD_TIME1
 ((
uöt32_t
)0x00000002)

	)

8209 
	#DSI_DLTCR_MRD_TIME2
 ((
uöt32_t
)0x00000004)

	)

8210 
	#DSI_DLTCR_MRD_TIME3
 ((
uöt32_t
)0x00000008)

	)

8211 
	#DSI_DLTCR_MRD_TIME4
 ((
uöt32_t
)0x00000010)

	)

8212 
	#DSI_DLTCR_MRD_TIME5
 ((
uöt32_t
)0x00000020)

	)

8213 
	#DSI_DLTCR_MRD_TIME6
 ((
uöt32_t
)0x00000040)

	)

8214 
	#DSI_DLTCR_MRD_TIME7
 ((
uöt32_t
)0x00000080)

	)

8215 
	#DSI_DLTCR_MRD_TIME8
 ((
uöt32_t
)0x00000100)

	)

8216 
	#DSI_DLTCR_MRD_TIME9
 ((
uöt32_t
)0x00000200)

	)

8217 
	#DSI_DLTCR_MRD_TIME10
 ((
uöt32_t
)0x00000400)

	)

8218 
	#DSI_DLTCR_MRD_TIME11
 ((
uöt32_t
)0x00000800)

	)

8219 
	#DSI_DLTCR_MRD_TIME12
 ((
uöt32_t
)0x00001000)

	)

8220 
	#DSI_DLTCR_MRD_TIME13
 ((
uöt32_t
)0x00002000)

	)

8221 
	#DSI_DLTCR_MRD_TIME14
 ((
uöt32_t
)0x00004000)

	)

8223 
	#DSI_DLTCR_LP2HS_TIME
 ((
uöt32_t
)0x00FF0000Ë

	)

8224 
	#DSI_DLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00010000)

	)

8225 
	#DSI_DLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00020000)

	)

8226 
	#DSI_DLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00040000)

	)

8227 
	#DSI_DLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00080000)

	)

8228 
	#DSI_DLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00100000)

	)

8229 
	#DSI_DLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00200000)

	)

8230 
	#DSI_DLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00400000)

	)

8231 
	#DSI_DLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00800000)

	)

8233 
	#DSI_DLTCR_HS2LP_TIME
 ((
uöt32_t
)0xFF000000Ë

	)

8234 
	#DSI_DLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x01000000)

	)

8235 
	#DSI_DLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x02000000)

	)

8236 
	#DSI_DLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x04000000)

	)

8237 
	#DSI_DLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x08000000)

	)

8238 
	#DSI_DLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x10000000)

	)

8239 
	#DSI_DLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x20000000)

	)

8240 
	#DSI_DLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x40000000)

	)

8241 
	#DSI_DLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x80000000)

	)

8244 
	#DSI_PCTLR_DEN
 ((
uöt32_t
)0x00000002Ë

	)

8245 
	#DSI_PCTLR_CKE
 ((
uöt32_t
)0x00000004Ë

	)

8248 
	#DSI_PCONFR_NL
 ((
uöt32_t
)0x00000003Ë

	)

8249 
	#DSI_PCONFR_NL0
 ((
uöt32_t
)0x00000001)

	)

8250 
	#DSI_PCONFR_NL1
 ((
uöt32_t
)0x00000002)

	)

8252 
	#DSI_PCONFR_SW_TIME
 ((
uöt32_t
)0x0000FF00Ë

	)

8253 
	#DSI_PCONFR_SW_TIME0
 ((
uöt32_t
)0x00000100)

	)

8254 
	#DSI_PCONFR_SW_TIME1
 ((
uöt32_t
)0x00000200)

	)

8255 
	#DSI_PCONFR_SW_TIME2
 ((
uöt32_t
)0x00000400)

	)

8256 
	#DSI_PCONFR_SW_TIME3
 ((
uöt32_t
)0x00000800)

	)

8257 
	#DSI_PCONFR_SW_TIME4
 ((
uöt32_t
)0x00001000)

	)

8258 
	#DSI_PCONFR_SW_TIME5
 ((
uöt32_t
)0x00002000)

	)

8259 
	#DSI_PCONFR_SW_TIME6
 ((
uöt32_t
)0x00004000)

	)

8260 
	#DSI_PCONFR_SW_TIME7
 ((
uöt32_t
)0x00008000)

	)

8263 
	#DSI_PUCR_URCL
 ((
uöt32_t
)0x00000001Ë

	)

8264 
	#DSI_PUCR_UECL
 ((
uöt32_t
)0x00000002Ë

	)

8265 
	#DSI_PUCR_URDL
 ((
uöt32_t
)0x00000004Ë

	)

8266 
	#DSI_PUCR_UEDL
 ((
uöt32_t
)0x00000008Ë

	)

8269 
	#DSI_PTTCR_TX_TRIG
 ((
uöt32_t
)0x0000000FË

	)

8270 
	#DSI_PTTCR_TX_TRIG0
 ((
uöt32_t
)0x00000001)

	)

8271 
	#DSI_PTTCR_TX_TRIG1
 ((
uöt32_t
)0x00000002)

	)

8272 
	#DSI_PTTCR_TX_TRIG2
 ((
uöt32_t
)0x00000004)

	)

8273 
	#DSI_PTTCR_TX_TRIG3
 ((
uöt32_t
)0x00000008)

	)

8276 
	#DSI_PSR_PD
 ((
uöt32_t
)0x00000002Ë

	)

8277 
	#DSI_PSR_PSSC
 ((
uöt32_t
)0x00000004Ë

	)

8278 
	#DSI_PSR_UANC
 ((
uöt32_t
)0x00000008Ë

	)

8279 
	#DSI_PSR_PSS0
 ((
uöt32_t
)0x00000010Ë

	)

8280 
	#DSI_PSR_UAN0
 ((
uöt32_t
)0x00000020Ë

	)

8281 
	#DSI_PSR_RUE0
 ((
uöt32_t
)0x00000040Ë

	)

8282 
	#DSI_PSR_PSS1
 ((
uöt32_t
)0x00000080Ë

	)

8283 
	#DSI_PSR_UAN1
 ((
uöt32_t
)0x00000100Ë

	)

8286 
	#DSI_ISR0_AE0
 ((
uöt32_t
)0x00000001Ë

	)

8287 
	#DSI_ISR0_AE1
 ((
uöt32_t
)0x00000002Ë

	)

8288 
	#DSI_ISR0_AE2
 ((
uöt32_t
)0x00000004Ë

	)

8289 
	#DSI_ISR0_AE3
 ((
uöt32_t
)0x00000008Ë

	)

8290 
	#DSI_ISR0_AE4
 ((
uöt32_t
)0x00000010Ë

	)

8291 
	#DSI_ISR0_AE5
 ((
uöt32_t
)0x00000020Ë

	)

8292 
	#DSI_ISR0_AE6
 ((
uöt32_t
)0x00000040Ë

	)

8293 
	#DSI_ISR0_AE7
 ((
uöt32_t
)0x00000080Ë

	)

8294 
	#DSI_ISR0_AE8
 ((
uöt32_t
)0x00000100Ë

	)

8295 
	#DSI_ISR0_AE9
 ((
uöt32_t
)0x00000200Ë

	)

8296 
	#DSI_ISR0_AE10
 ((
uöt32_t
)0x00000400Ë

	)

8297 
	#DSI_ISR0_AE11
 ((
uöt32_t
)0x00000800Ë

	)

8298 
	#DSI_ISR0_AE12
 ((
uöt32_t
)0x00001000Ë

	)

8299 
	#DSI_ISR0_AE13
 ((
uöt32_t
)0x00002000Ë

	)

8300 
	#DSI_ISR0_AE14
 ((
uöt32_t
)0x00004000Ë

	)

8301 
	#DSI_ISR0_AE15
 ((
uöt32_t
)0x00008000Ë

	)

8302 
	#DSI_ISR0_PE0
 ((
uöt32_t
)0x00010000Ë

	)

8303 
	#DSI_ISR0_PE1
 ((
uöt32_t
)0x00020000Ë

	)

8304 
	#DSI_ISR0_PE2
 ((
uöt32_t
)0x00040000Ë

	)

8305 
	#DSI_ISR0_PE3
 ((
uöt32_t
)0x00080000Ë

	)

8306 
	#DSI_ISR0_PE4
 ((
uöt32_t
)0x00100000Ë

	)

8309 
	#DSI_ISR1_TOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

8310 
	#DSI_ISR1_TOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

8311 
	#DSI_ISR1_ECCSE
 ((
uöt32_t
)0x00000004Ë

	)

8312 
	#DSI_ISR1_ECCME
 ((
uöt32_t
)0x00000008Ë

	)

8313 
	#DSI_ISR1_CRCE
 ((
uöt32_t
)0x00000010Ë

	)

8314 
	#DSI_ISR1_PSE
 ((
uöt32_t
)0x00000020Ë

	)

8315 
	#DSI_ISR1_EOTPE
 ((
uöt32_t
)0x00000040Ë

	)

8316 
	#DSI_ISR1_LPWRE
 ((
uöt32_t
)0x00000080Ë

	)

8317 
	#DSI_ISR1_GCWRE
 ((
uöt32_t
)0x00000100Ë

	)

8318 
	#DSI_ISR1_GPWRE
 ((
uöt32_t
)0x00000200Ë

	)

8319 
	#DSI_ISR1_GPTXE
 ((
uöt32_t
)0x00000400Ë

	)

8320 
	#DSI_ISR1_GPRDE
 ((
uöt32_t
)0x00000800Ë

	)

8321 
	#DSI_ISR1_GPRXE
 ((
uöt32_t
)0x00001000Ë

	)

8324 
	#DSI_IER0_AE0IE
 ((
uöt32_t
)0x00000001Ë

	)

8325 
	#DSI_IER0_AE1IE
 ((
uöt32_t
)0x00000002Ë

	)

8326 
	#DSI_IER0_AE2IE
 ((
uöt32_t
)0x00000004Ë

	)

8327 
	#DSI_IER0_AE3IE
 ((
uöt32_t
)0x00000008Ë

	)

8328 
	#DSI_IER0_AE4IE
 ((
uöt32_t
)0x00000010Ë

	)

8329 
	#DSI_IER0_AE5IE
 ((
uöt32_t
)0x00000020Ë

	)

8330 
	#DSI_IER0_AE6IE
 ((
uöt32_t
)0x00000040Ë

	)

8331 
	#DSI_IER0_AE7IE
 ((
uöt32_t
)0x00000080Ë

	)

8332 
	#DSI_IER0_AE8IE
 ((
uöt32_t
)0x00000100Ë

	)

8333 
	#DSI_IER0_AE9IE
 ((
uöt32_t
)0x00000200Ë

	)

8334 
	#DSI_IER0_AE10IE
 ((
uöt32_t
)0x00000400Ë

	)

8335 
	#DSI_IER0_AE11IE
 ((
uöt32_t
)0x00000800Ë

	)

8336 
	#DSI_IER0_AE12IE
 ((
uöt32_t
)0x00001000Ë

	)

8337 
	#DSI_IER0_AE13IE
 ((
uöt32_t
)0x00002000Ë

	)

8338 
	#DSI_IER0_AE14IE
 ((
uöt32_t
)0x00004000Ë

	)

8339 
	#DSI_IER0_AE15IE
 ((
uöt32_t
)0x00008000Ë

	)

8340 
	#DSI_IER0_PE0IE
 ((
uöt32_t
)0x00010000Ë

	)

8341 
	#DSI_IER0_PE1IE
 ((
uöt32_t
)0x00020000Ë

	)

8342 
	#DSI_IER0_PE2IE
 ((
uöt32_t
)0x00040000Ë

	)

8343 
	#DSI_IER0_PE3IE
 ((
uöt32_t
)0x00080000Ë

	)

8344 
	#DSI_IER0_PE4IE
 ((
uöt32_t
)0x00100000Ë

	)

8347 
	#DSI_IER1_TOHSTXIE
 ((
uöt32_t
)0x00000001Ë

	)

8348 
	#DSI_IER1_TOLPRXIE
 ((
uöt32_t
)0x00000002Ë

	)

8349 
	#DSI_IER1_ECCSEIE
 ((
uöt32_t
)0x00000004Ë

	)

8350 
	#DSI_IER1_ECCMEIE
 ((
uöt32_t
)0x00000008Ë

	)

8351 
	#DSI_IER1_CRCEIE
 ((
uöt32_t
)0x00000010Ë

	)

8352 
	#DSI_IER1_PSEIE
 ((
uöt32_t
)0x00000020Ë

	)

8353 
	#DSI_IER1_EOTPEIE
 ((
uöt32_t
)0x00000040Ë

	)

8354 
	#DSI_IER1_LPWREIE
 ((
uöt32_t
)0x00000080Ë

	)

8355 
	#DSI_IER1_GCWREIE
 ((
uöt32_t
)0x00000100Ë

	)

8356 
	#DSI_IER1_GPWREIE
 ((
uöt32_t
)0x00000200Ë

	)

8357 
	#DSI_IER1_GPTXEIE
 ((
uöt32_t
)0x00000400Ë

	)

8358 
	#DSI_IER1_GPRDEIE
 ((
uöt32_t
)0x00000800Ë

	)

8359 
	#DSI_IER1_GPRXEIE
 ((
uöt32_t
)0x00001000Ë

	)

8362 
	#DSI_FIR0_FAE0
 ((
uöt32_t
)0x00000001Ë

	)

8363 
	#DSI_FIR0_FAE1
 ((
uöt32_t
)0x00000002Ë

	)

8364 
	#DSI_FIR0_FAE2
 ((
uöt32_t
)0x00000004Ë

	)

8365 
	#DSI_FIR0_FAE3
 ((
uöt32_t
)0x00000008Ë

	)

8366 
	#DSI_FIR0_FAE4
 ((
uöt32_t
)0x00000010Ë

	)

8367 
	#DSI_FIR0_FAE5
 ((
uöt32_t
)0x00000020Ë

	)

8368 
	#DSI_FIR0_FAE6
 ((
uöt32_t
)0x00000040Ë

	)

8369 
	#DSI_FIR0_FAE7
 ((
uöt32_t
)0x00000080Ë

	)

8370 
	#DSI_FIR0_FAE8
 ((
uöt32_t
)0x00000100Ë

	)

8371 
	#DSI_FIR0_FAE9
 ((
uöt32_t
)0x00000200Ë

	)

8372 
	#DSI_FIR0_FAE10
 ((
uöt32_t
)0x00000400Ë

	)

8373 
	#DSI_FIR0_FAE11
 ((
uöt32_t
)0x00000800Ë

	)

8374 
	#DSI_FIR0_FAE12
 ((
uöt32_t
)0x00001000Ë

	)

8375 
	#DSI_FIR0_FAE13
 ((
uöt32_t
)0x00002000Ë

	)

8376 
	#DSI_FIR0_FAE14
 ((
uöt32_t
)0x00004000Ë

	)

8377 
	#DSI_FIR0_FAE15
 ((
uöt32_t
)0x00008000Ë

	)

8378 
	#DSI_FIR0_FPE0
 ((
uöt32_t
)0x00010000Ë

	)

8379 
	#DSI_FIR0_FPE1
 ((
uöt32_t
)0x00020000Ë

	)

8380 
	#DSI_FIR0_FPE2
 ((
uöt32_t
)0x00040000Ë

	)

8381 
	#DSI_FIR0_FPE3
 ((
uöt32_t
)0x00080000Ë

	)

8382 
	#DSI_FIR0_FPE4
 ((
uöt32_t
)0x00100000Ë

	)

8385 
	#DSI_FIR1_FTOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

8386 
	#DSI_FIR1_FTOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

8387 
	#DSI_FIR1_FECCSE
 ((
uöt32_t
)0x00000004Ë

	)

8388 
	#DSI_FIR1_FECCME
 ((
uöt32_t
)0x00000008Ë

	)

8389 
	#DSI_FIR1_FCRCE
 ((
uöt32_t
)0x00000010Ë

	)

8390 
	#DSI_FIR1_FPSE
 ((
uöt32_t
)0x00000020Ë

	)

8391 
	#DSI_FIR1_FEOTPE
 ((
uöt32_t
)0x00000040Ë

	)

8392 
	#DSI_FIR1_FLPWRE
 ((
uöt32_t
)0x00000080Ë

	)

8393 
	#DSI_FIR1_FGCWRE
 ((
uöt32_t
)0x00000100Ë

	)

8394 
	#DSI_FIR1_FGPWRE
 ((
uöt32_t
)0x00000200Ë

	)

8395 
	#DSI_FIR1_FGPTXE
 ((
uöt32_t
)0x00000400Ë

	)

8396 
	#DSI_FIR1_FGPRDE
 ((
uöt32_t
)0x00000800Ë

	)

8397 
	#DSI_FIR1_FGPRXE
 ((
uöt32_t
)0x00001000Ë

	)

8400 
	#DSI_VSCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8401 
	#DSI_VSCR_UR
 ((
uöt32_t
)0x00000100Ë

	)

8404 
	#DSI_LCVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

8405 
	#DSI_LCVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

8406 
	#DSI_LCVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

8409 
	#DSI_LCCCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

8410 
	#DSI_LCCCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

8411 
	#DSI_LCCCR_COLC1
 ((
uöt32_t
)0x00000002)

	)

8412 
	#DSI_LCCCR_COLC2
 ((
uöt32_t
)0x00000004)

	)

8413 
	#DSI_LCCCR_COLC3
 ((
uöt32_t
)0x00000008)

	)

8415 
	#DSI_LCCCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

8418 
	#DSI_LPMCCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

8419 
	#DSI_LPMCCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8420 
	#DSI_LPMCCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8421 
	#DSI_LPMCCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8422 
	#DSI_LPMCCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8423 
	#DSI_LPMCCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8424 
	#DSI_LPMCCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8425 
	#DSI_LPMCCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8426 
	#DSI_LPMCCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8428 
	#DSI_LPMCCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

8429 
	#DSI_LPMCCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

8430 
	#DSI_LPMCCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

8431 
	#DSI_LPMCCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

8432 
	#DSI_LPMCCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

8433 
	#DSI_LPMCCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

8434 
	#DSI_LPMCCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

8435 
	#DSI_LPMCCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

8436 
	#DSI_LPMCCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

8439 
	#DSI_VMCCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

8440 
	#DSI_VMCCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

8441 
	#DSI_VMCCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

8443 
	#DSI_VMCCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

8444 
	#DSI_VMCCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

8445 
	#DSI_VMCCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

8446 
	#DSI_VMCCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

8447 
	#DSI_VMCCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

8448 
	#DSI_VMCCR_LPHFE
 ((
uöt32_t
)0x00002000Ë

	)

8449 
	#DSI_VMCCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

8450 
	#DSI_VMCCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

8453 
	#DSI_VPCCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

8454 
	#DSI_VPCCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8455 
	#DSI_VPCCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8456 
	#DSI_VPCCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8457 
	#DSI_VPCCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8458 
	#DSI_VPCCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8459 
	#DSI_VPCCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8460 
	#DSI_VPCCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8461 
	#DSI_VPCCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8462 
	#DSI_VPCCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8463 
	#DSI_VPCCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8464 
	#DSI_VPCCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8465 
	#DSI_VPCCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8466 
	#DSI_VPCCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8467 
	#DSI_VPCCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

8470 
	#DSI_VCCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

8471 
	#DSI_VCCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

8472 
	#DSI_VCCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

8473 
	#DSI_VCCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

8474 
	#DSI_VCCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

8475 
	#DSI_VCCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

8476 
	#DSI_VCCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

8477 
	#DSI_VCCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

8478 
	#DSI_VCCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

8479 
	#DSI_VCCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

8480 
	#DSI_VCCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

8481 
	#DSI_VCCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

8482 
	#DSI_VCCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

8483 
	#DSI_VCCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

8486 
	#DSI_VNPCCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

8487 
	#DSI_VNPCCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8488 
	#DSI_VNPCCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8489 
	#DSI_VNPCCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8490 
	#DSI_VNPCCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8491 
	#DSI_VNPCCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8492 
	#DSI_VNPCCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8493 
	#DSI_VNPCCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8494 
	#DSI_VNPCCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8495 
	#DSI_VNPCCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8496 
	#DSI_VNPCCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8497 
	#DSI_VNPCCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8498 
	#DSI_VNPCCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8499 
	#DSI_VNPCCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8502 
	#DSI_VHSACCR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

8503 
	#DSI_VHSACCR_HSA0
 ((
uöt32_t
)0x00000001)

	)

8504 
	#DSI_VHSACCR_HSA1
 ((
uöt32_t
)0x00000002)

	)

8505 
	#DSI_VHSACCR_HSA2
 ((
uöt32_t
)0x00000004)

	)

8506 
	#DSI_VHSACCR_HSA3
 ((
uöt32_t
)0x00000008)

	)

8507 
	#DSI_VHSACCR_HSA4
 ((
uöt32_t
)0x00000010)

	)

8508 
	#DSI_VHSACCR_HSA5
 ((
uöt32_t
)0x00000020)

	)

8509 
	#DSI_VHSACCR_HSA6
 ((
uöt32_t
)0x00000040)

	)

8510 
	#DSI_VHSACCR_HSA7
 ((
uöt32_t
)0x00000080)

	)

8511 
	#DSI_VHSACCR_HSA8
 ((
uöt32_t
)0x00000100)

	)

8512 
	#DSI_VHSACCR_HSA9
 ((
uöt32_t
)0x00000200)

	)

8513 
	#DSI_VHSACCR_HSA10
 ((
uöt32_t
)0x00000400)

	)

8514 
	#DSI_VHSACCR_HSA11
 ((
uöt32_t
)0x00000800)

	)

8517 
	#DSI_VHBPCCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

8518 
	#DSI_VHBPCCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

8519 
	#DSI_VHBPCCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

8520 
	#DSI_VHBPCCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

8521 
	#DSI_VHBPCCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

8522 
	#DSI_VHBPCCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

8523 
	#DSI_VHBPCCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

8524 
	#DSI_VHBPCCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

8525 
	#DSI_VHBPCCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

8526 
	#DSI_VHBPCCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

8527 
	#DSI_VHBPCCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

8528 
	#DSI_VHBPCCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

8529 
	#DSI_VHBPCCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

8532 
	#DSI_VLCCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

8533 
	#DSI_VLCCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

8534 
	#DSI_VLCCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

8535 
	#DSI_VLCCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

8536 
	#DSI_VLCCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

8537 
	#DSI_VLCCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

8538 
	#DSI_VLCCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

8539 
	#DSI_VLCCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

8540 
	#DSI_VLCCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

8541 
	#DSI_VLCCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

8542 
	#DSI_VLCCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

8543 
	#DSI_VLCCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

8544 
	#DSI_VLCCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

8545 
	#DSI_VLCCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

8546 
	#DSI_VLCCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

8547 
	#DSI_VLCCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

8550 
	#DSI_VVSACCR_VSA
 ((
uöt32_t
)0x000003FFË

	)

8551 
	#DSI_VVSACCR_VSA0
 ((
uöt32_t
)0x00000001)

	)

8552 
	#DSI_VVSACCR_VSA1
 ((
uöt32_t
)0x00000002)

	)

8553 
	#DSI_VVSACCR_VSA2
 ((
uöt32_t
)0x00000004)

	)

8554 
	#DSI_VVSACCR_VSA3
 ((
uöt32_t
)0x00000008)

	)

8555 
	#DSI_VVSACCR_VSA4
 ((
uöt32_t
)0x00000010)

	)

8556 
	#DSI_VVSACCR_VSA5
 ((
uöt32_t
)0x00000020)

	)

8557 
	#DSI_VVSACCR_VSA6
 ((
uöt32_t
)0x00000040)

	)

8558 
	#DSI_VVSACCR_VSA7
 ((
uöt32_t
)0x00000080)

	)

8559 
	#DSI_VVSACCR_VSA8
 ((
uöt32_t
)0x00000100)

	)

8560 
	#DSI_VVSACCR_VSA9
 ((
uöt32_t
)0x00000200)

	)

8563 
	#DSI_VVBPCCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

8564 
	#DSI_VVBPCCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

8565 
	#DSI_VVBPCCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

8566 
	#DSI_VVBPCCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

8567 
	#DSI_VVBPCCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

8568 
	#DSI_VVBPCCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

8569 
	#DSI_VVBPCCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

8570 
	#DSI_VVBPCCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

8571 
	#DSI_VVBPCCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

8572 
	#DSI_VVBPCCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

8573 
	#DSI_VVBPCCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

8576 
	#DSI_VVFPCCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

8577 
	#DSI_VVFPCCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

8578 
	#DSI_VVFPCCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

8579 
	#DSI_VVFPCCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

8580 
	#DSI_VVFPCCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

8581 
	#DSI_VVFPCCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

8582 
	#DSI_VVFPCCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

8583 
	#DSI_VVFPCCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

8584 
	#DSI_VVFPCCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

8585 
	#DSI_VVFPCCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

8586 
	#DSI_VVFPCCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

8589 
	#DSI_VVACCR_VA
 ((
uöt32_t
)0x00003FFFË

	)

8590 
	#DSI_VVACCR_VA0
 ((
uöt32_t
)0x00000001)

	)

8591 
	#DSI_VVACCR_VA1
 ((
uöt32_t
)0x00000002)

	)

8592 
	#DSI_VVACCR_VA2
 ((
uöt32_t
)0x00000004)

	)

8593 
	#DSI_VVACCR_VA3
 ((
uöt32_t
)0x00000008)

	)

8594 
	#DSI_VVACCR_VA4
 ((
uöt32_t
)0x00000010)

	)

8595 
	#DSI_VVACCR_VA5
 ((
uöt32_t
)0x00000020)

	)

8596 
	#DSI_VVACCR_VA6
 ((
uöt32_t
)0x00000040)

	)

8597 
	#DSI_VVACCR_VA7
 ((
uöt32_t
)0x00000080)

	)

8598 
	#DSI_VVACCR_VA8
 ((
uöt32_t
)0x00000100)

	)

8599 
	#DSI_VVACCR_VA9
 ((
uöt32_t
)0x00000200)

	)

8600 
	#DSI_VVACCR_VA10
 ((
uöt32_t
)0x00000400)

	)

8601 
	#DSI_VVACCR_VA11
 ((
uöt32_t
)0x00000800)

	)

8602 
	#DSI_VVACCR_VA12
 ((
uöt32_t
)0x00001000)

	)

8603 
	#DSI_VVACCR_VA13
 ((
uöt32_t
)0x00002000)

	)

8606 
	#DSI_TDCCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8607 
	#DSI_TDCCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8608 
	#DSI_TDCCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8610 
	#DSI_TDCCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8611 
	#DSI_TDCCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8612 
	#DSI_TDCCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8614 
	#DSI_TDCCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8615 
	#DSI_TDCCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8616 
	#DSI_TDCCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8619 
	#DSI_WCFGR_DSIM
 ((
uöt32_t
)0x00000001Ë

	)

8620 
	#DSI_WCFGR_COLMUX
 ((
uöt32_t
)0x0000000EË

	)

8621 
	#DSI_WCFGR_COLMUX0
 ((
uöt32_t
)0x00000002)

	)

8622 
	#DSI_WCFGR_COLMUX1
 ((
uöt32_t
)0x00000004)

	)

8623 
	#DSI_WCFGR_COLMUX2
 ((
uöt32_t
)0x00000008)

	)

8625 
	#DSI_WCFGR_TESRC
 ((
uöt32_t
)0x00000010Ë

	)

8626 
	#DSI_WCFGR_TEPOL
 ((
uöt32_t
)0x00000020Ë

	)

8627 
	#DSI_WCFGR_AR
 ((
uöt32_t
)0x00000040Ë

	)

8628 
	#DSI_WCFGR_VSPOL
 ((
uöt32_t
)0x00000080Ë

	)

8631 
	#DSI_WCR_COLM
 ((
uöt32_t
)0x00000001Ë

	)

8632 
	#DSI_WCR_SHTDN
 ((
uöt32_t
)0x00000002Ë

	)

8633 
	#DSI_WCR_LTDCEN
 ((
uöt32_t
)0x00000004Ë

	)

8634 
	#DSI_WCR_DSIEN
 ((
uöt32_t
)0x00000008Ë

	)

8637 
	#DSI_WIER_TEIE
 ((
uöt32_t
)0x00000001Ë

	)

8638 
	#DSI_WIER_ERIE
 ((
uöt32_t
)0x00000002Ë

	)

8639 
	#DSI_WIER_PLLLIE
 ((
uöt32_t
)0x00000200Ë

	)

8640 
	#DSI_WIER_PLLUIE
 ((
uöt32_t
)0x00000400Ë

	)

8641 
	#DSI_WIER_RRIE
 ((
uöt32_t
)0x00002000Ë

	)

8644 
	#DSI_WISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

8645 
	#DSI_WISR_ERIF
 ((
uöt32_t
)0x00000002Ë

	)

8646 
	#DSI_WISR_BUSY
 ((
uöt32_t
)0x00000004Ë

	)

8647 
	#DSI_WISR_PLLLS
 ((
uöt32_t
)0x00000100Ë

	)

8648 
	#DSI_WISR_PLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8649 
	#DSI_WISR_PLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8650 
	#DSI_WISR_RRS
 ((
uöt32_t
)0x00001000Ë

	)

8651 
	#DSI_WISR_RRIF
 ((
uöt32_t
)0x00002000Ë

	)

8654 
	#DSI_WIFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

8655 
	#DSI_WIFCR_CERIF
 ((
uöt32_t
)0x00000002Ë

	)

8656 
	#DSI_WIFCR_CPLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8657 
	#DSI_WIFCR_CPLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8658 
	#DSI_WIFCR_CRRIF
 ((
uöt32_t
)0x00002000Ë

	)

8661 
	#DSI_WPCR0_UIX4
 ((
uöt32_t
)0x0000003FË

	)

8662 
	#DSI_WPCR0_UIX4_0
 ((
uöt32_t
)0x00000001)

	)

8663 
	#DSI_WPCR0_UIX4_1
 ((
uöt32_t
)0x00000002)

	)

8664 
	#DSI_WPCR0_UIX4_2
 ((
uöt32_t
)0x00000004)

	)

8665 
	#DSI_WPCR0_UIX4_3
 ((
uöt32_t
)0x00000008)

	)

8666 
	#DSI_WPCR0_UIX4_4
 ((
uöt32_t
)0x00000010)

	)

8667 
	#DSI_WPCR0_UIX4_5
 ((
uöt32_t
)0x00000020)

	)

8669 
	#DSI_WPCR0_SWCL
 ((
uöt32_t
)0x00000040Ë

	)

8670 
	#DSI_WPCR0_SWDL0
 ((
uöt32_t
)0x00000080Ë

	)

8671 
	#DSI_WPCR0_SWDL1
 ((
uöt32_t
)0x00000100Ë

	)

8672 
	#DSI_WPCR0_HSICL
 ((
uöt32_t
)0x00000200Ë

	)

8673 
	#DSI_WPCR0_HSIDL0
 ((
uöt32_t
)0x00000400Ë

	)

8674 
	#DSI_WPCR0_HSIDL1
 ((
uöt32_t
)0x00000800Ë

	)

8675 
	#DSI_WPCR0_FTXSMCL
 ((
uöt32_t
)0x00001000Ë

	)

8676 
	#DSI_WPCR0_FTXSMDL
 ((
uöt32_t
)0x00002000Ë

	)

8677 
	#DSI_WPCR0_CDOFFDL
 ((
uöt32_t
)0x00004000Ë

	)

8678 
	#DSI_WPCR0_TDDL
 ((
uöt32_t
)0x00010000Ë

	)

8679 
	#DSI_WPCR0_PDEN
 ((
uöt32_t
)0x00040000Ë

	)

8680 
	#DSI_WPCR0_TCLKPREPEN
 ((
uöt32_t
)0x00080000Ë

	)

8681 
	#DSI_WPCR0_TCLKZEROEN
 ((
uöt32_t
)0x00100000Ë

	)

8682 
	#DSI_WPCR0_THSPREPEN
 ((
uöt32_t
)0x00200000Ë

	)

8683 
	#DSI_WPCR0_THSTRAILEN
 ((
uöt32_t
)0x00400000Ë

	)

8684 
	#DSI_WPCR0_THSZEROEN
 ((
uöt32_t
)0x00800000Ë

	)

8685 
	#DSI_WPCR0_TLPXDEN
 ((
uöt32_t
)0x01000000Ë

	)

8686 
	#DSI_WPCR0_THSEXITEN
 ((
uöt32_t
)0x02000000Ë

	)

8687 
	#DSI_WPCR0_TLPXCEN
 ((
uöt32_t
)0x04000000Ë

	)

8688 
	#DSI_WPCR0_TCLKPOSTEN
 ((
uöt32_t
)0x08000000Ë

	)

8691 
	#DSI_WPCR1_HSTXDCL
 ((
uöt32_t
)0x00000003Ë

	)

8692 
	#DSI_WPCR1_HSTXDCL0
 ((
uöt32_t
)0x00000001)

	)

8693 
	#DSI_WPCR1_HSTXDCL1
 ((
uöt32_t
)0x00000002)

	)

8695 
	#DSI_WPCR1_HSTXDDL
 ((
uöt32_t
)0x0000000CË

	)

8696 
	#DSI_WPCR1_HSTXDDL0
 ((
uöt32_t
)0x00000004)

	)

8697 
	#DSI_WPCR1_HSTXDDL1
 ((
uöt32_t
)0x00000008)

	)

8699 
	#DSI_WPCR1_LPSRCCL
 ((
uöt32_t
)0x000000C0Ë

	)

8700 
	#DSI_WPCR1_LPSRCCL0
 ((
uöt32_t
)0x00000040)

	)

8701 
	#DSI_WPCR1_LPSRCCL1
 ((
uöt32_t
)0x00000080)

	)

8703 
	#DSI_WPCR1_LPSRCDL
 ((
uöt32_t
)0x00000300Ë

	)

8704 
	#DSI_WPCR1_LPSRCDL0
 ((
uöt32_t
)0x00000100)

	)

8705 
	#DSI_WPCR1_LPSRCDL1
 ((
uöt32_t
)0x00000200)

	)

8707 
	#DSI_WPCR1_SDDC
 ((
uöt32_t
)0x00001000Ë

	)

8709 
	#DSI_WPCR1_LPRXVCDL
 ((
uöt32_t
)0x0000C000Ë

	)

8710 
	#DSI_WPCR1_LPRXVCDL0
 ((
uöt32_t
)0x00004000)

	)

8711 
	#DSI_WPCR1_LPRXVCDL1
 ((
uöt32_t
)0x00008000)

	)

8713 
	#DSI_WPCR1_HSTXSRCCL
 ((
uöt32_t
)0x00030000Ë

	)

8714 
	#DSI_WPCR1_HSTXSRCCL0
 ((
uöt32_t
)0x00010000)

	)

8715 
	#DSI_WPCR1_HSTXSRCCL1
 ((
uöt32_t
)0x00020000)

	)

8717 
	#DSI_WPCR1_HSTXSRCDL
 ((
uöt32_t
)0x000C0000Ë

	)

8718 
	#DSI_WPCR1_HSTXSRCDL0
 ((
uöt32_t
)0x00040000)

	)

8719 
	#DSI_WPCR1_HSTXSRCDL1
 ((
uöt32_t
)0x00080000)

	)

8721 
	#DSI_WPCR1_FLPRXLPM
 ((
uöt32_t
)0x00400000Ë

	)

8723 
	#DSI_WPCR1_LPRXFT
 ((
uöt32_t
)0x06000000Ë

	)

8724 
	#DSI_WPCR1_LPRXFT0
 ((
uöt32_t
)0x02000000)

	)

8725 
	#DSI_WPCR1_LPRXFT1
 ((
uöt32_t
)0x04000000)

	)

8728 
	#DSI_WPCR2_TCLKPREP
 ((
uöt32_t
)0x000000FFË

	)

8729 
	#DSI_WPCR2_TCLKPREP0
 ((
uöt32_t
)0x00000001)

	)

8730 
	#DSI_WPCR2_TCLKPREP1
 ((
uöt32_t
)0x00000002)

	)

8731 
	#DSI_WPCR2_TCLKPREP2
 ((
uöt32_t
)0x00000004)

	)

8732 
	#DSI_WPCR2_TCLKPREP3
 ((
uöt32_t
)0x00000008)

	)

8733 
	#DSI_WPCR2_TCLKPREP4
 ((
uöt32_t
)0x00000010)

	)

8734 
	#DSI_WPCR2_TCLKPREP5
 ((
uöt32_t
)0x00000020)

	)

8735 
	#DSI_WPCR2_TCLKPREP6
 ((
uöt32_t
)0x00000040)

	)

8736 
	#DSI_WPCR2_TCLKPREP7
 ((
uöt32_t
)0x00000080)

	)

8738 
	#DSI_WPCR2_TCLKZERO
 ((
uöt32_t
)0x0000FF00Ë

	)

8739 
	#DSI_WPCR2_TCLKZERO0
 ((
uöt32_t
)0x00000100)

	)

8740 
	#DSI_WPCR2_TCLKZERO1
 ((
uöt32_t
)0x00000200)

	)

8741 
	#DSI_WPCR2_TCLKZERO2
 ((
uöt32_t
)0x00000400)

	)

8742 
	#DSI_WPCR2_TCLKZERO3
 ((
uöt32_t
)0x00000800)

	)

8743 
	#DSI_WPCR2_TCLKZERO4
 ((
uöt32_t
)0x00001000)

	)

8744 
	#DSI_WPCR2_TCLKZERO5
 ((
uöt32_t
)0x00002000)

	)

8745 
	#DSI_WPCR2_TCLKZERO6
 ((
uöt32_t
)0x00004000)

	)

8746 
	#DSI_WPCR2_TCLKZERO7
 ((
uöt32_t
)0x00008000)

	)

8748 
	#DSI_WPCR2_THSPREP
 ((
uöt32_t
)0x00FF0000Ë

	)

8749 
	#DSI_WPCR2_THSPREP0
 ((
uöt32_t
)0x00010000)

	)

8750 
	#DSI_WPCR2_THSPREP1
 ((
uöt32_t
)0x00020000)

	)

8751 
	#DSI_WPCR2_THSPREP2
 ((
uöt32_t
)0x00040000)

	)

8752 
	#DSI_WPCR2_THSPREP3
 ((
uöt32_t
)0x00080000)

	)

8753 
	#DSI_WPCR2_THSPREP4
 ((
uöt32_t
)0x00100000)

	)

8754 
	#DSI_WPCR2_THSPREP5
 ((
uöt32_t
)0x00200000)

	)

8755 
	#DSI_WPCR2_THSPREP6
 ((
uöt32_t
)0x00400000)

	)

8756 
	#DSI_WPCR2_THSPREP7
 ((
uöt32_t
)0x00800000)

	)

8758 
	#DSI_WPCR2_THSTRAIL
 ((
uöt32_t
)0xFF000000Ë

	)

8759 
	#DSI_WPCR2_THSTRAIL0
 ((
uöt32_t
)0x01000000)

	)

8760 
	#DSI_WPCR2_THSTRAIL1
 ((
uöt32_t
)0x02000000)

	)

8761 
	#DSI_WPCR2_THSTRAIL2
 ((
uöt32_t
)0x04000000)

	)

8762 
	#DSI_WPCR2_THSTRAIL3
 ((
uöt32_t
)0x08000000)

	)

8763 
	#DSI_WPCR2_THSTRAIL4
 ((
uöt32_t
)0x10000000)

	)

8764 
	#DSI_WPCR2_THSTRAIL5
 ((
uöt32_t
)0x20000000)

	)

8765 
	#DSI_WPCR2_THSTRAIL6
 ((
uöt32_t
)0x40000000)

	)

8766 
	#DSI_WPCR2_THSTRAIL7
 ((
uöt32_t
)0x80000000)

	)

8769 
	#DSI_WPCR3_THSZERO
 ((
uöt32_t
)0x000000FFË

	)

8770 
	#DSI_WPCR3_THSZERO0
 ((
uöt32_t
)0x00000001)

	)

8771 
	#DSI_WPCR3_THSZERO1
 ((
uöt32_t
)0x00000002)

	)

8772 
	#DSI_WPCR3_THSZERO2
 ((
uöt32_t
)0x00000004)

	)

8773 
	#DSI_WPCR3_THSZERO3
 ((
uöt32_t
)0x00000008)

	)

8774 
	#DSI_WPCR3_THSZERO4
 ((
uöt32_t
)0x00000010)

	)

8775 
	#DSI_WPCR3_THSZERO5
 ((
uöt32_t
)0x00000020)

	)

8776 
	#DSI_WPCR3_THSZERO6
 ((
uöt32_t
)0x00000040)

	)

8777 
	#DSI_WPCR3_THSZERO7
 ((
uöt32_t
)0x00000080)

	)

8779 
	#DSI_WPCR3_TLPXD
 ((
uöt32_t
)0x0000FF00Ë

	)

8780 
	#DSI_WPCR3_TLPXD0
 ((
uöt32_t
)0x00000100)

	)

8781 
	#DSI_WPCR3_TLPXD1
 ((
uöt32_t
)0x00000200)

	)

8782 
	#DSI_WPCR3_TLPXD2
 ((
uöt32_t
)0x00000400)

	)

8783 
	#DSI_WPCR3_TLPXD3
 ((
uöt32_t
)0x00000800)

	)

8784 
	#DSI_WPCR3_TLPXD4
 ((
uöt32_t
)0x00001000)

	)

8785 
	#DSI_WPCR3_TLPXD5
 ((
uöt32_t
)0x00002000)

	)

8786 
	#DSI_WPCR3_TLPXD6
 ((
uöt32_t
)0x00004000)

	)

8787 
	#DSI_WPCR3_TLPXD7
 ((
uöt32_t
)0x00008000)

	)

8789 
	#DSI_WPCR3_THSEXIT
 ((
uöt32_t
)0x00FF0000Ë

	)

8790 
	#DSI_WPCR3_THSEXIT0
 ((
uöt32_t
)0x00010000)

	)

8791 
	#DSI_WPCR3_THSEXIT1
 ((
uöt32_t
)0x00020000)

	)

8792 
	#DSI_WPCR3_THSEXIT2
 ((
uöt32_t
)0x00040000)

	)

8793 
	#DSI_WPCR3_THSEXIT3
 ((
uöt32_t
)0x00080000)

	)

8794 
	#DSI_WPCR3_THSEXIT4
 ((
uöt32_t
)0x00100000)

	)

8795 
	#DSI_WPCR3_THSEXIT5
 ((
uöt32_t
)0x00200000)

	)

8796 
	#DSI_WPCR3_THSEXIT6
 ((
uöt32_t
)0x00400000)

	)

8797 
	#DSI_WPCR3_THSEXIT7
 ((
uöt32_t
)0x00800000)

	)

8799 
	#DSI_WPCR3_TLPXC
 ((
uöt32_t
)0xFF000000Ë

	)

8800 
	#DSI_WPCR3_TLPXC0
 ((
uöt32_t
)0x01000000)

	)

8801 
	#DSI_WPCR3_TLPXC1
 ((
uöt32_t
)0x02000000)

	)

8802 
	#DSI_WPCR3_TLPXC2
 ((
uöt32_t
)0x04000000)

	)

8803 
	#DSI_WPCR3_TLPXC3
 ((
uöt32_t
)0x08000000)

	)

8804 
	#DSI_WPCR3_TLPXC4
 ((
uöt32_t
)0x10000000)

	)

8805 
	#DSI_WPCR3_TLPXC5
 ((
uöt32_t
)0x20000000)

	)

8806 
	#DSI_WPCR3_TLPXC6
 ((
uöt32_t
)0x40000000)

	)

8807 
	#DSI_WPCR3_TLPXC7
 ((
uöt32_t
)0x80000000)

	)

8810 
	#DSI_WPCR4_TCLKPOST
 ((
uöt32_t
)0x000000FFË

	)

8811 
	#DSI_WPCR4_TCLKPOST0
 ((
uöt32_t
)0x00000001)

	)

8812 
	#DSI_WPCR4_TCLKPOST1
 ((
uöt32_t
)0x00000002)

	)

8813 
	#DSI_WPCR4_TCLKPOST2
 ((
uöt32_t
)0x00000004)

	)

8814 
	#DSI_WPCR4_TCLKPOST3
 ((
uöt32_t
)0x00000008)

	)

8815 
	#DSI_WPCR4_TCLKPOST4
 ((
uöt32_t
)0x00000010)

	)

8816 
	#DSI_WPCR4_TCLKPOST5
 ((
uöt32_t
)0x00000020)

	)

8817 
	#DSI_WPCR4_TCLKPOST6
 ((
uöt32_t
)0x00000040)

	)

8818 
	#DSI_WPCR4_TCLKPOST7
 ((
uöt32_t
)0x00000080)

	)

8821 
	#DSI_WRPCR_PLLEN
 ((
uöt32_t
)0x00000001Ë

	)

8822 
	#DSI_WRPCR_PLL_NDIV
 ((
uöt32_t
)0x000001FCË

	)

8823 
	#DSI_WRPCR_PLL_NDIV0
 ((
uöt32_t
)0x00000004)

	)

8824 
	#DSI_WRPCR_PLL_NDIV1
 ((
uöt32_t
)0x00000008)

	)

8825 
	#DSI_WRPCR_PLL_NDIV2
 ((
uöt32_t
)0x00000010)

	)

8826 
	#DSI_WRPCR_PLL_NDIV3
 ((
uöt32_t
)0x00000020)

	)

8827 
	#DSI_WRPCR_PLL_NDIV4
 ((
uöt32_t
)0x00000040)

	)

8828 
	#DSI_WRPCR_PLL_NDIV5
 ((
uöt32_t
)0x00000080)

	)

8829 
	#DSI_WRPCR_PLL_NDIV6
 ((
uöt32_t
)0x00000100)

	)

8831 
	#DSI_WRPCR_PLL_IDF
 ((
uöt32_t
)0x00007800Ë

	)

8832 
	#DSI_WRPCR_PLL_IDF0
 ((
uöt32_t
)0x00000800)

	)

8833 
	#DSI_WRPCR_PLL_IDF1
 ((
uöt32_t
)0x00001000)

	)

8834 
	#DSI_WRPCR_PLL_IDF2
 ((
uöt32_t
)0x00002000)

	)

8835 
	#DSI_WRPCR_PLL_IDF3
 ((
uöt32_t
)0x00004000)

	)

8837 
	#DSI_WRPCR_PLL_ODF
 ((
uöt32_t
)0x00030000Ë

	)

8838 
	#DSI_WRPCR_PLL_ODF0
 ((
uöt32_t
)0x00010000)

	)

8839 
	#DSI_WRPCR_PLL_ODF1
 ((
uöt32_t
)0x00020000)

	)

8841 
	#DSI_WRPCR_REGEN
 ((
uöt32_t
)0x01000000Ë

	)

8850 
	#PWR_CR_LPDS
 ((
uöt32_t
)0x00000001Ë

	)

8851 
	#PWR_CR_PDDS
 ((
uöt32_t
)0x00000002Ë

	)

8852 
	#PWR_CR_CWUF
 ((
uöt32_t
)0x00000004Ë

	)

8853 
	#PWR_CR_CSBF
 ((
uöt32_t
)0x00000008Ë

	)

8854 
	#PWR_CR_PVDE
 ((
uöt32_t
)0x00000010Ë

	)

8856 
	#PWR_CR_PLS
 ((
uöt32_t
)0x000000E0Ë

	)

8857 
	#PWR_CR_PLS_0
 ((
uöt32_t
)0x00000020Ë

	)

8858 
	#PWR_CR_PLS_1
 ((
uöt32_t
)0x00000040Ë

	)

8859 
	#PWR_CR_PLS_2
 ((
uöt32_t
)0x00000080Ë

	)

8862 
	#PWR_CR_PLS_LEV0
 ((
uöt32_t
)0x00000000Ë

	)

8863 
	#PWR_CR_PLS_LEV1
 ((
uöt32_t
)0x00000020Ë

	)

8864 
	#PWR_CR_PLS_LEV2
 ((
uöt32_t
)0x00000040Ë

	)

8865 
	#PWR_CR_PLS_LEV3
 ((
uöt32_t
)0x00000060Ë

	)

8866 
	#PWR_CR_PLS_LEV4
 ((
uöt32_t
)0x00000080Ë

	)

8867 
	#PWR_CR_PLS_LEV5
 ((
uöt32_t
)0x000000A0Ë

	)

8868 
	#PWR_CR_PLS_LEV6
 ((
uöt32_t
)0x000000C0Ë

	)

8869 
	#PWR_CR_PLS_LEV7
 ((
uöt32_t
)0x000000E0Ë

	)

8871 
	#PWR_CR_DBP
 ((
uöt32_t
)0x00000100Ë

	)

8872 
	#PWR_CR_FPDS
 ((
uöt32_t
)0x00000200Ë

	)

8873 
	#PWR_CR_LPUDS
 ((
uöt32_t
)0x00000400Ë

	)

8874 
	#PWR_CR_MRUDS
 ((
uöt32_t
)0x00000800Ë

	)

8876 
	#PWR_CR_LPLVDS
 ((
uöt32_t
)0x00000400Ë

	)

8877 
	#PWR_CR_MRLVDS
 ((
uöt32_t
)0x00000800Ë

	)

8879 
	#PWR_CR_ADCDC1
 ((
uöt32_t
)0x00002000Ë

	)

8881 
	#PWR_CR_VOS
 ((
uöt32_t
)0x0000C000Ë

	)

8882 
	#PWR_CR_VOS_0
 ((
uöt32_t
)0x00004000Ë

	)

8883 
	#PWR_CR_VOS_1
 ((
uöt32_t
)0x00008000Ë

	)

8885 
	#PWR_CR_ODEN
 ((
uöt32_t
)0x00010000Ë

	)

8886 
	#PWR_CR_ODSWEN
 ((
uöt32_t
)0x00020000Ë

	)

8887 
	#PWR_CR_UDEN
 ((
uöt32_t
)0x000C0000Ë

	)

8888 
	#PWR_CR_UDEN_0
 ((
uöt32_t
)0x00040000Ë

	)

8889 
	#PWR_CR_UDEN_1
 ((
uöt32_t
)0x00080000Ë

	)

8891 
	#PWR_CR_FMSSR
 ((
uöt32_t
)0x00100000Ë

	)

8892 
	#PWR_CR_FISSR
 ((
uöt32_t
)0x00200000Ë

	)

8895 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8898 
	#PWR_CSR_WUF
 ((
uöt32_t
)0x00000001Ë

	)

8899 
	#PWR_CSR_SBF
 ((
uöt32_t
)0x00000002Ë

	)

8900 
	#PWR_CSR_PVDO
 ((
uöt32_t
)0x00000004Ë

	)

8901 
	#PWR_CSR_BRR
 ((
uöt32_t
)0x00000008Ë

	)

8902 
	#PWR_CSR_WUPP
 ((
uöt32_t
)0x00000080Ë

	)

8903 
	#PWR_CSR_EWUP
 ((
uöt32_t
)0x00000100Ë

	)

8904 
	#PWR_CSR_BRE
 ((
uöt32_t
)0x00000200Ë

	)

8905 
	#PWR_CSR_VOSRDY
 ((
uöt32_t
)0x00004000Ë

	)

8906 
	#PWR_CSR_ODRDY
 ((
uöt32_t
)0x00010000Ë

	)

8907 
	#PWR_CSR_ODSWRDY
 ((
uöt32_t
)0x00020000Ë

	)

8908 
	#PWR_CSR_UDSWRDY
 ((
uöt32_t
)0x000C0000Ë

	)

8911 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8913 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8920 
	#QUADSPI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8921 
	#QUADSPI_CR_ABORT
 ((
uöt32_t
)0x00000002Ë

	)

8922 
	#QUADSPI_CR_DMAEN
 ((
uöt32_t
)0x00000004Ë

	)

8923 
	#QUADSPI_CR_TCEN
 ((
uöt32_t
)0x00000008Ë

	)

8924 
	#QUADSPI_CR_SSHIFT
 ((
uöt32_t
)0x00000010Ë

	)

8925 
	#QUADSPI_CR_DFM
 ((
uöt32_t
)0x00000040Ë

	)

8926 
	#QUADSPI_CR_FSEL
 ((
uöt32_t
)0x00000080Ë

	)

8927 
	#QUADSPI_CR_FTHRES
 ((
uöt32_t
)0x00001F00Ë

	)

8928 
	#QUADSPI_CR_FTHRES_0
 ((
uöt32_t
)0x00000100Ë

	)

8929 
	#QUADSPI_CR_FTHRES_1
 ((
uöt32_t
)0x00000200Ë

	)

8930 
	#QUADSPI_CR_FTHRES_2
 ((
uöt32_t
)0x00000400Ë

	)

8931 
	#QUADSPI_CR_FTHRES_3
 ((
uöt32_t
)0x00000800Ë

	)

8932 
	#QUADSPI_CR_FTHRES_4
 ((
uöt32_t
)0x00001000Ë

	)

8933 
	#QUADSPI_CR_TEIE
 ((
uöt32_t
)0x00010000Ë

	)

8934 
	#QUADSPI_CR_TCIE
 ((
uöt32_t
)0x00020000Ë

	)

8935 
	#QUADSPI_CR_FTIE
 ((
uöt32_t
)0x00040000Ë

	)

8936 
	#QUADSPI_CR_SMIE
 ((
uöt32_t
)0x00080000Ë

	)

8937 
	#QUADSPI_CR_TOIE
 ((
uöt32_t
)0x00100000Ë

	)

8938 
	#QUADSPI_CR_APMS
 ((
uöt32_t
)0x00400000Ë

	)

8939 
	#QUADSPI_CR_PMM
 ((
uöt32_t
)0x00800000Ë

	)

8940 
	#QUADSPI_CR_PRESCALER
 ((
uöt32_t
)0xFF000000Ë

	)

8941 
	#QUADSPI_CR_PRESCALER_0
 ((
uöt32_t
)0x01000000Ë

	)

8942 
	#QUADSPI_CR_PRESCALER_1
 ((
uöt32_t
)0x02000000Ë

	)

8943 
	#QUADSPI_CR_PRESCALER_2
 ((
uöt32_t
)0x04000000Ë

	)

8944 
	#QUADSPI_CR_PRESCALER_3
 ((
uöt32_t
)0x08000000Ë

	)

8945 
	#QUADSPI_CR_PRESCALER_4
 ((
uöt32_t
)0x10000000Ë

	)

8946 
	#QUADSPI_CR_PRESCALER_5
 ((
uöt32_t
)0x20000000Ë

	)

8947 
	#QUADSPI_CR_PRESCALER_6
 ((
uöt32_t
)0x40000000Ë

	)

8948 
	#QUADSPI_CR_PRESCALER_7
 ((
uöt32_t
)0x80000000Ë

	)

8951 
	#QUADSPI_DCR_CKMODE
 ((
uöt32_t
)0x00000001Ë

	)

8952 
	#QUADSPI_DCR_CSHT
 ((
uöt32_t
)0x00000700Ë

	)

8953 
	#QUADSPI_DCR_CSHT_0
 ((
uöt32_t
)0x00000100Ë

	)

8954 
	#QUADSPI_DCR_CSHT_1
 ((
uöt32_t
)0x00000200Ë

	)

8955 
	#QUADSPI_DCR_CSHT_2
 ((
uöt32_t
)0x00000400Ë

	)

8956 
	#QUADSPI_DCR_FSIZE
 ((
uöt32_t
)0x001F0000Ë

	)

8957 
	#QUADSPI_DCR_FSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

8958 
	#QUADSPI_DCR_FSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

8959 
	#QUADSPI_DCR_FSIZE_2
 ((
uöt32_t
)0x00040000Ë

	)

8960 
	#QUADSPI_DCR_FSIZE_3
 ((
uöt32_t
)0x00080000Ë

	)

8961 
	#QUADSPI_DCR_FSIZE_4
 ((
uöt32_t
)0x00100000Ë

	)

8964 
	#QUADSPI_SR_TEF
 ((
uöt32_t
)0x00000001Ë

	)

8965 
	#QUADSPI_SR_TCF
 ((
uöt32_t
)0x00000002Ë

	)

8966 
	#QUADSPI_SR_FTF
 ((
uöt32_t
)0x00000004Ë

	)

8967 
	#QUADSPI_SR_SMF
 ((
uöt32_t
)0x00000008Ë

	)

8968 
	#QUADSPI_SR_TOF
 ((
uöt32_t
)0x00000010Ë

	)

8969 
	#QUADSPI_SR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

8970 
	#QUADSPI_SR_FLEVEL
 ((
uöt32_t
)0x00003F00Ë

	)

8971 
	#QUADSPI_SR_FLEVEL_0
 ((
uöt32_t
)0x00000100Ë

	)

8972 
	#QUADSPI_SR_FLEVEL_1
 ((
uöt32_t
)0x00000200Ë

	)

8973 
	#QUADSPI_SR_FLEVEL_2
 ((
uöt32_t
)0x00000400Ë

	)

8974 
	#QUADSPI_SR_FLEVEL_3
 ((
uöt32_t
)0x00000800Ë

	)

8975 
	#QUADSPI_SR_FLEVEL_4
 ((
uöt32_t
)0x00001000Ë

	)

8976 
	#QUADSPI_SR_FLEVEL_5
 ((
uöt32_t
)0x00002000Ë

	)

8979 
	#QUADSPI_FCR_CTEF
 ((
uöt32_t
)0x00000001Ë

	)

8980 
	#QUADSPI_FCR_CTCF
 ((
uöt32_t
)0x00000002Ë

	)

8981 
	#QUADSPI_FCR_CSMF
 ((
uöt32_t
)0x00000008Ë

	)

8982 
	#QUADSPI_FCR_CTOF
 ((
uöt32_t
)0x00000010Ë

	)

8985 
	#QUADSPI_DLR_DL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8988 
	#QUADSPI_CCR_INSTRUCTION
 ((
uöt32_t
)0x000000FFË

	)

8989 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
uöt32_t
)0x00000001Ë

	)

8990 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
uöt32_t
)0x00000002Ë

	)

8991 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
uöt32_t
)0x00000004Ë

	)

8992 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
uöt32_t
)0x00000008Ë

	)

8993 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
uöt32_t
)0x00000010Ë

	)

8994 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
uöt32_t
)0x00000020Ë

	)

8995 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
uöt32_t
)0x00000040Ë

	)

8996 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
uöt32_t
)0x00000080Ë

	)

8997 
	#QUADSPI_CCR_IMODE
 ((
uöt32_t
)0x00000300Ë

	)

8998 
	#QUADSPI_CCR_IMODE_0
 ((
uöt32_t
)0x00000100Ë

	)

8999 
	#QUADSPI_CCR_IMODE_1
 ((
uöt32_t
)0x00000200Ë

	)

9000 
	#QUADSPI_CCR_ADMODE
 ((
uöt32_t
)0x00000C00Ë

	)

9001 
	#QUADSPI_CCR_ADMODE_0
 ((
uöt32_t
)0x00000400Ë

	)

9002 
	#QUADSPI_CCR_ADMODE_1
 ((
uöt32_t
)0x00000800Ë

	)

9003 
	#QUADSPI_CCR_ADSIZE
 ((
uöt32_t
)0x00003000Ë

	)

9004 
	#QUADSPI_CCR_ADSIZE_0
 ((
uöt32_t
)0x00001000Ë

	)

9005 
	#QUADSPI_CCR_ADSIZE_1
 ((
uöt32_t
)0x00002000Ë

	)

9006 
	#QUADSPI_CCR_ABMODE
 ((
uöt32_t
)0x0000C000Ë

	)

9007 
	#QUADSPI_CCR_ABMODE_0
 ((
uöt32_t
)0x00004000Ë

	)

9008 
	#QUADSPI_CCR_ABMODE_1
 ((
uöt32_t
)0x00008000Ë

	)

9009 
	#QUADSPI_CCR_ABSIZE
 ((
uöt32_t
)0x00030000Ë

	)

9010 
	#QUADSPI_CCR_ABSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

9011 
	#QUADSPI_CCR_ABSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

9012 
	#QUADSPI_CCR_DCYC
 ((
uöt32_t
)0x007C0000Ë

	)

9013 
	#QUADSPI_CCR_DCYC_0
 ((
uöt32_t
)0x00040000Ë

	)

9014 
	#QUADSPI_CCR_DCYC_1
 ((
uöt32_t
)0x00080000Ë

	)

9015 
	#QUADSPI_CCR_DCYC_2
 ((
uöt32_t
)0x00100000Ë

	)

9016 
	#QUADSPI_CCR_DCYC_3
 ((
uöt32_t
)0x00200000Ë

	)

9017 
	#QUADSPI_CCR_DCYC_4
 ((
uöt32_t
)0x00400000Ë

	)

9018 
	#QUADSPI_CCR_DMODE
 ((
uöt32_t
)0x03000000Ë

	)

9019 
	#QUADSPI_CCR_DMODE_0
 ((
uöt32_t
)0x01000000Ë

	)

9020 
	#QUADSPI_CCR_DMODE_1
 ((
uöt32_t
)0x02000000Ë

	)

9021 
	#QUADSPI_CCR_FMODE
 ((
uöt32_t
)0x0C000000Ë

	)

9022 
	#QUADSPI_CCR_FMODE_0
 ((
uöt32_t
)0x04000000Ë

	)

9023 
	#QUADSPI_CCR_FMODE_1
 ((
uöt32_t
)0x08000000Ë

	)

9024 
	#QUADSPI_CCR_SIOO
 ((
uöt32_t
)0x10000000Ë

	)

9025 
	#QUADSPI_CCR_DHHC
 ((
uöt32_t
)0x40000000Ë

	)

9026 
	#QUADSPI_CCR_DDRM
 ((
uöt32_t
)0x80000000Ë

	)

9028 
	#QUADSPI_AR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

9031 
	#QUADSPI_ABR_ALTERNATE
 ((
uöt32_t
)0xFFFFFFFFË

	)

9034 
	#QUADSPI_DR_DATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

9037 
	#QUADSPI_PSMKR_MASK
 ((
uöt32_t
)0xFFFFFFFFË

	)

9040 
	#QUADSPI_PSMAR_MATCH
 ((
uöt32_t
)0xFFFFFFFFË

	)

9043 
	#QUADSPI_PIR_INTERVAL
 ((
uöt32_t
)0x0000FFFFË

	)

9046 
	#QUADSPI_LPTR_TIMEOUT
 ((
uöt32_t
)0x0000FFFFË

	)

9055 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

9056 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

9058 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

9059 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

9060 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

9061 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

9062 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

9063 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

9065 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

9066 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

9067 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

9068 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

9069 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

9070 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

9071 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

9072 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

9073 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

9075 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

9076 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

9077 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

9078 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

9079 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

9080 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

9081 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

9082 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

9083 
	#RCC_CR_PLLSAION
 ((
uöt32_t
)0x10000000)

	)

9084 
	#RCC_CR_PLLSAIRDY
 ((
uöt32_t
)0x20000000)

	)

9087 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

9088 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

9089 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

9090 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

9091 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

9092 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

9093 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

9095 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

9096 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

9097 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

9098 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

9099 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

9100 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

9101 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

9102 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

9103 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

9104 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

9106 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

9107 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

9108 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

9110 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

9111 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

9112 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

9114 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

9115 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

9116 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

9117 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

9118 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

9120 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9121 
	#RCC_PLLCFGR_PLLR
 ((
uöt32_t
)0x70000000)

	)

9122 
	#RCC_PLLCFGR_PLLR_0
 ((
uöt32_t
)0x10000000)

	)

9123 
	#RCC_PLLCFGR_PLLR_1
 ((
uöt32_t
)0x20000000)

	)

9124 
	#RCC_PLLCFGR_PLLR_2
 ((
uöt32_t
)0x40000000)

	)

9129 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

9130 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

9131 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

9133 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

9134 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

9135 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

9136 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9137 
	#RCC_CFGR_SW_PLLR
 ((
uöt32_t
)0x00000003Ë

	)

9141 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

9142 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

9143 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

9145 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

9146 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

9147 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

9148 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F469_479xx
Ë|| deföed(
STM32F446xx
)

9149 
	#RCC_CFGR_SWS_PLLR
 ((
uöt32_t
)0x0000000CË

	)

9153 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

9154 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

9155 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

9156 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

9157 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

9159 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9160 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

9161 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

9162 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

9163 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

9164 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

9165 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

9166 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

9167 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

9169 #i‡
	`deföed
(
STM32F410xx
)

9171 
	#RCC_CFGR_MCO1EN
 ((
uöt32_t
)0x00000100Ë

	)

9173 
	#RCC_CFGR_MCO2EN
 ((
uöt32_t
)0x00000200Ë

	)

9176 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

9177 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

9178 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

9179 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

9181 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9182 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

9183 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

9184 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

9185 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

9188 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

9189 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

9190 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

9191 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

9193 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9194 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

9195 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

9196 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

9197 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

9200 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

9201 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

9202 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

9203 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

9204 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

9205 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

9208 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

9209 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

9210 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

9212 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

9214 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

9215 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

9216 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

9217 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

9219 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

9220 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

9221 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

9222 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

9224 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

9225 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

9226 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

9229 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

9230 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

9231 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

9232 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

9233 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

9234 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

9235 
	#RCC_CIR_PLLSAIRDYF
 ((
uöt32_t
)0x00000040)

	)

9236 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

9237 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

9238 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

9239 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

9240 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

9241 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

9242 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

9243 
	#RCC_CIR_PLLSAIRDYIE
 ((
uöt32_t
)0x00004000)

	)

9244 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

9245 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

9246 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

9247 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

9248 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

9249 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

9250 
	#RCC_CIR_PLLSAIRDYC
 ((
uöt32_t
)0x00400000)

	)

9251 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

9254 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

9255 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

9256 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

9257 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

9258 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

9259 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

9260 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

9261 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

9262 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

9263 
	#RCC_AHB1RSTR_GPIOJRST
 ((
uöt32_t
)0x00000200)

	)

9264 
	#RCC_AHB1RSTR_GPIOKRST
 ((
uöt32_t
)0x00000400)

	)

9265 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

9266 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

9267 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

9268 
	#RCC_AHB1RSTR_DMA2DRST
 ((
uöt32_t
)0x00800000)

	)

9269 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

9270 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

9273 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

9274 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

9275 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

9277 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9278 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

9279 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

9282 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9283 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

9286 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9287 
	#RCC_AHB3RSTR_FMCRST
 ((
uöt32_t
)0x00000001)

	)

9289 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9290 
	#RCC_AHB3RSTR_QSPIRST
 ((
uöt32_t
)0x00000002)

	)

9294 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

9295 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

9296 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

9297 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

9298 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

9299 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

9300 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

9301 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

9302 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

9303 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9304 
	#RCC_APB1RSTR_LPTIM1RST
 ((
uöt32_t
)0x00000200)

	)

9306 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800)

	)

9307 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000)

	)

9308 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000)

	)

9309 #i‡
	`deföed
(
STM32F446xx
)

9310 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
uöt32_t
)0x00010000)

	)

9312 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

9313 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

9314 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

9315 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

9316 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

9317 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

9318 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

9319 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9320 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
uöt32_t
)0x01000000)

	)

9322 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

9323 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

9324 #i‡
	`deföed
(
STM32F446xx
)

9325 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x08000000)

	)

9327 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

9328 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

9329 
	#RCC_APB1RSTR_UART7RST
 ((
uöt32_t
)0x40000000)

	)

9330 
	#RCC_APB1RSTR_UART8RST
 ((
uöt32_t
)0x80000000)

	)

9333 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

9334 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

9335 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

9336 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

9337 
	#RCC_APB2RSTR_UART9RST
 ((
uöt32_t
)0x00000040)

	)

9338 
	#RCC_APB2RSTR_UART10RST
 ((
uöt32_t
)0x00000080)

	)

9339 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

9340 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

9341 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

9342 
	#RCC_APB2RSTR_SPI4RST
 ((
uöt32_t
)0x00002000)

	)

9343 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

9344 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

9345 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

9346 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

9347 
	#RCC_APB2RSTR_SPI5RST
 ((
uöt32_t
)0x00100000)

	)

9348 
	#RCC_APB2RSTR_SPI6RST
 ((
uöt32_t
)0x00200000)

	)

9349 
	#RCC_APB2RSTR_SAI1RST
 ((
uöt32_t
)0x00400000)

	)

9350 #i‡
	`deföed
(
STM32F446xx
)

9351 
	#RCC_APB2RSTR_SAI2RST
 ((
uöt32_t
)0x00800000)

	)

9353 
	#RCC_APB2RSTR_LTDCRST
 ((
uöt32_t
)0x04000000)

	)

9354 #i‡
	`deföed
(
STM32F469_479xx
)

9355 
	#RCC_APB2RSTR_DSIRST
 ((
uöt32_t
)0x08000000)

	)

9357 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9358 
	#RCC_APB2RSTR_DFSDM1RST
 ((
uöt32_t
)0x01000000)

	)

9361 #i‡
	`deföed
(
STM32F413_423xx
)

9362 
	#RCC_APB2RSTR_DFSDM2RST
 ((
uöt32_t
)0x02000000)

	)

9365 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9366 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9369 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

9370 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

9371 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

9372 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

9373 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

9374 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

9375 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

9376 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

9377 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

9378 
	#RCC_AHB1ENR_GPIOJEN
 ((
uöt32_t
)0x00000200)

	)

9379 
	#RCC_AHB1ENR_GPIOKEN
 ((
uöt32_t
)0x00000400)

	)

9380 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

9381 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

9382 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

9383 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

9384 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

9385 
	#RCC_AHB1ENR_DMA2DEN
 ((
uöt32_t
)0x00800000)

	)

9386 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

9387 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

9388 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

9389 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

9390 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

9391 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

9394 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

9395 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

9396 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

9397 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

9398 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

9402 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9403 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

9406 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9407 
	#RCC_AHB3ENR_FMCEN
 ((
uöt32_t
)0x00000001)

	)

9410 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9411 
	#RCC_AHB3ENR_QSPIEN
 ((
uöt32_t
)0x00000002)

	)

9415 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

9416 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

9417 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

9418 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

9419 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

9420 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

9421 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

9422 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

9423 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

9424 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9425 
	#RCC_APB1ENR_LPTIM1EN
 ((
uöt32_t
)0x00000200)

	)

9427 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

9428 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

9429 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

9430 #i‡
	`deföed
(
STM32F446xx
)

9431 
	#RCC_APB1ENR_SPDIFRXEN
 ((
uöt32_t
)0x00010000)

	)

9433 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

9434 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

9435 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

9436 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

9437 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

9438 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

9439 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

9440 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9441 
	#RCC_APB1ENR_FMPI2C1EN
 ((
uöt32_t
)0x01000000)

	)

9443 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

9444 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

9445 #i‡
	`deföed
(
STM32F446xx
)

9446 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x08000000)

	)

9448 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

9449 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

9450 
	#RCC_APB1ENR_UART7EN
 ((
uöt32_t
)0x40000000)

	)

9451 
	#RCC_APB1ENR_UART8EN
 ((
uöt32_t
)0x80000000)

	)

9454 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

9455 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

9456 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

9457 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

9458 
	#RCC_APB2ENR_UART9EN
 ((
uöt32_t
)0x00000040)

	)

9459 
	#RCC_APB2ENR_UART10EN
 ((
uöt32_t
)0x00000080)

	)

9460 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

9461 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

9462 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

9463 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

9464 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

9465 
	#RCC_APB2ENR_SPI4EN
 ((
uöt32_t
)0x00002000)

	)

9466 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

9467 
	#RCC_APB2ENR_EXTIEN
 ((
uöt32_t
)0x00008000)

	)

9468 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

9469 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

9470 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

9471 
	#RCC_APB2ENR_SPI5EN
 ((
uöt32_t
)0x00100000)

	)

9472 
	#RCC_APB2ENR_SPI6EN
 ((
uöt32_t
)0x00200000)

	)

9473 
	#RCC_APB2ENR_SAI1EN
 ((
uöt32_t
)0x00400000)

	)

9474 #i‡
	`deföed
(
STM32F446xx
)

9475 
	#RCC_APB2ENR_SAI2EN
 ((
uöt32_t
)0x00800000)

	)

9477 
	#RCC_APB2ENR_LTDCEN
 ((
uöt32_t
)0x04000000)

	)

9478 #i‡
	`deföed
(
STM32F469_479xx
)

9479 
	#RCC_APB2ENR_DSIEN
 ((
uöt32_t
)0x08000000)

	)

9481 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9482 
	#RCC_APB2ENR_DFSDM1EN
 ((
uöt32_t
)0x01000000)

	)

9484 #i‡
	`deföed
(
STM32F413_423xx
)

9485 
	#RCC_APB2ENR_DFSDM2EN
 ((
uöt32_t
)0x02000000)

	)

9488 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

9489 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

9490 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

9491 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

9492 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

9493 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

9494 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

9495 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

9496 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

9497 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
uöt32_t
)0x00000200)

	)

9498 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
uöt32_t
)0x00000400)

	)

9499 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

9500 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

9501 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

9502 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

9503 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

9504 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
uöt32_t
)0x00080000)

	)

9505 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

9506 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

9507 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
uöt32_t
)0x00800000)

	)

9508 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

9509 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

9510 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

9511 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

9512 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

9513 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

9516 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

9517 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

9518 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

9519 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

9520 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

9523 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9524 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9527 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9528 
	#RCC_AHB3LPENR_FMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9530 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9531 
	#RCC_AHB3LPENR_QSPILPEN
 ((
uöt32_t
)0x00000002)

	)

9535 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

9536 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

9537 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

9538 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

9539 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

9540 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

9541 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

9542 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

9543 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

9544 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9545 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
uöt32_t
)0x00000200)

	)

9547 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

9548 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

9549 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

9550 #i‡
	`deföed
(
STM32F446xx
)

9551 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
uöt32_t
)0x00010000)

	)

9553 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

9554 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

9555 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

9556 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

9557 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

9558 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

9559 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

9560 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9561 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
uöt32_t
)0x01000000)

	)

9563 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

9564 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

9565 #i‡
	`deföed
(
STM32F446xx
)

9566 
	#RCC_APB1LPENR_CECLPEN
 ((
uöt32_t
)0x08000000)

	)

9568 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

9569 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

9570 
	#RCC_APB1LPENR_UART7LPEN
 ((
uöt32_t
)0x40000000)

	)

9571 
	#RCC_APB1LPENR_UART8LPEN
 ((
uöt32_t
)0x80000000)

	)

9574 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

9575 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

9576 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

9577 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

9578 
	#RCC_APB2LPENR_UART9LPEN
 ((
uöt32_t
)0x00000040)

	)

9579 
	#RCC_APB2LPENR_UART10LPEN
 ((
uöt32_t
)0x00000080)

	)

9580 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

9581 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

9582 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

9583 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

9584 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

9585 
	#RCC_APB2LPENR_SPI4LPEN
 ((
uöt32_t
)0x00002000)

	)

9586 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

9587 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

9588 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

9589 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

9590 
	#RCC_APB2LPENR_SPI5LPEN
 ((
uöt32_t
)0x00100000)

	)

9591 
	#RCC_APB2LPENR_SPI6LPEN
 ((
uöt32_t
)0x00200000)

	)

9592 
	#RCC_APB2LPENR_SAI1LPEN
 ((
uöt32_t
)0x00400000)

	)

9593 #i‡
	`deföed
(
STM32F446xx
)

9594 
	#RCC_APB2LPENR_SAI2LPEN
 ((
uöt32_t
)0x00800000)

	)

9596 
	#RCC_APB2LPENR_LTDCLPEN
 ((
uöt32_t
)0x04000000)

	)

9597 #i‡
	`deföed
(
STM32F469_479xx
)

9598 
	#RCC_APB2LPENR_DSILPEN
 ((
uöt32_t
)0x08000000)

	)

9600 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9601 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
uöt32_t
)0x01000000)

	)

9603 #i‡
	`deföed
(
STM32F413_423xx
)

9604 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
uöt32_t
)0x02000000)

	)

9608 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

9609 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

9610 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

9611 
	#RCC_BDCR_LSEMOD
 ((
uöt32_t
)0x00000008)

	)

9613 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

9614 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

9615 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

9617 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

9618 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

9621 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

9622 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

9623 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

9624 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

9625 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

9626 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

9627 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

9628 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

9629 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

9630 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

9633 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

9634 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

9635 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

9636 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

9639 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
uöt32_t
)0x0000003F)

	)

9640 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
uöt32_t
)0x00000001)

	)

9641 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
uöt32_t
)0x00000002)

	)

9642 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
uöt32_t
)0x00000004)

	)

9643 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
uöt32_t
)0x00000008)

	)

9644 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
uöt32_t
)0x00000010)

	)

9645 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
uöt32_t
)0x00000020)

	)

9647 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
uöt32_t
)0x00000040)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
uöt32_t
)0x00000080)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
uöt32_t
)0x00000100)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
uöt32_t
)0x00000200)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
uöt32_t
)0x00000400)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
uöt32_t
)0x00000800)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
uöt32_t
)0x00001000)

	)

9655 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
uöt32_t
)0x00002000)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
uöt32_t
)0x00004000)

	)

9658 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9659 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
uöt32_t
)0x00400000)

	)

9662 #i‡
	`deföed
(
STM32F446xx
)

9663 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
uöt32_t
)0x00030000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
uöt32_t
)0x00010000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
uöt32_t
)0x00020000)

	)

9668 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

9669 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
uöt32_t
)0x01000000)

	)

9670 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
uöt32_t
)0x02000000)

	)

9671 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
uöt32_t
)0x04000000)

	)

9672 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
uöt32_t
)0x08000000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

9675 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
uöt32_t
)0x10000000)

	)

9676 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
uöt32_t
)0x20000000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
uöt32_t
)0x40000000)

	)

9680 #i‡
	`deföed
(
STM32F446xx
)

9681 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
uöt32_t
)0x0000003F)

	)

9682 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
uöt32_t
)0x00000001)

	)

9683 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
uöt32_t
)0x00000002)

	)

9684 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
uöt32_t
)0x00000004)

	)

9685 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
uöt32_t
)0x00000008)

	)

9686 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
uöt32_t
)0x00000010)

	)

9687 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
uöt32_t
)0x00000020)

	)

9690 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
uöt32_t
)0x00007FC0)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
uöt32_t
)0x00000040)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
uöt32_t
)0x00000080)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
uöt32_t
)0x00000100)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
uöt32_t
)0x00000200)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
uöt32_t
)0x00000400)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
uöt32_t
)0x00000800)

	)

9697 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
uöt32_t
)0x00001000)

	)

9698 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
uöt32_t
)0x00002000)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
uöt32_t
)0x00004000)

	)

9701 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9702 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
uöt32_t
)0x00030000)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
uöt32_t
)0x00010000)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
uöt32_t
)0x00020000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
uöt32_t
)0x0F000000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
uöt32_t
)0x01000000)

	)

9709 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
uöt32_t
)0x02000000)

	)

9710 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
uöt32_t
)0x04000000)

	)

9711 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
uöt32_t
)0x08000000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
uöt32_t
)0x70000000)

	)

9714 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
uöt32_t
)0x10000000)

	)

9715 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
uöt32_t
)0x20000000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
uöt32_t
)0x40000000)

	)

9719 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
uöt32_t
)0x0000001F)

	)

9720 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
uöt32_t
)0x00001F00)

	)

9721 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
uöt32_t
)0x00030000)

	)

9723 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9724 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
uöt32_t
)0x80000000)

	)

9725 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
uöt32_t
)0x00008000)

	)

9728 #i‡
	`deföed
(
STM32F413_423xx
)

9729 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
uöt32_t
)0x0000001F)

	)

9730 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
uöt32_t
)0x00000001)

	)

9731 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
uöt32_t
)0x00000002)

	)

9732 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
uöt32_t
)0x00000004)

	)

9733 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
uöt32_t
)0x00000008)

	)

9734 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
uöt32_t
)0x00000010)

	)

9736 
	#RCC_DCKCFGR_PLLDIVR
 ((
uöt32_t
)0x00001F00)

	)

9737 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
uöt32_t
)0x00000100)

	)

9738 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
uöt32_t
)0x00000200)

	)

9739 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
uöt32_t
)0x00000400)

	)

9740 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
uöt32_t
)0x00000800)

	)

9741 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
uöt32_t
)0x00001000)

	)

9742 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
uöt32_t
)0x00004000)

	)

9745 
	#RCC_DCKCFGR_SAI1ASRC
 ((
uöt32_t
)0x00300000)

	)

9746 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
uöt32_t
)0x00100000)

	)

9747 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
uöt32_t
)0x00200000)

	)

9748 #i‡
	`deföed
(
STM32F446xx
)

9749 
	#RCC_DCKCFGR_SAI1SRC
 ((
uöt32_t
)0x00300000)

	)

9750 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
uöt32_t
)0x00100000)

	)

9751 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
uöt32_t
)0x00200000)

	)

9754 
	#RCC_DCKCFGR_SAI1BSRC
 ((
uöt32_t
)0x00C00000)

	)

9755 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
uöt32_t
)0x00400000)

	)

9756 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
uöt32_t
)0x00800000)

	)

9757 #i‡
	`deföed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI2SRC
 ((
uöt32_t
)0x00C00000)

	)

9759 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
uöt32_t
)0x00400000)

	)

9760 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
uöt32_t
)0x00800000)

	)

9763 
	#RCC_DCKCFGR_TIMPRE
 ((
uöt32_t
)0x01000000)

	)

9764 #i‡
	`deföed
(
STM32F469_479xx
)

9765 
	#RCC_DCKCFGR_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9766 
	#RCC_DCKCFGR_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9767 
	#RCC_DCKCFGR_DSISEL
 ((
uöt32_t
)0x20000000)

	)

9770 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9771 
	#RCC_DCKCFGR_I2S1SRC
 ((
uöt32_t
)0x06000000)

	)

9772 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
uöt32_t
)0x02000000)

	)

9773 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
uöt32_t
)0x04000000)

	)

9774 
	#RCC_DCKCFGR_I2S2SRC
 ((
uöt32_t
)0x18000000)

	)

9775 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
uöt32_t
)0x08000000)

	)

9776 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
uöt32_t
)0x10000000)

	)

9779 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
uöt32_t
)0x00000001)

	)

9780 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
uöt32_t
)0x00000002)

	)

9781 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
uöt32_t
)0x00000004)

	)

9782 
	#RCC_CKGATENR_SPARE_CKEN
 ((
uöt32_t
)0x00000008)

	)

9783 
	#RCC_CKGATENR_SRAM_CKEN
 ((
uöt32_t
)0x00000010)

	)

9784 
	#RCC_CKGATENR_FLITF_CKEN
 ((
uöt32_t
)0x00000020)

	)

9785 
	#RCC_CKGATENR_RCC_CKEN
 ((
uöt32_t
)0x00000040)

	)

9786 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9787 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
uöt32_t
)0x00000080)

	)

9791 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9792 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9793 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9794 
	#RCC_DCKCFGR2_CECSEL
 ((
uöt32_t
)0x04000000)

	)

9795 
	#RCC_DCKCFGR2_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9796 
	#RCC_DCKCFGR2_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9797 #i‡
	`deföed
(
STM32F446xx
)

9798 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
uöt32_t
)0x20000000)

	)

9800 #i‡
	`deföed
(
STM32F413_423xx
)

9801 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9802 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9803 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9807 #i‡
	`deföed
(
STM32F410xx
)

9808 
	#RCC_DCKCFGR_I2SSRC
 ((
uöt32_t
)0x06000000)

	)

9809 
	#RCC_DCKCFGR_I2SSRC_0
 ((
uöt32_t
)0x02000000)

	)

9810 
	#RCC_DCKCFGR_I2SSRC_1
 ((
uöt32_t
)0x04000000)

	)

9813 #i‡
	`deföed
(
STM32F410xx
)

9815 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9816 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9817 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9818 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9819 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9820 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9828 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

9829 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

9832 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

9833 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

9834 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

9835 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

9836 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

9844 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

9845 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

9846 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9847 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9848 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

9849 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9850 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9851 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9852 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9853 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

9854 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9855 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9856 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9857 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9858 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9859 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9860 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9861 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9862 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

9863 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9864 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9865 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9866 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

9867 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9868 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9869 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9870 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9873 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

9874 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

9875 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

9876 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

9877 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

9878 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

9879 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

9880 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

9881 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

9882 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

9883 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

9884 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

9885 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

9886 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

9887 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

9888 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

9889 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

9890 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

9891 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

9892 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

9893 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

9894 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

9895 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

9896 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

9897 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

9898 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

9899 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

9900 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

9903 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

9904 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

9905 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

9906 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

9907 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

9908 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

9909 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

9910 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

9911 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

9912 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

9913 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

9914 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

9915 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

9916 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

9917 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

9918 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

9919 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

9920 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

9921 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

9922 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

9923 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

9924 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

9925 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

9926 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

9927 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

9928 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

9931 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

9932 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

9933 
	#RTC_ISR_TAMP2F
 ((
uöt32_t
)0x00004000)

	)

9934 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

9935 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

9936 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

9937 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

9938 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

9939 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

9940 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

9941 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

9942 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

9943 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

9944 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

9945 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

9946 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

9949 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

9950 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

9953 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

9956 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

9957 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

9960 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

9961 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

9962 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

9963 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

9964 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

9965 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

9966 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

9967 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

9968 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

9969 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

9970 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

9971 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

9972 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

9973 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9974 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9975 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

9976 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9977 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9978 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9979 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9980 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

9981 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

9982 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9983 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9984 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9985 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9986 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9987 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9988 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9989 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9990 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

9991 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

9992 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9993 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9994 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9995 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

9996 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9997 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9998 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9999 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10002 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

10003 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

10004 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

10005 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

10006 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

10007 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

10008 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

10009 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

10010 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

10011 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

10012 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

10013 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

10014 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

10015 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

10016 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

10017 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

10018 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

10019 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

10020 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

10021 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

10022 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

10023 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

10024 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

10025 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

10026 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

10027 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

10028 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

10029 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

10030 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

10031 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

10032 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

10033 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

10034 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10035 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10036 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10037 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

10038 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10039 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10040 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10041 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10044 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

10047 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

10050 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

10051 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

10054 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

10055 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

10056 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

10057 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

10058 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

10059 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

10060 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

10061 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

10062 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

10063 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

10064 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

10065 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

10066 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

10067 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

10068 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

10069 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

10070 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

10071 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

10072 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

10073 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10074 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10075 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10076 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

10077 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10078 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10079 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10080 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10083 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

10084 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

10085 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

10086 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

10087 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

10088 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

10089 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

10090 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

10091 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

10092 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

10093 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

10094 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

10095 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

10096 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

10097 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

10098 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

10099 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

10100 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

10103 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

10106 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

10107 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

10108 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

10109 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

10110 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

10111 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

10112 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

10113 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

10114 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

10115 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

10116 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

10117 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

10118 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

10121 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

10122 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

10123 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

10124 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

10125 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

10126 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

10127 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

10128 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

10129 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

10130 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

10131 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

10132 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

10133 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

10134 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

10135 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

10136 
	#RTC_TAFCR_TAMP2TRG
 ((
uöt32_t
)0x00000010)

	)

10137 
	#RTC_TAFCR_TAMP2E
 ((
uöt32_t
)0x00000008)

	)

10138 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

10139 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

10140 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

10143 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

10144 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

10145 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

10146 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

10147 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

10148 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

10151 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

10152 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

10153 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

10154 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

10155 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

10156 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

10159 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10162 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10165 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10168 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10224 
	#SAI_GCR_SYNCIN
 ((
uöt32_t
)0x00000003Ë

	)

10225 
	#SAI_GCR_SYNCIN_0
 ((
uöt32_t
)0x00000001Ë

	)

10226 
	#SAI_GCR_SYNCIN_1
 ((
uöt32_t
)0x00000002Ë

	)

10228 
	#SAI_GCR_SYNCOUT
 ((
uöt32_t
)0x00000030Ë

	)

10229 
	#SAI_GCR_SYNCOUT_0
 ((
uöt32_t
)0x00000010Ë

	)

10230 
	#SAI_GCR_SYNCOUT_1
 ((
uöt32_t
)0x00000020Ë

	)

10233 
	#SAI_xCR1_MODE
 ((
uöt32_t
)0x00000003Ë

	)

10234 
	#SAI_xCR1_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10235 
	#SAI_xCR1_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10237 
	#SAI_xCR1_PRTCFG
 ((
uöt32_t
)0x0000000CË

	)

10238 
	#SAI_xCR1_PRTCFG_0
 ((
uöt32_t
)0x00000004Ë

	)

10239 
	#SAI_xCR1_PRTCFG_1
 ((
uöt32_t
)0x00000008Ë

	)

10241 
	#SAI_xCR1_DS
 ((
uöt32_t
)0x000000E0Ë

	)

10242 
	#SAI_xCR1_DS_0
 ((
uöt32_t
)0x00000020Ë

	)

10243 
	#SAI_xCR1_DS_1
 ((
uöt32_t
)0x00000040Ë

	)

10244 
	#SAI_xCR1_DS_2
 ((
uöt32_t
)0x00000080Ë

	)

10246 
	#SAI_xCR1_LSBFIRST
 ((
uöt32_t
)0x00000100Ë

	)

10247 
	#SAI_xCR1_CKSTR
 ((
uöt32_t
)0x00000200Ë

	)

10249 
	#SAI_xCR1_SYNCEN
 ((
uöt32_t
)0x00000C00Ë

	)

10250 
	#SAI_xCR1_SYNCEN_0
 ((
uöt32_t
)0x00000400Ë

	)

10251 
	#SAI_xCR1_SYNCEN_1
 ((
uöt32_t
)0x00000800Ë

	)

10253 
	#SAI_xCR1_MONO
 ((
uöt32_t
)0x00001000Ë

	)

10254 
	#SAI_xCR1_OUTDRIV
 ((
uöt32_t
)0x00002000Ë

	)

10255 
	#SAI_xCR1_SAIEN
 ((
uöt32_t
)0x00010000Ë

	)

10256 
	#SAI_xCR1_DMAEN
 ((
uöt32_t
)0x00020000Ë

	)

10257 
	#SAI_xCR1_NODIV
 ((
uöt32_t
)0x00080000Ë

	)

10259 
	#SAI_xCR1_MCKDIV
 ((
uöt32_t
)0x00780000Ë

	)

10260 
	#SAI_xCR1_MCKDIV_0
 ((
uöt32_t
)0x00080000Ë

	)

10261 
	#SAI_xCR1_MCKDIV_1
 ((
uöt32_t
)0x00100000Ë

	)

10262 
	#SAI_xCR1_MCKDIV_2
 ((
uöt32_t
)0x00200000Ë

	)

10263 
	#SAI_xCR1_MCKDIV_3
 ((
uöt32_t
)0x00400000Ë

	)

10266 
	#SAI_xCR2_FTH
 ((
uöt32_t
)0x00000003Ë

	)

10267 
	#SAI_xCR2_FTH_0
 ((
uöt32_t
)0x00000001Ë

	)

10268 
	#SAI_xCR2_FTH_1
 ((
uöt32_t
)0x00000002Ë

	)

10270 
	#SAI_xCR2_FFLUSH
 ((
uöt32_t
)0x00000008Ë

	)

10271 
	#SAI_xCR2_TRIS
 ((
uöt32_t
)0x00000010Ë

	)

10272 
	#SAI_xCR2_MUTE
 ((
uöt32_t
)0x00000020Ë

	)

10273 
	#SAI_xCR2_MUTEVAL
 ((
uöt32_t
)0x00000040Ë

	)

10275 
	#SAI_xCR2_MUTECNT
 ((
uöt32_t
)0x00001F80Ë

	)

10276 
	#SAI_xCR2_MUTECNT_0
 ((
uöt32_t
)0x00000080Ë

	)

10277 
	#SAI_xCR2_MUTECNT_1
 ((
uöt32_t
)0x00000100Ë

	)

10278 
	#SAI_xCR2_MUTECNT_2
 ((
uöt32_t
)0x00000200Ë

	)

10279 
	#SAI_xCR2_MUTECNT_3
 ((
uöt32_t
)0x00000400Ë

	)

10280 
	#SAI_xCR2_MUTECNT_4
 ((
uöt32_t
)0x00000800Ë

	)

10281 
	#SAI_xCR2_MUTECNT_5
 ((
uöt32_t
)0x00001000Ë

	)

10283 
	#SAI_xCR2_CPL
 ((
uöt32_t
)0x00002000Ë

	)

10285 
	#SAI_xCR2_COMP
 ((
uöt32_t
)0x0000C000Ë

	)

10286 
	#SAI_xCR2_COMP_0
 ((
uöt32_t
)0x00004000Ë

	)

10287 
	#SAI_xCR2_COMP_1
 ((
uöt32_t
)0x00008000Ë

	)

10290 
	#SAI_xFRCR_FRL
 ((
uöt32_t
)0x000000FFË

	)

10291 
	#SAI_xFRCR_FRL_0
 ((
uöt32_t
)0x00000001Ë

	)

10292 
	#SAI_xFRCR_FRL_1
 ((
uöt32_t
)0x00000002Ë

	)

10293 
	#SAI_xFRCR_FRL_2
 ((
uöt32_t
)0x00000004Ë

	)

10294 
	#SAI_xFRCR_FRL_3
 ((
uöt32_t
)0x00000008Ë

	)

10295 
	#SAI_xFRCR_FRL_4
 ((
uöt32_t
)0x00000010Ë

	)

10296 
	#SAI_xFRCR_FRL_5
 ((
uöt32_t
)0x00000020Ë

	)

10297 
	#SAI_xFRCR_FRL_6
 ((
uöt32_t
)0x00000040Ë

	)

10298 
	#SAI_xFRCR_FRL_7
 ((
uöt32_t
)0x00000080Ë

	)

10300 
	#SAI_xFRCR_FSALL
 ((
uöt32_t
)0x00007F00Ë

	)

10301 
	#SAI_xFRCR_FSALL_0
 ((
uöt32_t
)0x00000100Ë

	)

10302 
	#SAI_xFRCR_FSALL_1
 ((
uöt32_t
)0x00000200Ë

	)

10303 
	#SAI_xFRCR_FSALL_2
 ((
uöt32_t
)0x00000400Ë

	)

10304 
	#SAI_xFRCR_FSALL_3
 ((
uöt32_t
)0x00000800Ë

	)

10305 
	#SAI_xFRCR_FSALL_4
 ((
uöt32_t
)0x00001000Ë

	)

10306 
	#SAI_xFRCR_FSALL_5
 ((
uöt32_t
)0x00002000Ë

	)

10307 
	#SAI_xFRCR_FSALL_6
 ((
uöt32_t
)0x00004000Ë

	)

10309 
	#SAI_xFRCR_FSDEF
 ((
uöt32_t
)0x00010000Ë

	)

10310 
	#SAI_xFRCR_FSPOL
 ((
uöt32_t
)0x00020000Ë

	)

10311 
	#SAI_xFRCR_FSOFF
 ((
uöt32_t
)0x00040000Ë

	)

10313 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10316 
	#SAI_xSLOTR_FBOFF
 ((
uöt32_t
)0x0000001FË

	)

10317 
	#SAI_xSLOTR_FBOFF_0
 ((
uöt32_t
)0x00000001Ë

	)

10318 
	#SAI_xSLOTR_FBOFF_1
 ((
uöt32_t
)0x00000002Ë

	)

10319 
	#SAI_xSLOTR_FBOFF_2
 ((
uöt32_t
)0x00000004Ë

	)

10320 
	#SAI_xSLOTR_FBOFF_3
 ((
uöt32_t
)0x00000008Ë

	)

10321 
	#SAI_xSLOTR_FBOFF_4
 ((
uöt32_t
)0x00000010Ë

	)

10323 
	#SAI_xSLOTR_SLOTSZ
 ((
uöt32_t
)0x000000C0Ë

	)

10324 
	#SAI_xSLOTR_SLOTSZ_0
 ((
uöt32_t
)0x00000040Ë

	)

10325 
	#SAI_xSLOTR_SLOTSZ_1
 ((
uöt32_t
)0x00000080Ë

	)

10327 
	#SAI_xSLOTR_NBSLOT
 ((
uöt32_t
)0x00000F00Ë

	)

10328 
	#SAI_xSLOTR_NBSLOT_0
 ((
uöt32_t
)0x00000100Ë

	)

10329 
	#SAI_xSLOTR_NBSLOT_1
 ((
uöt32_t
)0x00000200Ë

	)

10330 
	#SAI_xSLOTR_NBSLOT_2
 ((
uöt32_t
)0x00000400Ë

	)

10331 
	#SAI_xSLOTR_NBSLOT_3
 ((
uöt32_t
)0x00000800Ë

	)

10333 
	#SAI_xSLOTR_SLOTEN
 ((
uöt32_t
)0xFFFF0000Ë

	)

10336 
	#SAI_xIMR_OVRUDRIE
 ((
uöt32_t
)0x00000001Ë

	)

10337 
	#SAI_xIMR_MUTEDETIE
 ((
uöt32_t
)0x00000002Ë

	)

10338 
	#SAI_xIMR_WCKCFGIE
 ((
uöt32_t
)0x00000004Ë

	)

10339 
	#SAI_xIMR_FREQIE
 ((
uöt32_t
)0x00000008Ë

	)

10340 
	#SAI_xIMR_CNRDYIE
 ((
uöt32_t
)0x00000010Ë

	)

10341 
	#SAI_xIMR_AFSDETIE
 ((
uöt32_t
)0x00000020Ë

	)

10342 
	#SAI_xIMR_LFSDETIE
 ((
uöt32_t
)0x00000040Ë

	)

10345 
	#SAI_xSR_OVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

10346 
	#SAI_xSR_MUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

10347 
	#SAI_xSR_WCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

10348 
	#SAI_xSR_FREQ
 ((
uöt32_t
)0x00000008Ë

	)

10349 
	#SAI_xSR_CNRDY
 ((
uöt32_t
)0x00000010Ë

	)

10350 
	#SAI_xSR_AFSDET
 ((
uöt32_t
)0x00000020Ë

	)

10351 
	#SAI_xSR_LFSDET
 ((
uöt32_t
)0x00000040Ë

	)

10353 
	#SAI_xSR_FLVL
 ((
uöt32_t
)0x00070000Ë

	)

10354 
	#SAI_xSR_FLVL_0
 ((
uöt32_t
)0x00010000Ë

	)

10355 
	#SAI_xSR_FLVL_1
 ((
uöt32_t
)0x00020000Ë

	)

10356 
	#SAI_xSR_FLVL_2
 ((
uöt32_t
)0x00030000Ë

	)

10359 
	#SAI_xCLRFR_COVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

10360 
	#SAI_xCLRFR_CMUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

10361 
	#SAI_xCLRFR_CWCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

10362 
	#SAI_xCLRFR_CFREQ
 ((
uöt32_t
)0x00000008Ë

	)

10363 
	#SAI_xCLRFR_CCNRDY
 ((
uöt32_t
)0x00000010Ë

	)

10364 
	#SAI_xCLRFR_CAFSDET
 ((
uöt32_t
)0x00000020Ë

	)

10365 
	#SAI_xCLRFR_CLFSDET
 ((
uöt32_t
)0x00000040Ë

	)

10368 
	#SAI_xDR_DATA
 ((
uöt32_t
)0xFFFFFFFF)

	)

10370 #i‡
	`deföed
(
STM32F446xx
)

10377 
	#SPDIFRX_CR_SPDIFEN
 ((
uöt32_t
)0x00000003Ë

	)

10378 
	#SPDIFRX_CR_RXDMAEN
 ((
uöt32_t
)0x00000004Ë

	)

10379 
	#SPDIFRX_CR_RXSTEO
 ((
uöt32_t
)0x00000008Ë

	)

10380 
	#SPDIFRX_CR_DRFMT
 ((
uöt32_t
)0x00000030Ë

	)

10381 
	#SPDIFRX_CR_PMSK
 ((
uöt32_t
)0x00000040Ë

	)

10382 
	#SPDIFRX_CR_VMSK
 ((
uöt32_t
)0x00000080Ë

	)

10383 
	#SPDIFRX_CR_CUMSK
 ((
uöt32_t
)0x00000100Ë

	)

10384 
	#SPDIFRX_CR_PTMSK
 ((
uöt32_t
)0x00000200Ë

	)

10385 
	#SPDIFRX_CR_CBDMAEN
 ((
uöt32_t
)0x00000400Ë

	)

10386 
	#SPDIFRX_CR_CHSEL
 ((
uöt32_t
)0x00000800Ë

	)

10387 
	#SPDIFRX_CR_NBTR
 ((
uöt32_t
)0x00003000Ë

	)

10388 
	#SPDIFRX_CR_WFA
 ((
uöt32_t
)0x00004000Ë

	)

10389 
	#SPDIFRX_CR_INSEL
 ((
uöt32_t
)0x00070000Ë

	)

10392 
	#SPDIFRX_IMR_RXNEIE
 ((
uöt32_t
)0x00000001Ë

	)

10393 
	#SPDIFRX_IMR_CSRNEIE
 ((
uöt32_t
)0x00000002Ë

	)

10394 
	#SPDIFRX_IMR_PERRIE
 ((
uöt32_t
)0x00000004Ë

	)

10395 
	#SPDIFRX_IMR_OVRIE
 ((
uöt32_t
)0x00000008Ë

	)

10396 
	#SPDIFRX_IMR_SBLKIE
 ((
uöt32_t
)0x00000010Ë

	)

10397 
	#SPDIFRX_IMR_SYNCDIE
 ((
uöt32_t
)0x00000020Ë

	)

10398 
	#SPDIFRX_IMR_IFEIE
 ((
uöt32_t
)0x00000040Ë

	)

10401 
	#SPDIFRX_SR_RXNE
 ((
uöt32_t
)0x00000001Ë

	)

10402 
	#SPDIFRX_SR_CSRNE
 ((
uöt32_t
)0x00000002Ë

	)

10403 
	#SPDIFRX_SR_PERR
 ((
uöt32_t
)0x00000004Ë

	)

10404 
	#SPDIFRX_SR_OVR
 ((
uöt32_t
)0x00000008Ë

	)

10405 
	#SPDIFRX_SR_SBD
 ((
uöt32_t
)0x00000010Ë

	)

10406 
	#SPDIFRX_SR_SYNCD
 ((
uöt32_t
)0x00000020Ë

	)

10407 
	#SPDIFRX_SR_FERR
 ((
uöt32_t
)0x00000040Ë

	)

10408 
	#SPDIFRX_SR_SERR
 ((
uöt32_t
)0x00000080Ë

	)

10409 
	#SPDIFRX_SR_TERR
 ((
uöt32_t
)0x00000100Ë

	)

10410 
	#SPDIFRX_SR_WIDTH5
 ((
uöt32_t
)0x7FFF0000Ë

	)

10413 
	#SPDIFRX_IFCR_PERRCF
 ((
uöt32_t
)0x00000004Ë

	)

10414 
	#SPDIFRX_IFCR_OVRCF
 ((
uöt32_t
)0x00000008Ë

	)

10415 
	#SPDIFRX_IFCR_SBDCF
 ((
uöt32_t
)0x00000010Ë

	)

10416 
	#SPDIFRX_IFCR_SYNCDCF
 ((
uöt32_t
)0x00000020Ë

	)

10419 
	#SPDIFRX_DR0_DR
 ((
uöt32_t
)0x00FFFFFFË

	)

10420 
	#SPDIFRX_DR0_PE
 ((
uöt32_t
)0x01000000Ë

	)

10421 
	#SPDIFRX_DR0_V
 ((
uöt32_t
)0x02000000Ë

	)

10422 
	#SPDIFRX_DR0_U
 ((
uöt32_t
)0x04000000Ë

	)

10423 
	#SPDIFRX_DR0_C
 ((
uöt32_t
)0x08000000Ë

	)

10424 
	#SPDIFRX_DR0_PT
 ((
uöt32_t
)0x30000000Ë

	)

10427 
	#SPDIFRX_DR1_DR
 ((
uöt32_t
)0xFFFFFF00Ë

	)

10428 
	#SPDIFRX_DR1_PT
 ((
uöt32_t
)0x00000030Ë

	)

10429 
	#SPDIFRX_DR1_C
 ((
uöt32_t
)0x00000008Ë

	)

10430 
	#SPDIFRX_DR1_U
 ((
uöt32_t
)0x00000004Ë

	)

10431 
	#SPDIFRX_DR1_V
 ((
uöt32_t
)0x00000002Ë

	)

10432 
	#SPDIFRX_DR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

10435 
	#SPDIFRX_DR1_DRNL1
 ((
uöt32_t
)0xFFFF0000Ë

	)

10436 
	#SPDIFRX_DR1_DRNL2
 ((
uöt32_t
)0x0000FFFFË

	)

10439 
	#SPDIFRX_CSR_USR
 ((
uöt32_t
)0x0000FFFFË

	)

10440 
	#SPDIFRX_CSR_CS
 ((
uöt32_t
)0x00FF0000Ë

	)

10441 
	#SPDIFRX_CSR_SOB
 ((
uöt32_t
)0x01000000Ë

	)

10444 
	#SPDIFRX_DIR_THI
 ((
uöt32_t
)0x000013FFË

	)

10445 
	#SPDIFRX_DIR_TLO
 ((
uöt32_t
)0x1FFF0000Ë

	)

10454 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

10455 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

10456 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

10459 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

10460 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

10461 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

10462 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

10464 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

10465 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

10466 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

10468 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

10469 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

10472 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

10475 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

10477 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

10478 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

10479 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

10481 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

10482 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

10483 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

10484 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

10485 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

10486 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

10487 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

10490 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

10493 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

10496 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

10499 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

10502 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

10505 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

10508 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

10511 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

10514 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

10515 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

10516 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

10517 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

10519 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

10520 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

10521 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

10522 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

10523 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

10525 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

10526 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

10527 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

10528 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

10531 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

10534 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

10535 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

10536 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

10537 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

10538 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

10539 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

10540 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

10541 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

10542 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

10543 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

10544 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

10545 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

10546 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

10547 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

10548 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

10549 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

10550 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

10551 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

10552 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

10553 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

10554 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

10555 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

10556 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

10557 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

10560 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

10561 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

10562 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

10563 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

10564 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

10565 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

10566 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

10567 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

10568 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

10569 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

10570 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

10571 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

10572 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

10575 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

10576 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

10577 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

10578 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

10579 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

10580 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

10581 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

10582 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

10583 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

10584 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

10585 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

10586 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

10587 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

10588 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

10589 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

10590 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

10591 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

10592 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

10593 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

10594 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

10595 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

10596 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

10597 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

10598 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

10601 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

10604 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

10612 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

10613 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

10614 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

10616 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

10617 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

10618 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

10619 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

10621 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

10622 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

10623 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

10624 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

10625 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

10626 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

10627 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

10628 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

10629 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

10630 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

10633 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

10634 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

10635 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

10636 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

10637 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

10638 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

10641 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

10642 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

10643 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

10644 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

10645 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

10646 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

10647 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

10648 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

10651 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

10654 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

10657 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

10660 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

10663 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

10665 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

10666 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

10667 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

10669 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

10671 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

10672 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

10673 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

10675 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

10677 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

10678 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

10679 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

10681 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

10682 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

10683 #i‡
	`deföed
(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

10684 
	#SPI_I2SCFGR_ASTRTEN
 ((
uöt16_t
)0x1000Ë

	)

10688 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

10689 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

10690 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

10698 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000007Ë

	)

10699 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10700 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10701 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
uöt32_t
)0x00000004Ë

	)

10703 
	#SYSCFG_MEMRMP_FB_MODE
 ((
uöt32_t
)0x00000100Ë

	)

10705 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
uöt32_t
)0x00000C00Ë

	)

10706 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
uöt32_t
)0x00000400Ë

	)

10707 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
uöt32_t
)0x00000800Ë

	)

10711 
	#SYSCFG_PMC_ADCxDC2
 ((
uöt32_t
)0x00070000Ë

	)

10712 
	#SYSCFG_PMC_ADC1DC2
 ((
uöt32_t
)0x00010000Ë

	)

10713 
	#SYSCFG_PMC_ADC2DC2
 ((
uöt32_t
)0x00020000Ë

	)

10714 
	#SYSCFG_PMC_ADC3DC2
 ((
uöt32_t
)0x00040000Ë

	)

10716 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

10718 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10721 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

10722 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

10723 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

10724 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

10728 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

10729 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

10730 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

10731 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

10732 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

10733 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

10734 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

10735 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

10736 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
uöt16_t
)0x0009Ë

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
uöt16_t
)0x000AË

	)

10743 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

10744 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

10745 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

10746 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

10747 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

10748 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

10749 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

10750 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

10751 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
uöt16_t
)0x0090Ë

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
uöt16_t
)0x00A0Ë

	)

10758 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

10759 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

10760 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

10761 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

10762 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

10763 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

10764 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

10765 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

10766 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
uöt16_t
)0x0900Ë

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
uöt16_t
)0x0A00Ë

	)

10773 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

10774 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

10775 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

10776 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

10777 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

10778 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

10779 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

10780 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

10781 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
uöt16_t
)0x9000Ë

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
uöt16_t
)0xA000Ë

	)

10786 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

10787 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

10788 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

10789 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

10793 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

10794 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

10795 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

10796 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

10797 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

10798 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

10799 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

10800 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

10801 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
uöt16_t
)0x0009Ë

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
uöt16_t
)0x000AË

	)

10808 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

10809 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

10810 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

10811 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

10812 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

10813 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

10814 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

10815 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

10816 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
uöt16_t
)0x0090Ë

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
uöt16_t
)0x00A0Ë

	)

10823 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

10824 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

10825 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

10826 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

10827 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

10828 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

10829 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

10830 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

10831 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
uöt16_t
)0x0900Ë

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
uöt16_t
)0x0A00Ë

	)

10838 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

10839 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

10840 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

10841 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

10842 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

10843 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

10844 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

10845 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

10846 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
uöt16_t
)0x9000Ë

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
uöt16_t
)0xA000Ë

	)

10851 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

10852 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

10853 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

10854 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

10859 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

10860 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

10861 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

10862 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

10863 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

10864 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

10865 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

10866 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

10867 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
uöt16_t
)0x0009Ë

	)

10873 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

10874 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

10875 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

10876 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

10877 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

10878 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

10879 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

10880 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

10881 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
uöt16_t
)0x0090Ë

	)

10887 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

10888 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

10889 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

10890 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

10891 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

10892 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

10893 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

10894 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

10895 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
uöt16_t
)0x0900Ë

	)

10901 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

10902 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

10903 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

10904 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

10905 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

10906 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

10907 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

10908 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

10909 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
uöt16_t
)0x9000Ë

	)

10913 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

10914 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

10915 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

10916 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

10920 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

10921 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

10922 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

10923 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

10924 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

10925 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

10926 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

10927 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

10928 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
uöt16_t
)0x0008Ë

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
uöt16_t
)0x0009Ë

	)

10934 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

10935 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

10936 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

10937 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

10938 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

10939 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

10940 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

10941 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

10942 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
uöt16_t
)0x0008Ë

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
uöt16_t
)0x0009Ë

	)

10948 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

10949 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

10950 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

10951 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

10952 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

10953 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

10954 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

10955 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

10956 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
uöt16_t
)0x0800Ë

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
uöt16_t
)0x0900Ë

	)

10962 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

10963 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

10964 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

10965 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

10966 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

10967 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

10968 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

10969 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

10970 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
uöt16_t
)0x8000Ë

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
uöt16_t
)0x9000Ë

	)

10973 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

10975 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
uöt32_t
)0x00000001Ë

	)

10976 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
uöt32_t
)0x00000002Ë

	)

10979 #i‡
	`deföed
 (
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

10981 
	#SYSCFG_CFGR2_CLL
 ((
uöt32_t
)0x00000001Ë

	)

10982 
	#SYSCFG_CFGR2_PVDL
 ((
uöt32_t
)0x00000004Ë

	)

10985 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

10986 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

10988 #i‡
	`deföed
(
STM32F413_423xx
)

10990 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
uöt32_t
)0x00000001Ë

	)

10991 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
uöt32_t
)0x00000002Ë

	)

10992 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
uöt32_t
)0x00000004Ë

	)

10993 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
uöt32_t
)0x00000008Ë

	)

10994 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
uöt32_t
)0x00000010Ë

	)

10995 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
uöt32_t
)0x00000020Ë

	)

10996 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
uöt32_t
)0x00000040Ë

	)

10997 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
uöt32_t
)0x00000080Ë

	)

10998 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
uöt32_t
)0x00000100Ë

	)

10999 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
uöt32_t
)0x00000200Ë

	)

11000 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
uöt32_t
)0x00000400Ë

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
uöt32_t
)0x00000800Ë

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
uöt32_t
)0x00001000Ë

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
uöt32_t
)0x00002000Ë

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
uöt32_t
)0x00004000Ë

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
uöt32_t
)0x00008000Ë

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
uöt32_t
)0x00010000Ë

	)

11007 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
uöt32_t
)0x00020000Ë

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
uöt32_t
)0x00040000Ë

	)

11017 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

11018 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

11019 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

11020 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

11021 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

11023 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

11024 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

11025 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

11027 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

11029 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

11030 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

11031 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

11034 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

11035 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

11036 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

11038 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

11039 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

11040 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

11041 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

11043 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

11044 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

11045 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

11046 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

11047 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

11048 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

11049 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

11050 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

11053 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

11054 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

11055 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

11056 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

11058 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

11059 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

11060 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

11061 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

11063 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

11065 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

11066 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

11067 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

11068 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

11069 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

11071 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

11072 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

11073 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

11075 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

11076 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

11079 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

11080 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

11081 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

11082 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

11083 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

11084 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

11085 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

11086 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

11087 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

11088 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

11089 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

11090 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

11091 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

11092 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

11093 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

11096 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

11097 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

11098 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

11099 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

11100 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

11101 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

11102 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

11103 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

11104 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

11105 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

11106 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

11107 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

11110 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

11111 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

11112 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

11113 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

11114 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

11115 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

11116 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

11117 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

11120 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

11121 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

11122 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

11124 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

11125 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

11127 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

11128 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

11129 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

11130 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

11132 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

11134 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

11135 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

11136 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

11138 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

11139 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

11141 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

11142 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

11143 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

11144 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

11146 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

11150 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

11151 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

11152 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

11154 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

11155 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

11156 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

11157 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

11158 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

11160 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

11161 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

11162 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

11164 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

11165 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

11166 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

11167 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

11168 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

11171 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

11172 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

11173 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

11175 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

11176 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

11178 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

11179 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

11180 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

11181 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

11183 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

11185 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

11186 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

11187 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

11189 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

11190 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

11192 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

11193 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

11194 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

11195 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

11197 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

11201 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

11202 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

11203 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

11205 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

11206 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

11207 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

11208 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

11209 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

11211 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

11212 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

11213 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

11215 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

11216 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

11217 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

11218 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

11219 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

11222 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

11223 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

11224 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

11225 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

11226 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

11227 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

11228 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

11229 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

11230 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

11231 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

11232 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

11233 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

11234 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

11235 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

11236 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

11239 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

11242 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

11245 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

11248 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

11251 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

11254 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

11257 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

11260 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

11263 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

11264 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

11265 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

11266 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

11267 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

11268 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

11269 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

11270 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

11271 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

11273 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

11274 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

11275 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

11277 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

11278 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

11279 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

11280 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

11281 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

11282 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

11285 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

11286 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

11287 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

11288 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

11289 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

11290 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

11292 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

11293 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

11294 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

11295 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

11296 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

11297 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

11300 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

11303 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

11304 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

11305 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

11306 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

11307 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

11308 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

11310 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

11317 
	#LPTIM_ISR_CMPM
 ((
uöt32_t
)0x00000001Ë

	)

11318 
	#LPTIM_ISR_ARRM
 ((
uöt32_t
)0x00000002Ë

	)

11319 
	#LPTIM_ISR_EXTTRIG
 ((
uöt32_t
)0x00000004Ë

	)

11320 
	#LPTIM_ISR_CMPOK
 ((
uöt32_t
)0x00000008Ë

	)

11321 
	#LPTIM_ISR_ARROK
 ((
uöt32_t
)0x00000010Ë

	)

11322 
	#LPTIM_ISR_UP
 ((
uöt32_t
)0x00000020Ë

	)

11323 
	#LPTIM_ISR_DOWN
 ((
uöt32_t
)0x00000040Ë

	)

11326 
	#LPTIM_ICR_CMPMCF
 ((
uöt32_t
)0x00000001Ë

	)

11327 
	#LPTIM_ICR_ARRMCF
 ((
uöt32_t
)0x00000002Ë

	)

11328 
	#LPTIM_ICR_EXTTRIGCF
 ((
uöt32_t
)0x00000004Ë

	)

11329 
	#LPTIM_ICR_CMPOKCF
 ((
uöt32_t
)0x00000008Ë

	)

11330 
	#LPTIM_ICR_ARROKCF
 ((
uöt32_t
)0x00000010Ë

	)

11331 
	#LPTIM_ICR_UPCF
 ((
uöt32_t
)0x00000020Ë

	)

11332 
	#LPTIM_ICR_DOWNCF
 ((
uöt32_t
)0x00000040Ë

	)

11335 
	#LPTIM_IER_CMPMIE
 ((
uöt32_t
)0x00000001Ë

	)

11336 
	#LPTIM_IER_ARRMIE
 ((
uöt32_t
)0x00000002Ë

	)

11337 
	#LPTIM_IER_EXTTRIGIE
 ((
uöt32_t
)0x00000004Ë

	)

11338 
	#LPTIM_IER_CMPOKIE
 ((
uöt32_t
)0x00000008Ë

	)

11339 
	#LPTIM_IER_ARROKIE
 ((
uöt32_t
)0x00000010Ë

	)

11340 
	#LPTIM_IER_UPIE
 ((
uöt32_t
)0x00000020Ë

	)

11341 
	#LPTIM_IER_DOWNIE
 ((
uöt32_t
)0x00000040Ë

	)

11344 
	#LPTIM_CFGR_CKSEL
 ((
uöt32_t
)0x00000001Ë

	)

11346 
	#LPTIM_CFGR_CKPOL
 ((
uöt32_t
)0x00000006Ë

	)

11347 
	#LPTIM_CFGR_CKPOL_0
 ((
uöt32_t
)0x00000002Ë

	)

11348 
	#LPTIM_CFGR_CKPOL_1
 ((
uöt32_t
)0x00000004Ë

	)

11350 
	#LPTIM_CFGR_CKFLT
 ((
uöt32_t
)0x00000018Ë

	)

11351 
	#LPTIM_CFGR_CKFLT_0
 ((
uöt32_t
)0x00000008Ë

	)

11352 
	#LPTIM_CFGR_CKFLT_1
 ((
uöt32_t
)0x00000010Ë

	)

11354 
	#LPTIM_CFGR_TRGFLT
 ((
uöt32_t
)0x000000C0Ë

	)

11355 
	#LPTIM_CFGR_TRGFLT_0
 ((
uöt32_t
)0x00000040Ë

	)

11356 
	#LPTIM_CFGR_TRGFLT_1
 ((
uöt32_t
)0x00000080Ë

	)

11358 
	#LPTIM_CFGR_PRESC
 ((
uöt32_t
)0x00000E00Ë

	)

11359 
	#LPTIM_CFGR_PRESC_0
 ((
uöt32_t
)0x00000200Ë

	)

11360 
	#LPTIM_CFGR_PRESC_1
 ((
uöt32_t
)0x00000400Ë

	)

11361 
	#LPTIM_CFGR_PRESC_2
 ((
uöt32_t
)0x00000800Ë

	)

11363 
	#LPTIM_CFGR_TRIGSEL
 ((
uöt32_t
)0x0000E000Ë

	)

11364 
	#LPTIM_CFGR_TRIGSEL_0
 ((
uöt32_t
)0x00002000Ë

	)

11365 
	#LPTIM_CFGR_TRIGSEL_1
 ((
uöt32_t
)0x00004000Ë

	)

11366 
	#LPTIM_CFGR_TRIGSEL_2
 ((
uöt32_t
)0x00008000Ë

	)

11368 
	#LPTIM_CFGR_TRIGEN
 ((
uöt32_t
)0x00060000Ë

	)

11369 
	#LPTIM_CFGR_TRIGEN_0
 ((
uöt32_t
)0x00020000Ë

	)

11370 
	#LPTIM_CFGR_TRIGEN_1
 ((
uöt32_t
)0x00040000Ë

	)

11372 
	#LPTIM_CFGR_TIMOUT
 ((
uöt32_t
)0x00080000Ë

	)

11373 
	#LPTIM_CFGR_WAVE
 ((
uöt32_t
)0x00100000Ë

	)

11374 
	#LPTIM_CFGR_WAVPOL
 ((
uöt32_t
)0x00200000Ë

	)

11375 
	#LPTIM_CFGR_PRELOAD
 ((
uöt32_t
)0x00400000Ë

	)

11376 
	#LPTIM_CFGR_COUNTMODE
 ((
uöt32_t
)0x00800000Ë

	)

11377 
	#LPTIM_CFGR_ENC
 ((
uöt32_t
)0x01000000Ë

	)

11380 
	#LPTIM_CR_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

11381 
	#LPTIM_CR_SNGSTRT
 ((
uöt32_t
)0x00000002Ë

	)

11382 
	#LPTIM_CR_CNTSTRT
 ((
uöt32_t
)0x00000004Ë

	)

11385 
	#LPTIM_CMP_CMP
 ((
uöt32_t
)0x0000FFFFË

	)

11388 
	#LPTIM_ARR_ARR
 ((
uöt32_t
)0x0000FFFFË

	)

11391 
	#LPTIM_CNT_CNT
 ((
uöt32_t
)0x0000FFFFË

	)

11394 
	#LPTIM_OR_OR
 ((
uöt32_t
)0x00000003Ë

	)

11395 
	#LPTIM_OR_OR_0
 ((
uöt32_t
)0x00000001Ë

	)

11396 
	#LPTIM_OR_OR_1
 ((
uöt32_t
)0x00000002Ë

	)

11405 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

11406 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

11407 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

11408 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

11409 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

11410 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

11411 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

11412 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

11413 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

11414 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

11417 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

11420 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

11421 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

11424 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

11425 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

11426 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

11427 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

11428 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

11429 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

11430 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

11431 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

11432 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

11433 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

11434 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

11435 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

11436 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

11437 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

11438 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

11441 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

11442 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

11443 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

11444 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

11445 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

11446 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

11447 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

11449 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

11450 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

11451 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

11453 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

11456 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

11457 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

11458 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

11459 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

11460 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

11461 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

11462 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

11463 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

11464 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

11465 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

11466 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

11467 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

11470 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

11471 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

11472 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

11473 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

11474 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

11475 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

11476 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

11477 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

11478 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

11480 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

11488 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

11489 
	#WWDG_CR_T_0
 ((
uöt8_t
)0x01Ë

	)

11490 
	#WWDG_CR_T_1
 ((
uöt8_t
)0x02Ë

	)

11491 
	#WWDG_CR_T_2
 ((
uöt8_t
)0x04Ë

	)

11492 
	#WWDG_CR_T_3
 ((
uöt8_t
)0x08Ë

	)

11493 
	#WWDG_CR_T_4
 ((
uöt8_t
)0x10Ë

	)

11494 
	#WWDG_CR_T_5
 ((
uöt8_t
)0x20Ë

	)

11495 
	#WWDG_CR_T_6
 ((
uöt8_t
)0x40Ë

	)

11497 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11498 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11499 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11500 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11501 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11502 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11503 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11505 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

11508 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

11509 
	#WWDG_CFR_W_0
 ((
uöt16_t
)0x0001Ë

	)

11510 
	#WWDG_CFR_W_1
 ((
uöt16_t
)0x0002Ë

	)

11511 
	#WWDG_CFR_W_2
 ((
uöt16_t
)0x0004Ë

	)

11512 
	#WWDG_CFR_W_3
 ((
uöt16_t
)0x0008Ë

	)

11513 
	#WWDG_CFR_W_4
 ((
uöt16_t
)0x0010Ë

	)

11514 
	#WWDG_CFR_W_5
 ((
uöt16_t
)0x0020Ë

	)

11515 
	#WWDG_CFR_W_6
 ((
uöt16_t
)0x0040Ë

	)

11517 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11518 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11519 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11520 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11521 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11522 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11523 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11525 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

11526 
	#WWDG_CFR_WDGTB_0
 ((
uöt16_t
)0x0080Ë

	)

11527 
	#WWDG_CFR_WDGTB_1
 ((
uöt16_t
)0x0100Ë

	)

11529 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11530 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11532 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

11535 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

11544 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

11545 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

11548 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

11549 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

11550 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

11551 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

11553 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

11554 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

11555 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

11558 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

11559 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

11560 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

11561 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

11562 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

11563 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

11564 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

11565 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

11566 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11579 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

11591 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

11592 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

11593 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

11594 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

11595 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

11596 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

11597 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

11598 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

11599 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

11600 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

11601 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

11602 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

11603 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

11604 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

11605 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

11606 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

11607 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

11608 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

11609 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

11610 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

11612 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

11613 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

11614 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

11615 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

11616 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

11617 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

11618 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

11621 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

11622 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

11623 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

11624 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

11625 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

11626 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

11627 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

11628 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

11629 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

11630 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

11631 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

11632 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

11633 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

11634 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

11637 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11640 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11643 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

11644 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

11645 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

11646 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

11647 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

11648 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

11649 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

11650 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

11651 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

11652 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

11655 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

11658 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

11659 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

11660 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

11661 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

11662 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

11663 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

11664 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

11665 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

11666 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

11667 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

11668 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

11671 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

11672 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

11675 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

11689 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

11690 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

11691 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

11692 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

11693 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

11694 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

11695 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

11698 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

11699 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

11700 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

11701 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

11702 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

11705 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

11706 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

11709 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

11712 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11715 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11716 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11717 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11718 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11719 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11720 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11721 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11722 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11723 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11724 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

11727 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11730 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11731 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11732 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11733 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11734 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11735 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11736 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11737 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11738 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11739 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

11742 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11745 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11746 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11747 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11748 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11749 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11750 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11751 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11752 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11753 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11754 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

11757 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11764 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

11765 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

11766 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

11767 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

11768 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

11769 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

11772 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

11773 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

11774 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

11777 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

11778 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

11779 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

11782 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

11783 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

11784 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

11787 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

11788 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

11789 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

11792 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11795 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11798 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11801 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11804 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11807 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11814 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

11815 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

11816 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

11817 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

11818 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

11819 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

11820 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

11821 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

11822 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

11824 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

11825 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

11826 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

11827 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

11828 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

11829 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

11832 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

11835 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11838 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

11839 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11842 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11845 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

11846 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11849 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

11852 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11855 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11858 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

11859 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

11866 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

11867 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

11868 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

11869 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

11870 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

11871 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

11872 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

11873 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

11874 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

11875 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

11876 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

11877 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

11878 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

11879 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

11880 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

11881 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

11882 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

11883 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

11884 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

11885 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

11886 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

11887 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

11888 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

11889 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

11890 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

11891 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

11892 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

11893 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

11894 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

11895 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

11896 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

11897 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

11898 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

11899 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

11900 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

11901 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

11902 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

11903 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

11904 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

11907 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11910 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11913 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11916 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11919 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

11920 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

11921 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

11922 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

11924 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

11925 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

11926 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

11927 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

11928 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11929 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

11930 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

11931 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

11932 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

11933 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

11934 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

11935 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11936 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

11937 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

11938 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

11939 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

11940 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

11941 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

11942 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

11943 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

11944 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

11945 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

11946 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

11947 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

11948 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

11949 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

11950 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

11951 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

11952 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

11953 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

11954 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

11955 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

11958 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

11959 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

11960 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

11961 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

11962 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

11963 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

11964 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11965 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

11966 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

11967 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

11968 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

11969 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

11970 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

11971 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

11972 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

11973 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

11974 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

11975 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

11976 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11977 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

11978 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

11979 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

11980 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

11981 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

11984 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

11985 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

11986 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

11987 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

11988 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

11989 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

11990 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

11991 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

11992 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

11993 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

11994 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

11995 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

11996 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

11997 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

11998 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

12001 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

12002 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

12003 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

12004 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

12007 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12010 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12013 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12016 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12026 #ifde‡
USE_STDPERIPH_DRIVER


12027 
	~"°m32f4xx_c⁄f.h
"

12034 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

12036 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

12038 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

12040 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

12042 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

12044 
	#READ_REG
(
REG
Ë((REG))

	)

12046 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

12052 #ifde‡
__˝lu•lus


12053 
	}
}

	@Template/Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h

39 #i‚de‡
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c

317 
	~"°m32f4xx.h
"

338 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
Ë|| deföed(
STM32F413_423xx
)

342 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

346 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

356 #i‡
deföed
(
USE_HSE_BYPASS
)

357 
	#HSE_BYPASS_INPUT_FREQUENCY
 8000000

	)

364 
	#VECT_TAB_OFFSET
 0x00

	)

369 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F469_479xx
)

371 
	#PLL_M
 25

	)

372 #ñi‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed (
STM32F446xx
)

373 
	#PLL_M
 8

	)

374 #ñi‡
deföed
 (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

375 #i‡
deföed
(
USE_HSE_BYPASS
)

376 
	#PLL_M
 8

	)

378 
	#PLL_M
 16

	)

384 
	#PLL_Q
 7

	)

386 #i‡
deföed
(
STM32F446xx
)

388 
	#PLL_R
 7

	)

389 #ñi‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

390 
	#PLL_R
 2

	)

394 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

395 
	#PLL_N
 360

	)

397 
	#PLL_P
 2

	)

400 #i‡
deföed
 (
STM32F40_41xxx
)

401 
	#PLL_N
 336

	)

403 
	#PLL_P
 2

	)

406 #i‡
deföed
(
STM32F401xx
)

407 
	#PLL_N
 336

	)

409 
	#PLL_P
 4

	)

412 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

413 
	#PLL_N
 400

	)

415 
	#PLL_P
 4

	)

436 #i‡
deföed
(
STM32F40_41xxx
)

437 
uöt32_t
 
	gSy°emC‹eClock
 = 168000000;

440 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

441 
uöt32_t
 
	gSy°emC‹eClock
 = 180000000;

444 #i‡
deföed
(
STM32F401xx
)

445 
uöt32_t
 
	gSy°emC‹eClock
 = 84000000;

448 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

449 
uöt32_t
 
	gSy°emC‹eClock
 = 100000000;

452 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

462 
SëSysClock
();

464 #i‡
deföed
(
DATA_IN_ExtSRAM
Ë|| deföed(
DATA_IN_ExtSDRAM
)

465 
Sy°emInô_ExtMemCé
();

483 
	$Sy°emInô
()

486 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

487 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

491 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

494 
RCC
->
CFGR
 = 0x00000000;

497 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

500 
RCC
->
PLLCFGR
 = 0x24003010;

503 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

506 
RCC
->
CIR
 = 0x00000000;

508 #i‡
	`deföed
(
DATA_IN_ExtSRAM
Ë|| deföed(
DATA_IN_ExtSDRAM
)

509 
	`Sy°emInô_ExtMemCé
();

514 
	`SëSysClock
();

517 #ifde‡
VECT_TAB_SRAM


518 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

520 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

522 
	}
}

560 
	$Sy°emC‹eClockUpd©e
()

562 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

563 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

564 
uöt32_t
 
∂Ã
 = 2;

567 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

569 
tmp
)

572 
Sy°emC‹eClock
 = 
HSI_VALUE
;

575 
Sy°emC‹eClock
 = 
HSE_VALUE
;

581 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

582 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

584 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

585 i‡(
∂lsour˚
 != 0)

588 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

593 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

595 #ñi‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

596 #i‡
	`deföed
(
USE_HSE_BYPASS
)

597 i‡(
∂lsour˚
 != 0)

600 
∂lvco
 = (
HSE_BYPASS_INPUT_FREQUENCY
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

603 i‡(
∂lsour˚
 == 0)

606 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

610 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

611 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

613 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

618 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

619 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

620 i‡(
∂lsour˚
 != 0)

623 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

628 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

631 
∂Ã
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

632 
Sy°emC‹eClock
 = 
∂lvco
/
∂Ã
;

636 
Sy°emC‹eClock
 = 
HSI_VALUE
;

641 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

643 
Sy°emC‹eClock
 >>
tmp
;

644 
	}
}

654 
	$SëSysClock
()

656 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)|| deföed(
STM32F469_479xx
)

660 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

663 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

668 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

669 
SèπUpCou¡î
++;

670 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

672 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

674 
HSESètus
 = (
uöt32_t
)0x01;

678 
HSESètus
 = (
uöt32_t
)0x00;

681 i‡(
HSESètus
 =(
uöt32_t
)0x01)

684 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

685 
PWR
->
CR
 |
PWR_CR_VOS
;

688 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

690 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

692 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

695 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

698 #i‡
	`deföed
(
STM32F401xx
Ë|| deföed(
STM32F413_423xx
)

700 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

703 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

706 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F469_479xx
)

708 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

709 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

712 #i‡ 
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

714 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

715 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24Ë| (
PLL_R
 << 28);

719 
RCC
->
CR
 |
RCC_CR_PLLON
;

722 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

726 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

728 
PWR
->
CR
 |
PWR_CR_ODEN
;

729 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

732 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

733 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

737 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

740 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
)

742 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

745 #i‡
	`deföed
(
STM32F413_423xx
)

747 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_3WS
;

750 #i‡
	`deföed
(
STM32F401xx
)

752 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

756 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

757 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

760 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

768 #ñi‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

769 #i‡
	`deföed
(
USE_HSE_BYPASS
)

773 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

776 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
);

781 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

782 
SèπUpCou¡î
++;

783 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

785 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

787 
HSESètus
 = (
uöt32_t
)0x01;

791 
HSESètus
 = (
uöt32_t
)0x00;

794 i‡(
HSESètus
 =(
uöt32_t
)0x01)

797 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

798 
PWR
->
CR
 |
PWR_CR_VOS
;

801 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

804 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

807 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

810 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

811 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

814 
RCC
->
CR
 |
RCC_CR_PLLON
;

817 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

822 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

825 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

826 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

829 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

839 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

840 
PWR
->
CR
 |
PWR_CR_VOS
;

843 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

846 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

849 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

852 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1Ë-1Ë<< 16Ë| (
PLL_Q
 << 24);

855 
RCC
->
CR
 |
RCC_CR_PLLON
;

858 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

863 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

866 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

867 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

870 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

875 
	}
}

876 #i‡
deföed
 (
DATA_IN_ExtSRAM
Ë&& deföed (
DATA_IN_ExtSDRAM
)

877 #i‡
deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
) ||\

878 
deföed
(
STM32F469xx
Ë|| 
	$deföed
(
STM32F479xx
)

887 
	$Sy°emInô_ExtMemCé
()

889 
__IO
 
uöt32_t
 
tmp
 = 0x00;

891 
uöt32_t
 
tm¥eg
 = 0, 
timeout
 = 0xFFFF;

892 
uöt32_t
 
ödex
;

895 
RCC
->
AHB1ENR
 |= 0x000001F8;

898 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

901 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

902 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

904 
GPIOD
->
MODER
 = 0xAAAA0A8A;

906 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

908 
GPIOD
->
OTYPER
 = 0x00000000;

910 
GPIOD
->
PUPDR
 = 0x00000000;

913 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

914 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

916 
GPIOE
->
MODER
 = 0xAAAA828A;

918 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

920 
GPIOE
->
OTYPER
 = 0x00000000;

922 
GPIOE
->
PUPDR
 = 0x00000000;

925 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

926 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

928 
GPIOF
->
MODER
 = 0xAA800AAA;

930 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

932 
GPIOF
->
OTYPER
 = 0x00000000;

934 
GPIOF
->
PUPDR
 = 0x00000000;

937 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

938 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

940 
GPIOG
->
MODER
 = 0xAAAAAAAA;

942 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

944 
GPIOG
->
OTYPER
 = 0x00000000;

946 
GPIOG
->
PUPDR
 = 0x00000000;

949 
GPIOH
->
AFR
[0] = 0x00C0CC00;

950 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

952 
GPIOH
->
MODER
 = 0xAAAA08A0;

954 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

956 
GPIOH
->
OTYPER
 = 0x00000000;

958 
GPIOH
->
PUPDR
 = 0x00000000;

961 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

962 
GPIOI
->
AFR
[1] = 0x00000CC0;

964 
GPIOI
->
MODER
 = 0x0028AAAA;

966 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

968 
GPIOI
->
OTYPER
 = 0x00000000;

970 
GPIOI
->
PUPDR
 = 0x00000000;

974 
RCC
->
AHB3ENR
 |= 0x00000001;

976 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

978 
FMC_B™k5_6
->
SDCR
[0] = 0x000019E4;

979 
FMC_B™k5_6
->
SDTR
[0] = 0x01115351;

983 
FMC_B™k5_6
->
SDCMR
 = 0x00000011;

984 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

985 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

987 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

991 
ödex
 = 0; index<1000; index++);

994 
FMC_B™k5_6
->
SDCMR
 = 0x00000012;

995 
timeout
 = 0xFFFF;

996 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

998 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1002 
FMC_B™k5_6
->
SDCMR
 = 0x00000073;

1003 
timeout
 = 0xFFFF;

1004 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

1006 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1010 
FMC_B™k5_6
->
SDCMR
 = 0x00046014;

1011 
timeout
 = 0xFFFF;

1012 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

1014 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1018 
tm¥eg
 = 
FMC_B™k5_6
->
SDRTR
;

1019 
FMC_B™k5_6
->
SDRTR
 = (
tm¥eg
 | (0x0000027C<<1));

1022 
tm¥eg
 = 
FMC_B™k5_6
->
SDCR
[0];

1023 
FMC_B™k5_6
->
SDCR
[0] = (
tm¥eg
 & 0xFFFFFDFF);

1025 #i‡
	`deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
)

1027 
FMC_B™k1
->
BTCR
[2] = 0x00001011;

1028 
FMC_B™k1
->
BTCR
[3] = 0x00000201;

1029 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1031 #i‡
	`deföed
(
STM32F469xx
Ë|| deföed(
STM32F479xx
)

1033 
FMC_B™k1
->
BTCR
[2] = 0x00001091;

1034 
FMC_B™k1
->
BTCR
[3] = 0x00110212;

1035 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1038 ()(
tmp
);

1039 
	}
}

1041 #ñi‡
deföed
 (
DATA_IN_ExtSRAM
)

1056 
	$Sy°emInô_ExtMemCé
()

1079 
RCC
->
AHB1ENR
 |= 0x00000078;

1082 
GPIOD
->
AFR
[0] = 0x00cc00cc;

1083 
GPIOD
->
AFR
[1] = 0xcccccccc;

1085 
GPIOD
->
MODER
 = 0xaaaa0a0a;

1087 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

1089 
GPIOD
->
OTYPER
 = 0x00000000;

1091 
GPIOD
->
PUPDR
 = 0x00000000;

1094 
GPIOE
->
AFR
[0] = 0xcccccccc;

1095 
GPIOE
->
AFR
[1] = 0xcccccccc;

1097 
GPIOE
->
MODER
 = 0xaaaaaaaa;

1099 
GPIOE
->
OSPEEDR
 = 0xffffffff;

1101 
GPIOE
->
OTYPER
 = 0x00000000;

1103 
GPIOE
->
PUPDR
 = 0x00000000;

1106 
GPIOF
->
AFR
[0] = 0x00cccccc;

1107 
GPIOF
->
AFR
[1] = 0xcccc0000;

1109 
GPIOF
->
MODER
 = 0xaa000aaa;

1111 
GPIOF
->
OSPEEDR
 = 0xff000fff;

1113 
GPIOF
->
OTYPER
 = 0x00000000;

1115 
GPIOF
->
PUPDR
 = 0x00000000;

1118 
GPIOG
->
AFR
[0] = 0x00cccccc;

1119 
GPIOG
->
AFR
[1] = 0x000000c0;

1121 
GPIOG
->
MODER
 = 0x00080aaa;

1123 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

1125 
GPIOG
->
OTYPER
 = 0x00000000;

1127 
GPIOG
->
PUPDR
 = 0x00000000;

1131 
RCC
->
AHB3ENR
 |= 0x00000001;

1133 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1135 
FMC_B™k1
->
BTCR
[2] = 0x00001011;

1136 
FMC_B™k1
->
BTCR
[3] = 0x00000201;

1137 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1140 #i‡
	`deföed
(
STM32F40_41xxx
)

1142 
FSMC_B™k1
->
BTCR
[2] = 0x00001011;

1143 
FSMC_B™k1
->
BTCR
[3] = 0x00000201;

1144 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1201 
	}
}

1202 #ñi‡
deföed
 (
DATA_IN_ExtSDRAM
)

1211 
	$Sy°emInô_ExtMemCé
()

1213 
uöt32_t
 
tm¥eg
 = 0, 
timeout
 = 0xFFFF;

1214 
uöt32_t
 
ödex
;

1218 
RCC
->
AHB1ENR
 |= 0x000001FC;

1221 
GPIOC
->
AFR
[0] = 0x0000000c;

1222 
GPIOC
->
AFR
[1] = 0x00007700;

1224 
GPIOC
->
MODER
 = 0x00a00002;

1226 
GPIOC
->
OSPEEDR
 = 0x00a00002;

1228 
GPIOC
->
OTYPER
 = 0x00000000;

1230 
GPIOC
->
PUPDR
 = 0x00500000;

1233 
GPIOD
->
AFR
[0] = 0x000000CC;

1234 
GPIOD
->
AFR
[1] = 0xCC000CCC;

1236 
GPIOD
->
MODER
 = 0xA02A000A;

1238 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

1240 
GPIOD
->
OTYPER
 = 0x00000000;

1242 
GPIOD
->
PUPDR
 = 0x00000000;

1245 
GPIOE
->
AFR
[0] = 0xC00000CC;

1246 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

1248 
GPIOE
->
MODER
 = 0xAAAA800A;

1250 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

1252 
GPIOE
->
OTYPER
 = 0x00000000;

1254 
GPIOE
->
PUPDR
 = 0x00000000;

1257 
GPIOF
->
AFR
[0] = 0xcccccccc;

1258 
GPIOF
->
AFR
[1] = 0xcccccccc;

1260 
GPIOF
->
MODER
 = 0xAA800AAA;

1262 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

1264 
GPIOF
->
OTYPER
 = 0x00000000;

1266 
GPIOF
->
PUPDR
 = 0x00000000;

1269 
GPIOG
->
AFR
[0] = 0xcccccccc;

1270 
GPIOG
->
AFR
[1] = 0xcccccccc;

1272 
GPIOG
->
MODER
 = 0xaaaaaaaa;

1274 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

1276 
GPIOG
->
OTYPER
 = 0x00000000;

1278 
GPIOG
->
PUPDR
 = 0x00000000;

1281 
GPIOH
->
AFR
[0] = 0x00C0CC00;

1282 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

1284 
GPIOH
->
MODER
 = 0xAAAA08A0;

1286 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

1288 
GPIOH
->
OTYPER
 = 0x00000000;

1290 
GPIOH
->
PUPDR
 = 0x00000000;

1293 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

1294 
GPIOI
->
AFR
[1] = 0x00000CC0;

1296 
GPIOI
->
MODER
 = 0x0028AAAA;

1298 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

1300 
GPIOI
->
OTYPER
 = 0x00000000;

1302 
GPIOI
->
PUPDR
 = 0x00000000;

1306 
RCC
->
AHB3ENR
 |= 0x00000001;

1309 
FMC_B™k5_6
->
SDCR
[0] = 0x000039D0;

1310 
FMC_B™k5_6
->
SDTR
[0] = 0x01115351;

1314 
FMC_B™k5_6
->
SDCMR
 = 0x00000011;

1315 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1316 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1318 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1322 
ödex
 = 0; index<1000; index++);

1325 
FMC_B™k5_6
->
SDCMR
 = 0x00000012;

1326 
timeout
 = 0xFFFF;

1327 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1329 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1333 
FMC_B™k5_6
->
SDCMR
 = 0x00000073;

1334 
timeout
 = 0xFFFF;

1335 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1337 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1341 
FMC_B™k5_6
->
SDCMR
 = 0x00046014;

1342 
timeout
 = 0xFFFF;

1343 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1345 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1349 
tm¥eg
 = 
FMC_B™k5_6
->
SDRTR
;

1350 
FMC_B™k5_6
->
SDRTR
 = (
tm¥eg
 | (0x0000027C<<1));

1353 
tm¥eg
 = 
FMC_B™k5_6
->
SDCR
[0];

1354 
FMC_B™k5_6
->
SDCR
[0] = (
tm¥eg
 & 0xFFFFFDFF);

1380 
	}
}

	@Template/Libraries/CMSIS/Include/arm_common_tables.h

41 #i‚de‡
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¨m_m©h.h
"

46 c⁄° 
uöt16_t
 
¨mBôRevTabÀ
[1024];

47 c⁄° 
q15_t
 
¨mRecùTabÀQ15
[64];

48 c⁄° 
q31_t
 
¨mRecùTabÀQ31
[64];

51 c⁄° 
Êﬂt32_t
 
twiddÀC€f_16
[32];

52 c⁄° 
Êﬂt32_t
 
twiddÀC€f_32
[64];

53 c⁄° 
Êﬂt32_t
 
twiddÀC€f_64
[128];

54 c⁄° 
Êﬂt32_t
 
twiddÀC€f_128
[256];

55 c⁄° 
Êﬂt32_t
 
twiddÀC€f_256
[512];

56 c⁄° 
Êﬂt32_t
 
twiddÀC€f_512
[1024];

57 c⁄° 
Êﬂt32_t
 
twiddÀC€f_1024
[2048];

58 c⁄° 
Êﬂt32_t
 
twiddÀC€f_2048
[4096];

59 c⁄° 
Êﬂt32_t
 
twiddÀC€f_4096
[8192];

60 
	#twiddÀC€f
 
twiddÀC€f_4096


	)

61 c⁄° 
q31_t
 
twiddÀC€f_16_q31
[24];

62 c⁄° 
q31_t
 
twiddÀC€f_32_q31
[48];

63 c⁄° 
q31_t
 
twiddÀC€f_64_q31
[96];

64 c⁄° 
q31_t
 
twiddÀC€f_128_q31
[192];

65 c⁄° 
q31_t
 
twiddÀC€f_256_q31
[384];

66 c⁄° 
q31_t
 
twiddÀC€f_512_q31
[768];

67 c⁄° 
q31_t
 
twiddÀC€f_1024_q31
[1536];

68 c⁄° 
q31_t
 
twiddÀC€f_2048_q31
[3072];

69 c⁄° 
q31_t
 
twiddÀC€f_4096_q31
[6144];

70 c⁄° 
q15_t
 
twiddÀC€f_16_q15
[24];

71 c⁄° 
q15_t
 
twiddÀC€f_32_q15
[48];

72 c⁄° 
q15_t
 
twiddÀC€f_64_q15
[96];

73 c⁄° 
q15_t
 
twiddÀC€f_128_q15
[192];

74 c⁄° 
q15_t
 
twiddÀC€f_256_q15
[384];

75 c⁄° 
q15_t
 
twiddÀC€f_512_q15
[768];

76 c⁄° 
q15_t
 
twiddÀC€f_1024_q15
[1536];

77 c⁄° 
q15_t
 
twiddÀC€f_2048_q15
[3072];

78 c⁄° 
q15_t
 
twiddÀC€f_4096_q15
[6144];

79 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_32
[32];

80 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_64
[64];

81 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_128
[128];

82 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_256
[256];

83 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_512
[512];

84 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_1024
[1024];

85 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_2048
[2048];

86 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
uöt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
uöt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
uöt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
uöt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
uöt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
uöt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
uöt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
uöt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
uöt16_t
)4032)

	)

100 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
uöt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
uöt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
uöt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
uöt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
uöt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
uöt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
uöt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
uöt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
uöt16_t
)4032)

	)

121 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 c⁄° 
Êﬂt32_t
 
söTabÀ_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 c⁄° 
q31_t
 
söTabÀ_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 c⁄° 
q15_t
 
söTabÀ_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@Template/Libraries/CMSIS/Include/arm_const_structs.h

43 #i‚de‡
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¨m_m©h.h
"

47 
	~"¨m_comm⁄_èbÀs.h
"

49 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn16
;

50 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn32
;

51 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn64
;

52 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn128
;

53 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn256
;

54 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn512
;

55 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn1024
;

56 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn2048
;

57 c⁄° 
¨m_cf·_ö°™˚_f32
 
¨m_cf·_sR_f32_Àn4096
;

59 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn16
;

60 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn32
;

61 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn64
;

62 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn128
;

63 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn256
;

64 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn512
;

65 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn1024
;

66 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn2048
;

67 c⁄° 
¨m_cf·_ö°™˚_q31
 
¨m_cf·_sR_q31_Àn4096
;

69 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn16
;

70 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn32
;

71 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn64
;

72 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn128
;

73 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn256
;

74 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn512
;

75 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn1024
;

76 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn2048
;

77 c⁄° 
¨m_cf·_ö°™˚_q15
 
¨m_cf·_sR_q15_Àn4096
;

	@Template/Libraries/CMSIS/Include/arm_math.h

288 #i‚de‡
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

291 
	#__CMSIS_GENERIC


	)

293 #i‡
deföed
(
ARM_MATH_CM7
)

294 
	~"c‹e_cm7.h
"

295 #ñi‡
deföed
 (
ARM_MATH_CM4
)

296 
	~"c‹e_cm4.h
"

297 #ñi‡
deföed
 (
ARM_MATH_CM3
)

298 
	~"c‹e_cm3.h
"

299 #ñi‡
deföed
 (
ARM_MATH_CM0
)

300 
	~"c‹e_cm0.h
"

301 
	#ARM_MATH_CM0_FAMILY


	)

302 #ñi‡
deföed
 (
ARM_MATH_CM0PLUS
)

303 
	~"c‹e_cm0∂us.h
"

304 
	#ARM_MATH_CM0_FAMILY


	)

309 #unde‡
__CMSIS_GENERIC


310 
	~"°rög.h
"

311 
	~"m©h.h
"

312 #ifdef 
__˝lu•lus


322 
	#DELTA_Q31
 (0x100)

	)

323 
	#DELTA_Q15
 0x5

	)

324 
	#INDEX_MASK
 0x0000003F

	)

325 #i‚de‡
PI


326 
	#PI
 3.14159265358979f

	)

333 
	#FAST_MATH_TABLE_SIZE
 512

	)

334 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

335 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

336 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

337 
	#TABLE_SIZE
 256

	)

338 
	#TABLE_SPACING_Q31
 0x400000

	)

339 
	#TABLE_SPACING_Q15
 0x80

	)

346 
	#INPUT_SPACING
 0xB60B61

	)

351 #i‚de‡
UNALIGNED_SUPPORT_DISABLE


352 
	#ALIGN4


	)

354 #i‡
deföed
 (
__GNUC__
)

355 
	#ALIGN4
 
	`__©åibuã__
((
	`Æig√d
(4)))

	)

357 
	#ALIGN4
 
	`__Æign
(4)

	)

367 
ARM_MATH_SUCCESS
 = 0,

368 
ARM_MATH_ARGUMENT_ERROR
 = -1,

369 
ARM_MATH_LENGTH_ERROR
 = -2,

370 
ARM_MATH_SIZE_MISMATCH
 = -3,

371 
ARM_MATH_NANINF
 = -4,

372 
ARM_MATH_SINGULAR
 = -5,

373 
ARM_MATH_TEST_FAILURE
 = -6

374 } 
	t¨m_°©us
;

379 
öt8_t
 
	tq7_t
;

384 
öt16_t
 
	tq15_t
;

389 
öt32_t
 
	tq31_t
;

394 
öt64_t
 
	tq63_t
;

399 
	tÊﬂt32_t
;

404 
	tÊﬂt64_t
;

409 #i‡
deföed
 
__CC_ARM


410 
	#__SIMD32_TYPE
 
öt32_t
 
__∑cked


	)

411 
	#CMSIS_UNUSED
 
	`__©åibuã__
((
unu£d
))

	)

412 #ñi‡
deföed
 
__ICCARM__


413 
	#__SIMD32_TYPE
 
öt32_t
 
__∑cked


	)

414 
	#CMSIS_UNUSED


	)

415 #ñi‡
deföed
 
__GNUC__


416 
	#__SIMD32_TYPE
 
öt32_t


	)

417 
	#CMSIS_UNUSED
 
	`__©åibuã__
((
unu£d
))

	)

418 #ñi‡
deföed
 
__CSMC__


419 
	#__SIMD32_TYPE
 
öt32_t


	)

420 
	#CMSIS_UNUSED


	)

421 #ñi‡
deföed
 
__TASKING__


422 
	#__SIMD32_TYPE
 
__u«lig√d
 
öt32_t


	)

423 
	#CMSIS_UNUSED


	)

425 #îr‹ 
Unknown
 
compûî


428 
	#__SIMD32
(
addr
Ë(*(
__SIMD32_TYPE
 **Ë& (addr))

	)

429 
	#__SIMD32_CONST
(
addr
Ë((
__SIMD32_TYPE
 *)◊ddr))

	)

431 
	#_SIMD32_OFFSET
(
addr
Ë(*(
__SIMD32_TYPE
 *Ë◊ddr))

	)

433 
	#__SIMD64
(
addr
Ë(*(
öt64_t
 **Ë& (addr))

	)

435 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0_FAMILY
)

439 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1Ë<< 0Ë& (öt32_t)0x0000FFFFË| \

	)

440 (((
öt32_t
)(
ARG2
Ë<< 
ARG3
) & (int32_t)0xFFFF0000) )

441 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1Ë<< 0Ë& (öt32_t)0xFFFF0000Ë| \

	)

442 (((
öt32_t
)(
ARG2
Ë>> 
ARG3
) & (int32_t)0x0000FFFF) )

450 #i‚de‡
ARM_MATH_BIG_ENDIAN


452 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v0Ë<< 0Ë& (öt32_t)0x000000FFË| \

	)

453 (((
öt32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

454 (((
öt32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

455 (((
öt32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

458 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v3Ë<< 0Ë& (öt32_t)0x000000FFË| \

	)

459 (((
öt32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

460 (((
öt32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

461 (((
öt32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

469 
__INLINE
 
q31_t
 
˛ù_q63_to_q31
(

470 
q63_t
 
x
)

472  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

473 ((0x7FFFFFFF ^ ((
q31_t
Ë(
x
 >> 63)))) : (q31_t) x;

479 
__INLINE
 
q15_t
 
˛ù_q63_to_q15
(

480 
q63_t
 
x
)

482  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

483 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 63)))) : (q15_t) (x >> 15);

489 
__INLINE
 
q7_t
 
˛ù_q31_to_q7
(

490 
q31_t
 
x
)

492  ((
q31_t
Ë(
x
 >> 24) != ((q31_t) x >> 23)) ?

493 ((0x7F ^ ((
q7_t
Ë(
x
 >> 31)))) : (q7_t) x;

499 
__INLINE
 
q15_t
 
˛ù_q31_to_q15
(

500 
q31_t
 
x
)

502  ((
q31_t
Ë(
x
 >> 16) != ((q31_t) x >> 15)) ?

503 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 31)))) : (q15_t) x;

510 
__INLINE
 
q63_t
 
mu…32x64
(

511 
q63_t
 
x
,

512 
q31_t
 
y
)

514  ((((
q63_t
Ë(
x
 & 0x00000000FFFFFFFFË* 
y
) >> 32) +

515 (((
q63_t
Ë(
x
 >> 32Ë* 
y
)));

524 #i‡
deföed
 (
ARM_MATH_CM0_FAMILY
Ë&& ((deföed (
__ICCARM__
)) )

526 
__INLINE
 
uöt32_t
 
__CLZ
(

527 
q31_t
 
d©a
);

530 
__INLINE
 
uöt32_t
 
__CLZ
(

531 
q31_t
 
d©a
)

533 
uöt32_t
 
cou¡
 = 0;

534 
uöt32_t
 
mask
 = 0x80000000;

536 (
d©a
 & 
mask
) == 0)

538 
cou¡
 += 1u;

539 
mask
 = mask >> 1u;

542  (
cou¡
);

552 
__INLINE
 
uöt32_t
 
¨m_ªcù_q31
(

553 
q31_t
 
ö
,

554 
q31_t
 * 
d°
,

555 
q31_t
 * 
pRecùTabÀ
)

558 
uöt32_t
 
out
, 
ãmpVÆ
;

559 
uöt32_t
 
ödex
, 
i
;

560 
uöt32_t
 
signBôs
;

562 if(
ö
 > 0)

564 
signBôs
 = 
__CLZ
(
ö
) - 1;

568 
signBôs
 = 
__CLZ
(-
ö
) - 1;

572 
ö
 = i¿<< 
signBôs
;

575 
ödex
 = (
uöt32_t
Ë(
ö
 >> 24u);

576 
ödex
 = (ödex & 
INDEX_MASK
);

579 
out
 = 
pRecùTabÀ
[
ödex
];

583 
i
 = 0u; i < 2u; i++)

585 
ãmpVÆ
 = (
q31_t
Ë(((
q63_t
Ë
ö
 * 
out
) >> 31u);

586 
ãmpVÆ
 = 0x7FFFFFFF -ÅempVal;

589 
out
 = (
q31_t
Ë
˛ù_q63_to_q31
(((
q63_t
Ëouà* 
ãmpVÆ
) >> 30u);

593 *
d°
 = 
out
;

596  (
signBôs
 + 1u);

603 
__INLINE
 
uöt32_t
 
¨m_ªcù_q15
(

604 
q15_t
 
ö
,

605 
q15_t
 * 
d°
,

606 
q15_t
 * 
pRecùTabÀ
)

609 
uöt32_t
 
out
 = 0, 
ãmpVÆ
 = 0;

610 
uöt32_t
 
ödex
 = 0, 
i
 = 0;

611 
uöt32_t
 
signBôs
 = 0;

613 if(
ö
 > 0)

615 
signBôs
 = 
__CLZ
(
ö
) - 17;

619 
signBôs
 = 
__CLZ
(-
ö
) - 17;

623 
ö
 = i¿<< 
signBôs
;

626 
ödex
 = 
ö
 >> 8;

627 
ödex
 = (ödex & 
INDEX_MASK
);

630 
out
 = 
pRecùTabÀ
[
ödex
];

634 
i
 = 0; i < 2; i++)

636 
ãmpVÆ
 = (
q15_t
Ë(((
q31_t
Ë
ö
 * 
out
) >> 15);

637 
ãmpVÆ
 = 0x7FFF -ÅempVal;

639 
out
 = (
q15_t
Ë(((
q31_t
Ëouà* 
ãmpVÆ
) >> 14);

643 *
d°
 = 
out
;

646  (
signBôs
 + 1);

654 #i‡
deföed
(
ARM_MATH_CM0_FAMILY
)

656 
__INLINE
 
q31_t
 
__SSAT
(

657 
q31_t
 
x
,

658 
uöt32_t
 
y
)

660 
öt32_t
 
posMax
, 
√gMö
;

661 
uöt32_t
 
i
;

663 
posMax
 = 1;

664 
i
 = 0; i < (
y
 - 1); i++)

666 
posMax
 =ÖosMax * 2;

669 if(
x
 > 0)

671 
posMax
 = (posMax - 1);

673 if(
x
 > 
posMax
)

675 
x
 = 
posMax
;

680 
√gMö
 = -
posMax
;

682 if(
x
 < 
√gMö
)

684 
x
 = 
√gMö
;

687  (
x
);

699 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0_FAMILY
)

704 
__INLINE
 
q31_t
 
__QADD8
(

705 
q31_t
 
x
,

706 
q31_t
 
y
)

709 
q31_t
 
sum
;

710 
q7_t
 
r
, 
s
, 
t
, 
u
;

712 
r
 = (
q7_t
Ë
x
;

713 
s
 = (
q7_t
Ë
y
;

715 
r
 = 
__SSAT
((
q31_t
Ë‘ + 
s
), 8);

716 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë+ ((
y
 << 16) >> 24))), 8);

717 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë+ ((
y
 << 8) >> 24))), 8);

718 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë+ (
y
 >> 24))), 8);

720 
sum
 =

721 (((
q31_t
Ë
u
 << 24Ë& 0xFF000000Ë| (((q31_tË
t
 << 16) & 0x00FF0000) |

722 (((
q31_t
Ë
s
 << 8Ë& 0x0000FF00Ë| (
r
 & 0x000000FF);

724  
sum
;

731 
__INLINE
 
q31_t
 
__QSUB8
(

732 
q31_t
 
x
,

733 
q31_t
 
y
)

736 
q31_t
 
sum
;

737 
q31_t
 
r
, 
s
, 
t
, 
u
;

739 
r
 = (
q7_t
Ë
x
;

740 
s
 = (
q7_t
Ë
y
;

742 
r
 = 
__SSAT
(‘ - 
s
), 8);

743 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë- ((
y
 << 16) >> 24))), 8) << 8;

744 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë- ((
y
 << 8) >> 24))), 8) << 16;

745 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë- (
y
 >> 24))), 8) << 24;

747 
sum
 =

748 (
u
 & 0xFF000000Ë| (
t
 & 0x00FF0000Ë| (
s
 & 0x0000FF00Ë| (
r
 &

751  
sum
;

761 
__INLINE
 
q31_t
 
__QADD16
(

762 
q31_t
 
x
,

763 
q31_t
 
y
)

766 
q31_t
 
sum
;

767 
q31_t
 
r
, 
s
;

769 
r
 = (
q15_t
Ë
x
;

770 
s
 = (
q15_t
Ë
y
;

772 
r
 = 
__SSAT
‘ + 
s
, 16);

773 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë+ (
y
 >> 16))), 16) << 16;

775 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

777  
sum
;

784 
__INLINE
 
q31_t
 
__SHADD16
(

785 
q31_t
 
x
,

786 
q31_t
 
y
)

789 
q31_t
 
sum
;

790 
q31_t
 
r
, 
s
;

792 
r
 = (
q15_t
Ë
x
;

793 
s
 = (
q15_t
Ë
y
;

795 
r
 = (‘ >> 1Ë+ (
s
 >> 1));

796 
s
 = ((
q31_t
Ë((
x
 >> 17Ë+ (
y
 >> 17))) << 16;

798 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

800  
sum
;

807 
__INLINE
 
q31_t
 
__QSUB16
(

808 
q31_t
 
x
,

809 
q31_t
 
y
)

812 
q31_t
 
sum
;

813 
q31_t
 
r
, 
s
;

815 
r
 = (
q15_t
Ë
x
;

816 
s
 = (
q15_t
Ë
y
;

818 
r
 = 
__SSAT
‘ - 
s
, 16);

819 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë- (
y
 >> 16))), 16) << 16;

821 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

823  
sum
;

829 
__INLINE
 
q31_t
 
__SHSUB16
(

830 
q31_t
 
x
,

831 
q31_t
 
y
)

834 
q31_t
 
diff
;

835 
q31_t
 
r
, 
s
;

837 
r
 = (
q15_t
Ë
x
;

838 
s
 = (
q15_t
Ë
y
;

840 
r
 = (‘ >> 1Ë- (
s
 >> 1));

841 
s
 = (((
x
 >> 17Ë- (
y
 >> 17)) << 16);

843 
diff
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

845  
diff
;

851 
__INLINE
 
q31_t
 
__QASX
(

852 
q31_t
 
x
,

853 
q31_t
 
y
)

856 
q31_t
 
sum
 = 0;

858 
sum
 =

859 ((
sum
 +

860 
˛ù_q31_to_q15
((
q31_t
Ë((
q15_t
Ë(
x
 >> 16Ë+ (q15_tË
y
))) << 16) +

861 
˛ù_q31_to_q15
((
q31_t
Ë((
q15_t
Ë
x
 - (q15_tË(
y
 >> 16)));

863  
sum
;

869 
__INLINE
 
q31_t
 
__SHASX
(

870 
q31_t
 
x
,

871 
q31_t
 
y
)

874 
q31_t
 
sum
;

875 
q31_t
 
r
, 
s
;

877 
r
 = (
q15_t
Ë
x
;

878 
s
 = (
q15_t
Ë
y
;

880 
r
 = (‘ >> 1Ë- (
y
 >> 17));

881 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

883 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

885  
sum
;

892 
__INLINE
 
q31_t
 
__QSAX
(

893 
q31_t
 
x
,

894 
q31_t
 
y
)

897 
q31_t
 
sum
 = 0;

899 
sum
 =

900 ((
sum
 +

901 
˛ù_q31_to_q15
((
q31_t
Ë((
q15_t
Ë(
x
 >> 16Ë- (q15_tË
y
))) << 16) +

902 
˛ù_q31_to_q15
((
q31_t
Ë((
q15_t
Ë
x
 + (q15_tË(
y
 >> 16)));

904  
sum
;

910 
__INLINE
 
q31_t
 
__SHSAX
(

911 
q31_t
 
x
,

912 
q31_t
 
y
)

915 
q31_t
 
sum
;

916 
q31_t
 
r
, 
s
;

918 
r
 = (
q15_t
Ë
x
;

919 
s
 = (
q15_t
Ë
y
;

921 
r
 = (‘ >> 1Ë+ (
y
 >> 17));

922 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

924 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

926  
sum
;

932 
__INLINE
 
q31_t
 
__SMUSDX
(

933 
q31_t
 
x
,

934 
q31_t
 
y
)

937  ((
q31_t
Ë(((
q15_t
Ë
x
 * (q15_tË(
y
 >> 16)) -

938 ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË
y
)));

944 
__INLINE
 
q31_t
 
__SMUADX
(

945 
q31_t
 
x
,

946 
q31_t
 
y
)

949  ((
q31_t
Ë(((
q15_t
Ë
x
 * (q15_tË(
y
 >> 16)) +

950 ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË
y
)));

956 
__INLINE
 
q31_t
 
__QADD
(

957 
q31_t
 
x
,

958 
q31_t
 
y
)

960  
˛ù_q63_to_q31
((
q63_t
Ë
x
 + 
y
);

966 
__INLINE
 
q31_t
 
__QSUB
(

967 
q31_t
 
x
,

968 
q31_t
 
y
)

970  
˛ù_q63_to_q31
((
q63_t
Ë
x
 - 
y
);

976 
__INLINE
 
q31_t
 
__SMLAD
(

977 
q31_t
 
x
,

978 
q31_t
 
y
,

979 
q31_t
 
sum
)

982  (
sum
 + ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË(
y
 >> 16)) +

983 ((
q15_t
Ë
x
 * (q15_tË
y
));

989 
__INLINE
 
q31_t
 
__SMLADX
(

990 
q31_t
 
x
,

991 
q31_t
 
y
,

992 
q31_t
 
sum
)

995  (
sum
 + ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË(
y
)) +

996 ((
q15_t
Ë
x
 * (q15_tË(
y
 >> 16)));

1002 
__INLINE
 
q31_t
 
__SMLSDX
(

1003 
q31_t
 
x
,

1004 
q31_t
 
y
,

1005 
q31_t
 
sum
)

1008  (
sum
 - ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË(
y
)) +

1009 ((
q15_t
Ë
x
 * (q15_tË(
y
 >> 16)));

1015 
__INLINE
 
q63_t
 
__SMLALD
(

1016 
q31_t
 
x
,

1017 
q31_t
 
y
,

1018 
q63_t
 
sum
)

1021  (
sum
 + ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË(
y
 >> 16)) +

1022 ((
q15_t
Ë
x
 * (q15_tË
y
));

1028 
__INLINE
 
q63_t
 
__SMLALDX
(

1029 
q31_t
 
x
,

1030 
q31_t
 
y
,

1031 
q63_t
 
sum
)

1034  (
sum
 + ((
q15_t
Ë(
x
 >> 16Ë* (q15_tË
y
)) +

1035 ((
q15_t
Ë
x
 * (q15_tË(
y
 >> 16));

1041 
__INLINE
 
q31_t
 
__SMUAD
(

1042 
q31_t
 
x
,

1043 
q31_t
 
y
)

1046  (((
x
 >> 16Ë* (
y
 >> 16)) +

1047 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

1053 
__INLINE
 
q31_t
 
__SMUSD
(

1054 
q31_t
 
x
,

1055 
q31_t
 
y
)

1058  (-((
x
 >> 16Ë* (
y
 >> 16)) +

1059 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

1066 
__INLINE
 
q31_t
 
__SXTB16
(

1067 
q31_t
 
x
)

1070  ((((
x
 << 24) >> 24) & 0x0000FFFF) |

1071 (((
x
 << 8) >> 8) & 0xFFFF0000));

1083 
uöt16_t
 
numT≠s
;

1084 
q7_t
 *
pSèã
;

1085 
q7_t
 *
pC€ffs
;

1086 } 
	t¨m_fú_ö°™˚_q7
;

1093 
uöt16_t
 
numT≠s
;

1094 
q15_t
 *
pSèã
;

1095 
q15_t
 *
pC€ffs
;

1096 } 
	t¨m_fú_ö°™˚_q15
;

1103 
uöt16_t
 
numT≠s
;

1104 
q31_t
 *
pSèã
;

1105 
q31_t
 *
pC€ffs
;

1106 } 
	t¨m_fú_ö°™˚_q31
;

1113 
uöt16_t
 
numT≠s
;

1114 
Êﬂt32_t
 *
pSèã
;

1115 
Êﬂt32_t
 *
pC€ffs
;

1116 } 
	t¨m_fú_ö°™˚_f32
;

1127 
¨m_fú_q7
(

1128 c⁄° 
¨m_fú_ö°™˚_q7
 * 
S
,

1129 
q7_t
 * 
pSrc
,

1130 
q7_t
 * 
pD°
,

1131 
uöt32_t
 
blockSize
);

1143 
¨m_fú_öô_q7
(

1144 
¨m_fú_ö°™˚_q7
 * 
S
,

1145 
uöt16_t
 
numT≠s
,

1146 
q7_t
 * 
pC€ffs
,

1147 
q7_t
 * 
pSèã
,

1148 
uöt32_t
 
blockSize
);

1159 
¨m_fú_q15
(

1160 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1161 
q15_t
 * 
pSrc
,

1162 
q15_t
 * 
pD°
,

1163 
uöt32_t
 
blockSize
);

1173 
¨m_fú_Á°_q15
(

1174 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1175 
q15_t
 * 
pSrc
,

1176 
q15_t
 * 
pD°
,

1177 
uöt32_t
 
blockSize
);

1190 
¨m_°©us
 
¨m_fú_öô_q15
(

1191 
¨m_fú_ö°™˚_q15
 * 
S
,

1192 
uöt16_t
 
numT≠s
,

1193 
q15_t
 * 
pC€ffs
,

1194 
q15_t
 * 
pSèã
,

1195 
uöt32_t
 
blockSize
);

1205 
¨m_fú_q31
(

1206 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1207 
q31_t
 * 
pSrc
,

1208 
q31_t
 * 
pD°
,

1209 
uöt32_t
 
blockSize
);

1219 
¨m_fú_Á°_q31
(

1220 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1221 
q31_t
 * 
pSrc
,

1222 
q31_t
 * 
pD°
,

1223 
uöt32_t
 
blockSize
);

1234 
¨m_fú_öô_q31
(

1235 
¨m_fú_ö°™˚_q31
 * 
S
,

1236 
uöt16_t
 
numT≠s
,

1237 
q31_t
 * 
pC€ffs
,

1238 
q31_t
 * 
pSèã
,

1239 
uöt32_t
 
blockSize
);

1249 
¨m_fú_f32
(

1250 c⁄° 
¨m_fú_ö°™˚_f32
 * 
S
,

1251 
Êﬂt32_t
 * 
pSrc
,

1252 
Êﬂt32_t
 * 
pD°
,

1253 
uöt32_t
 
blockSize
);

1264 
¨m_fú_öô_f32
(

1265 
¨m_fú_ö°™˚_f32
 * 
S
,

1266 
uöt16_t
 
numT≠s
,

1267 
Êﬂt32_t
 * 
pC€ffs
,

1268 
Êﬂt32_t
 * 
pSèã
,

1269 
uöt32_t
 
blockSize
);

1277 
öt8_t
 
numSèges
;

1278 
q15_t
 *
pSèã
;

1279 
q15_t
 *
pC€ffs
;

1280 
öt8_t
 
po°Shi·
;

1282 } 
	t¨m_biquad_ˇsd_df1_ö°_q15
;

1290 
uöt32_t
 
numSèges
;

1291 
q31_t
 *
pSèã
;

1292 
q31_t
 *
pC€ffs
;

1293 
uöt8_t
 
po°Shi·
;

1295 } 
	t¨m_biquad_ˇsd_df1_ö°_q31
;

1302 
uöt32_t
 
numSèges
;

1303 
Êﬂt32_t
 *
pSèã
;

1304 
Êﬂt32_t
 *
pC€ffs
;

1307 } 
	t¨m_biquad_ˇsd_df1_ö°_f32
;

1320 
¨m_biquad_ˇsˇde_df1_q15
(

1321 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1322 
q15_t
 * 
pSrc
,

1323 
q15_t
 * 
pD°
,

1324 
uöt32_t
 
blockSize
);

1336 
¨m_biquad_ˇsˇde_df1_öô_q15
(

1337 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1338 
uöt8_t
 
numSèges
,

1339 
q15_t
 * 
pC€ffs
,

1340 
q15_t
 * 
pSèã
,

1341 
öt8_t
 
po°Shi·
);

1353 
¨m_biquad_ˇsˇde_df1_Á°_q15
(

1354 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1355 
q15_t
 * 
pSrc
,

1356 
q15_t
 * 
pD°
,

1357 
uöt32_t
 
blockSize
);

1369 
¨m_biquad_ˇsˇde_df1_q31
(

1370 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1371 
q31_t
 * 
pSrc
,

1372 
q31_t
 * 
pD°
,

1373 
uöt32_t
 
blockSize
);

1384 
¨m_biquad_ˇsˇde_df1_Á°_q31
(

1385 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1386 
q31_t
 * 
pSrc
,

1387 
q31_t
 * 
pD°
,

1388 
uöt32_t
 
blockSize
);

1400 
¨m_biquad_ˇsˇde_df1_öô_q31
(

1401 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1402 
uöt8_t
 
numSèges
,

1403 
q31_t
 * 
pC€ffs
,

1404 
q31_t
 * 
pSèã
,

1405 
öt8_t
 
po°Shi·
);

1416 
¨m_biquad_ˇsˇde_df1_f32
(

1417 c⁄° 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1418 
Êﬂt32_t
 * 
pSrc
,

1419 
Êﬂt32_t
 * 
pD°
,

1420 
uöt32_t
 
blockSize
);

1431 
¨m_biquad_ˇsˇde_df1_öô_f32
(

1432 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1433 
uöt8_t
 
numSèges
,

1434 
Êﬂt32_t
 * 
pC€ffs
,

1435 
Êﬂt32_t
 * 
pSèã
);

1444 
uöt16_t
 
numRows
;

1445 
uöt16_t
 
numCﬁs
;

1446 
Êﬂt32_t
 *
pD©a
;

1447 } 
	t¨m_m©rix_ö°™˚_f32
;

1456 
uöt16_t
 
numRows
;

1457 
uöt16_t
 
numCﬁs
;

1458 
Êﬂt64_t
 *
pD©a
;

1459 } 
	t¨m_m©rix_ö°™˚_f64
;

1467 
uöt16_t
 
numRows
;

1468 
uöt16_t
 
numCﬁs
;

1469 
q15_t
 *
pD©a
;

1471 } 
	t¨m_m©rix_ö°™˚_q15
;

1479 
uöt16_t
 
numRows
;

1480 
uöt16_t
 
numCﬁs
;

1481 
q31_t
 *
pD©a
;

1483 } 
	t¨m_m©rix_ö°™˚_q31
;

1496 
¨m_°©us
 
¨m_m©_add_f32
(

1497 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1498 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1499 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1510 
¨m_°©us
 
¨m_m©_add_q15
(

1511 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1512 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1513 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1524 
¨m_°©us
 
¨m_m©_add_q31
(

1525 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1526 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1527 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1538 
¨m_°©us
 
¨m_m©_cm∂x_mu…_f32
(

1539 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1540 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1541 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1552 
¨m_°©us
 
¨m_m©_cm∂x_mu…_q15
(

1553 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1554 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1555 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1556 
q15_t
 * 
pS¸©ch
);

1567 
¨m_°©us
 
¨m_m©_cm∂x_mu…_q31
(

1568 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1569 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1570 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1581 
¨m_°©us
 
¨m_m©_å™s_f32
(

1582 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1583 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1594 
¨m_°©us
 
¨m_m©_å™s_q15
(

1595 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1596 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1606 
¨m_°©us
 
¨m_m©_å™s_q31
(

1607 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1608 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1620 
¨m_°©us
 
¨m_m©_mu…_f32
(

1621 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1622 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1623 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1635 
¨m_°©us
 
¨m_m©_mu…_q15
(

1636 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1637 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1638 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1639 
q15_t
 * 
pSèã
);

1651 
¨m_°©us
 
¨m_m©_mu…_Á°_q15
(

1652 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1653 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1654 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1655 
q15_t
 * 
pSèã
);

1666 
¨m_°©us
 
¨m_m©_mu…_q31
(

1667 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1668 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1669 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1680 
¨m_°©us
 
¨m_m©_mu…_Á°_q31
(

1681 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1682 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1683 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1695 
¨m_°©us
 
¨m_m©_sub_f32
(

1696 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1697 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1698 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1709 
¨m_°©us
 
¨m_m©_sub_q15
(

1710 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1711 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1712 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1723 
¨m_°©us
 
¨m_m©_sub_q31
(

1724 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1725 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1726 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1737 
¨m_°©us
 
¨m_m©_sˇÀ_f32
(

1738 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1739 
Êﬂt32_t
 
sˇÀ
,

1740 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1752 
¨m_°©us
 
¨m_m©_sˇÀ_q15
(

1753 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1754 
q15_t
 
sˇÀFø˘
,

1755 
öt32_t
 
shi·
,

1756 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1768 
¨m_°©us
 
¨m_m©_sˇÀ_q31
(

1769 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1770 
q31_t
 
sˇÀFø˘
,

1771 
öt32_t
 
shi·
,

1772 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1784 
¨m_m©_öô_q31
(

1785 
¨m_m©rix_ö°™˚_q31
 * 
S
,

1786 
uöt16_t
 
nRows
,

1787 
uöt16_t
 
nCﬁumns
,

1788 
q31_t
 * 
pD©a
);

1799 
¨m_m©_öô_q15
(

1800 
¨m_m©rix_ö°™˚_q15
 * 
S
,

1801 
uöt16_t
 
nRows
,

1802 
uöt16_t
 
nCﬁumns
,

1803 
q15_t
 * 
pD©a
);

1814 
¨m_m©_öô_f32
(

1815 
¨m_m©rix_ö°™˚_f32
 * 
S
,

1816 
uöt16_t
 
nRows
,

1817 
uöt16_t
 
nCﬁumns
,

1818 
Êﬂt32_t
 * 
pD©a
);

1827 
q15_t
 
A0
;

1828 #ifde‡
ARM_MATH_CM0_FAMILY


1829 
q15_t
 
A1
;

1830 
q15_t
 
A2
;

1832 
q31_t
 
A1
;

1834 
q15_t
 
°©e
[3];

1835 
q15_t
 
Kp
;

1836 
q15_t
 
Ki
;

1837 
q15_t
 
Kd
;

1838 } 
	t¨m_pid_ö°™˚_q15
;

1845 
q31_t
 
A0
;

1846 
q31_t
 
A1
;

1847 
q31_t
 
A2
;

1848 
q31_t
 
°©e
[3];

1849 
q31_t
 
Kp
;

1850 
q31_t
 
Ki
;

1851 
q31_t
 
Kd
;

1853 } 
	t¨m_pid_ö°™˚_q31
;

1860 
Êﬂt32_t
 
A0
;

1861 
Êﬂt32_t
 
A1
;

1862 
Êﬂt32_t
 
A2
;

1863 
Êﬂt32_t
 
°©e
[3];

1864 
Êﬂt32_t
 
Kp
;

1865 
Êﬂt32_t
 
Ki
;

1866 
Êﬂt32_t
 
Kd
;

1867 } 
	t¨m_pid_ö°™˚_f32
;

1877 
¨m_pid_öô_f32
(

1878 
¨m_pid_ö°™˚_f32
 * 
S
,

1879 
öt32_t
 
ª£tSèãFœg
);

1886 
¨m_pid_ª£t_f32
(

1887 
¨m_pid_ö°™˚_f32
 * 
S
);

1896 
¨m_pid_öô_q31
(

1897 
¨m_pid_ö°™˚_q31
 * 
S
,

1898 
öt32_t
 
ª£tSèãFœg
);

1907 
¨m_pid_ª£t_q31
(

1908 
¨m_pid_ö°™˚_q31
 * 
S
);

1916 
¨m_pid_öô_q15
(

1917 
¨m_pid_ö°™˚_q15
 * 
S
,

1918 
öt32_t
 
ª£tSèãFœg
);

1925 
¨m_pid_ª£t_q15
(

1926 
¨m_pid_ö°™˚_q15
 * 
S
);

1934 
uöt32_t
 
nVÆues
;

1935 
Êﬂt32_t
 
x1
;

1936 
Êﬂt32_t
 
xS∑cög
;

1937 
Êﬂt32_t
 *
pYD©a
;

1938 } 
	t¨m_löór_öãΩ_ö°™˚_f32
;

1946 
uöt16_t
 
numRows
;

1947 
uöt16_t
 
numCﬁs
;

1948 
Êﬂt32_t
 *
pD©a
;

1949 } 
	t¨m_bûöór_öãΩ_ö°™˚_f32
;

1957 
uöt16_t
 
numRows
;

1958 
uöt16_t
 
numCﬁs
;

1959 
q31_t
 *
pD©a
;

1960 } 
	t¨m_bûöór_öãΩ_ö°™˚_q31
;

1968 
uöt16_t
 
numRows
;

1969 
uöt16_t
 
numCﬁs
;

1970 
q15_t
 *
pD©a
;

1971 } 
	t¨m_bûöór_öãΩ_ö°™˚_q15
;

1979 
uöt16_t
 
numRows
;

1980 
uöt16_t
 
numCﬁs
;

1981 
q7_t
 *
pD©a
;

1982 } 
	t¨m_bûöór_öãΩ_ö°™˚_q7
;

1994 
¨m_mu…_q7
(

1995 
q7_t
 * 
pSrcA
,

1996 
q7_t
 * 
pSrcB
,

1997 
q7_t
 * 
pD°
,

1998 
uöt32_t
 
blockSize
);

2009 
¨m_mu…_q15
(

2010 
q15_t
 * 
pSrcA
,

2011 
q15_t
 * 
pSrcB
,

2012 
q15_t
 * 
pD°
,

2013 
uöt32_t
 
blockSize
);

2024 
¨m_mu…_q31
(

2025 
q31_t
 * 
pSrcA
,

2026 
q31_t
 * 
pSrcB
,

2027 
q31_t
 * 
pD°
,

2028 
uöt32_t
 
blockSize
);

2039 
¨m_mu…_f32
(

2040 
Êﬂt32_t
 * 
pSrcA
,

2041 
Êﬂt32_t
 * 
pSrcB
,

2042 
Êﬂt32_t
 * 
pD°
,

2043 
uöt32_t
 
blockSize
);

2056 
uöt16_t
 
f·Lí
;

2057 
uöt8_t
 
if·Fœg
;

2058 
uöt8_t
 
bôRevî£Fœg
;

2059 
q15_t
 *
pTwiddÀ
;

2060 
uöt16_t
 *
pBôRevTabÀ
;

2061 
uöt16_t
 
twidC€fModifõr
;

2062 
uöt16_t
 
bôRevFa˘‹
;

2063 } 
	t¨m_cf·_ødix2_ö°™˚_q15
;

2066 
¨m_°©us
 
¨m_cf·_ødix2_öô_q15
(

2067 
¨m_cf·_ødix2_ö°™˚_q15
 * 
S
,

2068 
uöt16_t
 
f·Lí
,

2069 
uöt8_t
 
if·Fœg
,

2070 
uöt8_t
 
bôRevî£Fœg
);

2073 
¨m_cf·_ødix2_q15
(

2074 c⁄° 
¨m_cf·_ødix2_ö°™˚_q15
 * 
S
,

2075 
q15_t
 * 
pSrc
);

2085 
uöt16_t
 
f·Lí
;

2086 
uöt8_t
 
if·Fœg
;

2087 
uöt8_t
 
bôRevî£Fœg
;

2088 
q15_t
 *
pTwiddÀ
;

2089 
uöt16_t
 *
pBôRevTabÀ
;

2090 
uöt16_t
 
twidC€fModifõr
;

2091 
uöt16_t
 
bôRevFa˘‹
;

2092 } 
	t¨m_cf·_ødix4_ö°™˚_q15
;

2095 
¨m_°©us
 
¨m_cf·_ødix4_öô_q15
(

2096 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

2097 
uöt16_t
 
f·Lí
,

2098 
uöt8_t
 
if·Fœg
,

2099 
uöt8_t
 
bôRevî£Fœg
);

2102 
¨m_cf·_ødix4_q15
(

2103 c⁄° 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

2104 
q15_t
 * 
pSrc
);

2112 
uöt16_t
 
f·Lí
;

2113 
uöt8_t
 
if·Fœg
;

2114 
uöt8_t
 
bôRevî£Fœg
;

2115 
q31_t
 *
pTwiddÀ
;

2116 
uöt16_t
 *
pBôRevTabÀ
;

2117 
uöt16_t
 
twidC€fModifõr
;

2118 
uöt16_t
 
bôRevFa˘‹
;

2119 } 
	t¨m_cf·_ødix2_ö°™˚_q31
;

2122 
¨m_°©us
 
¨m_cf·_ødix2_öô_q31
(

2123 
¨m_cf·_ødix2_ö°™˚_q31
 * 
S
,

2124 
uöt16_t
 
f·Lí
,

2125 
uöt8_t
 
if·Fœg
,

2126 
uöt8_t
 
bôRevî£Fœg
);

2129 
¨m_cf·_ødix2_q31
(

2130 c⁄° 
¨m_cf·_ødix2_ö°™˚_q31
 * 
S
,

2131 
q31_t
 * 
pSrc
);

2139 
uöt16_t
 
f·Lí
;

2140 
uöt8_t
 
if·Fœg
;

2141 
uöt8_t
 
bôRevî£Fœg
;

2142 
q31_t
 *
pTwiddÀ
;

2143 
uöt16_t
 *
pBôRevTabÀ
;

2144 
uöt16_t
 
twidC€fModifõr
;

2145 
uöt16_t
 
bôRevFa˘‹
;

2146 } 
	t¨m_cf·_ødix4_ö°™˚_q31
;

2149 
¨m_cf·_ødix4_q31
(

2150 c⁄° 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

2151 
q31_t
 * 
pSrc
);

2154 
¨m_°©us
 
¨m_cf·_ødix4_öô_q31
(

2155 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

2156 
uöt16_t
 
f·Lí
,

2157 
uöt8_t
 
if·Fœg
,

2158 
uöt8_t
 
bôRevî£Fœg
);

2166 
uöt16_t
 
f·Lí
;

2167 
uöt8_t
 
if·Fœg
;

2168 
uöt8_t
 
bôRevî£Fœg
;

2169 
Êﬂt32_t
 *
pTwiddÀ
;

2170 
uöt16_t
 *
pBôRevTabÀ
;

2171 
uöt16_t
 
twidC€fModifõr
;

2172 
uöt16_t
 
bôRevFa˘‹
;

2173 
Êﬂt32_t
 
⁄ebyf·Lí
;

2174 } 
	t¨m_cf·_ødix2_ö°™˚_f32
;

2177 
¨m_°©us
 
¨m_cf·_ødix2_öô_f32
(

2178 
¨m_cf·_ødix2_ö°™˚_f32
 * 
S
,

2179 
uöt16_t
 
f·Lí
,

2180 
uöt8_t
 
if·Fœg
,

2181 
uöt8_t
 
bôRevî£Fœg
);

2184 
¨m_cf·_ødix2_f32
(

2185 c⁄° 
¨m_cf·_ødix2_ö°™˚_f32
 * 
S
,

2186 
Êﬂt32_t
 * 
pSrc
);

2194 
uöt16_t
 
f·Lí
;

2195 
uöt8_t
 
if·Fœg
;

2196 
uöt8_t
 
bôRevî£Fœg
;

2197 
Êﬂt32_t
 *
pTwiddÀ
;

2198 
uöt16_t
 *
pBôRevTabÀ
;

2199 
uöt16_t
 
twidC€fModifõr
;

2200 
uöt16_t
 
bôRevFa˘‹
;

2201 
Êﬂt32_t
 
⁄ebyf·Lí
;

2202 } 
	t¨m_cf·_ødix4_ö°™˚_f32
;

2205 
¨m_°©us
 
¨m_cf·_ødix4_öô_f32
(

2206 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2207 
uöt16_t
 
f·Lí
,

2208 
uöt8_t
 
if·Fœg
,

2209 
uöt8_t
 
bôRevî£Fœg
);

2212 
¨m_cf·_ødix4_f32
(

2213 c⁄° 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2214 
Êﬂt32_t
 * 
pSrc
);

2222 
uöt16_t
 
f·Lí
;

2223 c⁄° 
q15_t
 *
pTwiddÀ
;

2224 c⁄° 
uöt16_t
 *
pBôRevTabÀ
;

2225 
uöt16_t
 
bôRevLígth
;

2226 } 
	t¨m_cf·_ö°™˚_q15
;

2228 
¨m_cf·_q15
(

2229 c⁄° 
¨m_cf·_ö°™˚_q15
 * 
S
,

2230 
q15_t
 * 
p1
,

2231 
uöt8_t
 
if·Fœg
,

2232 
uöt8_t
 
bôRevî£Fœg
);

2240 
uöt16_t
 
f·Lí
;

2241 c⁄° 
q31_t
 *
pTwiddÀ
;

2242 c⁄° 
uöt16_t
 *
pBôRevTabÀ
;

2243 
uöt16_t
 
bôRevLígth
;

2244 } 
	t¨m_cf·_ö°™˚_q31
;

2246 
¨m_cf·_q31
(

2247 c⁄° 
¨m_cf·_ö°™˚_q31
 * 
S
,

2248 
q31_t
 * 
p1
,

2249 
uöt8_t
 
if·Fœg
,

2250 
uöt8_t
 
bôRevî£Fœg
);

2258 
uöt16_t
 
f·Lí
;

2259 c⁄° 
Êﬂt32_t
 *
pTwiddÀ
;

2260 c⁄° 
uöt16_t
 *
pBôRevTabÀ
;

2261 
uöt16_t
 
bôRevLígth
;

2262 } 
	t¨m_cf·_ö°™˚_f32
;

2264 
¨m_cf·_f32
(

2265 c⁄° 
¨m_cf·_ö°™˚_f32
 * 
S
,

2266 
Êﬂt32_t
 * 
p1
,

2267 
uöt8_t
 
if·Fœg
,

2268 
uöt8_t
 
bôRevî£Fœg
);

2276 
uöt32_t
 
f·LíRól
;

2277 
uöt8_t
 
if·FœgR
;

2278 
uöt8_t
 
bôRevî£FœgR
;

2279 
uöt32_t
 
twidC€fRModifõr
;

2280 
q15_t
 *
pTwiddÀARól
;

2281 
q15_t
 *
pTwiddÀBRól
;

2282 c⁄° 
¨m_cf·_ö°™˚_q15
 *
pCf·
;

2283 } 
	t¨m_rf·_ö°™˚_q15
;

2285 
¨m_°©us
 
¨m_rf·_öô_q15
(

2286 
¨m_rf·_ö°™˚_q15
 * 
S
,

2287 
uöt32_t
 
f·LíRól
,

2288 
uöt32_t
 
if·FœgR
,

2289 
uöt32_t
 
bôRevî£Fœg
);

2291 
¨m_rf·_q15
(

2292 c⁄° 
¨m_rf·_ö°™˚_q15
 * 
S
,

2293 
q15_t
 * 
pSrc
,

2294 
q15_t
 * 
pD°
);

2302 
uöt32_t
 
f·LíRól
;

2303 
uöt8_t
 
if·FœgR
;

2304 
uöt8_t
 
bôRevî£FœgR
;

2305 
uöt32_t
 
twidC€fRModifõr
;

2306 
q31_t
 *
pTwiddÀARól
;

2307 
q31_t
 *
pTwiddÀBRól
;

2308 c⁄° 
¨m_cf·_ö°™˚_q31
 *
pCf·
;

2309 } 
	t¨m_rf·_ö°™˚_q31
;

2311 
¨m_°©us
 
¨m_rf·_öô_q31
(

2312 
¨m_rf·_ö°™˚_q31
 * 
S
,

2313 
uöt32_t
 
f·LíRól
,

2314 
uöt32_t
 
if·FœgR
,

2315 
uöt32_t
 
bôRevî£Fœg
);

2317 
¨m_rf·_q31
(

2318 c⁄° 
¨m_rf·_ö°™˚_q31
 * 
S
,

2319 
q31_t
 * 
pSrc
,

2320 
q31_t
 * 
pD°
);

2328 
uöt32_t
 
f·LíRól
;

2329 
uöt16_t
 
f·LíBy2
;

2330 
uöt8_t
 
if·FœgR
;

2331 
uöt8_t
 
bôRevî£FœgR
;

2332 
uöt32_t
 
twidC€fRModifõr
;

2333 
Êﬂt32_t
 *
pTwiddÀARól
;

2334 
Êﬂt32_t
 *
pTwiddÀBRól
;

2335 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2336 } 
	t¨m_rf·_ö°™˚_f32
;

2338 
¨m_°©us
 
¨m_rf·_öô_f32
(

2339 
¨m_rf·_ö°™˚_f32
 * 
S
,

2340 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2341 
uöt32_t
 
f·LíRól
,

2342 
uöt32_t
 
if·FœgR
,

2343 
uöt32_t
 
bôRevî£Fœg
);

2345 
¨m_rf·_f32
(

2346 c⁄° 
¨m_rf·_ö°™˚_f32
 * 
S
,

2347 
Êﬂt32_t
 * 
pSrc
,

2348 
Êﬂt32_t
 * 
pD°
);

2356 
¨m_cf·_ö°™˚_f32
 
Söt
;

2357 
uöt16_t
 
f·LíRFFT
;

2358 
Êﬂt32_t
 * 
pTwiddÀRFFT
;

2359 } 
	t¨m_rf·_Á°_ö°™˚_f32
 ;

2361 
¨m_°©us
 
¨m_rf·_Á°_öô_f32
 (

2362 
¨m_rf·_Á°_ö°™˚_f32
 * 
S
,

2363 
uöt16_t
 
f·Lí
);

2365 
¨m_rf·_Á°_f32
(

2366 
¨m_rf·_Á°_ö°™˚_f32
 * 
S
,

2367 
Êﬂt32_t
 * 
p
, flﬂt32_à* 
pOut
,

2368 
uöt8_t
 
if·Fœg
);

2376 
uöt16_t
 
N
;

2377 
uöt16_t
 
Nby2
;

2378 
Êﬂt32_t
 
n‹mÆize
;

2379 
Êﬂt32_t
 *
pTwiddÀ
;

2380 
Êﬂt32_t
 *
pCosFa˘‹
;

2381 
¨m_rf·_ö°™˚_f32
 *
pRf·
;

2382 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2383 } 
	t¨m_d˘4_ö°™˚_f32
;

2396 
¨m_°©us
 
¨m_d˘4_öô_f32
(

2397 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2398 
¨m_rf·_ö°™˚_f32
 * 
S_RFFT
,

2399 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2400 
uöt16_t
 
N
,

2401 
uöt16_t
 
Nby2
,

2402 
Êﬂt32_t
 
n‹mÆize
);

2412 
¨m_d˘4_f32
(

2413 c⁄° 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2414 
Êﬂt32_t
 * 
pSèã
,

2415 
Êﬂt32_t
 * 
pI∆öeBuf„r
);

2423 
uöt16_t
 
N
;

2424 
uöt16_t
 
Nby2
;

2425 
q31_t
 
n‹mÆize
;

2426 
q31_t
 *
pTwiddÀ
;

2427 
q31_t
 *
pCosFa˘‹
;

2428 
¨m_rf·_ö°™˚_q31
 *
pRf·
;

2429 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2430 } 
	t¨m_d˘4_ö°™˚_q31
;

2443 
¨m_°©us
 
¨m_d˘4_öô_q31
(

2444 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2445 
¨m_rf·_ö°™˚_q31
 * 
S_RFFT
,

2446 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2447 
uöt16_t
 
N
,

2448 
uöt16_t
 
Nby2
,

2449 
q31_t
 
n‹mÆize
);

2459 
¨m_d˘4_q31
(

2460 c⁄° 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2461 
q31_t
 * 
pSèã
,

2462 
q31_t
 * 
pI∆öeBuf„r
);

2470 
uöt16_t
 
N
;

2471 
uöt16_t
 
Nby2
;

2472 
q15_t
 
n‹mÆize
;

2473 
q15_t
 *
pTwiddÀ
;

2474 
q15_t
 *
pCosFa˘‹
;

2475 
¨m_rf·_ö°™˚_q15
 *
pRf·
;

2476 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2477 } 
	t¨m_d˘4_ö°™˚_q15
;

2490 
¨m_°©us
 
¨m_d˘4_öô_q15
(

2491 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2492 
¨m_rf·_ö°™˚_q15
 * 
S_RFFT
,

2493 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2494 
uöt16_t
 
N
,

2495 
uöt16_t
 
Nby2
,

2496 
q15_t
 
n‹mÆize
);

2506 
¨m_d˘4_q15
(

2507 c⁄° 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2508 
q15_t
 * 
pSèã
,

2509 
q15_t
 * 
pI∆öeBuf„r
);

2520 
¨m_add_f32
(

2521 
Êﬂt32_t
 * 
pSrcA
,

2522 
Êﬂt32_t
 * 
pSrcB
,

2523 
Êﬂt32_t
 * 
pD°
,

2524 
uöt32_t
 
blockSize
);

2535 
¨m_add_q7
(

2536 
q7_t
 * 
pSrcA
,

2537 
q7_t
 * 
pSrcB
,

2538 
q7_t
 * 
pD°
,

2539 
uöt32_t
 
blockSize
);

2550 
¨m_add_q15
(

2551 
q15_t
 * 
pSrcA
,

2552 
q15_t
 * 
pSrcB
,

2553 
q15_t
 * 
pD°
,

2554 
uöt32_t
 
blockSize
);

2565 
¨m_add_q31
(

2566 
q31_t
 * 
pSrcA
,

2567 
q31_t
 * 
pSrcB
,

2568 
q31_t
 * 
pD°
,

2569 
uöt32_t
 
blockSize
);

2580 
¨m_sub_f32
(

2581 
Êﬂt32_t
 * 
pSrcA
,

2582 
Êﬂt32_t
 * 
pSrcB
,

2583 
Êﬂt32_t
 * 
pD°
,

2584 
uöt32_t
 
blockSize
);

2595 
¨m_sub_q7
(

2596 
q7_t
 * 
pSrcA
,

2597 
q7_t
 * 
pSrcB
,

2598 
q7_t
 * 
pD°
,

2599 
uöt32_t
 
blockSize
);

2610 
¨m_sub_q15
(

2611 
q15_t
 * 
pSrcA
,

2612 
q15_t
 * 
pSrcB
,

2613 
q15_t
 * 
pD°
,

2614 
uöt32_t
 
blockSize
);

2625 
¨m_sub_q31
(

2626 
q31_t
 * 
pSrcA
,

2627 
q31_t
 * 
pSrcB
,

2628 
q31_t
 * 
pD°
,

2629 
uöt32_t
 
blockSize
);

2640 
¨m_sˇÀ_f32
(

2641 
Êﬂt32_t
 * 
pSrc
,

2642 
Êﬂt32_t
 
sˇÀ
,

2643 
Êﬂt32_t
 * 
pD°
,

2644 
uöt32_t
 
blockSize
);

2656 
¨m_sˇÀ_q7
(

2657 
q7_t
 * 
pSrc
,

2658 
q7_t
 
sˇÀFø˘
,

2659 
öt8_t
 
shi·
,

2660 
q7_t
 * 
pD°
,

2661 
uöt32_t
 
blockSize
);

2673 
¨m_sˇÀ_q15
(

2674 
q15_t
 * 
pSrc
,

2675 
q15_t
 
sˇÀFø˘
,

2676 
öt8_t
 
shi·
,

2677 
q15_t
 * 
pD°
,

2678 
uöt32_t
 
blockSize
);

2690 
¨m_sˇÀ_q31
(

2691 
q31_t
 * 
pSrc
,

2692 
q31_t
 
sˇÀFø˘
,

2693 
öt8_t
 
shi·
,

2694 
q31_t
 * 
pD°
,

2695 
uöt32_t
 
blockSize
);

2705 
¨m_abs_q7
(

2706 
q7_t
 * 
pSrc
,

2707 
q7_t
 * 
pD°
,

2708 
uöt32_t
 
blockSize
);

2718 
¨m_abs_f32
(

2719 
Êﬂt32_t
 * 
pSrc
,

2720 
Êﬂt32_t
 * 
pD°
,

2721 
uöt32_t
 
blockSize
);

2731 
¨m_abs_q15
(

2732 
q15_t
 * 
pSrc
,

2733 
q15_t
 * 
pD°
,

2734 
uöt32_t
 
blockSize
);

2744 
¨m_abs_q31
(

2745 
q31_t
 * 
pSrc
,

2746 
q31_t
 * 
pD°
,

2747 
uöt32_t
 
blockSize
);

2758 
¨m_dŸ_¥od_f32
(

2759 
Êﬂt32_t
 * 
pSrcA
,

2760 
Êﬂt32_t
 * 
pSrcB
,

2761 
uöt32_t
 
blockSize
,

2762 
Êﬂt32_t
 * 
ªsu…
);

2773 
¨m_dŸ_¥od_q7
(

2774 
q7_t
 * 
pSrcA
,

2775 
q7_t
 * 
pSrcB
,

2776 
uöt32_t
 
blockSize
,

2777 
q31_t
 * 
ªsu…
);

2788 
¨m_dŸ_¥od_q15
(

2789 
q15_t
 * 
pSrcA
,

2790 
q15_t
 * 
pSrcB
,

2791 
uöt32_t
 
blockSize
,

2792 
q63_t
 * 
ªsu…
);

2803 
¨m_dŸ_¥od_q31
(

2804 
q31_t
 * 
pSrcA
,

2805 
q31_t
 * 
pSrcB
,

2806 
uöt32_t
 
blockSize
,

2807 
q63_t
 * 
ªsu…
);

2818 
¨m_shi·_q7
(

2819 
q7_t
 * 
pSrc
,

2820 
öt8_t
 
shi·Bôs
,

2821 
q7_t
 * 
pD°
,

2822 
uöt32_t
 
blockSize
);

2833 
¨m_shi·_q15
(

2834 
q15_t
 * 
pSrc
,

2835 
öt8_t
 
shi·Bôs
,

2836 
q15_t
 * 
pD°
,

2837 
uöt32_t
 
blockSize
);

2848 
¨m_shi·_q31
(

2849 
q31_t
 * 
pSrc
,

2850 
öt8_t
 
shi·Bôs
,

2851 
q31_t
 * 
pD°
,

2852 
uöt32_t
 
blockSize
);

2863 
¨m_off£t_f32
(

2864 
Êﬂt32_t
 * 
pSrc
,

2865 
Êﬂt32_t
 
off£t
,

2866 
Êﬂt32_t
 * 
pD°
,

2867 
uöt32_t
 
blockSize
);

2878 
¨m_off£t_q7
(

2879 
q7_t
 * 
pSrc
,

2880 
q7_t
 
off£t
,

2881 
q7_t
 * 
pD°
,

2882 
uöt32_t
 
blockSize
);

2893 
¨m_off£t_q15
(

2894 
q15_t
 * 
pSrc
,

2895 
q15_t
 
off£t
,

2896 
q15_t
 * 
pD°
,

2897 
uöt32_t
 
blockSize
);

2908 
¨m_off£t_q31
(

2909 
q31_t
 * 
pSrc
,

2910 
q31_t
 
off£t
,

2911 
q31_t
 * 
pD°
,

2912 
uöt32_t
 
blockSize
);

2922 
¨m_√g©e_f32
(

2923 
Êﬂt32_t
 * 
pSrc
,

2924 
Êﬂt32_t
 * 
pD°
,

2925 
uöt32_t
 
blockSize
);

2935 
¨m_√g©e_q7
(

2936 
q7_t
 * 
pSrc
,

2937 
q7_t
 * 
pD°
,

2938 
uöt32_t
 
blockSize
);

2948 
¨m_√g©e_q15
(

2949 
q15_t
 * 
pSrc
,

2950 
q15_t
 * 
pD°
,

2951 
uöt32_t
 
blockSize
);

2961 
¨m_√g©e_q31
(

2962 
q31_t
 * 
pSrc
,

2963 
q31_t
 * 
pD°
,

2964 
uöt32_t
 
blockSize
);

2972 
¨m_c›y_f32
(

2973 
Êﬂt32_t
 * 
pSrc
,

2974 
Êﬂt32_t
 * 
pD°
,

2975 
uöt32_t
 
blockSize
);

2984 
¨m_c›y_q7
(

2985 
q7_t
 * 
pSrc
,

2986 
q7_t
 * 
pD°
,

2987 
uöt32_t
 
blockSize
);

2996 
¨m_c›y_q15
(

2997 
q15_t
 * 
pSrc
,

2998 
q15_t
 * 
pD°
,

2999 
uöt32_t
 
blockSize
);

3008 
¨m_c›y_q31
(

3009 
q31_t
 * 
pSrc
,

3010 
q31_t
 * 
pD°
,

3011 
uöt32_t
 
blockSize
);

3019 
¨m_fûl_f32
(

3020 
Êﬂt32_t
 
vÆue
,

3021 
Êﬂt32_t
 * 
pD°
,

3022 
uöt32_t
 
blockSize
);

3031 
¨m_fûl_q7
(

3032 
q7_t
 
vÆue
,

3033 
q7_t
 * 
pD°
,

3034 
uöt32_t
 
blockSize
);

3043 
¨m_fûl_q15
(

3044 
q15_t
 
vÆue
,

3045 
q15_t
 * 
pD°
,

3046 
uöt32_t
 
blockSize
);

3055 
¨m_fûl_q31
(

3056 
q31_t
 
vÆue
,

3057 
q31_t
 * 
pD°
,

3058 
uöt32_t
 
blockSize
);

3070 
¨m_c⁄v_f32
(

3071 
Êﬂt32_t
 * 
pSrcA
,

3072 
uöt32_t
 
§cALí
,

3073 
Êﬂt32_t
 * 
pSrcB
,

3074 
uöt32_t
 
§cBLí
,

3075 
Êﬂt32_t
 * 
pD°
);

3091 
¨m_c⁄v_›t_q15
(

3092 
q15_t
 * 
pSrcA
,

3093 
uöt32_t
 
§cALí
,

3094 
q15_t
 * 
pSrcB
,

3095 
uöt32_t
 
§cBLí
,

3096 
q15_t
 * 
pD°
,

3097 
q15_t
 * 
pS¸©ch1
,

3098 
q15_t
 * 
pS¸©ch2
);

3111 
¨m_c⁄v_q15
(

3112 
q15_t
 * 
pSrcA
,

3113 
uöt32_t
 
§cALí
,

3114 
q15_t
 * 
pSrcB
,

3115 
uöt32_t
 
§cBLí
,

3116 
q15_t
 * 
pD°
);

3128 
¨m_c⁄v_Á°_q15
(

3129 
q15_t
 * 
pSrcA
,

3130 
uöt32_t
 
§cALí
,

3131 
q15_t
 * 
pSrcB
,

3132 
uöt32_t
 
§cBLí
,

3133 
q15_t
 * 
pD°
);

3147 
¨m_c⁄v_Á°_›t_q15
(

3148 
q15_t
 * 
pSrcA
,

3149 
uöt32_t
 
§cALí
,

3150 
q15_t
 * 
pSrcB
,

3151 
uöt32_t
 
§cBLí
,

3152 
q15_t
 * 
pD°
,

3153 
q15_t
 * 
pS¸©ch1
,

3154 
q15_t
 * 
pS¸©ch2
);

3168 
¨m_c⁄v_q31
(

3169 
q31_t
 * 
pSrcA
,

3170 
uöt32_t
 
§cALí
,

3171 
q31_t
 * 
pSrcB
,

3172 
uöt32_t
 
§cBLí
,

3173 
q31_t
 * 
pD°
);

3185 
¨m_c⁄v_Á°_q31
(

3186 
q31_t
 * 
pSrcA
,

3187 
uöt32_t
 
§cALí
,

3188 
q31_t
 * 
pSrcB
,

3189 
uöt32_t
 
§cBLí
,

3190 
q31_t
 * 
pD°
);

3205 
¨m_c⁄v_›t_q7
(

3206 
q7_t
 * 
pSrcA
,

3207 
uöt32_t
 
§cALí
,

3208 
q7_t
 * 
pSrcB
,

3209 
uöt32_t
 
§cBLí
,

3210 
q7_t
 * 
pD°
,

3211 
q15_t
 * 
pS¸©ch1
,

3212 
q15_t
 * 
pS¸©ch2
);

3226 
¨m_c⁄v_q7
(

3227 
q7_t
 * 
pSrcA
,

3228 
uöt32_t
 
§cALí
,

3229 
q7_t
 * 
pSrcB
,

3230 
uöt32_t
 
§cBLí
,

3231 
q7_t
 * 
pD°
);

3246 
¨m_°©us
 
¨m_c⁄v_∑πül_f32
(

3247 
Êﬂt32_t
 * 
pSrcA
,

3248 
uöt32_t
 
§cALí
,

3249 
Êﬂt32_t
 * 
pSrcB
,

3250 
uöt32_t
 
§cBLí
,

3251 
Êﬂt32_t
 * 
pD°
,

3252 
uöt32_t
 
fú°Index
,

3253 
uöt32_t
 
numPoöts
);

3269 
¨m_°©us
 
¨m_c⁄v_∑πül_›t_q15
(

3270 
q15_t
 * 
pSrcA
,

3271 
uöt32_t
 
§cALí
,

3272 
q15_t
 * 
pSrcB
,

3273 
uöt32_t
 
§cBLí
,

3274 
q15_t
 * 
pD°
,

3275 
uöt32_t
 
fú°Index
,

3276 
uöt32_t
 
numPoöts
,

3277 
q15_t
 * 
pS¸©ch1
,

3278 
q15_t
 * 
pS¸©ch2
);

3293 
¨m_°©us
 
¨m_c⁄v_∑πül_q15
(

3294 
q15_t
 * 
pSrcA
,

3295 
uöt32_t
 
§cALí
,

3296 
q15_t
 * 
pSrcB
,

3297 
uöt32_t
 
§cBLí
,

3298 
q15_t
 * 
pD°
,

3299 
uöt32_t
 
fú°Index
,

3300 
uöt32_t
 
numPoöts
);

3314 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q15
(

3315 
q15_t
 * 
pSrcA
,

3316 
uöt32_t
 
§cALí
,

3317 
q15_t
 * 
pSrcB
,

3318 
uöt32_t
 
§cBLí
,

3319 
q15_t
 * 
pD°
,

3320 
uöt32_t
 
fú°Index
,

3321 
uöt32_t
 
numPoöts
);

3338 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_›t_q15
(

3339 
q15_t
 * 
pSrcA
,

3340 
uöt32_t
 
§cALí
,

3341 
q15_t
 * 
pSrcB
,

3342 
uöt32_t
 
§cBLí
,

3343 
q15_t
 * 
pD°
,

3344 
uöt32_t
 
fú°Index
,

3345 
uöt32_t
 
numPoöts
,

3346 
q15_t
 * 
pS¸©ch1
,

3347 
q15_t
 * 
pS¸©ch2
);

3362 
¨m_°©us
 
¨m_c⁄v_∑πül_q31
(

3363 
q31_t
 * 
pSrcA
,

3364 
uöt32_t
 
§cALí
,

3365 
q31_t
 * 
pSrcB
,

3366 
uöt32_t
 
§cBLí
,

3367 
q31_t
 * 
pD°
,

3368 
uöt32_t
 
fú°Index
,

3369 
uöt32_t
 
numPoöts
);

3384 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q31
(

3385 
q31_t
 * 
pSrcA
,

3386 
uöt32_t
 
§cALí
,

3387 
q31_t
 * 
pSrcB
,

3388 
uöt32_t
 
§cBLí
,

3389 
q31_t
 * 
pD°
,

3390 
uöt32_t
 
fú°Index
,

3391 
uöt32_t
 
numPoöts
);

3408 
¨m_°©us
 
¨m_c⁄v_∑πül_›t_q7
(

3409 
q7_t
 * 
pSrcA
,

3410 
uöt32_t
 
§cALí
,

3411 
q7_t
 * 
pSrcB
,

3412 
uöt32_t
 
§cBLí
,

3413 
q7_t
 * 
pD°
,

3414 
uöt32_t
 
fú°Index
,

3415 
uöt32_t
 
numPoöts
,

3416 
q15_t
 * 
pS¸©ch1
,

3417 
q15_t
 * 
pS¸©ch2
);

3432 
¨m_°©us
 
¨m_c⁄v_∑πül_q7
(

3433 
q7_t
 * 
pSrcA
,

3434 
uöt32_t
 
§cALí
,

3435 
q7_t
 * 
pSrcB
,

3436 
uöt32_t
 
§cBLí
,

3437 
q7_t
 * 
pD°
,

3438 
uöt32_t
 
fú°Index
,

3439 
uöt32_t
 
numPoöts
);

3449 
uöt8_t
 
M
;

3450 
uöt16_t
 
numT≠s
;

3451 
q15_t
 *
pC€ffs
;

3452 
q15_t
 *
pSèã
;

3453 } 
	t¨m_fú_decim©e_ö°™˚_q15
;

3461 
uöt8_t
 
M
;

3462 
uöt16_t
 
numT≠s
;

3463 
q31_t
 *
pC€ffs
;

3464 
q31_t
 *
pSèã
;

3466 } 
	t¨m_fú_decim©e_ö°™˚_q31
;

3474 
uöt8_t
 
M
;

3475 
uöt16_t
 
numT≠s
;

3476 
Êﬂt32_t
 *
pC€ffs
;

3477 
Êﬂt32_t
 *
pSèã
;

3479 } 
	t¨m_fú_decim©e_ö°™˚_f32
;

3492 
¨m_fú_decim©e_f32
(

3493 c⁄° 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3494 
Êﬂt32_t
 * 
pSrc
,

3495 
Êﬂt32_t
 * 
pD°
,

3496 
uöt32_t
 
blockSize
);

3511 
¨m_°©us
 
¨m_fú_decim©e_öô_f32
(

3512 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3513 
uöt16_t
 
numT≠s
,

3514 
uöt8_t
 
M
,

3515 
Êﬂt32_t
 * 
pC€ffs
,

3516 
Êﬂt32_t
 * 
pSèã
,

3517 
uöt32_t
 
blockSize
);

3528 
¨m_fú_decim©e_q15
(

3529 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3530 
q15_t
 * 
pSrc
,

3531 
q15_t
 * 
pD°
,

3532 
uöt32_t
 
blockSize
);

3543 
¨m_fú_decim©e_Á°_q15
(

3544 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3545 
q15_t
 * 
pSrc
,

3546 
q15_t
 * 
pD°
,

3547 
uöt32_t
 
blockSize
);

3563 
¨m_°©us
 
¨m_fú_decim©e_öô_q15
(

3564 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3565 
uöt16_t
 
numT≠s
,

3566 
uöt8_t
 
M
,

3567 
q15_t
 * 
pC€ffs
,

3568 
q15_t
 * 
pSèã
,

3569 
uöt32_t
 
blockSize
);

3580 
¨m_fú_decim©e_q31
(

3581 c⁄° 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3582 
q31_t
 * 
pSrc
,

3583 
q31_t
 * 
pD°
,

3584 
uöt32_t
 
blockSize
);

3595 
¨m_fú_decim©e_Á°_q31
(

3596 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3597 
q31_t
 * 
pSrc
,

3598 
q31_t
 * 
pD°
,

3599 
uöt32_t
 
blockSize
);

3614 
¨m_°©us
 
¨m_fú_decim©e_öô_q31
(

3615 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3616 
uöt16_t
 
numT≠s
,

3617 
uöt8_t
 
M
,

3618 
q31_t
 * 
pC€ffs
,

3619 
q31_t
 * 
pSèã
,

3620 
uöt32_t
 
blockSize
);

3630 
uöt8_t
 
L
;

3631 
uöt16_t
 
pha£Lígth
;

3632 
q15_t
 *
pC€ffs
;

3633 
q15_t
 *
pSèã
;

3634 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q15
;

3642 
uöt8_t
 
L
;

3643 
uöt16_t
 
pha£Lígth
;

3644 
q31_t
 *
pC€ffs
;

3645 
q31_t
 *
pSèã
;

3646 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q31
;

3654 
uöt8_t
 
L
;

3655 
uöt16_t
 
pha£Lígth
;

3656 
Êﬂt32_t
 *
pC€ffs
;

3657 
Êﬂt32_t
 *
pSèã
;

3658 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_f32
;

3670 
¨m_fú_öãΩﬁ©e_q15
(

3671 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3672 
q15_t
 * 
pSrc
,

3673 
q15_t
 * 
pD°
,

3674 
uöt32_t
 
blockSize
);

3689 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q15
(

3690 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3691 
uöt8_t
 
L
,

3692 
uöt16_t
 
numT≠s
,

3693 
q15_t
 * 
pC€ffs
,

3694 
q15_t
 * 
pSèã
,

3695 
uöt32_t
 
blockSize
);

3706 
¨m_fú_öãΩﬁ©e_q31
(

3707 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3708 
q31_t
 * 
pSrc
,

3709 
q31_t
 * 
pD°
,

3710 
uöt32_t
 
blockSize
);

3724 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q31
(

3725 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3726 
uöt8_t
 
L
,

3727 
uöt16_t
 
numT≠s
,

3728 
q31_t
 * 
pC€ffs
,

3729 
q31_t
 * 
pSèã
,

3730 
uöt32_t
 
blockSize
);

3742 
¨m_fú_öãΩﬁ©e_f32
(

3743 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3744 
Êﬂt32_t
 * 
pSrc
,

3745 
Êﬂt32_t
 * 
pD°
,

3746 
uöt32_t
 
blockSize
);

3760 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_f32
(

3761 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3762 
uöt8_t
 
L
,

3763 
uöt16_t
 
numT≠s
,

3764 
Êﬂt32_t
 * 
pC€ffs
,

3765 
Êﬂt32_t
 * 
pSèã
,

3766 
uöt32_t
 
blockSize
);

3774 
uöt8_t
 
numSèges
;

3775 
q63_t
 *
pSèã
;

3776 
q31_t
 *
pC€ffs
;

3777 
uöt8_t
 
po°Shi·
;

3779 } 
	t¨m_biquad_ˇs_df1_32x64_ös_q31
;

3790 
¨m_biquad_ˇs_df1_32x64_q31
(

3791 c⁄° 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3792 
q31_t
 * 
pSrc
,

3793 
q31_t
 * 
pD°
,

3794 
uöt32_t
 
blockSize
);

3806 
¨m_biquad_ˇs_df1_32x64_öô_q31
(

3807 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3808 
uöt8_t
 
numSèges
,

3809 
q31_t
 * 
pC€ffs
,

3810 
q63_t
 * 
pSèã
,

3811 
uöt8_t
 
po°Shi·
);

3821 
uöt8_t
 
numSèges
;

3822 
Êﬂt32_t
 *
pSèã
;

3823 
Êﬂt32_t
 *
pC€ffs
;

3824 } 
	t¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
;

3834 
uöt8_t
 
numSèges
;

3835 
Êﬂt32_t
 *
pSèã
;

3836 
Êﬂt32_t
 *
pC€ffs
;

3837 } 
	t¨m_biquad_ˇsˇde_°îeo_df2T_ö°™˚_f32
;

3847 
uöt8_t
 
numSèges
;

3848 
Êﬂt64_t
 *
pSèã
;

3849 
Êﬂt64_t
 *
pC€ffs
;

3850 } 
	t¨m_biquad_ˇsˇde_df2T_ö°™˚_f64
;

3862 
¨m_biquad_ˇsˇde_df2T_f32
(

3863 c⁄° 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3864 
Êﬂt32_t
 * 
pSrc
,

3865 
Êﬂt32_t
 * 
pD°
,

3866 
uöt32_t
 
blockSize
);

3878 
¨m_biquad_ˇsˇde_°îeo_df2T_f32
(

3879 c⁄° 
¨m_biquad_ˇsˇde_°îeo_df2T_ö°™˚_f32
 * 
S
,

3880 
Êﬂt32_t
 * 
pSrc
,

3881 
Êﬂt32_t
 * 
pD°
,

3882 
uöt32_t
 
blockSize
);

3893 
¨m_biquad_ˇsˇde_df2T_f64
(

3894 c⁄° 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f64
 * 
S
,

3895 
Êﬂt64_t
 * 
pSrc
,

3896 
Êﬂt64_t
 * 
pD°
,

3897 
uöt32_t
 
blockSize
);

3909 
¨m_biquad_ˇsˇde_df2T_öô_f32
(

3910 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3911 
uöt8_t
 
numSèges
,

3912 
Êﬂt32_t
 * 
pC€ffs
,

3913 
Êﬂt32_t
 * 
pSèã
);

3925 
¨m_biquad_ˇsˇde_°îeo_df2T_öô_f32
(

3926 
¨m_biquad_ˇsˇde_°îeo_df2T_ö°™˚_f32
 * 
S
,

3927 
uöt8_t
 
numSèges
,

3928 
Êﬂt32_t
 * 
pC€ffs
,

3929 
Êﬂt32_t
 * 
pSèã
);

3941 
¨m_biquad_ˇsˇde_df2T_öô_f64
(

3942 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f64
 * 
S
,

3943 
uöt8_t
 
numSèges
,

3944 
Êﬂt64_t
 * 
pC€ffs
,

3945 
Êﬂt64_t
 * 
pSèã
);

3955 
uöt16_t
 
numSèges
;

3956 
q15_t
 *
pSèã
;

3957 
q15_t
 *
pC€ffs
;

3958 } 
	t¨m_fú_œâi˚_ö°™˚_q15
;

3966 
uöt16_t
 
numSèges
;

3967 
q31_t
 *
pSèã
;

3968 
q31_t
 *
pC€ffs
;

3969 } 
	t¨m_fú_œâi˚_ö°™˚_q31
;

3977 
uöt16_t
 
numSèges
;

3978 
Êﬂt32_t
 *
pSèã
;

3979 
Êﬂt32_t
 *
pC€ffs
;

3980 } 
	t¨m_fú_œâi˚_ö°™˚_f32
;

3991 
¨m_fú_œâi˚_öô_q15
(

3992 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3993 
uöt16_t
 
numSèges
,

3994 
q15_t
 * 
pC€ffs
,

3995 
q15_t
 * 
pSèã
);

4006 
¨m_fú_œâi˚_q15
(

4007 c⁄° 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

4008 
q15_t
 * 
pSrc
,

4009 
q15_t
 * 
pD°
,

4010 
uöt32_t
 
blockSize
);

4021 
¨m_fú_œâi˚_öô_q31
(

4022 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

4023 
uöt16_t
 
numSèges
,

4024 
q31_t
 * 
pC€ffs
,

4025 
q31_t
 * 
pSèã
);

4037 
¨m_fú_œâi˚_q31
(

4038 c⁄° 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

4039 
q31_t
 * 
pSrc
,

4040 
q31_t
 * 
pD°
,

4041 
uöt32_t
 
blockSize
);

4052 
¨m_fú_œâi˚_öô_f32
(

4053 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

4054 
uöt16_t
 
numSèges
,

4055 
Êﬂt32_t
 * 
pC€ffs
,

4056 
Êﬂt32_t
 * 
pSèã
);

4067 
¨m_fú_œâi˚_f32
(

4068 c⁄° 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

4069 
Êﬂt32_t
 * 
pSrc
,

4070 
Êﬂt32_t
 * 
pD°
,

4071 
uöt32_t
 
blockSize
);

4078 
uöt16_t
 
numSèges
;

4079 
q15_t
 *
pSèã
;

4080 
q15_t
 *
pkC€ffs
;

4081 
q15_t
 *
pvC€ffs
;

4082 } 
	t¨m_iú_œâi˚_ö°™˚_q15
;

4089 
uöt16_t
 
numSèges
;

4090 
q31_t
 *
pSèã
;

4091 
q31_t
 *
pkC€ffs
;

4092 
q31_t
 *
pvC€ffs
;

4093 } 
	t¨m_iú_œâi˚_ö°™˚_q31
;

4100 
uöt16_t
 
numSèges
;

4101 
Êﬂt32_t
 *
pSèã
;

4102 
Êﬂt32_t
 *
pkC€ffs
;

4103 
Êﬂt32_t
 *
pvC€ffs
;

4104 } 
	t¨m_iú_œâi˚_ö°™˚_f32
;

4115 
¨m_iú_œâi˚_f32
(

4116 c⁄° 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

4117 
Êﬂt32_t
 * 
pSrc
,

4118 
Êﬂt32_t
 * 
pD°
,

4119 
uöt32_t
 
blockSize
);

4132 
¨m_iú_œâi˚_öô_f32
(

4133 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

4134 
uöt16_t
 
numSèges
,

4135 
Êﬂt32_t
 * 
pkC€ffs
,

4136 
Êﬂt32_t
 * 
pvC€ffs
,

4137 
Êﬂt32_t
 * 
pSèã
,

4138 
uöt32_t
 
blockSize
);

4150 
¨m_iú_œâi˚_q31
(

4151 c⁄° 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

4152 
q31_t
 * 
pSrc
,

4153 
q31_t
 * 
pD°
,

4154 
uöt32_t
 
blockSize
);

4168 
¨m_iú_œâi˚_öô_q31
(

4169 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

4170 
uöt16_t
 
numSèges
,

4171 
q31_t
 * 
pkC€ffs
,

4172 
q31_t
 * 
pvC€ffs
,

4173 
q31_t
 * 
pSèã
,

4174 
uöt32_t
 
blockSize
);

4186 
¨m_iú_œâi˚_q15
(

4187 c⁄° 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

4188 
q15_t
 * 
pSrc
,

4189 
q15_t
 * 
pD°
,

4190 
uöt32_t
 
blockSize
);

4204 
¨m_iú_œâi˚_öô_q15
(

4205 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

4206 
uöt16_t
 
numSèges
,

4207 
q15_t
 * 
pkC€ffs
,

4208 
q15_t
 * 
pvC€ffs
,

4209 
q15_t
 * 
pSèã
,

4210 
uöt32_t
 
blockSize
);

4218 
uöt16_t
 
numT≠s
;

4219 
Êﬂt32_t
 *
pSèã
;

4220 
Êﬂt32_t
 *
pC€ffs
;

4221 
Êﬂt32_t
 
mu
;

4222 } 
	t¨m_lms_ö°™˚_f32
;

4235 
¨m_lms_f32
(

4236 c⁄° 
¨m_lms_ö°™˚_f32
 * 
S
,

4237 
Êﬂt32_t
 * 
pSrc
,

4238 
Êﬂt32_t
 * 
pRef
,

4239 
Êﬂt32_t
 * 
pOut
,

4240 
Êﬂt32_t
 * 
pEº
,

4241 
uöt32_t
 
blockSize
);

4254 
¨m_lms_öô_f32
(

4255 
¨m_lms_ö°™˚_f32
 * 
S
,

4256 
uöt16_t
 
numT≠s
,

4257 
Êﬂt32_t
 * 
pC€ffs
,

4258 
Êﬂt32_t
 * 
pSèã
,

4259 
Êﬂt32_t
 
mu
,

4260 
uöt32_t
 
blockSize
);

4268 
uöt16_t
 
numT≠s
;

4269 
q15_t
 *
pSèã
;

4270 
q15_t
 *
pC€ffs
;

4271 
q15_t
 
mu
;

4272 
uöt32_t
 
po°Shi·
;

4273 } 
	t¨m_lms_ö°™˚_q15
;

4288 
¨m_lms_öô_q15
(

4289 
¨m_lms_ö°™˚_q15
 * 
S
,

4290 
uöt16_t
 
numT≠s
,

4291 
q15_t
 * 
pC€ffs
,

4292 
q15_t
 * 
pSèã
,

4293 
q15_t
 
mu
,

4294 
uöt32_t
 
blockSize
,

4295 
uöt32_t
 
po°Shi·
);

4308 
¨m_lms_q15
(

4309 c⁄° 
¨m_lms_ö°™˚_q15
 * 
S
,

4310 
q15_t
 * 
pSrc
,

4311 
q15_t
 * 
pRef
,

4312 
q15_t
 * 
pOut
,

4313 
q15_t
 * 
pEº
,

4314 
uöt32_t
 
blockSize
);

4323 
uöt16_t
 
numT≠s
;

4324 
q31_t
 *
pSèã
;

4325 
q31_t
 *
pC€ffs
;

4326 
q31_t
 
mu
;

4327 
uöt32_t
 
po°Shi·
;

4329 } 
	t¨m_lms_ö°™˚_q31
;

4342 
¨m_lms_q31
(

4343 c⁄° 
¨m_lms_ö°™˚_q31
 * 
S
,

4344 
q31_t
 * 
pSrc
,

4345 
q31_t
 * 
pRef
,

4346 
q31_t
 * 
pOut
,

4347 
q31_t
 * 
pEº
,

4348 
uöt32_t
 
blockSize
);

4362 
¨m_lms_öô_q31
(

4363 
¨m_lms_ö°™˚_q31
 * 
S
,

4364 
uöt16_t
 
numT≠s
,

4365 
q31_t
 * 
pC€ffs
,

4366 
q31_t
 * 
pSèã
,

4367 
q31_t
 
mu
,

4368 
uöt32_t
 
blockSize
,

4369 
uöt32_t
 
po°Shi·
);

4377 
uöt16_t
 
numT≠s
;

4378 
Êﬂt32_t
 *
pSèã
;

4379 
Êﬂt32_t
 *
pC€ffs
;

4380 
Êﬂt32_t
 
mu
;

4381 
Êﬂt32_t
 
íîgy
;

4382 
Êﬂt32_t
 
x0
;

4383 } 
	t¨m_lms_n‹m_ö°™˚_f32
;

4396 
¨m_lms_n‹m_f32
(

4397 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4398 
Êﬂt32_t
 * 
pSrc
,

4399 
Êﬂt32_t
 * 
pRef
,

4400 
Êﬂt32_t
 * 
pOut
,

4401 
Êﬂt32_t
 * 
pEº
,

4402 
uöt32_t
 
blockSize
);

4415 
¨m_lms_n‹m_öô_f32
(

4416 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4417 
uöt16_t
 
numT≠s
,

4418 
Êﬂt32_t
 * 
pC€ffs
,

4419 
Êﬂt32_t
 * 
pSèã
,

4420 
Êﬂt32_t
 
mu
,

4421 
uöt32_t
 
blockSize
);

4429 
uöt16_t
 
numT≠s
;

4430 
q31_t
 *
pSèã
;

4431 
q31_t
 *
pC€ffs
;

4432 
q31_t
 
mu
;

4433 
uöt8_t
 
po°Shi·
;

4434 
q31_t
 *
ªcùTabÀ
;

4435 
q31_t
 
íîgy
;

4436 
q31_t
 
x0
;

4437 } 
	t¨m_lms_n‹m_ö°™˚_q31
;

4450 
¨m_lms_n‹m_q31
(

4451 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4452 
q31_t
 * 
pSrc
,

4453 
q31_t
 * 
pRef
,

4454 
q31_t
 * 
pOut
,

4455 
q31_t
 * 
pEº
,

4456 
uöt32_t
 
blockSize
);

4470 
¨m_lms_n‹m_öô_q31
(

4471 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4472 
uöt16_t
 
numT≠s
,

4473 
q31_t
 * 
pC€ffs
,

4474 
q31_t
 * 
pSèã
,

4475 
q31_t
 
mu
,

4476 
uöt32_t
 
blockSize
,

4477 
uöt8_t
 
po°Shi·
);

4485 
uöt16_t
 
numT≠s
;

4486 
q15_t
 *
pSèã
;

4487 
q15_t
 *
pC€ffs
;

4488 
q15_t
 
mu
;

4489 
uöt8_t
 
po°Shi·
;

4490 
q15_t
 *
ªcùTabÀ
;

4491 
q15_t
 
íîgy
;

4492 
q15_t
 
x0
;

4493 } 
	t¨m_lms_n‹m_ö°™˚_q15
;

4506 
¨m_lms_n‹m_q15
(

4507 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4508 
q15_t
 * 
pSrc
,

4509 
q15_t
 * 
pRef
,

4510 
q15_t
 * 
pOut
,

4511 
q15_t
 * 
pEº
,

4512 
uöt32_t
 
blockSize
);

4527 
¨m_lms_n‹m_öô_q15
(

4528 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4529 
uöt16_t
 
numT≠s
,

4530 
q15_t
 * 
pC€ffs
,

4531 
q15_t
 * 
pSèã
,

4532 
q15_t
 
mu
,

4533 
uöt32_t
 
blockSize
,

4534 
uöt8_t
 
po°Shi·
);

4546 
¨m_c‹ªœã_f32
(

4547 
Êﬂt32_t
 * 
pSrcA
,

4548 
uöt32_t
 
§cALí
,

4549 
Êﬂt32_t
 * 
pSrcB
,

4550 
uöt32_t
 
§cBLí
,

4551 
Êﬂt32_t
 * 
pD°
);

4564 
¨m_c‹ªœã_›t_q15
(

4565 
q15_t
 * 
pSrcA
,

4566 
uöt32_t
 
§cALí
,

4567 
q15_t
 * 
pSrcB
,

4568 
uöt32_t
 
§cBLí
,

4569 
q15_t
 * 
pD°
,

4570 
q15_t
 * 
pS¸©ch
);

4583 
¨m_c‹ªœã_q15
(

4584 
q15_t
 * 
pSrcA
,

4585 
uöt32_t
 
§cALí
,

4586 
q15_t
 * 
pSrcB
,

4587 
uöt32_t
 
§cBLí
,

4588 
q15_t
 * 
pD°
);

4600 
¨m_c‹ªœã_Á°_q15
(

4601 
q15_t
 * 
pSrcA
,

4602 
uöt32_t
 
§cALí
,

4603 
q15_t
 * 
pSrcB
,

4604 
uöt32_t
 
§cBLí
,

4605 
q15_t
 * 
pD°
);

4620 
¨m_c‹ªœã_Á°_›t_q15
(

4621 
q15_t
 * 
pSrcA
,

4622 
uöt32_t
 
§cALí
,

4623 
q15_t
 * 
pSrcB
,

4624 
uöt32_t
 
§cBLí
,

4625 
q15_t
 * 
pD°
,

4626 
q15_t
 * 
pS¸©ch
);

4638 
¨m_c‹ªœã_q31
(

4639 
q31_t
 * 
pSrcA
,

4640 
uöt32_t
 
§cALí
,

4641 
q31_t
 * 
pSrcB
,

4642 
uöt32_t
 
§cBLí
,

4643 
q31_t
 * 
pD°
);

4655 
¨m_c‹ªœã_Á°_q31
(

4656 
q31_t
 * 
pSrcA
,

4657 
uöt32_t
 
§cALí
,

4658 
q31_t
 * 
pSrcB
,

4659 
uöt32_t
 
§cBLí
,

4660 
q31_t
 * 
pD°
);

4676 
¨m_c‹ªœã_›t_q7
(

4677 
q7_t
 * 
pSrcA
,

4678 
uöt32_t
 
§cALí
,

4679 
q7_t
 * 
pSrcB
,

4680 
uöt32_t
 
§cBLí
,

4681 
q7_t
 * 
pD°
,

4682 
q15_t
 * 
pS¸©ch1
,

4683 
q15_t
 * 
pS¸©ch2
);

4696 
¨m_c‹ªœã_q7
(

4697 
q7_t
 * 
pSrcA
,

4698 
uöt32_t
 
§cALí
,

4699 
q7_t
 * 
pSrcB
,

4700 
uöt32_t
 
§cBLí
,

4701 
q7_t
 * 
pD°
);

4709 
uöt16_t
 
numT≠s
;

4710 
uöt16_t
 
°©eIndex
;

4711 
Êﬂt32_t
 *
pSèã
;

4712 
Êﬂt32_t
 *
pC€ffs
;

4713 
uöt16_t
 
maxDñay
;

4714 
öt32_t
 *
pT≠Dñay
;

4715 } 
	t¨m_fú_•¨£_ö°™˚_f32
;

4723 
uöt16_t
 
numT≠s
;

4724 
uöt16_t
 
°©eIndex
;

4725 
q31_t
 *
pSèã
;

4726 
q31_t
 *
pC€ffs
;

4727 
uöt16_t
 
maxDñay
;

4728 
öt32_t
 *
pT≠Dñay
;

4729 } 
	t¨m_fú_•¨£_ö°™˚_q31
;

4737 
uöt16_t
 
numT≠s
;

4738 
uöt16_t
 
°©eIndex
;

4739 
q15_t
 *
pSèã
;

4740 
q15_t
 *
pC€ffs
;

4741 
uöt16_t
 
maxDñay
;

4742 
öt32_t
 *
pT≠Dñay
;

4743 } 
	t¨m_fú_•¨£_ö°™˚_q15
;

4751 
uöt16_t
 
numT≠s
;

4752 
uöt16_t
 
°©eIndex
;

4753 
q7_t
 *
pSèã
;

4754 
q7_t
 *
pC€ffs
;

4755 
uöt16_t
 
maxDñay
;

4756 
öt32_t
 *
pT≠Dñay
;

4757 } 
	t¨m_fú_•¨£_ö°™˚_q7
;

4769 
¨m_fú_•¨£_f32
(

4770 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4771 
Êﬂt32_t
 * 
pSrc
,

4772 
Êﬂt32_t
 * 
pD°
,

4773 
Êﬂt32_t
 * 
pS¸©chIn
,

4774 
uöt32_t
 
blockSize
);

4788 
¨m_fú_•¨£_öô_f32
(

4789 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4790 
uöt16_t
 
numT≠s
,

4791 
Êﬂt32_t
 * 
pC€ffs
,

4792 
Êﬂt32_t
 * 
pSèã
,

4793 
öt32_t
 * 
pT≠Dñay
,

4794 
uöt16_t
 
maxDñay
,

4795 
uöt32_t
 
blockSize
);

4807 
¨m_fú_•¨£_q31
(

4808 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4809 
q31_t
 * 
pSrc
,

4810 
q31_t
 * 
pD°
,

4811 
q31_t
 * 
pS¸©chIn
,

4812 
uöt32_t
 
blockSize
);

4826 
¨m_fú_•¨£_öô_q31
(

4827 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4828 
uöt16_t
 
numT≠s
,

4829 
q31_t
 * 
pC€ffs
,

4830 
q31_t
 * 
pSèã
,

4831 
öt32_t
 * 
pT≠Dñay
,

4832 
uöt16_t
 
maxDñay
,

4833 
uöt32_t
 
blockSize
);

4846 
¨m_fú_•¨£_q15
(

4847 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4848 
q15_t
 * 
pSrc
,

4849 
q15_t
 * 
pD°
,

4850 
q15_t
 * 
pS¸©chIn
,

4851 
q31_t
 * 
pS¸©chOut
,

4852 
uöt32_t
 
blockSize
);

4867 
¨m_fú_•¨£_öô_q15
(

4868 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4869 
uöt16_t
 
numT≠s
,

4870 
q15_t
 * 
pC€ffs
,

4871 
q15_t
 * 
pSèã
,

4872 
öt32_t
 * 
pT≠Dñay
,

4873 
uöt16_t
 
maxDñay
,

4874 
uöt32_t
 
blockSize
);

4887 
¨m_fú_•¨£_q7
(

4888 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4889 
q7_t
 * 
pSrc
,

4890 
q7_t
 * 
pD°
,

4891 
q7_t
 * 
pS¸©chIn
,

4892 
q31_t
 * 
pS¸©chOut
,

4893 
uöt32_t
 
blockSize
);

4907 
¨m_fú_•¨£_öô_q7
(

4908 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4909 
uöt16_t
 
numT≠s
,

4910 
q7_t
 * 
pC€ffs
,

4911 
q7_t
 * 
pSèã
,

4912 
öt32_t
 * 
pT≠Dñay
,

4913 
uöt16_t
 
maxDñay
,

4914 
uöt32_t
 
blockSize
);

4925 
¨m_sö_cos_f32
(

4926 
Êﬂt32_t
 
thëa
,

4927 
Êﬂt32_t
 * 
pSöVÆ
,

4928 
Êﬂt32_t
 * 
pCcosVÆ
);

4938 
¨m_sö_cos_q31
(

4939 
q31_t
 
thëa
,

4940 
q31_t
 * 
pSöVÆ
,

4941 
q31_t
 * 
pCosVÆ
);

4952 
¨m_cm∂x_c⁄j_f32
(

4953 
Êﬂt32_t
 * 
pSrc
,

4954 
Êﬂt32_t
 * 
pD°
,

4955 
uöt32_t
 
numSam∂es
);

4965 
¨m_cm∂x_c⁄j_q31
(

4966 
q31_t
 * 
pSrc
,

4967 
q31_t
 * 
pD°
,

4968 
uöt32_t
 
numSam∂es
);

4978 
¨m_cm∂x_c⁄j_q15
(

4979 
q15_t
 * 
pSrc
,

4980 
q15_t
 * 
pD°
,

4981 
uöt32_t
 
numSam∂es
);

4993 
¨m_cm∂x_mag_squ¨ed_f32
(

4994 
Êﬂt32_t
 * 
pSrc
,

4995 
Êﬂt32_t
 * 
pD°
,

4996 
uöt32_t
 
numSam∂es
);

5006 
¨m_cm∂x_mag_squ¨ed_q31
(

5007 
q31_t
 * 
pSrc
,

5008 
q31_t
 * 
pD°
,

5009 
uöt32_t
 
numSam∂es
);

5019 
¨m_cm∂x_mag_squ¨ed_q15
(

5020 
q15_t
 * 
pSrc
,

5021 
q15_t
 * 
pD°
,

5022 
uöt32_t
 
numSam∂es
);

5099 
__INLINE
 
Êﬂt32_t
 
¨m_pid_f32
(

5100 
¨m_pid_ö°™˚_f32
 * 
S
,

5101 
Êﬂt32_t
 
ö
)

5103 
Êﬂt32_t
 
out
;

5106 
out
 = (
S
->
A0
 * 
ö
) +

5107 (
S
->
A1
 * S->
°©e
[0]Ë+ (S->
A2
 * S->state[1]) + (S->state[2]);

5110 
S
->
°©e
[1] = S->state[0];

5111 
S
->
°©e
[0] = 
ö
;

5112 
S
->
°©e
[2] = 
out
;

5115  (
out
);

5134 
__INLINE
 
q31_t
 
¨m_pid_q31
(

5135 
¨m_pid_ö°™˚_q31
 * 
S
,

5136 
q31_t
 
ö
)

5138 
q63_t
 
acc
;

5139 
q31_t
 
out
;

5142 
acc
 = (
q63_t
Ë
S
->
A0
 * 
ö
;

5145 
acc
 +(
q63_t
Ë
S
->
A1
 * S->
°©e
[0];

5148 
acc
 +(
q63_t
Ë
S
->
A2
 * S->
°©e
[1];

5151 
out
 = (
q31_t
Ë(
acc
 >> 31u);

5154 
out
 +
S
->
°©e
[2];

5157 
S
->
°©e
[1] = S->state[0];

5158 
S
->
°©e
[0] = 
ö
;

5159 
S
->
°©e
[2] = 
out
;

5162  (
out
);

5182 
__INLINE
 
q15_t
 
¨m_pid_q15
(

5183 
¨m_pid_ö°™˚_q15
 * 
S
,

5184 
q15_t
 
ö
)

5186 
q63_t
 
acc
;

5187 
q15_t
 
out
;

5189 #i‚de‡
ARM_MATH_CM0_FAMILY


5190 
__SIMD32_TYPE
 *
v°©e
;

5195 
acc
 = (
q31_t
Ë
__SMUAD
(
S
->
A0
, 
ö
);

5198 
v°©e
 = 
__SIMD32_CONST
(
S
->
°©e
);

5199 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
Ë*
v°©e
,ácc);

5203 
acc
 = ((
q31_t
Ë
S
->
A0
Ë* 
ö
;

5206 
acc
 +(
q31_t
Ë
S
->
A1
 * S->
°©e
[0];

5207 
acc
 +(
q31_t
Ë
S
->
A2
 * S->
°©e
[1];

5212 
acc
 +(
q31_t
Ë
S
->
°©e
[2] << 15;

5215 
out
 = (
q15_t
Ë(
__SSAT
((
acc
 >> 15), 16));

5218 
S
->
°©e
[1] = S->state[0];

5219 
S
->
°©e
[0] = 
ö
;

5220 
S
->
°©e
[2] = 
out
;

5223  (
out
);

5240 
¨m_°©us
 
¨m_m©_övî£_f32
(

5241 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
§c
,

5242 
¨m_m©rix_ö°™˚_f32
 * 
d°
);

5253 
¨m_°©us
 
¨m_m©_övî£_f64
(

5254 c⁄° 
¨m_m©rix_ö°™˚_f64
 * 
§c
,

5255 
¨m_m©rix_ö°™˚_f64
 * 
d°
);

5301 
__INLINE
 
¨m_˛¨ke_f32
(

5302 
Êﬂt32_t
 
Ia
,

5303 
Êﬂt32_t
 
Ib
,

5304 
Êﬂt32_t
 * 
pIÆpha
,

5305 
Êﬂt32_t
 * 
pIbëa
)

5308 *
pIÆpha
 = 
Ia
;

5311 *
pIbëa
 =

5312 ((
Êﬂt32_t
Ë0.57735026919 * 
Ia
 + (Êﬂt32_tË1.15470053838 * 
Ib
);

5331 
__INLINE
 
¨m_˛¨ke_q31
(

5332 
q31_t
 
Ia
,

5333 
q31_t
 
Ib
,

5334 
q31_t
 * 
pIÆpha
,

5335 
q31_t
 * 
pIbëa
)

5337 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5340 *
pIÆpha
 = 
Ia
;

5343 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë
Ia
 * 0x24F34E8B) >> 30);

5346 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë
Ib
 * 0x49E69D16) >> 30);

5349 *
pIbëa
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5363 
¨m_q7_to_q31
(

5364 
q7_t
 * 
pSrc
,

5365 
q31_t
 * 
pD°
,

5366 
uöt32_t
 
blockSize
);

5406 
__INLINE
 
¨m_öv_˛¨ke_f32
(

5407 
Êﬂt32_t
 
IÆpha
,

5408 
Êﬂt32_t
 
Ibëa
,

5409 
Êﬂt32_t
 * 
pIa
,

5410 
Êﬂt32_t
 * 
pIb
)

5413 *
pIa
 = 
IÆpha
;

5416 *
pIb
 = -0.5 * 
IÆpha
 + (
Êﬂt32_t
Ë0.8660254039 *
Ibëa
;

5435 
__INLINE
 
¨m_öv_˛¨ke_q31
(

5436 
q31_t
 
IÆpha
,

5437 
q31_t
 
Ibëa
,

5438 
q31_t
 * 
pIa
,

5439 
q31_t
 * 
pIb
)

5441 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5444 *
pIa
 = 
IÆpha
;

5447 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
) * (0x40000000)) >> 31);

5450 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
) * (0x6ED9EBA1)) >> 31);

5453 *
pIb
 = 
__QSUB
(
¥odu˘2
, 
¥odu˘1
);

5468 
¨m_q7_to_q15
(

5469 
q7_t
 * 
pSrc
,

5470 
q15_t
 * 
pD°
,

5471 
uöt32_t
 
blockSize
);

5522 
__INLINE
 
¨m_∑rk_f32
(

5523 
Êﬂt32_t
 
IÆpha
,

5524 
Êﬂt32_t
 
Ibëa
,

5525 
Êﬂt32_t
 * 
pId
,

5526 
Êﬂt32_t
 * 
pIq
,

5527 
Êﬂt32_t
 
söVÆ
,

5528 
Êﬂt32_t
 
cosVÆ
)

5531 *
pId
 = 
IÆpha
 * 
cosVÆ
 + 
Ibëa
 * 
söVÆ
;

5534 *
pIq
 = -
IÆpha
 * 
söVÆ
 + 
Ibëa
 * 
cosVÆ
;

5556 
__INLINE
 
¨m_∑rk_q31
(

5557 
q31_t
 
IÆpha
,

5558 
q31_t
 
Ibëa
,

5559 
q31_t
 * 
pId
,

5560 
q31_t
 * 
pIq
,

5561 
q31_t
 
söVÆ
,

5562 
q31_t
 
cosVÆ
)

5564 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5565 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5568 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
cosVÆ
)) >> 31);

5571 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
söVÆ
)) >> 31);

5575 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
söVÆ
)) >> 31);

5578 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
cosVÆ
)) >> 31);

5581 *
pId
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5584 *
pIq
 = 
__QSUB
(
¥odu˘4
, 
¥odu˘3
);

5598 
¨m_q7_to_Êﬂt
(

5599 
q7_t
 * 
pSrc
,

5600 
Êﬂt32_t
 * 
pD°
,

5601 
uöt32_t
 
blockSize
);

5641 
__INLINE
 
¨m_öv_∑rk_f32
(

5642 
Êﬂt32_t
 
Id
,

5643 
Êﬂt32_t
 
Iq
,

5644 
Êﬂt32_t
 * 
pIÆpha
,

5645 
Êﬂt32_t
 * 
pIbëa
,

5646 
Êﬂt32_t
 
söVÆ
,

5647 
Êﬂt32_t
 
cosVÆ
)

5650 *
pIÆpha
 = 
Id
 * 
cosVÆ
 - 
Iq
 * 
söVÆ
;

5653 *
pIbëa
 = 
Id
 * 
söVÆ
 + 
Iq
 * 
cosVÆ
;

5676 
__INLINE
 
¨m_öv_∑rk_q31
(

5677 
q31_t
 
Id
,

5678 
q31_t
 
Iq
,

5679 
q31_t
 * 
pIÆpha
,

5680 
q31_t
 * 
pIbëa
,

5681 
q31_t
 
söVÆ
,

5682 
q31_t
 
cosVÆ
)

5684 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5685 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5688 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
cosVÆ
)) >> 31);

5691 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
söVÆ
)) >> 31);

5695 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
söVÆ
)) >> 31);

5698 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
cosVÆ
)) >> 31);

5701 *
pIÆpha
 = 
__QSUB
(
¥odu˘1
, 
¥odu˘2
);

5704 *
pIbëa
 = 
__QADD
(
¥odu˘4
, 
¥odu˘3
);

5720 
¨m_q31_to_Êﬂt
(

5721 
q31_t
 * 
pSrc
,

5722 
Êﬂt32_t
 * 
pD°
,

5723 
uöt32_t
 
blockSize
);

5774 
__INLINE
 
Êﬂt32_t
 
¨m_löór_öãΩ_f32
(

5775 
¨m_löór_öãΩ_ö°™˚_f32
 * 
S
,

5776 
Êﬂt32_t
 
x
)

5779 
Êﬂt32_t
 
y
;

5780 
Êﬂt32_t
 
x0
, 
x1
;

5781 
Êﬂt32_t
 
y0
, 
y1
;

5782 
Êﬂt32_t
 
xS∑cög
 = 
S
->xSpacing;

5783 
öt32_t
 
i
;

5784 
Êﬂt32_t
 *
pYD©a
 = 
S
->pYData;

5787 
i
 = (
öt32_t
Ë((
x
 - 
S
->
x1
Ë/ 
xS∑cög
);

5789 if(
i
 < 0)

5792 
y
 = 
pYD©a
[0];

5794 if((
uöt32_t
)
i
 >
S
->
nVÆues
)

5797 
y
 = 
pYD©a
[
S
->
nVÆues
 - 1];

5802 
x0
 = 
S
->
x1
 + 
i
 * 
xS∑cög
;

5803 
x1
 = 
S
->x1 + (
i
 + 1Ë* 
xS∑cög
;

5806 
y0
 = 
pYD©a
[
i
];

5807 
y1
 = 
pYD©a
[
i
 + 1];

5810 
y
 = 
y0
 + (
x
 - 
x0
Ë* ((
y1
 - y0Ë/ (
x1
 - x0));

5815  (
y
);

5833 
__INLINE
 
q31_t
 
¨m_löór_öãΩ_q31
(

5834 
q31_t
 * 
pYD©a
,

5835 
q31_t
 
x
,

5836 
uöt32_t
 
nVÆues
)

5838 
q31_t
 
y
;

5839 
q31_t
 
y0
, 
y1
;

5840 
q31_t
 
‰a˘
;

5841 
öt32_t
 
ödex
;

5846 
ödex
 = ((
x
 & 0xFFF00000) >> 20);

5848 if(
ödex
 >(
öt32_t
)(
nVÆues
 - 1))

5850  (
pYD©a
[
nVÆues
 - 1]);

5852 if(
ödex
 < 0)

5854  (
pYD©a
[0]);

5861 
‰a˘
 = (
x
 & 0x000FFFFF) << 11;

5864 
y0
 = 
pYD©a
[
ödex
];

5865 
y1
 = 
pYD©a
[
ödex
 + 1u];

5868 
y
 = ((
q31_t
Ë((
q63_t
Ë
y0
 * (0x7FFFFFFF - 
‰a˘
) >> 32));

5871 
y
 +((
q31_t
Ë(((
q63_t
Ë
y1
 * 
‰a˘
) >> 32));

5874  (
y
 << 1u);

5895 
__INLINE
 
q15_t
 
¨m_löór_öãΩ_q15
(

5896 
q15_t
 * 
pYD©a
,

5897 
q31_t
 
x
,

5898 
uöt32_t
 
nVÆues
)

5900 
q63_t
 
y
;

5901 
q15_t
 
y0
, 
y1
;

5902 
q31_t
 
‰a˘
;

5903 
öt32_t
 
ödex
;

5908 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5910 if(
ödex
 >(
öt32_t
)(
nVÆues
 - 1))

5912  (
pYD©a
[
nVÆues
 - 1]);

5914 if(
ödex
 < 0)

5916  (
pYD©a
[0]);

5922 
‰a˘
 = (
x
 & 0x000FFFFF);

5925 
y0
 = 
pYD©a
[
ödex
];

5926 
y1
 = 
pYD©a
[
ödex
 + 1u];

5929 
y
 = ((
q63_t
Ë
y0
 * (0xFFFFF - 
‰a˘
));

5932 
y
 +((
q63_t
Ë
y1
 * (
‰a˘
));

5935  (
y
 >> 20);

5955 
__INLINE
 
q7_t
 
¨m_löór_öãΩ_q7
(

5956 
q7_t
 * 
pYD©a
,

5957 
q31_t
 
x
,

5958 
uöt32_t
 
nVÆues
)

5960 
q31_t
 
y
;

5961 
q7_t
 
y0
, 
y1
;

5962 
q31_t
 
‰a˘
;

5963 
uöt32_t
 
ödex
;

5968 i‡(
x
 < 0)

5970  (
pYD©a
[0]);

5972 
ödex
 = (
x
 >> 20) & 0xfff;

5975 if(
ödex
 >(
nVÆues
 - 1))

5977  (
pYD©a
[
nVÆues
 - 1]);

5984 
‰a˘
 = (
x
 & 0x000FFFFF);

5987 
y0
 = 
pYD©a
[
ödex
];

5988 
y1
 = 
pYD©a
[
ödex
 + 1u];

5991 
y
 = ((
y0
 * (0xFFFFF - 
‰a˘
)));

5994 
y
 +(
y1
 * 
‰a˘
);

5997  (
y
 >> 20u);

6012 
Êﬂt32_t
 
¨m_sö_f32
(

6013 
Êﬂt32_t
 
x
);

6021 
q31_t
 
¨m_sö_q31
(

6022 
q31_t
 
x
);

6030 
q15_t
 
¨m_sö_q15
(

6031 
q15_t
 
x
);

6039 
Êﬂt32_t
 
¨m_cos_f32
(

6040 
Êﬂt32_t
 
x
);

6048 
q31_t
 
¨m_cos_q31
(

6049 
q31_t
 
x
);

6057 
q15_t
 
¨m_cos_q15
(

6058 
q15_t
 
x
);

6100 
__INLINE
 
¨m_°©us
 
¨m_sqπ_f32
(

6101 
Êﬂt32_t
 
ö
,

6102 
Êﬂt32_t
 * 
pOut
)

6104 if(
ö
 >= 0.0f)

6108 #i‡(
__FPU_USED
 =1Ë&& 
deföed
 ( 
__CC_ARM
 )

6109 *
pOut
 = 
__sqπf
(
ö
);

6111 *
pOut
 = 
sqπf
(
ö
);

6114  (
ARM_MATH_SUCCESS
);

6118 *
pOut
 = 0.0f;

6119  (
ARM_MATH_ARGUMENT_ERROR
);

6132 
¨m_°©us
 
¨m_sqπ_q31
(

6133 
q31_t
 
ö
,

6134 
q31_t
 * 
pOut
);

6143 
¨m_°©us
 
¨m_sqπ_q15
(

6144 
q15_t
 
ö
,

6145 
q15_t
 * 
pOut
);

6160 
__INLINE
 
¨m_cúcuœrWrôe_f32
(

6161 
öt32_t
 * 
cúcBuf„r
,

6162 
öt32_t
 
L
,

6163 
uöt16_t
 * 
wrôeOff£t
,

6164 
öt32_t
 
buf„rInc
,

6165 c⁄° 
öt32_t
 * 
§c
,

6166 
öt32_t
 
§cInc
,

6167 
uöt32_t
 
blockSize
)

6169 
uöt32_t
 
i
 = 0u;

6170 
öt32_t
 
wOff£t
;

6174 
wOff£t
 = *
wrôeOff£t
;

6177 
i
 = 
blockSize
;

6179 
i
 > 0u)

6182 
cúcBuf„r
[
wOff£t
] = *
§c
;

6185 
§c
 +
§cInc
;

6188 
wOff£t
 +
buf„rInc
;

6189 if(
wOff£t
 >
L
)

6190 
wOff£t
 -
L
;

6193 
i
--;

6197 *
wrôeOff£t
 = 
wOff£t
;

6205 
__INLINE
 
¨m_cúcuœrRód_f32
(

6206 
öt32_t
 * 
cúcBuf„r
,

6207 
öt32_t
 
L
,

6208 
öt32_t
 * 
ªadOff£t
,

6209 
öt32_t
 
buf„rInc
,

6210 
öt32_t
 * 
d°
,

6211 
öt32_t
 * 
d°_ba£
,

6212 
öt32_t
 
d°_Àngth
,

6213 
öt32_t
 
d°Inc
,

6214 
uöt32_t
 
blockSize
)

6216 
uöt32_t
 
i
 = 0u;

6217 
öt32_t
 
rOff£t
, 
d°_íd
;

6221 
rOff£t
 = *
ªadOff£t
;

6222 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6225 
i
 = 
blockSize
;

6227 
i
 > 0u)

6230 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6233 
d°
 +
d°Inc
;

6235 if(
d°
 =(
öt32_t
 *Ë
d°_íd
)

6237 
d°
 = 
d°_ba£
;

6241 
rOff£t
 +
buf„rInc
;

6243 if(
rOff£t
 >
L
)

6245 
rOff£t
 -
L
;

6249 
i
--;

6253 *
ªadOff£t
 = 
rOff£t
;

6260 
__INLINE
 
¨m_cúcuœrWrôe_q15
(

6261 
q15_t
 * 
cúcBuf„r
,

6262 
öt32_t
 
L
,

6263 
uöt16_t
 * 
wrôeOff£t
,

6264 
öt32_t
 
buf„rInc
,

6265 c⁄° 
q15_t
 * 
§c
,

6266 
öt32_t
 
§cInc
,

6267 
uöt32_t
 
blockSize
)

6269 
uöt32_t
 
i
 = 0u;

6270 
öt32_t
 
wOff£t
;

6274 
wOff£t
 = *
wrôeOff£t
;

6277 
i
 = 
blockSize
;

6279 
i
 > 0u)

6282 
cúcBuf„r
[
wOff£t
] = *
§c
;

6285 
§c
 +
§cInc
;

6288 
wOff£t
 +
buf„rInc
;

6289 if(
wOff£t
 >
L
)

6290 
wOff£t
 -
L
;

6293 
i
--;

6297 *
wrôeOff£t
 = 
wOff£t
;

6305 
__INLINE
 
¨m_cúcuœrRód_q15
(

6306 
q15_t
 * 
cúcBuf„r
,

6307 
öt32_t
 
L
,

6308 
öt32_t
 * 
ªadOff£t
,

6309 
öt32_t
 
buf„rInc
,

6310 
q15_t
 * 
d°
,

6311 
q15_t
 * 
d°_ba£
,

6312 
öt32_t
 
d°_Àngth
,

6313 
öt32_t
 
d°Inc
,

6314 
uöt32_t
 
blockSize
)

6316 
uöt32_t
 
i
 = 0;

6317 
öt32_t
 
rOff£t
, 
d°_íd
;

6321 
rOff£t
 = *
ªadOff£t
;

6323 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6326 
i
 = 
blockSize
;

6328 
i
 > 0u)

6331 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6334 
d°
 +
d°Inc
;

6336 if(
d°
 =(
q15_t
 *Ë
d°_íd
)

6338 
d°
 = 
d°_ba£
;

6342 
rOff£t
 +
buf„rInc
;

6344 if(
rOff£t
 >
L
)

6346 
rOff£t
 -
L
;

6350 
i
--;

6354 *
ªadOff£t
 = 
rOff£t
;

6362 
__INLINE
 
¨m_cúcuœrWrôe_q7
(

6363 
q7_t
 * 
cúcBuf„r
,

6364 
öt32_t
 
L
,

6365 
uöt16_t
 * 
wrôeOff£t
,

6366 
öt32_t
 
buf„rInc
,

6367 c⁄° 
q7_t
 * 
§c
,

6368 
öt32_t
 
§cInc
,

6369 
uöt32_t
 
blockSize
)

6371 
uöt32_t
 
i
 = 0u;

6372 
öt32_t
 
wOff£t
;

6376 
wOff£t
 = *
wrôeOff£t
;

6379 
i
 = 
blockSize
;

6381 
i
 > 0u)

6384 
cúcBuf„r
[
wOff£t
] = *
§c
;

6387 
§c
 +
§cInc
;

6390 
wOff£t
 +
buf„rInc
;

6391 if(
wOff£t
 >
L
)

6392 
wOff£t
 -
L
;

6395 
i
--;

6399 *
wrôeOff£t
 = 
wOff£t
;

6407 
__INLINE
 
¨m_cúcuœrRód_q7
(

6408 
q7_t
 * 
cúcBuf„r
,

6409 
öt32_t
 
L
,

6410 
öt32_t
 * 
ªadOff£t
,

6411 
öt32_t
 
buf„rInc
,

6412 
q7_t
 * 
d°
,

6413 
q7_t
 * 
d°_ba£
,

6414 
öt32_t
 
d°_Àngth
,

6415 
öt32_t
 
d°Inc
,

6416 
uöt32_t
 
blockSize
)

6418 
uöt32_t
 
i
 = 0;

6419 
öt32_t
 
rOff£t
, 
d°_íd
;

6423 
rOff£t
 = *
ªadOff£t
;

6425 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6428 
i
 = 
blockSize
;

6430 
i
 > 0u)

6433 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6436 
d°
 +
d°Inc
;

6438 if(
d°
 =(
q7_t
 *Ë
d°_íd
)

6440 
d°
 = 
d°_ba£
;

6444 
rOff£t
 +
buf„rInc
;

6446 if(
rOff£t
 >
L
)

6448 
rOff£t
 -
L
;

6452 
i
--;

6456 *
ªadOff£t
 = 
rOff£t
;

6468 
¨m_powî_q31
(

6469 
q31_t
 * 
pSrc
,

6470 
uöt32_t
 
blockSize
,

6471 
q63_t
 * 
pResu…
);

6481 
¨m_powî_f32
(

6482 
Êﬂt32_t
 * 
pSrc
,

6483 
uöt32_t
 
blockSize
,

6484 
Êﬂt32_t
 * 
pResu…
);

6494 
¨m_powî_q15
(

6495 
q15_t
 * 
pSrc
,

6496 
uöt32_t
 
blockSize
,

6497 
q63_t
 * 
pResu…
);

6507 
¨m_powî_q7
(

6508 
q7_t
 * 
pSrc
,

6509 
uöt32_t
 
blockSize
,

6510 
q31_t
 * 
pResu…
);

6520 
¨m_món_q7
(

6521 
q7_t
 * 
pSrc
,

6522 
uöt32_t
 
blockSize
,

6523 
q7_t
 * 
pResu…
);

6532 
¨m_món_q15
(

6533 
q15_t
 * 
pSrc
,

6534 
uöt32_t
 
blockSize
,

6535 
q15_t
 * 
pResu…
);

6544 
¨m_món_q31
(

6545 
q31_t
 * 
pSrc
,

6546 
uöt32_t
 
blockSize
,

6547 
q31_t
 * 
pResu…
);

6556 
¨m_món_f32
(

6557 
Êﬂt32_t
 * 
pSrc
,

6558 
uöt32_t
 
blockSize
,

6559 
Êﬂt32_t
 * 
pResu…
);

6569 
¨m_v¨_f32
(

6570 
Êﬂt32_t
 * 
pSrc
,

6571 
uöt32_t
 
blockSize
,

6572 
Êﬂt32_t
 * 
pResu…
);

6582 
¨m_v¨_q31
(

6583 
q31_t
 * 
pSrc
,

6584 
uöt32_t
 
blockSize
,

6585 
q31_t
 * 
pResu…
);

6595 
¨m_v¨_q15
(

6596 
q15_t
 * 
pSrc
,

6597 
uöt32_t
 
blockSize
,

6598 
q15_t
 * 
pResu…
);

6608 
¨m_rms_f32
(

6609 
Êﬂt32_t
 * 
pSrc
,

6610 
uöt32_t
 
blockSize
,

6611 
Êﬂt32_t
 * 
pResu…
);

6621 
¨m_rms_q31
(

6622 
q31_t
 * 
pSrc
,

6623 
uöt32_t
 
blockSize
,

6624 
q31_t
 * 
pResu…
);

6634 
¨m_rms_q15
(

6635 
q15_t
 * 
pSrc
,

6636 
uöt32_t
 
blockSize
,

6637 
q15_t
 * 
pResu…
);

6647 
¨m_°d_f32
(

6648 
Êﬂt32_t
 * 
pSrc
,

6649 
uöt32_t
 
blockSize
,

6650 
Êﬂt32_t
 * 
pResu…
);

6660 
¨m_°d_q31
(

6661 
q31_t
 * 
pSrc
,

6662 
uöt32_t
 
blockSize
,

6663 
q31_t
 * 
pResu…
);

6673 
¨m_°d_q15
(

6674 
q15_t
 * 
pSrc
,

6675 
uöt32_t
 
blockSize
,

6676 
q15_t
 * 
pResu…
);

6686 
¨m_cm∂x_mag_f32
(

6687 
Êﬂt32_t
 * 
pSrc
,

6688 
Êﬂt32_t
 * 
pD°
,

6689 
uöt32_t
 
numSam∂es
);

6699 
¨m_cm∂x_mag_q31
(

6700 
q31_t
 * 
pSrc
,

6701 
q31_t
 * 
pD°
,

6702 
uöt32_t
 
numSam∂es
);

6712 
¨m_cm∂x_mag_q15
(

6713 
q15_t
 * 
pSrc
,

6714 
q15_t
 * 
pD°
,

6715 
uöt32_t
 
numSam∂es
);

6727 
¨m_cm∂x_dŸ_¥od_q15
(

6728 
q15_t
 * 
pSrcA
,

6729 
q15_t
 * 
pSrcB
,

6730 
uöt32_t
 
numSam∂es
,

6731 
q31_t
 * 
ªÆResu…
,

6732 
q31_t
 * 
imagResu…
);

6744 
¨m_cm∂x_dŸ_¥od_q31
(

6745 
q31_t
 * 
pSrcA
,

6746 
q31_t
 * 
pSrcB
,

6747 
uöt32_t
 
numSam∂es
,

6748 
q63_t
 * 
ªÆResu…
,

6749 
q63_t
 * 
imagResu…
);

6761 
¨m_cm∂x_dŸ_¥od_f32
(

6762 
Êﬂt32_t
 * 
pSrcA
,

6763 
Êﬂt32_t
 * 
pSrcB
,

6764 
uöt32_t
 
numSam∂es
,

6765 
Êﬂt32_t
 * 
ªÆResu…
,

6766 
Êﬂt32_t
 * 
imagResu…
);

6777 
¨m_cm∂x_mu…_ªÆ_q15
(

6778 
q15_t
 * 
pSrcCm∂x
,

6779 
q15_t
 * 
pSrcRól
,

6780 
q15_t
 * 
pCm∂xD°
,

6781 
uöt32_t
 
numSam∂es
);

6792 
¨m_cm∂x_mu…_ªÆ_q31
(

6793 
q31_t
 * 
pSrcCm∂x
,

6794 
q31_t
 * 
pSrcRól
,

6795 
q31_t
 * 
pCm∂xD°
,

6796 
uöt32_t
 
numSam∂es
);

6807 
¨m_cm∂x_mu…_ªÆ_f32
(

6808 
Êﬂt32_t
 * 
pSrcCm∂x
,

6809 
Êﬂt32_t
 * 
pSrcRól
,

6810 
Êﬂt32_t
 * 
pCm∂xD°
,

6811 
uöt32_t
 
numSam∂es
);

6822 
¨m_mö_q7
(

6823 
q7_t
 * 
pSrc
,

6824 
uöt32_t
 
blockSize
,

6825 
q7_t
 * 
ªsu…
,

6826 
uöt32_t
 * 
ödex
);

6837 
¨m_mö_q15
(

6838 
q15_t
 * 
pSrc
,

6839 
uöt32_t
 
blockSize
,

6840 
q15_t
 * 
pResu…
,

6841 
uöt32_t
 * 
pIndex
);

6851 
¨m_mö_q31
(

6852 
q31_t
 * 
pSrc
,

6853 
uöt32_t
 
blockSize
,

6854 
q31_t
 * 
pResu…
,

6855 
uöt32_t
 * 
pIndex
);

6866 
¨m_mö_f32
(

6867 
Êﬂt32_t
 * 
pSrc
,

6868 
uöt32_t
 
blockSize
,

6869 
Êﬂt32_t
 * 
pResu…
,

6870 
uöt32_t
 * 
pIndex
);

6881 
¨m_max_q7
(

6882 
q7_t
 * 
pSrc
,

6883 
uöt32_t
 
blockSize
,

6884 
q7_t
 * 
pResu…
,

6885 
uöt32_t
 * 
pIndex
);

6896 
¨m_max_q15
(

6897 
q15_t
 * 
pSrc
,

6898 
uöt32_t
 
blockSize
,

6899 
q15_t
 * 
pResu…
,

6900 
uöt32_t
 * 
pIndex
);

6911 
¨m_max_q31
(

6912 
q31_t
 * 
pSrc
,

6913 
uöt32_t
 
blockSize
,

6914 
q31_t
 * 
pResu…
,

6915 
uöt32_t
 * 
pIndex
);

6926 
¨m_max_f32
(

6927 
Êﬂt32_t
 * 
pSrc
,

6928 
uöt32_t
 
blockSize
,

6929 
Êﬂt32_t
 * 
pResu…
,

6930 
uöt32_t
 * 
pIndex
);

6941 
¨m_cm∂x_mu…_cm∂x_q15
(

6942 
q15_t
 * 
pSrcA
,

6943 
q15_t
 * 
pSrcB
,

6944 
q15_t
 * 
pD°
,

6945 
uöt32_t
 
numSam∂es
);

6956 
¨m_cm∂x_mu…_cm∂x_q31
(

6957 
q31_t
 * 
pSrcA
,

6958 
q31_t
 * 
pSrcB
,

6959 
q31_t
 * 
pD°
,

6960 
uöt32_t
 
numSam∂es
);

6971 
¨m_cm∂x_mu…_cm∂x_f32
(

6972 
Êﬂt32_t
 * 
pSrcA
,

6973 
Êﬂt32_t
 * 
pSrcB
,

6974 
Êﬂt32_t
 * 
pD°
,

6975 
uöt32_t
 
numSam∂es
);

6984 
¨m_Êﬂt_to_q31
(

6985 
Êﬂt32_t
 * 
pSrc
,

6986 
q31_t
 * 
pD°
,

6987 
uöt32_t
 
blockSize
);

6996 
¨m_Êﬂt_to_q15
(

6997 
Êﬂt32_t
 * 
pSrc
,

6998 
q15_t
 * 
pD°
,

6999 
uöt32_t
 
blockSize
);

7008 
¨m_Êﬂt_to_q7
(

7009 
Êﬂt32_t
 * 
pSrc
,

7010 
q7_t
 * 
pD°
,

7011 
uöt32_t
 
blockSize
);

7021 
¨m_q31_to_q15
(

7022 
q31_t
 * 
pSrc
,

7023 
q15_t
 * 
pD°
,

7024 
uöt32_t
 
blockSize
);

7033 
¨m_q31_to_q7
(

7034 
q31_t
 * 
pSrc
,

7035 
q7_t
 * 
pD°
,

7036 
uöt32_t
 
blockSize
);

7045 
¨m_q15_to_Êﬂt
(

7046 
q15_t
 * 
pSrc
,

7047 
Êﬂt32_t
 * 
pD°
,

7048 
uöt32_t
 
blockSize
);

7058 
¨m_q15_to_q31
(

7059 
q15_t
 * 
pSrc
,

7060 
q31_t
 * 
pD°
,

7061 
uöt32_t
 
blockSize
);

7071 
¨m_q15_to_q7
(

7072 
q15_t
 * 
pSrc
,

7073 
q7_t
 * 
pD°
,

7074 
uöt32_t
 
blockSize
);

7148 
__INLINE
 
Êﬂt32_t
 
¨m_bûöór_öãΩ_f32
(

7149 c⁄° 
¨m_bûöór_öãΩ_ö°™˚_f32
 * 
S
,

7150 
Êﬂt32_t
 
X
,

7151 
Êﬂt32_t
 
Y
)

7153 
Êﬂt32_t
 
out
;

7154 
Êﬂt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

7155 
Êﬂt32_t
 *
pD©a
 = 
S
->pData;

7156 
öt32_t
 
xIndex
, 
yIndex
, 
ödex
;

7157 
Êﬂt32_t
 
xdiff
, 
ydiff
;

7158 
Êﬂt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

7160 
xIndex
 = (
öt32_t
Ë
X
;

7161 
yIndex
 = (
öt32_t
Ë
Y
;

7165 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1Ë|| 
yIndex
 < 0

7166 || 
yIndex
 > (
S
->
numCﬁs
 - 1))

7172 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
 - 1Ë* 
S
->
numCﬁs
;

7176 
f00
 = 
pD©a
[
ödex
];

7177 
f01
 = 
pD©a
[
ödex
 + 1];

7180 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
Ë* 
S
->
numCﬁs
;

7184 
f10
 = 
pD©a
[
ödex
];

7185 
f11
 = 
pD©a
[
ödex
 + 1];

7188 
b1
 = 
f00
;

7189 
b2
 = 
f01
 - 
f00
;

7190 
b3
 = 
f10
 - 
f00
;

7191 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

7194 
xdiff
 = 
X
 - 
xIndex
;

7197 
ydiff
 = 
Y
 - 
yIndex
;

7200 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

7203  (
out
);

7216 
__INLINE
 
q31_t
 
¨m_bûöór_öãΩ_q31
(

7217 
¨m_bûöór_öãΩ_ö°™˚_q31
 * 
S
,

7218 
q31_t
 
X
,

7219 
q31_t
 
Y
)

7221 
q31_t
 
out
;

7222 
q31_t
 
acc
 = 0;

7223 
q31_t
 
x‰a˘
, 
y‰a˘
;

7224 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

7225 
öt32_t
 
rI
, 
cI
;

7226 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

7227 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

7233 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

7238 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

7242 if(
rI
 < 0 ||ÑI > (
S
->
numRows
 - 1Ë|| 
cI
 < 0 || cI > (S->
numCﬁs
 - 1))

7249 
x‰a˘
 = (
X
 & 0x000FFFFF) << 11u;

7252 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

7253 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7257 
y‰a˘
 = (
Y
 & 0x000FFFFF) << 11u;

7260 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7261 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7264 
out
 = ((
q31_t
Ë(((
q63_t
Ë
x1
 * (0x7FFFFFFF - 
x‰a˘
)) >> 32));

7265 
acc
 = ((
q31_t
Ë(((
q63_t
Ë
out
 * (0x7FFFFFFF - 
y‰a˘
)) >> 32));

7268 
out
 = ((
q31_t
Ë((
q63_t
Ë
x2
 * (0x7FFFFFFF - 
y‰a˘
) >> 32));

7269 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
x‰a˘
) >> 32));

7272 
out
 = ((
q31_t
Ë((
q63_t
Ë
y1
 * (0x7FFFFFFF - 
x‰a˘
) >> 32));

7273 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

7276 
out
 = ((
q31_t
Ë((
q63_t
Ë
y2
 * (
x‰a˘
) >> 32));

7277 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

7280  (
acc
 << 2u);

7292 
__INLINE
 
q15_t
 
¨m_bûöór_öãΩ_q15
(

7293 
¨m_bûöór_öãΩ_ö°™˚_q15
 * 
S
,

7294 
q31_t
 
X
,

7295 
q31_t
 
Y
)

7297 
q63_t
 
acc
 = 0;

7298 
q31_t
 
out
;

7299 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

7300 
q31_t
 
x‰a˘
, 
y‰a˘
;

7301 
öt32_t
 
rI
, 
cI
;

7302 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

7303 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

7308 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7313 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7317 if(
rI
 < 0 ||ÑI > (
S
->
numRows
 - 1Ë|| 
cI
 < 0 || cI > (S->
numCﬁs
 - 1))

7324 
x‰a˘
 = (
X
 & 0x000FFFFF);

7327 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

7328 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7333 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7336 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7337 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7343 
out
 = (
q31_t
Ë(((
q63_t
Ë
x1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

7344 
acc
 = ((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
));

7347 
out
 = (
q31_t
Ë(((
q63_t
Ë
x2
 * (0xFFFFF - 
y‰a˘
)) >> 4u);

7348 
acc
 +((
q63_t
Ë
out
 * (
x‰a˘
));

7351 
out
 = (
q31_t
Ë(((
q63_t
Ë
y1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

7352 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

7355 
out
 = (
q31_t
Ë(((
q63_t
Ë
y2
 * (
x‰a˘
)) >> 4u);

7356 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

7360  (
acc
 >> 36);

7372 
__INLINE
 
q7_t
 
¨m_bûöór_öãΩ_q7
(

7373 
¨m_bûöór_öãΩ_ö°™˚_q7
 * 
S
,

7374 
q31_t
 
X
,

7375 
q31_t
 
Y
)

7377 
q63_t
 
acc
 = 0;

7378 
q31_t
 
out
;

7379 
q31_t
 
x‰a˘
, 
y‰a˘
;

7380 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

7381 
öt32_t
 
rI
, 
cI
;

7382 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

7383 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

7388 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7393 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7397 if(
rI
 < 0 ||ÑI > (
S
->
numRows
 - 1Ë|| 
cI
 < 0 || cI > (S->
numCﬁs
 - 1))

7404 
x‰a˘
 = (
X
 & 0x000FFFFF);

7407 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

7408 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7413 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7416 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7417 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7420 
out
 = ((
x1
 * (0xFFFFF - 
x‰a˘
)));

7421 
acc
 = (((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
)));

7424 
out
 = ((
x2
 * (0xFFFFF - 
y‰a˘
)));

7425 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7428 
out
 = ((
y1
 * (0xFFFFF - 
x‰a˘
)));

7429 
acc
 +(((
q63_t
Ë
out
 * (
y‰a˘
)));

7432 
out
 = ((
y2
 * (
y‰a˘
)));

7433 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7436  (
acc
 >> 40);

7446 
	#mu…Acc_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7447 
a
 = (
q31_t
Ë(((((
q63_t
ËaË<< 32Ë+ ((q63_tË
x
 * 
y
) + 0x80000000LL ) >> 32)

7450 
	#mu…Sub_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7451 
a
 = (
q31_t
Ë(((((
q63_t
ËaË<< 32Ë- ((q63_tË
x
 * 
y
) + 0x80000000LL ) >> 32)

7454 
	#mu…_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7455 
a
 = (
q31_t
Ë(((
q63_t
Ë
x
 * 
y
 + 0x80000000LL ) >> 32)

7458 
	#mu…Acc_32x32_kìp32
(
a
, 
x
, 
y
Ë\

	)

7459 
a
 +(
q31_t
Ë(((
q63_t
Ë
x
 * 
y
) >> 32)

7462 
	#mu…Sub_32x32_kìp32
(
a
, 
x
, 
y
Ë\

	)

7463 
a
 -(
q31_t
Ë(((
q63_t
Ë
x
 * 
y
) >> 32)

7466 
	#mu…_32x32_kìp32
(
a
, 
x
, 
y
Ë\

	)

7467 
a
 = (
q31_t
Ë(((
q63_t
Ë
x
 * 
y
 ) >> 32)

7470 #i‡
deföed
 ( 
__CC_ARM
 )

7473 #ifde‡
ARM_MATH_CM4


7474 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7475 
_Pøgma
 ("push") \

7476 
_Pøgma
 ("O1")

7478 
	#LOW_OPTIMIZATION_ENTER


	)

7482 #ifde‡
ARM_MATH_CM4


7483 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7484 
_Pøgma
 ("pop")

7486 
	#LOW_OPTIMIZATION_EXIT


	)

7490 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7493 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7495 #ñi‡
deföed
(
__ICCARM__
)

7498 #ifde‡
ARM_MATH_CM4


7499 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7500 
_Pøgma
 ("optimize=low")

7502 
	#LOW_OPTIMIZATION_ENTER


	)

7506 
	#LOW_OPTIMIZATION_EXIT


	)

7509 #ifde‡
ARM_MATH_CM4


7510 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7511 
_Pøgma
 ("optimize=low")

7513 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7517 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7519 #ñi‡
deföed
(
__GNUC__
)

7521 
	#LOW_OPTIMIZATION_ENTER
 
	`__©åibuã__
(–
	`›timize
("-O1"Ë))

	)

7523 
	#LOW_OPTIMIZATION_EXIT


	)

7525 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7527 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7529 #ñi‡
deföed
(
__CSMC__
)

7531 
	#LOW_OPTIMIZATION_ENTER


	)

7532 
	#LOW_OPTIMIZATION_EXIT


	)

7533 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7534 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7536 #ñi‡
deföed
(
__TASKING__
)

7538 
	#LOW_OPTIMIZATION_ENTER


	)

7539 
	#LOW_OPTIMIZATION_EXIT


	)

7540 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7541 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7546 #ifdef 
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_cm0.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_CM0_H_GENERIC


43 
	#__CORE_CM0_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__CM0_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM0_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x00Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 
	#__FPU_USED
 0

	)

116 #i‡
deföed
 ( 
__CC_ARM
 )

117 #i‡
deföed
 
__TARGET_FPU_VFP


121 #ñi‡
deföed
 ( 
__GNUC__
 )

122 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

126 #ñi‡
deföed
 ( 
__ICCARM__
 )

127 #i‡
deföed
 
__ARMVFP__


131 #ñi‡
deföed
 ( 
__TMS470__
 )

132 #i‡
deföed
 
__TI__VFP_SUPPORT____


136 #ñi‡
deföed
 ( 
__TASKING__
 )

137 #i‡
deföed
 
__FPU_VFP__


141 #ñi‡
deföed
 ( 
__CSMC__
 )

142 #i‡–
__CSMC__
 & 0x400)

147 
	~<°döt.h
>

148 
	~<c‹e_cmIn°r.h
>

149 
	~<c‹e_cmFunc.h
>

151 #ifde‡
__˝lu•lus


157 #i‚de‡
__CMSIS_GENERIC


159 #i‚de‡
__CORE_CM0_H_DEPENDANT


160 
	#__CORE_CM0_H_DEPENDANT


	)

162 #ifde‡
__˝lu•lus


167 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


168 #i‚de‡
__CM0_REV


169 
	#__CM0_REV
 0x0000

	)

173 #i‚de‡
__NVIC_PRIO_BITS


174 
	#__NVIC_PRIO_BITS
 2

	)

178 #i‚de‡
__Víd‹_SysTickC⁄fig


179 
	#__Víd‹_SysTickC⁄fig
 0

	)

192 #ifde‡
__˝lu•lus


193 
	#__I
 vﬁ©ûê

	)

195 
	#__I
 vﬁ©ûêc⁄°

	)

197 
	#__O
 vﬁ©ûê

	)

198 
	#__IO
 vﬁ©ûê

	)

228 
uöt32_t
 
_ª£rved0
:28;

229 
uöt32_t
 
V
:1;

230 
uöt32_t
 
C
:1;

231 
uöt32_t
 
Z
:1;

232 
uöt32_t
 
N
:1;

233 } 
b
;

234 
uöt32_t
 
w
;

235 } 
	tAPSR_Ty≥
;

238 
	#APSR_N_Pos
 31

	)

239 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

241 
	#APSR_Z_Pos
 30

	)

242 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

244 
	#APSR_C_Pos
 29

	)

245 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

247 
	#APSR_V_Pos
 28

	)

248 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

257 
uöt32_t
 
ISR
:9;

258 
uöt32_t
 
_ª£rved0
:23;

259 } 
b
;

260 
uöt32_t
 
w
;

261 } 
	tIPSR_Ty≥
;

264 
	#IPSR_ISR_Pos
 0

	)

265 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

274 
uöt32_t
 
ISR
:9;

275 
uöt32_t
 
_ª£rved0
:15;

276 
uöt32_t
 
T
:1;

277 
uöt32_t
 
_ª£rved1
:3;

278 
uöt32_t
 
V
:1;

279 
uöt32_t
 
C
:1;

280 
uöt32_t
 
Z
:1;

281 
uöt32_t
 
N
:1;

282 } 
b
;

283 
uöt32_t
 
w
;

284 } 
	txPSR_Ty≥
;

287 
	#xPSR_N_Pos
 31

	)

288 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

290 
	#xPSR_Z_Pos
 30

	)

291 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

293 
	#xPSR_C_Pos
 29

	)

294 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

296 
	#xPSR_V_Pos
 28

	)

297 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

299 
	#xPSR_T_Pos
 24

	)

300 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

302 
	#xPSR_ISR_Pos
 0

	)

303 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

312 
uöt32_t
 
_ª£rved0
:1;

313 
uöt32_t
 
SPSEL
:1;

314 
uöt32_t
 
_ª£rved1
:30;

315 } 
b
;

316 
uöt32_t
 
w
;

317 } 
	tCONTROL_Ty≥
;

320 
	#CONTROL_SPSEL_Pos
 1

	)

321 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

336 
__IO
 
uöt32_t
 
ISER
[1];

337 
uöt32_t
 
RESERVED0
[31];

338 
__IO
 
uöt32_t
 
ICER
[1];

339 
uöt32_t
 
RSERVED1
[31];

340 
__IO
 
uöt32_t
 
ISPR
[1];

341 
uöt32_t
 
RESERVED2
[31];

342 
__IO
 
uöt32_t
 
ICPR
[1];

343 
uöt32_t
 
RESERVED3
[31];

344 
uöt32_t
 
RESERVED4
[64];

345 
__IO
 
uöt32_t
 
IP
[8];

346 } 
	tNVIC_Ty≥
;

361 
__I
 
uöt32_t
 
CPUID
;

362 
__IO
 
uöt32_t
 
ICSR
;

363 
uöt32_t
 
RESERVED0
;

364 
__IO
 
uöt32_t
 
AIRCR
;

365 
__IO
 
uöt32_t
 
SCR
;

366 
__IO
 
uöt32_t
 
CCR
;

367 
uöt32_t
 
RESERVED1
;

368 
__IO
 
uöt32_t
 
SHP
[2];

369 
__IO
 
uöt32_t
 
SHCSR
;

370 } 
	tSCB_Ty≥
;

373 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

374 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

376 
	#SCB_CPUID_VARIANT_Pos
 20

	)

377 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

379 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

380 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

382 
	#SCB_CPUID_PARTNO_Pos
 4

	)

383 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

385 
	#SCB_CPUID_REVISION_Pos
 0

	)

386 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

389 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

390 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

392 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

393 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

395 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

396 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

398 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

399 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

401 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

402 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

404 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

405 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

407 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

408 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

410 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

411 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

413 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

414 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

417 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

418 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

420 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

421 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

423 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

424 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

426 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

427 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

429 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

430 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

433 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

434 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

436 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

437 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

439 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

440 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

443 
	#SCB_CCR_STKALIGN_Pos
 9

	)

444 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

446 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

447 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

450 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

451 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

466 
__IO
 
uöt32_t
 
CTRL
;

467 
__IO
 
uöt32_t
 
LOAD
;

468 
__IO
 
uöt32_t
 
VAL
;

469 
__I
 
uöt32_t
 
CALIB
;

470 } 
	tSysTick_Ty≥
;

473 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

474 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

476 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

477 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

479 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

480 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

482 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

483 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

486 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

487 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

490 
	#SysTick_VAL_CURRENT_Pos
 0

	)

491 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

494 
	#SysTick_CALIB_NOREF_Pos
 31

	)

495 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

497 
	#SysTick_CALIB_SKEW_Pos
 30

	)

498 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

500 
	#SysTick_CALIB_TENMS_Pos
 0

	)

501 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

523 
	#SCS_BASE
 (0xE000E000ULË

	)

524 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

525 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

526 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

528 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

529 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

530 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

558 
	#_BIT_SHIFT
(
IRQn
Ë–((((
uöt32_t
)(
öt32_t
)(IRQn)ËË& 0x03ULË* 8UL)

	)

559 
	#_SHP_IDX
(
IRQn
Ë–(((((
uöt32_t
)(
öt32_t
)(IRQn)Ë& 0x0FUL)-8ULË>> 2ULË)

	)

560 
	#_IP_IDX
(
IRQn
Ë–(((
uöt32_t
)(
öt32_t
)(IRQn)Ë>> 2ULË)

	)

569 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

571 
NVIC
->
ISER
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

581 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

583 
NVIC
->
ICER
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

597 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

599 ((
uöt32_t
)(((
NVIC
->
ISPR
[0] & (1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

609 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

611 
NVIC
->
ISPR
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

621 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

623 
NVIC
->
ICPR
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

636 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

638 if((
öt32_t
)(
IRQn
) < 0) {

639 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
uöt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

640 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& (
uöt32_t
)0xFFULË<< 
_BIT_SHIFT
(
IRQn
)));

643 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
uöt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

644 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& (
uöt32_t
)0xFFULË<< 
_BIT_SHIFT
(
IRQn
)));

660 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

663 if((
öt32_t
)(
IRQn
) < 0) {

664 ((
uöt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnËË& (uöt32_t)0xFFULË>> (8 - 
__NVIC_PRIO_BITS
)));

667 ((
uöt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnËË& (uöt32_t)0xFFULË>> (8 - 
__NVIC_PRIO_BITS
)));

676 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

678 
__DSB
();

680 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

681 
SCB_AIRCR_SYSRESETREQ_Msk
);

682 
__DSB
();

683 1Ë{ 
__NOP
(); }

697 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

714 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

716 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

718 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

719 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

720 
SysTick
->
VAL
 = 0UL;

721 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

722 
SysTick_CTRL_TICKINT_Msk
 |

723 
SysTick_CTRL_ENABLE_Msk
;

734 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_cm0plus.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_CM0PLUS_H_GENERIC


43 
	#__CORE_CM0PLUS_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM0PLUS_CMSIS_VERSION_SUB
)

76 
	#__CORTEX_M
 (0x00Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 
	#__FPU_USED
 0

	)

116 #i‡
deföed
 ( 
__CC_ARM
 )

117 #i‡
deföed
 
__TARGET_FPU_VFP


121 #ñi‡
deföed
 ( 
__GNUC__
 )

122 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

126 #ñi‡
deföed
 ( 
__ICCARM__
 )

127 #i‡
deföed
 
__ARMVFP__


131 #ñi‡
deföed
 ( 
__TMS470__
 )

132 #i‡
deföed
 
__TI__VFP_SUPPORT____


136 #ñi‡
deföed
 ( 
__TASKING__
 )

137 #i‡
deföed
 
__FPU_VFP__


141 #ñi‡
deföed
 ( 
__CSMC__
 )

142 #i‡–
__CSMC__
 & 0x400)

147 
	~<°döt.h
>

148 
	~<c‹e_cmIn°r.h
>

149 
	~<c‹e_cmFunc.h
>

151 #ifde‡
__˝lu•lus


157 #i‚de‡
__CMSIS_GENERIC


159 #i‚de‡
__CORE_CM0PLUS_H_DEPENDANT


160 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

162 #ifde‡
__˝lu•lus


167 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


168 #i‚de‡
__CM0PLUS_REV


169 
	#__CM0PLUS_REV
 0x0000

	)

173 #i‚de‡
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #i‚de‡
__VTOR_PRESENT


179 
	#__VTOR_PRESENT
 0

	)

183 #i‚de‡
__NVIC_PRIO_BITS


184 
	#__NVIC_PRIO_BITS
 2

	)

188 #i‚de‡
__Víd‹_SysTickC⁄fig


189 
	#__Víd‹_SysTickC⁄fig
 0

	)

202 #ifde‡
__˝lu•lus


203 
	#__I
 vﬁ©ûê

	)

205 
	#__I
 vﬁ©ûêc⁄°

	)

207 
	#__O
 vﬁ©ûê

	)

208 
	#__IO
 vﬁ©ûê

	)

239 
uöt32_t
 
_ª£rved0
:28;

240 
uöt32_t
 
V
:1;

241 
uöt32_t
 
C
:1;

242 
uöt32_t
 
Z
:1;

243 
uöt32_t
 
N
:1;

244 } 
b
;

245 
uöt32_t
 
w
;

246 } 
	tAPSR_Ty≥
;

249 
	#APSR_N_Pos
 31

	)

250 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

252 
	#APSR_Z_Pos
 30

	)

253 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

255 
	#APSR_C_Pos
 29

	)

256 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

258 
	#APSR_V_Pos
 28

	)

259 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

268 
uöt32_t
 
ISR
:9;

269 
uöt32_t
 
_ª£rved0
:23;

270 } 
b
;

271 
uöt32_t
 
w
;

272 } 
	tIPSR_Ty≥
;

275 
	#IPSR_ISR_Pos
 0

	)

276 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
uöt32_t
 
ISR
:9;

286 
uöt32_t
 
_ª£rved0
:15;

287 
uöt32_t
 
T
:1;

288 
uöt32_t
 
_ª£rved1
:3;

289 
uöt32_t
 
V
:1;

290 
uöt32_t
 
C
:1;

291 
uöt32_t
 
Z
:1;

292 
uöt32_t
 
N
:1;

293 } 
b
;

294 
uöt32_t
 
w
;

295 } 
	txPSR_Ty≥
;

298 
	#xPSR_N_Pos
 31

	)

299 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

301 
	#xPSR_Z_Pos
 30

	)

302 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

304 
	#xPSR_C_Pos
 29

	)

305 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

307 
	#xPSR_V_Pos
 28

	)

308 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

310 
	#xPSR_T_Pos
 24

	)

311 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

313 
	#xPSR_ISR_Pos
 0

	)

314 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

323 
uöt32_t
 
nPRIV
:1;

324 
uöt32_t
 
SPSEL
:1;

325 
uöt32_t
 
_ª£rved1
:30;

326 } 
b
;

327 
uöt32_t
 
w
;

328 } 
	tCONTROL_Ty≥
;

331 
	#CONTROL_SPSEL_Pos
 1

	)

332 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

334 
	#CONTROL_nPRIV_Pos
 0

	)

335 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

350 
__IO
 
uöt32_t
 
ISER
[1];

351 
uöt32_t
 
RESERVED0
[31];

352 
__IO
 
uöt32_t
 
ICER
[1];

353 
uöt32_t
 
RSERVED1
[31];

354 
__IO
 
uöt32_t
 
ISPR
[1];

355 
uöt32_t
 
RESERVED2
[31];

356 
__IO
 
uöt32_t
 
ICPR
[1];

357 
uöt32_t
 
RESERVED3
[31];

358 
uöt32_t
 
RESERVED4
[64];

359 
__IO
 
uöt32_t
 
IP
[8];

360 } 
	tNVIC_Ty≥
;

375 
__I
 
uöt32_t
 
CPUID
;

376 
__IO
 
uöt32_t
 
ICSR
;

377 #i‡(
__VTOR_PRESENT
 == 1)

378 
__IO
 
uöt32_t
 
VTOR
;

380 
uöt32_t
 
RESERVED0
;

382 
__IO
 
uöt32_t
 
AIRCR
;

383 
__IO
 
uöt32_t
 
SCR
;

384 
__IO
 
uöt32_t
 
CCR
;

385 
uöt32_t
 
RESERVED1
;

386 
__IO
 
uöt32_t
 
SHP
[2];

387 
__IO
 
uöt32_t
 
SHCSR
;

388 } 
	tSCB_Ty≥
;

391 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

392 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

394 
	#SCB_CPUID_VARIANT_Pos
 20

	)

395 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

397 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

398 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

400 
	#SCB_CPUID_PARTNO_Pos
 4

	)

401 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

403 
	#SCB_CPUID_REVISION_Pos
 0

	)

404 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

407 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

408 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

410 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

411 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

413 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

414 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

416 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

417 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

419 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

420 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

422 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

423 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

425 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

426 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

428 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

429 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

431 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

432 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

434 #i‡(
__VTOR_PRESENT
 == 1)

436 
	#SCB_VTOR_TBLOFF_Pos
 8

	)

437 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

441 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

442 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

444 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

445 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

447 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

448 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

450 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

451 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

453 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

454 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

457 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

458 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

460 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

461 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

463 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

464 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

467 
	#SCB_CCR_STKALIGN_Pos
 9

	)

468 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

470 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

471 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

474 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

475 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

490 
__IO
 
uöt32_t
 
CTRL
;

491 
__IO
 
uöt32_t
 
LOAD
;

492 
__IO
 
uöt32_t
 
VAL
;

493 
__I
 
uöt32_t
 
CALIB
;

494 } 
	tSysTick_Ty≥
;

497 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

498 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

500 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

501 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

503 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

504 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

506 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

507 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

510 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

511 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

514 
	#SysTick_VAL_CURRENT_Pos
 0

	)

515 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

518 
	#SysTick_CALIB_NOREF_Pos
 31

	)

519 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

521 
	#SysTick_CALIB_SKEW_Pos
 30

	)

522 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

524 
	#SysTick_CALIB_TENMS_Pos
 0

	)

525 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

529 #i‡(
__MPU_PRESENT
 == 1)

540 
__I
 
uöt32_t
 
TYPE
;

541 
__IO
 
uöt32_t
 
CTRL
;

542 
__IO
 
uöt32_t
 
RNR
;

543 
__IO
 
uöt32_t
 
RBAR
;

544 
__IO
 
uöt32_t
 
RASR
;

545 } 
	tMPU_Ty≥
;

548 
	#MPU_TYPE_IREGION_Pos
 16

	)

549 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

551 
	#MPU_TYPE_DREGION_Pos
 8

	)

552 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

554 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

555 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

558 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

559 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

561 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

562 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

564 
	#MPU_CTRL_ENABLE_Pos
 0

	)

565 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

568 
	#MPU_RNR_REGION_Pos
 0

	)

569 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

572 
	#MPU_RBAR_ADDR_Pos
 8

	)

573 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

575 
	#MPU_RBAR_VALID_Pos
 4

	)

576 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

578 
	#MPU_RBAR_REGION_Pos
 0

	)

579 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

582 
	#MPU_RASR_ATTRS_Pos
 16

	)

583 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

585 
	#MPU_RASR_XN_Pos
 28

	)

586 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

588 
	#MPU_RASR_AP_Pos
 24

	)

589 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

591 
	#MPU_RASR_TEX_Pos
 19

	)

592 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

594 
	#MPU_RASR_S_Pos
 18

	)

595 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

597 
	#MPU_RASR_C_Pos
 17

	)

598 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

600 
	#MPU_RASR_B_Pos
 16

	)

601 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

603 
	#MPU_RASR_SRD_Pos
 8

	)

604 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

606 
	#MPU_RASR_SIZE_Pos
 1

	)

607 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

609 
	#MPU_RASR_ENABLE_Pos
 0

	)

610 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

633 
	#SCS_BASE
 (0xE000E000ULË

	)

634 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

635 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

636 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

638 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

639 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

640 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

642 #i‡(
__MPU_PRESENT
 == 1)

643 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

644 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

672 
	#_BIT_SHIFT
(
IRQn
Ë–((((
uöt32_t
)(
öt32_t
)(IRQn)ËË& 0x03ULË* 8UL)

	)

673 
	#_SHP_IDX
(
IRQn
Ë–(((((
uöt32_t
)(
öt32_t
)(IRQn)Ë& 0x0FUL)-8ULË>> 2ULË)

	)

674 
	#_IP_IDX
(
IRQn
Ë–(((
uöt32_t
)(
öt32_t
)(IRQn)Ë>> 2ULË)

	)

683 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

685 
NVIC
->
ISER
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

695 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

697 
NVIC
->
ICER
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

711 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

713 ((
uöt32_t
)(((
NVIC
->
ISPR
[0] & (1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

723 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

725 
NVIC
->
ISPR
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

735 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

737 
NVIC
->
ICPR
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

750 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

752 if((
öt32_t
)(
IRQn
) < 0) {

753 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
uöt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

754 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& (
uöt32_t
)0xFFULË<< 
_BIT_SHIFT
(
IRQn
)));

757 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
uöt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

758 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& (
uöt32_t
)0xFFULË<< 
_BIT_SHIFT
(
IRQn
)));

774 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

777 if((
öt32_t
)(
IRQn
) < 0) {

778 ((
uöt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnËË& (uöt32_t)0xFFULË>> (8 - 
__NVIC_PRIO_BITS
)));

781 ((
uöt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnËË& (uöt32_t)0xFFULË>> (8 - 
__NVIC_PRIO_BITS
)));

790 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

792 
__DSB
();

794 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

795 
SCB_AIRCR_SYSRESETREQ_Msk
);

796 
__DSB
();

797 1Ë{ 
__NOP
(); }

811 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

828 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

830 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) { (1UL);}

832 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

833 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

834 
SysTick
->
VAL
 = 0UL;

835 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

836 
SysTick_CTRL_TICKINT_Msk
 |

837 
SysTick_CTRL_ENABLE_Msk
;

848 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_cm3.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_CM3_H_GENERIC


43 
	#__CORE_CM3_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__CM3_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM3_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x03Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 
	#__FPU_USED
 0

	)

116 #i‡
deföed
 ( 
__CC_ARM
 )

117 #i‡
deföed
 
__TARGET_FPU_VFP


121 #ñi‡
deföed
 ( 
__GNUC__
 )

122 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

126 #ñi‡
deföed
 ( 
__ICCARM__
 )

127 #i‡
deföed
 
__ARMVFP__


131 #ñi‡
deföed
 ( 
__TMS470__
 )

132 #i‡
deföed
 
__TI__VFP_SUPPORT____


136 #ñi‡
deföed
 ( 
__TASKING__
 )

137 #i‡
deföed
 
__FPU_VFP__


141 #ñi‡
deföed
 ( 
__CSMC__
 )

142 #i‡–
__CSMC__
 & 0x400)

147 
	~<°döt.h
>

148 
	~<c‹e_cmIn°r.h
>

149 
	~<c‹e_cmFunc.h
>

151 #ifde‡
__˝lu•lus


157 #i‚de‡
__CMSIS_GENERIC


159 #i‚de‡
__CORE_CM3_H_DEPENDANT


160 
	#__CORE_CM3_H_DEPENDANT


	)

162 #ifde‡
__˝lu•lus


167 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


168 #i‚de‡
__CM3_REV


169 
	#__CM3_REV
 0x0200

	)

173 #i‚de‡
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #i‚de‡
__NVIC_PRIO_BITS


179 
	#__NVIC_PRIO_BITS
 4

	)

183 #i‚de‡
__Víd‹_SysTickC⁄fig


184 
	#__Víd‹_SysTickC⁄fig
 0

	)

197 #ifde‡
__˝lu•lus


198 
	#__I
 vﬁ©ûê

	)

200 
	#__I
 vﬁ©ûêc⁄°

	)

202 
	#__O
 vﬁ©ûê

	)

203 
	#__IO
 vﬁ©ûê

	)

235 
uöt32_t
 
_ª£rved0
:27;

236 
uöt32_t
 
Q
:1;

237 
uöt32_t
 
V
:1;

238 
uöt32_t
 
C
:1;

239 
uöt32_t
 
Z
:1;

240 
uöt32_t
 
N
:1;

241 } 
b
;

242 
uöt32_t
 
w
;

243 } 
	tAPSR_Ty≥
;

246 
	#APSR_N_Pos
 31

	)

247 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

249 
	#APSR_Z_Pos
 30

	)

250 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

252 
	#APSR_C_Pos
 29

	)

253 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

255 
	#APSR_V_Pos
 28

	)

256 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

258 
	#APSR_Q_Pos
 27

	)

259 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
Ë

	)

268 
uöt32_t
 
ISR
:9;

269 
uöt32_t
 
_ª£rved0
:23;

270 } 
b
;

271 
uöt32_t
 
w
;

272 } 
	tIPSR_Ty≥
;

275 
	#IPSR_ISR_Pos
 0

	)

276 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
uöt32_t
 
ISR
:9;

286 
uöt32_t
 
_ª£rved0
:15;

287 
uöt32_t
 
T
:1;

288 
uöt32_t
 
IT
:2;

289 
uöt32_t
 
Q
:1;

290 
uöt32_t
 
V
:1;

291 
uöt32_t
 
C
:1;

292 
uöt32_t
 
Z
:1;

293 
uöt32_t
 
N
:1;

294 } 
b
;

295 
uöt32_t
 
w
;

296 } 
	txPSR_Ty≥
;

299 
	#xPSR_N_Pos
 31

	)

300 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

302 
	#xPSR_Z_Pos
 30

	)

303 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

305 
	#xPSR_C_Pos
 29

	)

306 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

308 
	#xPSR_V_Pos
 28

	)

309 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

311 
	#xPSR_Q_Pos
 27

	)

312 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
Ë

	)

314 
	#xPSR_IT_Pos
 25

	)

315 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
Ë

	)

317 
	#xPSR_T_Pos
 24

	)

318 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

320 
	#xPSR_ISR_Pos
 0

	)

321 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

330 
uöt32_t
 
nPRIV
:1;

331 
uöt32_t
 
SPSEL
:1;

332 
uöt32_t
 
_ª£rved1
:30;

333 } 
b
;

334 
uöt32_t
 
w
;

335 } 
	tCONTROL_Ty≥
;

338 
	#CONTROL_SPSEL_Pos
 1

	)

339 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

341 
	#CONTROL_nPRIV_Pos
 0

	)

342 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

357 
__IO
 
uöt32_t
 
ISER
[8];

358 
uöt32_t
 
RESERVED0
[24];

359 
__IO
 
uöt32_t
 
ICER
[8];

360 
uöt32_t
 
RSERVED1
[24];

361 
__IO
 
uöt32_t
 
ISPR
[8];

362 
uöt32_t
 
RESERVED2
[24];

363 
__IO
 
uöt32_t
 
ICPR
[8];

364 
uöt32_t
 
RESERVED3
[24];

365 
__IO
 
uöt32_t
 
IABR
[8];

366 
uöt32_t
 
RESERVED4
[56];

367 
__IO
 
uöt8_t
 
IP
[240];

368 
uöt32_t
 
RESERVED5
[644];

369 
__O
 
uöt32_t
 
STIR
;

370 } 
	tNVIC_Ty≥
;

373 
	#NVIC_STIR_INTID_Pos
 0

	)

374 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

389 
__I
 
uöt32_t
 
CPUID
;

390 
__IO
 
uöt32_t
 
ICSR
;

391 
__IO
 
uöt32_t
 
VTOR
;

392 
__IO
 
uöt32_t
 
AIRCR
;

393 
__IO
 
uöt32_t
 
SCR
;

394 
__IO
 
uöt32_t
 
CCR
;

395 
__IO
 
uöt8_t
 
SHP
[12];

396 
__IO
 
uöt32_t
 
SHCSR
;

397 
__IO
 
uöt32_t
 
CFSR
;

398 
__IO
 
uöt32_t
 
HFSR
;

399 
__IO
 
uöt32_t
 
DFSR
;

400 
__IO
 
uöt32_t
 
MMFAR
;

401 
__IO
 
uöt32_t
 
BFAR
;

402 
__IO
 
uöt32_t
 
AFSR
;

403 
__I
 
uöt32_t
 
PFR
[2];

404 
__I
 
uöt32_t
 
DFR
;

405 
__I
 
uöt32_t
 
ADR
;

406 
__I
 
uöt32_t
 
MMFR
[4];

407 
__I
 
uöt32_t
 
ISAR
[5];

408 
uöt32_t
 
RESERVED0
[5];

409 
__IO
 
uöt32_t
 
CPACR
;

410 } 
	tSCB_Ty≥
;

413 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

414 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

416 
	#SCB_CPUID_VARIANT_Pos
 20

	)

417 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

419 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

420 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

422 
	#SCB_CPUID_PARTNO_Pos
 4

	)

423 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

425 
	#SCB_CPUID_REVISION_Pos
 0

	)

426 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

429 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

430 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

432 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

433 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

435 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

436 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

438 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

439 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

441 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

442 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

444 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

445 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

447 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

448 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

450 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

451 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

453 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

454 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

456 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

457 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

460 #i‡(
__CM3_REV
 < 0x0201)

461 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

462 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
Ë

	)

464 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

465 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

467 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

468 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

472 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

473 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

476 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

478 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

479 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

481 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

482 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

484 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

485 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

487 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

488 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

490 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

491 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

494 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

495 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

497 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

498 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

500 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

501 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

504 
	#SCB_CCR_STKALIGN_Pos
 9

	)

505 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

507 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

508 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

510 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

511 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

513 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

514 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

516 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

517 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

519 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

520 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

523 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

524 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

526 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

527 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

529 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

530 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

532 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

533 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

535 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

536 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

538 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

539 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

541 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

542 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

544 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

545 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

547 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

548 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

550 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

551 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

553 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

554 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

556 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

557 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

559 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

560 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

562 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

563 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

566 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

567 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

569 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

570 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

572 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

573 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

576 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

577 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

579 
	#SCB_HFSR_FORCED_Pos
 30

	)

580 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

582 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

583 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

586 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

587 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

589 
	#SCB_DFSR_VCATCH_Pos
 3

	)

590 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

592 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

593 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

595 
	#SCB_DFSR_BKPT_Pos
 1

	)

596 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

598 
	#SCB_DFSR_HALTED_Pos
 0

	)

599 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

614 
uöt32_t
 
RESERVED0
[1];

615 
__I
 
uöt32_t
 
ICTR
;

616 #i‡((
deföed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

617 
__IO
 
uöt32_t
 
ACTLR
;

619 
uöt32_t
 
RESERVED1
[1];

621 } 
	tSCnSCB_Ty≥
;

624 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

625 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

629 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

630 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

632 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

633 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

635 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

636 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

651 
__IO
 
uöt32_t
 
CTRL
;

652 
__IO
 
uöt32_t
 
LOAD
;

653 
__IO
 
uöt32_t
 
VAL
;

654 
__I
 
uöt32_t
 
CALIB
;

655 } 
	tSysTick_Ty≥
;

658 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

659 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

661 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

662 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

664 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

665 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

667 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

668 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

671 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

672 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

675 
	#SysTick_VAL_CURRENT_Pos
 0

	)

676 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

679 
	#SysTick_CALIB_NOREF_Pos
 31

	)

680 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

682 
	#SysTick_CALIB_SKEW_Pos
 30

	)

683 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

685 
	#SysTick_CALIB_TENMS_Pos
 0

	)

686 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

701 
__O
 union

703 
__O
 
uöt8_t
 
u8
;

704 
__O
 
uöt16_t
 
u16
;

705 
__O
 
uöt32_t
 
u32
;

706 } 
PORT
 [32];

707 
uöt32_t
 
RESERVED0
[864];

708 
__IO
 
uöt32_t
 
TER
;

709 
uöt32_t
 
RESERVED1
[15];

710 
__IO
 
uöt32_t
 
TPR
;

711 
uöt32_t
 
RESERVED2
[15];

712 
__IO
 
uöt32_t
 
TCR
;

713 
uöt32_t
 
RESERVED3
[29];

714 
__O
 
uöt32_t
 
IWR
;

715 
__I
 
uöt32_t
 
IRR
;

716 
__IO
 
uöt32_t
 
IMCR
;

717 
uöt32_t
 
RESERVED4
[43];

718 
__O
 
uöt32_t
 
LAR
;

719 
__I
 
uöt32_t
 
LSR
;

720 
uöt32_t
 
RESERVED5
[6];

721 
__I
 
uöt32_t
 
PID4
;

722 
__I
 
uöt32_t
 
PID5
;

723 
__I
 
uöt32_t
 
PID6
;

724 
__I
 
uöt32_t
 
PID7
;

725 
__I
 
uöt32_t
 
PID0
;

726 
__I
 
uöt32_t
 
PID1
;

727 
__I
 
uöt32_t
 
PID2
;

728 
__I
 
uöt32_t
 
PID3
;

729 
__I
 
uöt32_t
 
CID0
;

730 
__I
 
uöt32_t
 
CID1
;

731 
__I
 
uöt32_t
 
CID2
;

732 
__I
 
uöt32_t
 
CID3
;

733 } 
	tITM_Ty≥
;

736 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

737 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

740 
	#ITM_TCR_BUSY_Pos
 23

	)

741 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

743 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

744 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

746 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

747 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

749 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

750 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

752 
	#ITM_TCR_SWOENA_Pos
 4

	)

753 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

755 
	#ITM_TCR_DWTENA_Pos
 3

	)

756 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

758 
	#ITM_TCR_SYNCENA_Pos
 2

	)

759 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

761 
	#ITM_TCR_TSENA_Pos
 1

	)

762 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

764 
	#ITM_TCR_ITMENA_Pos
 0

	)

765 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

768 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

769 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

772 
	#ITM_IRR_ATREADYM_Pos
 0

	)

773 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

776 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

777 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

780 
	#ITM_LSR_ByãAcc_Pos
 2

	)

781 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

783 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

784 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

786 
	#ITM_LSR_Pª£¡_Pos
 0

	)

787 
	#ITM_LSR_Pª£¡_Msk
 (1UL )

	)

802 
__IO
 
uöt32_t
 
CTRL
;

803 
__IO
 
uöt32_t
 
CYCCNT
;

804 
__IO
 
uöt32_t
 
CPICNT
;

805 
__IO
 
uöt32_t
 
EXCCNT
;

806 
__IO
 
uöt32_t
 
SLEEPCNT
;

807 
__IO
 
uöt32_t
 
LSUCNT
;

808 
__IO
 
uöt32_t
 
FOLDCNT
;

809 
__I
 
uöt32_t
 
PCSR
;

810 
__IO
 
uöt32_t
 
COMP0
;

811 
__IO
 
uöt32_t
 
MASK0
;

812 
__IO
 
uöt32_t
 
FUNCTION0
;

813 
uöt32_t
 
RESERVED0
[1];

814 
__IO
 
uöt32_t
 
COMP1
;

815 
__IO
 
uöt32_t
 
MASK1
;

816 
__IO
 
uöt32_t
 
FUNCTION1
;

817 
uöt32_t
 
RESERVED1
[1];

818 
__IO
 
uöt32_t
 
COMP2
;

819 
__IO
 
uöt32_t
 
MASK2
;

820 
__IO
 
uöt32_t
 
FUNCTION2
;

821 
uöt32_t
 
RESERVED2
[1];

822 
__IO
 
uöt32_t
 
COMP3
;

823 
__IO
 
uöt32_t
 
MASK3
;

824 
__IO
 
uöt32_t
 
FUNCTION3
;

825 } 
	tDWT_Ty≥
;

828 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

829 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

831 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

832 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

834 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

835 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

837 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

838 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

840 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

841 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

843 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

844 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

846 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

847 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

849 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

850 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

852 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

853 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

855 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

856 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

858 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

859 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

861 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

862 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

864 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

865 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

867 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

868 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

870 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

871 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

873 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

874 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

876 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

877 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

879 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

880 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

883 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

884 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

887 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

888 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

891 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

892 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

895 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

896 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

899 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

900 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

903 
	#DWT_MASK_MASK_Pos
 0

	)

904 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

907 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

908 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

910 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

911 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

913 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

914 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

916 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

917 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

919 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

920 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

922 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

923 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

925 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

926 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

928 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

929 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

931 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

932 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

947 
__IO
 
uöt32_t
 
SSPSR
;

948 
__IO
 
uöt32_t
 
CSPSR
;

949 
uöt32_t
 
RESERVED0
[2];

950 
__IO
 
uöt32_t
 
ACPR
;

951 
uöt32_t
 
RESERVED1
[55];

952 
__IO
 
uöt32_t
 
SPPR
;

953 
uöt32_t
 
RESERVED2
[131];

954 
__I
 
uöt32_t
 
FFSR
;

955 
__IO
 
uöt32_t
 
FFCR
;

956 
__I
 
uöt32_t
 
FSCR
;

957 
uöt32_t
 
RESERVED3
[759];

958 
__I
 
uöt32_t
 
TRIGGER
;

959 
__I
 
uöt32_t
 
FIFO0
;

960 
__I
 
uöt32_t
 
ITATBCTR2
;

961 
uöt32_t
 
RESERVED4
[1];

962 
__I
 
uöt32_t
 
ITATBCTR0
;

963 
__I
 
uöt32_t
 
FIFO1
;

964 
__IO
 
uöt32_t
 
ITCTRL
;

965 
uöt32_t
 
RESERVED5
[39];

966 
__IO
 
uöt32_t
 
CLAIMSET
;

967 
__IO
 
uöt32_t
 
CLAIMCLR
;

968 
uöt32_t
 
RESERVED7
[8];

969 
__I
 
uöt32_t
 
DEVID
;

970 
__I
 
uöt32_t
 
DEVTYPE
;

971 } 
	tTPI_Ty≥
;

974 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

975 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

978 
	#TPI_SPPR_TXMODE_Pos
 0

	)

979 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

982 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

983 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

985 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

986 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

988 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

989 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

991 
	#TPI_FFSR_FlInProg_Pos
 0

	)

992 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

995 
	#TPI_FFCR_TrigIn_Pos
 8

	)

996 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

998 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

999 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

1002 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

1003 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1006 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

1007 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

1009 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

1010 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

1012 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

1013 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

1015 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

1016 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

1018 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1019 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

1021 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1022 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

1024 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1025 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1028 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1029 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1032 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1033 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

1035 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

1036 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

1038 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1039 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

1041 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

1042 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

1044 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1045 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

1047 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1048 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

1050 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1051 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1054 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1055 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1058 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1059 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1062 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1063 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1065 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1066 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1068 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1069 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1071 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

1072 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1074 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1075 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1077 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

1078 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL )

	)

1081 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

1082 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1084 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

1085 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL )

	)

1090 #i‡(
__MPU_PRESENT
 == 1)

1101 
__I
 
uöt32_t
 
TYPE
;

1102 
__IO
 
uöt32_t
 
CTRL
;

1103 
__IO
 
uöt32_t
 
RNR
;

1104 
__IO
 
uöt32_t
 
RBAR
;

1105 
__IO
 
uöt32_t
 
RASR
;

1106 
__IO
 
uöt32_t
 
RBAR_A1
;

1107 
__IO
 
uöt32_t
 
RASR_A1
;

1108 
__IO
 
uöt32_t
 
RBAR_A2
;

1109 
__IO
 
uöt32_t
 
RASR_A2
;

1110 
__IO
 
uöt32_t
 
RBAR_A3
;

1111 
__IO
 
uöt32_t
 
RASR_A3
;

1112 } 
	tMPU_Ty≥
;

1115 
	#MPU_TYPE_IREGION_Pos
 16

	)

1116 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1118 
	#MPU_TYPE_DREGION_Pos
 8

	)

1119 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1121 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1122 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1125 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1126 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1128 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1129 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1131 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1132 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1135 
	#MPU_RNR_REGION_Pos
 0

	)

1136 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1139 
	#MPU_RBAR_ADDR_Pos
 5

	)

1140 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1142 
	#MPU_RBAR_VALID_Pos
 4

	)

1143 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1145 
	#MPU_RBAR_REGION_Pos
 0

	)

1146 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1149 
	#MPU_RASR_ATTRS_Pos
 16

	)

1150 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1152 
	#MPU_RASR_XN_Pos
 28

	)

1153 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1155 
	#MPU_RASR_AP_Pos
 24

	)

1156 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1158 
	#MPU_RASR_TEX_Pos
 19

	)

1159 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1161 
	#MPU_RASR_S_Pos
 18

	)

1162 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1164 
	#MPU_RASR_C_Pos
 17

	)

1165 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1167 
	#MPU_RASR_B_Pos
 16

	)

1168 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1170 
	#MPU_RASR_SRD_Pos
 8

	)

1171 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1173 
	#MPU_RASR_SIZE_Pos
 1

	)

1174 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1176 
	#MPU_RASR_ENABLE_Pos
 0

	)

1177 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1193 
__IO
 
uöt32_t
 
DHCSR
;

1194 
__O
 
uöt32_t
 
DCRSR
;

1195 
__IO
 
uöt32_t
 
DCRDR
;

1196 
__IO
 
uöt32_t
 
DEMCR
;

1197 } 
	tC‹eDebug_Ty≥
;

1200 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1201 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1203 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1204 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1206 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1207 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1209 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1210 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1212 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1213 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1215 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1216 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1218 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1219 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1221 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1222 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1224 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1225 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1227 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1228 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1230 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1231 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1233 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1234 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1237 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1238 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1240 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1241 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1244 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1245 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1247 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1248 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1250 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1251 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1253 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1254 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1256 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1257 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1259 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1260 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1262 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1263 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1265 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1266 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1268 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1269 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1271 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1272 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1274 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1275 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1277 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1278 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1280 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1281 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1293 
	#SCS_BASE
 (0xE000E000ULË

	)

1294 
	#ITM_BASE
 (0xE0000000ULË

	)

1295 
	#DWT_BASE
 (0xE0001000ULË

	)

1296 
	#TPI_BASE
 (0xE0040000ULË

	)

1297 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1298 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1299 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1300 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1302 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1303 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1304 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1305 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1306 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1307 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1308 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1309 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1311 #i‡(
__MPU_PRESENT
 == 1)

1312 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1313 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1350 
__STATIC_INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1352 
uöt32_t
 
ªg_vÆue
;

1353 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1355 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1356 
ªg_vÆue
 &~((
uöt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1357 
ªg_vÆue
 = (reg_value |

1358 ((
uöt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1359 (
Pri‹ôyGroupTmp
 << 8) );

1360 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1370 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1372  ((
uöt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
));

1382 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1384 
NVIC
->
ISER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1394 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1396 
NVIC
->
ICER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1410 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1412 ((
uöt32_t
)(((
NVIC
->
ISPR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1422 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1424 
NVIC
->
ISPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1434 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1436 
NVIC
->
ICPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1449 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1451 ((
uöt32_t
)(((
NVIC
->
IABR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1464 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1466 if((
öt32_t
)
IRQn
 < 0) {

1467 
SCB
->
SHP
[(((
uöt32_t
)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1470 
NVIC
->
IP
[((
uöt32_t
)(
öt32_t
)
IRQn
)] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1486 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1489 if((
öt32_t
)
IRQn
 < 0) {

1490 (((
uöt32_t
)
SCB
->
SHP
[(((uöt32_t)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1493 (((
uöt32_t
)
NVIC
->
IP
[((uöt32_t)(
öt32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1510 
__STATIC_INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1512 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1513 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1514 
uöt32_t
 
SubPri‹ôyBôs
;

1516 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1517 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1520 ((
Pªem±Pri‹ôy
 & (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)Ë- 1UL)Ë<< 
SubPri‹ôyBôs
) |

1521 ((
SubPri‹ôy
 & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL)))

1538 
__STATIC_INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1540 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1541 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1542 
uöt32_t
 
SubPri‹ôyBôs
;

1544 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1545 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1547 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)) - 1UL);

1548 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL);

1556 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

1558 
__DSB
();

1560 
SCB
->
AIRCR
 = (
uöt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1561 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1562 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1563 
__DSB
();

1564 1Ë{ 
__NOP
(); }

1578 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1595 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

1597 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

1599 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

1600 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1601 
SysTick
->
VAL
 = 0UL;

1602 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1603 
SysTick_CTRL_TICKINT_Msk
 |

1604 
SysTick_CTRL_ENABLE_Msk
;

1621 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1622 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1635 
__STATIC_INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

1637 i‡(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1638 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1640 
ITM
->
PORT
[0].
u32
 =0ULË{ 
__NOP
(); }

1641 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
)
ch
;

1643  (
	gch
);

1654 
__STATIC_INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

1655 
öt32_t
 
	gch
 = -1;

1657 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1658 
ch
 = 
ITM_RxBuf„r
;

1659 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1662  (
	gch
);

1673 
__STATIC_INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

1675 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1687 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_cm4.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_CM4_H_GENERIC


43 
	#__CORE_CM4_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__CM4_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM4_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x04Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 #i‡
deföed
 ( 
__CC_ARM
 )

115 #i‡
deföed
 
__TARGET_FPU_VFP


116 #i‡(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #ñi‡
deföed
 ( 
__GNUC__
 )

127 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

128 #i‡(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #ñi‡
deföed
 ( 
__ICCARM__
 )

139 #i‡
deföed
 
__ARMVFP__


140 #i‡(
__FPU_PRESENT
 == 1)

141 
	#__FPU_USED
 1

	)

144 
	#__FPU_USED
 0

	)

147 
	#__FPU_USED
 0

	)

150 #ñi‡
deföed
 ( 
__TMS470__
 )

151 #i‡
deföed
 
__TI_VFP_SUPPORT__


152 #i‡(
__FPU_PRESENT
 == 1)

153 
	#__FPU_USED
 1

	)

156 
	#__FPU_USED
 0

	)

159 
	#__FPU_USED
 0

	)

162 #ñi‡
deföed
 ( 
__TASKING__
 )

163 #i‡
deföed
 
__FPU_VFP__


164 #i‡(
__FPU_PRESENT
 == 1)

165 
	#__FPU_USED
 1

	)

168 
	#__FPU_USED
 0

	)

171 
	#__FPU_USED
 0

	)

174 #ñi‡
deföed
 ( 
__CSMC__
 )

175 #i‡–
__CSMC__
 & 0x400)

176 #i‡(
__FPU_PRESENT
 == 1)

177 
	#__FPU_USED
 1

	)

180 
	#__FPU_USED
 0

	)

183 
	#__FPU_USED
 0

	)

187 
	~<°döt.h
>

188 
	~<c‹e_cmIn°r.h
>

189 
	~<c‹e_cmFunc.h
>

190 
	~<c‹e_cmSimd.h
>

192 #ifde‡
__˝lu•lus


198 #i‚de‡
__CMSIS_GENERIC


200 #i‚de‡
__CORE_CM4_H_DEPENDANT


201 
	#__CORE_CM4_H_DEPENDANT


	)

203 #ifde‡
__˝lu•lus


208 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


209 #i‚de‡
__CM4_REV


210 
	#__CM4_REV
 0x0000

	)

214 #i‚de‡
__FPU_PRESENT


215 
	#__FPU_PRESENT
 0

	)

219 #i‚de‡
__MPU_PRESENT


220 
	#__MPU_PRESENT
 0

	)

224 #i‚de‡
__NVIC_PRIO_BITS


225 
	#__NVIC_PRIO_BITS
 4

	)

229 #i‚de‡
__Víd‹_SysTickC⁄fig


230 
	#__Víd‹_SysTickC⁄fig
 0

	)

243 #ifde‡
__˝lu•lus


244 
	#__I
 vﬁ©ûê

	)

246 
	#__I
 vﬁ©ûêc⁄°

	)

248 
	#__O
 vﬁ©ûê

	)

249 
	#__IO
 vﬁ©ûê

	)

282 
uöt32_t
 
_ª£rved0
:16;

283 
uöt32_t
 
GE
:4;

284 
uöt32_t
 
_ª£rved1
:7;

285 
uöt32_t
 
Q
:1;

286 
uöt32_t
 
V
:1;

287 
uöt32_t
 
C
:1;

288 
uöt32_t
 
Z
:1;

289 
uöt32_t
 
N
:1;

290 } 
b
;

291 
uöt32_t
 
w
;

292 } 
	tAPSR_Ty≥
;

295 
	#APSR_N_Pos
 31

	)

296 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

298 
	#APSR_Z_Pos
 30

	)

299 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

301 
	#APSR_C_Pos
 29

	)

302 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

304 
	#APSR_V_Pos
 28

	)

305 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

307 
	#APSR_Q_Pos
 27

	)

308 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
Ë

	)

310 
	#APSR_GE_Pos
 16

	)

311 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
Ë

	)

320 
uöt32_t
 
ISR
:9;

321 
uöt32_t
 
_ª£rved0
:23;

322 } 
b
;

323 
uöt32_t
 
w
;

324 } 
	tIPSR_Ty≥
;

327 
	#IPSR_ISR_Pos
 0

	)

328 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

337 
uöt32_t
 
ISR
:9;

338 
uöt32_t
 
_ª£rved0
:7;

339 
uöt32_t
 
GE
:4;

340 
uöt32_t
 
_ª£rved1
:4;

341 
uöt32_t
 
T
:1;

342 
uöt32_t
 
IT
:2;

343 
uöt32_t
 
Q
:1;

344 
uöt32_t
 
V
:1;

345 
uöt32_t
 
C
:1;

346 
uöt32_t
 
Z
:1;

347 
uöt32_t
 
N
:1;

348 } 
b
;

349 
uöt32_t
 
w
;

350 } 
	txPSR_Ty≥
;

353 
	#xPSR_N_Pos
 31

	)

354 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

356 
	#xPSR_Z_Pos
 30

	)

357 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

359 
	#xPSR_C_Pos
 29

	)

360 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

362 
	#xPSR_V_Pos
 28

	)

363 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

365 
	#xPSR_Q_Pos
 27

	)

366 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
Ë

	)

368 
	#xPSR_IT_Pos
 25

	)

369 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
Ë

	)

371 
	#xPSR_T_Pos
 24

	)

372 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

374 
	#xPSR_GE_Pos
 16

	)

375 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
Ë

	)

377 
	#xPSR_ISR_Pos
 0

	)

378 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

387 
uöt32_t
 
nPRIV
:1;

388 
uöt32_t
 
SPSEL
:1;

389 
uöt32_t
 
FPCA
:1;

390 
uöt32_t
 
_ª£rved0
:29;

391 } 
b
;

392 
uöt32_t
 
w
;

393 } 
	tCONTROL_Ty≥
;

396 
	#CONTROL_FPCA_Pos
 2

	)

397 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
Ë

	)

399 
	#CONTROL_SPSEL_Pos
 1

	)

400 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

402 
	#CONTROL_nPRIV_Pos
 0

	)

403 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

418 
__IO
 
uöt32_t
 
ISER
[8];

419 
uöt32_t
 
RESERVED0
[24];

420 
__IO
 
uöt32_t
 
ICER
[8];

421 
uöt32_t
 
RSERVED1
[24];

422 
__IO
 
uöt32_t
 
ISPR
[8];

423 
uöt32_t
 
RESERVED2
[24];

424 
__IO
 
uöt32_t
 
ICPR
[8];

425 
uöt32_t
 
RESERVED3
[24];

426 
__IO
 
uöt32_t
 
IABR
[8];

427 
uöt32_t
 
RESERVED4
[56];

428 
__IO
 
uöt8_t
 
IP
[240];

429 
uöt32_t
 
RESERVED5
[644];

430 
__O
 
uöt32_t
 
STIR
;

431 } 
	tNVIC_Ty≥
;

434 
	#NVIC_STIR_INTID_Pos
 0

	)

435 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

450 
__I
 
uöt32_t
 
CPUID
;

451 
__IO
 
uöt32_t
 
ICSR
;

452 
__IO
 
uöt32_t
 
VTOR
;

453 
__IO
 
uöt32_t
 
AIRCR
;

454 
__IO
 
uöt32_t
 
SCR
;

455 
__IO
 
uöt32_t
 
CCR
;

456 
__IO
 
uöt8_t
 
SHP
[12];

457 
__IO
 
uöt32_t
 
SHCSR
;

458 
__IO
 
uöt32_t
 
CFSR
;

459 
__IO
 
uöt32_t
 
HFSR
;

460 
__IO
 
uöt32_t
 
DFSR
;

461 
__IO
 
uöt32_t
 
MMFAR
;

462 
__IO
 
uöt32_t
 
BFAR
;

463 
__IO
 
uöt32_t
 
AFSR
;

464 
__I
 
uöt32_t
 
PFR
[2];

465 
__I
 
uöt32_t
 
DFR
;

466 
__I
 
uöt32_t
 
ADR
;

467 
__I
 
uöt32_t
 
MMFR
[4];

468 
__I
 
uöt32_t
 
ISAR
[5];

469 
uöt32_t
 
RESERVED0
[5];

470 
__IO
 
uöt32_t
 
CPACR
;

471 } 
	tSCB_Ty≥
;

474 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

475 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

477 
	#SCB_CPUID_VARIANT_Pos
 20

	)

478 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

480 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

481 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

483 
	#SCB_CPUID_PARTNO_Pos
 4

	)

484 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

486 
	#SCB_CPUID_REVISION_Pos
 0

	)

487 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

490 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

491 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

493 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

494 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

496 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

497 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

499 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

500 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

502 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

503 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

505 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

506 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

508 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

509 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

511 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

512 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

514 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

515 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

517 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

518 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

521 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

522 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

525 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

526 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

528 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

529 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

531 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

532 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

534 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

535 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

537 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

538 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

540 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

541 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

543 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

544 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

547 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

548 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

550 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

551 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

553 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

554 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

557 
	#SCB_CCR_STKALIGN_Pos
 9

	)

558 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

560 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

561 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

563 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

564 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

566 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

567 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

569 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

570 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

572 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

573 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

576 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

577 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

579 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

580 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

582 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

583 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

585 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

586 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

588 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

589 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

591 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

592 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

594 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

595 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

597 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

598 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

600 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

601 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

603 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

604 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

606 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

607 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

609 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

610 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

612 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

613 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

615 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

616 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

619 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

620 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

622 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

623 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

625 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

626 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

629 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

630 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

632 
	#SCB_HFSR_FORCED_Pos
 30

	)

633 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

635 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

636 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

639 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

640 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

642 
	#SCB_DFSR_VCATCH_Pos
 3

	)

643 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

645 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

646 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

648 
	#SCB_DFSR_BKPT_Pos
 1

	)

649 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

651 
	#SCB_DFSR_HALTED_Pos
 0

	)

652 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

667 
uöt32_t
 
RESERVED0
[1];

668 
__I
 
uöt32_t
 
ICTR
;

669 
__IO
 
uöt32_t
 
ACTLR
;

670 } 
	tSCnSCB_Ty≥
;

673 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

674 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

677 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

678 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
Ë

	)

680 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

681 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
Ë

	)

683 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

684 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

686 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

687 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

689 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

690 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

705 
__IO
 
uöt32_t
 
CTRL
;

706 
__IO
 
uöt32_t
 
LOAD
;

707 
__IO
 
uöt32_t
 
VAL
;

708 
__I
 
uöt32_t
 
CALIB
;

709 } 
	tSysTick_Ty≥
;

712 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

713 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

715 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

716 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

718 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

719 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

721 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

722 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

725 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

726 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

729 
	#SysTick_VAL_CURRENT_Pos
 0

	)

730 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

733 
	#SysTick_CALIB_NOREF_Pos
 31

	)

734 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

736 
	#SysTick_CALIB_SKEW_Pos
 30

	)

737 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

739 
	#SysTick_CALIB_TENMS_Pos
 0

	)

740 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

755 
__O
 union

757 
__O
 
uöt8_t
 
u8
;

758 
__O
 
uöt16_t
 
u16
;

759 
__O
 
uöt32_t
 
u32
;

760 } 
PORT
 [32];

761 
uöt32_t
 
RESERVED0
[864];

762 
__IO
 
uöt32_t
 
TER
;

763 
uöt32_t
 
RESERVED1
[15];

764 
__IO
 
uöt32_t
 
TPR
;

765 
uöt32_t
 
RESERVED2
[15];

766 
__IO
 
uöt32_t
 
TCR
;

767 
uöt32_t
 
RESERVED3
[29];

768 
__O
 
uöt32_t
 
IWR
;

769 
__I
 
uöt32_t
 
IRR
;

770 
__IO
 
uöt32_t
 
IMCR
;

771 
uöt32_t
 
RESERVED4
[43];

772 
__O
 
uöt32_t
 
LAR
;

773 
__I
 
uöt32_t
 
LSR
;

774 
uöt32_t
 
RESERVED5
[6];

775 
__I
 
uöt32_t
 
PID4
;

776 
__I
 
uöt32_t
 
PID5
;

777 
__I
 
uöt32_t
 
PID6
;

778 
__I
 
uöt32_t
 
PID7
;

779 
__I
 
uöt32_t
 
PID0
;

780 
__I
 
uöt32_t
 
PID1
;

781 
__I
 
uöt32_t
 
PID2
;

782 
__I
 
uöt32_t
 
PID3
;

783 
__I
 
uöt32_t
 
CID0
;

784 
__I
 
uöt32_t
 
CID1
;

785 
__I
 
uöt32_t
 
CID2
;

786 
__I
 
uöt32_t
 
CID3
;

787 } 
	tITM_Ty≥
;

790 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

791 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

794 
	#ITM_TCR_BUSY_Pos
 23

	)

795 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

797 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

798 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

800 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

801 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

803 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

804 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

806 
	#ITM_TCR_SWOENA_Pos
 4

	)

807 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

809 
	#ITM_TCR_DWTENA_Pos
 3

	)

810 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

812 
	#ITM_TCR_SYNCENA_Pos
 2

	)

813 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

815 
	#ITM_TCR_TSENA_Pos
 1

	)

816 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

818 
	#ITM_TCR_ITMENA_Pos
 0

	)

819 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

822 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

823 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

826 
	#ITM_IRR_ATREADYM_Pos
 0

	)

827 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

830 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

831 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

834 
	#ITM_LSR_ByãAcc_Pos
 2

	)

835 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

837 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

838 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

840 
	#ITM_LSR_Pª£¡_Pos
 0

	)

841 
	#ITM_LSR_Pª£¡_Msk
 (1UL )

	)

856 
__IO
 
uöt32_t
 
CTRL
;

857 
__IO
 
uöt32_t
 
CYCCNT
;

858 
__IO
 
uöt32_t
 
CPICNT
;

859 
__IO
 
uöt32_t
 
EXCCNT
;

860 
__IO
 
uöt32_t
 
SLEEPCNT
;

861 
__IO
 
uöt32_t
 
LSUCNT
;

862 
__IO
 
uöt32_t
 
FOLDCNT
;

863 
__I
 
uöt32_t
 
PCSR
;

864 
__IO
 
uöt32_t
 
COMP0
;

865 
__IO
 
uöt32_t
 
MASK0
;

866 
__IO
 
uöt32_t
 
FUNCTION0
;

867 
uöt32_t
 
RESERVED0
[1];

868 
__IO
 
uöt32_t
 
COMP1
;

869 
__IO
 
uöt32_t
 
MASK1
;

870 
__IO
 
uöt32_t
 
FUNCTION1
;

871 
uöt32_t
 
RESERVED1
[1];

872 
__IO
 
uöt32_t
 
COMP2
;

873 
__IO
 
uöt32_t
 
MASK2
;

874 
__IO
 
uöt32_t
 
FUNCTION2
;

875 
uöt32_t
 
RESERVED2
[1];

876 
__IO
 
uöt32_t
 
COMP3
;

877 
__IO
 
uöt32_t
 
MASK3
;

878 
__IO
 
uöt32_t
 
FUNCTION3
;

879 } 
	tDWT_Ty≥
;

882 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

883 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

885 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

886 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

888 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

889 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

891 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

892 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

894 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

895 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

897 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

898 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

900 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

901 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

903 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

904 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

906 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

907 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

909 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

910 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

912 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

913 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

915 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

916 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

918 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

919 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

921 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

922 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

924 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

925 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

927 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

928 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

930 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

931 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

933 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

934 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

937 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

938 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

941 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

942 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

945 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

946 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

949 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

950 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

953 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

954 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

957 
	#DWT_MASK_MASK_Pos
 0

	)

958 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

961 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

962 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

964 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

965 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

967 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

968 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

970 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

971 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

973 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

974 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

976 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

977 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

979 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

980 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

982 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

983 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

985 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

986 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1001 
__IO
 
uöt32_t
 
SSPSR
;

1002 
__IO
 
uöt32_t
 
CSPSR
;

1003 
uöt32_t
 
RESERVED0
[2];

1004 
__IO
 
uöt32_t
 
ACPR
;

1005 
uöt32_t
 
RESERVED1
[55];

1006 
__IO
 
uöt32_t
 
SPPR
;

1007 
uöt32_t
 
RESERVED2
[131];

1008 
__I
 
uöt32_t
 
FFSR
;

1009 
__IO
 
uöt32_t
 
FFCR
;

1010 
__I
 
uöt32_t
 
FSCR
;

1011 
uöt32_t
 
RESERVED3
[759];

1012 
__I
 
uöt32_t
 
TRIGGER
;

1013 
__I
 
uöt32_t
 
FIFO0
;

1014 
__I
 
uöt32_t
 
ITATBCTR2
;

1015 
uöt32_t
 
RESERVED4
[1];

1016 
__I
 
uöt32_t
 
ITATBCTR0
;

1017 
__I
 
uöt32_t
 
FIFO1
;

1018 
__IO
 
uöt32_t
 
ITCTRL
;

1019 
uöt32_t
 
RESERVED5
[39];

1020 
__IO
 
uöt32_t
 
CLAIMSET
;

1021 
__IO
 
uöt32_t
 
CLAIMCLR
;

1022 
uöt32_t
 
RESERVED7
[8];

1023 
__I
 
uöt32_t
 
DEVID
;

1024 
__I
 
uöt32_t
 
DEVTYPE
;

1025 } 
	tTPI_Ty≥
;

1028 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

1029 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1032 
	#TPI_SPPR_TXMODE_Pos
 0

	)

1033 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1036 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

1037 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

1039 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

1040 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

1042 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

1043 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

1045 
	#TPI_FFSR_FlInProg_Pos
 0

	)

1046 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1049 
	#TPI_FFCR_TrigIn_Pos
 8

	)

1050 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

1052 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

1053 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

1056 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

1057 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1060 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

1061 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

1063 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

1064 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

1066 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

1067 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

1069 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

1070 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

1072 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1073 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

1075 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1076 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

1078 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1079 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1082 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1083 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1086 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1087 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

1089 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

1090 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

1092 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1093 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

1095 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

1096 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

1098 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1099 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

1101 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1102 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

1104 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1105 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1108 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1109 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1112 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1113 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1116 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1117 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1119 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1120 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1122 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1123 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1125 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

1126 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1128 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1129 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1131 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

1132 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL )

	)

1135 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

1136 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1138 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

1139 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL )

	)

1144 #i‡(
__MPU_PRESENT
 == 1)

1155 
__I
 
uöt32_t
 
TYPE
;

1156 
__IO
 
uöt32_t
 
CTRL
;

1157 
__IO
 
uöt32_t
 
RNR
;

1158 
__IO
 
uöt32_t
 
RBAR
;

1159 
__IO
 
uöt32_t
 
RASR
;

1160 
__IO
 
uöt32_t
 
RBAR_A1
;

1161 
__IO
 
uöt32_t
 
RASR_A1
;

1162 
__IO
 
uöt32_t
 
RBAR_A2
;

1163 
__IO
 
uöt32_t
 
RASR_A2
;

1164 
__IO
 
uöt32_t
 
RBAR_A3
;

1165 
__IO
 
uöt32_t
 
RASR_A3
;

1166 } 
	tMPU_Ty≥
;

1169 
	#MPU_TYPE_IREGION_Pos
 16

	)

1170 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1172 
	#MPU_TYPE_DREGION_Pos
 8

	)

1173 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1175 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1176 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1179 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1180 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1182 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1183 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1185 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1186 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1189 
	#MPU_RNR_REGION_Pos
 0

	)

1190 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1193 
	#MPU_RBAR_ADDR_Pos
 5

	)

1194 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1196 
	#MPU_RBAR_VALID_Pos
 4

	)

1197 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1199 
	#MPU_RBAR_REGION_Pos
 0

	)

1200 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1203 
	#MPU_RASR_ATTRS_Pos
 16

	)

1204 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1206 
	#MPU_RASR_XN_Pos
 28

	)

1207 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1209 
	#MPU_RASR_AP_Pos
 24

	)

1210 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1212 
	#MPU_RASR_TEX_Pos
 19

	)

1213 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1215 
	#MPU_RASR_S_Pos
 18

	)

1216 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1218 
	#MPU_RASR_C_Pos
 17

	)

1219 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1221 
	#MPU_RASR_B_Pos
 16

	)

1222 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1224 
	#MPU_RASR_SRD_Pos
 8

	)

1225 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1227 
	#MPU_RASR_SIZE_Pos
 1

	)

1228 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1230 
	#MPU_RASR_ENABLE_Pos
 0

	)

1231 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 #i‡(
__FPU_PRESENT
 == 1)

1248 
uöt32_t
 
RESERVED0
[1];

1249 
__IO
 
uöt32_t
 
FPCCR
;

1250 
__IO
 
uöt32_t
 
FPCAR
;

1251 
__IO
 
uöt32_t
 
FPDSCR
;

1252 
__I
 
uöt32_t
 
MVFR0
;

1253 
__I
 
uöt32_t
 
MVFR1
;

1254 } 
	tFPU_Ty≥
;

1257 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

1258 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
Ë

	)

1260 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

1261 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
Ë

	)

1263 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

1264 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
Ë

	)

1266 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

1267 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
Ë

	)

1269 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

1270 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
Ë

	)

1272 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

1273 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
Ë

	)

1275 
	#FPU_FPCCR_THREAD_Pos
 3

	)

1276 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
Ë

	)

1278 
	#FPU_FPCCR_USER_Pos
 1

	)

1279 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
Ë

	)

1281 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

1282 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1285 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

1286 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
Ë

	)

1289 
	#FPU_FPDSCR_AHP_Pos
 26

	)

1290 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
Ë

	)

1292 
	#FPU_FPDSCR_DN_Pos
 25

	)

1293 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
Ë

	)

1295 
	#FPU_FPDSCR_FZ_Pos
 24

	)

1296 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
Ë

	)

1298 
	#FPU_FPDSCR_RMode_Pos
 22

	)

1299 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
Ë

	)

1302 
	#FPU_MVFR0_FP_roundög_modes_Pos
 28

	)

1303 
	#FPU_MVFR0_FP_roundög_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundög_modes_Pos
Ë

	)

1305 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Pos
 24

	)

1306 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Msk
 (0xFUL << 
FPU_MVFR0_Sh‹t_ve˘‹s_Pos
Ë

	)

1308 
	#FPU_MVFR0_Squ¨e_roŸ_Pos
 20

	)

1309 
	#FPU_MVFR0_Squ¨e_roŸ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¨e_roŸ_Pos
Ë

	)

1311 
	#FPU_MVFR0_Divide_Pos
 16

	)

1312 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
Ë

	)

1314 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Pos
 12

	)

1315 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Msk
 (0xFUL << 
FPU_MVFR0_FP_ex˚p_å≠pög_Pos
Ë

	)

1317 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
 8

	)

1318 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
Ë

	)

1320 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
 4

	)

1321 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
Ë

	)

1323 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Pos
 0

	)

1324 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Msk
 (0xFUL )

	)

1327 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

1328 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
Ë

	)

1330 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

1331 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
Ë

	)

1333 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

1334 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
Ë

	)

1336 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

1337 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1353 
__IO
 
uöt32_t
 
DHCSR
;

1354 
__O
 
uöt32_t
 
DCRSR
;

1355 
__IO
 
uöt32_t
 
DCRDR
;

1356 
__IO
 
uöt32_t
 
DEMCR
;

1357 } 
	tC‹eDebug_Ty≥
;

1360 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1361 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1363 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1364 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1366 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1367 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1369 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1370 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1372 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1373 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1375 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1376 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1378 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1379 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1381 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1382 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1384 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1385 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1387 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1388 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1390 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1391 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1393 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1394 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1397 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1398 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1400 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1401 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1404 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1405 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1407 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1408 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1410 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1411 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1413 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1414 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1416 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1417 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1419 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1420 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1422 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1423 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1425 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1426 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1428 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1429 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1431 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1432 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1434 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1435 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1437 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1438 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1440 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1441 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1453 
	#SCS_BASE
 (0xE000E000ULË

	)

1454 
	#ITM_BASE
 (0xE0000000ULË

	)

1455 
	#DWT_BASE
 (0xE0001000ULË

	)

1456 
	#TPI_BASE
 (0xE0040000ULË

	)

1457 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1458 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1459 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1460 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1462 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1463 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1464 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1465 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1466 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1467 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1468 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1469 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1471 #i‡(
__MPU_PRESENT
 == 1)

1472 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1473 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1476 #i‡(
__FPU_PRESENT
 == 1)

1477 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULË

	)

1478 
	#FPU
 ((
FPU_Ty≥
 *Ë
FPU_BASE
 )

	)

1515 
__STATIC_INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1517 
uöt32_t
 
ªg_vÆue
;

1518 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1520 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1521 
ªg_vÆue
 &~((
uöt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1522 
ªg_vÆue
 = (reg_value |

1523 ((
uöt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1524 (
Pri‹ôyGroupTmp
 << 8) );

1525 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1535 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1537  ((
uöt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
));

1547 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1549 
NVIC
->
ISER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1559 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1561 
NVIC
->
ICER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1575 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1577 ((
uöt32_t
)(((
NVIC
->
ISPR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1587 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1589 
NVIC
->
ISPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1599 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1601 
NVIC
->
ICPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1614 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1616 ((
uöt32_t
)(((
NVIC
->
IABR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1629 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1631 if((
öt32_t
)
IRQn
 < 0) {

1632 
SCB
->
SHP
[(((
uöt32_t
)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1635 
NVIC
->
IP
[((
uöt32_t
)(
öt32_t
)
IRQn
)] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1651 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1654 if((
öt32_t
)
IRQn
 < 0) {

1655 (((
uöt32_t
)
SCB
->
SHP
[(((uöt32_t)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1658 (((
uöt32_t
)
NVIC
->
IP
[((uöt32_t)(
öt32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1675 
__STATIC_INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1677 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1678 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1679 
uöt32_t
 
SubPri‹ôyBôs
;

1681 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1682 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1685 ((
Pªem±Pri‹ôy
 & (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)Ë- 1UL)Ë<< 
SubPri‹ôyBôs
) |

1686 ((
SubPri‹ôy
 & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL)))

1703 
__STATIC_INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1705 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1706 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1707 
uöt32_t
 
SubPri‹ôyBôs
;

1709 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1710 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1712 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)) - 1UL);

1713 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL);

1721 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

1723 
__DSB
();

1725 
SCB
->
AIRCR
 = (
uöt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1726 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1727 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1728 
__DSB
();

1729 1Ë{ 
__NOP
(); }

1743 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1760 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

1762 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

1764 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

1765 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1766 
SysTick
->
VAL
 = 0UL;

1767 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1768 
SysTick_CTRL_TICKINT_Msk
 |

1769 
SysTick_CTRL_ENABLE_Msk
;

1786 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1787 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1800 
__STATIC_INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

1802 i‡(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1803 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1805 
ITM
->
PORT
[0].
u32
 =0ULË{ 
__NOP
(); }

1806 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
)
ch
;

1808  (
	gch
);

1819 
__STATIC_INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

1820 
öt32_t
 
	gch
 = -1;

1822 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1823 
ch
 = 
ITM_RxBuf„r
;

1824 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1827  (
	gch
);

1838 
__STATIC_INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

1840 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1852 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_cm7.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_CM7_H_GENERIC


43 
	#__CORE_CM7_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__CM7_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM7_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x07Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 #i‡
deföed
 ( 
__CC_ARM
 )

115 #i‡
deföed
 
__TARGET_FPU_VFP


116 #i‡(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #ñi‡
deföed
 ( 
__GNUC__
 )

127 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

128 #i‡(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #ñi‡
deföed
 ( 
__ICCARM__
 )

139 #i‡
deföed
 
__ARMVFP__


140 #i‡(
__FPU_PRESENT
 == 1)

141 
	#__FPU_USED
 1

	)

144 
	#__FPU_USED
 0

	)

147 
	#__FPU_USED
 0

	)

150 #ñi‡
deföed
 ( 
__TMS470__
 )

151 #i‡
deföed
 
__TI_VFP_SUPPORT__


152 #i‡(
__FPU_PRESENT
 == 1)

153 
	#__FPU_USED
 1

	)

156 
	#__FPU_USED
 0

	)

159 
	#__FPU_USED
 0

	)

162 #ñi‡
deföed
 ( 
__TASKING__
 )

163 #i‡
deföed
 
__FPU_VFP__


164 #i‡(
__FPU_PRESENT
 == 1)

165 
	#__FPU_USED
 1

	)

168 
	#__FPU_USED
 0

	)

171 
	#__FPU_USED
 0

	)

174 #ñi‡
deföed
 ( 
__CSMC__
 )

175 #i‡–
__CSMC__
 & 0x400)

176 #i‡(
__FPU_PRESENT
 == 1)

177 
	#__FPU_USED
 1

	)

180 
	#__FPU_USED
 0

	)

183 
	#__FPU_USED
 0

	)

187 
	~<°döt.h
>

188 
	~<c‹e_cmIn°r.h
>

189 
	~<c‹e_cmFunc.h
>

190 
	~<c‹e_cmSimd.h
>

192 #ifde‡
__˝lu•lus


198 #i‚de‡
__CMSIS_GENERIC


200 #i‚de‡
__CORE_CM7_H_DEPENDANT


201 
	#__CORE_CM7_H_DEPENDANT


	)

203 #ifde‡
__˝lu•lus


208 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


209 #i‚de‡
__CM7_REV


210 
	#__CM7_REV
 0x0000

	)

214 #i‚de‡
__FPU_PRESENT


215 
	#__FPU_PRESENT
 0

	)

219 #i‚de‡
__MPU_PRESENT


220 
	#__MPU_PRESENT
 0

	)

224 #i‚de‡
__ICACHE_PRESENT


225 
	#__ICACHE_PRESENT
 0

	)

229 #i‚de‡
__DCACHE_PRESENT


230 
	#__DCACHE_PRESENT
 0

	)

234 #i‚de‡
__DTCM_PRESENT


235 
	#__DTCM_PRESENT
 0

	)

239 #i‚de‡
__NVIC_PRIO_BITS


240 
	#__NVIC_PRIO_BITS
 3

	)

244 #i‚de‡
__Víd‹_SysTickC⁄fig


245 
	#__Víd‹_SysTickC⁄fig
 0

	)

258 #ifde‡
__˝lu•lus


259 
	#__I
 vﬁ©ûê

	)

261 
	#__I
 vﬁ©ûêc⁄°

	)

263 
	#__O
 vﬁ©ûê

	)

264 
	#__IO
 vﬁ©ûê

	)

297 
uöt32_t
 
_ª£rved0
:16;

298 
uöt32_t
 
GE
:4;

299 
uöt32_t
 
_ª£rved1
:7;

300 
uöt32_t
 
Q
:1;

301 
uöt32_t
 
V
:1;

302 
uöt32_t
 
C
:1;

303 
uöt32_t
 
Z
:1;

304 
uöt32_t
 
N
:1;

305 } 
b
;

306 
uöt32_t
 
w
;

307 } 
	tAPSR_Ty≥
;

310 
	#APSR_N_Pos
 31

	)

311 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

313 
	#APSR_Z_Pos
 30

	)

314 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

316 
	#APSR_C_Pos
 29

	)

317 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

319 
	#APSR_V_Pos
 28

	)

320 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

322 
	#APSR_Q_Pos
 27

	)

323 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
Ë

	)

325 
	#APSR_GE_Pos
 16

	)

326 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
Ë

	)

335 
uöt32_t
 
ISR
:9;

336 
uöt32_t
 
_ª£rved0
:23;

337 } 
b
;

338 
uöt32_t
 
w
;

339 } 
	tIPSR_Ty≥
;

342 
	#IPSR_ISR_Pos
 0

	)

343 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

352 
uöt32_t
 
ISR
:9;

353 
uöt32_t
 
_ª£rved0
:7;

354 
uöt32_t
 
GE
:4;

355 
uöt32_t
 
_ª£rved1
:4;

356 
uöt32_t
 
T
:1;

357 
uöt32_t
 
IT
:2;

358 
uöt32_t
 
Q
:1;

359 
uöt32_t
 
V
:1;

360 
uöt32_t
 
C
:1;

361 
uöt32_t
 
Z
:1;

362 
uöt32_t
 
N
:1;

363 } 
b
;

364 
uöt32_t
 
w
;

365 } 
	txPSR_Ty≥
;

368 
	#xPSR_N_Pos
 31

	)

369 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

371 
	#xPSR_Z_Pos
 30

	)

372 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

374 
	#xPSR_C_Pos
 29

	)

375 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

377 
	#xPSR_V_Pos
 28

	)

378 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

380 
	#xPSR_Q_Pos
 27

	)

381 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
Ë

	)

383 
	#xPSR_IT_Pos
 25

	)

384 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
Ë

	)

386 
	#xPSR_T_Pos
 24

	)

387 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

389 
	#xPSR_GE_Pos
 16

	)

390 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
Ë

	)

392 
	#xPSR_ISR_Pos
 0

	)

393 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

402 
uöt32_t
 
nPRIV
:1;

403 
uöt32_t
 
SPSEL
:1;

404 
uöt32_t
 
FPCA
:1;

405 
uöt32_t
 
_ª£rved0
:29;

406 } 
b
;

407 
uöt32_t
 
w
;

408 } 
	tCONTROL_Ty≥
;

411 
	#CONTROL_FPCA_Pos
 2

	)

412 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
Ë

	)

414 
	#CONTROL_SPSEL_Pos
 1

	)

415 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

417 
	#CONTROL_nPRIV_Pos
 0

	)

418 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

433 
__IO
 
uöt32_t
 
ISER
[8];

434 
uöt32_t
 
RESERVED0
[24];

435 
__IO
 
uöt32_t
 
ICER
[8];

436 
uöt32_t
 
RSERVED1
[24];

437 
__IO
 
uöt32_t
 
ISPR
[8];

438 
uöt32_t
 
RESERVED2
[24];

439 
__IO
 
uöt32_t
 
ICPR
[8];

440 
uöt32_t
 
RESERVED3
[24];

441 
__IO
 
uöt32_t
 
IABR
[8];

442 
uöt32_t
 
RESERVED4
[56];

443 
__IO
 
uöt8_t
 
IP
[240];

444 
uöt32_t
 
RESERVED5
[644];

445 
__O
 
uöt32_t
 
STIR
;

446 } 
	tNVIC_Ty≥
;

449 
	#NVIC_STIR_INTID_Pos
 0

	)

450 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

465 
__I
 
uöt32_t
 
CPUID
;

466 
__IO
 
uöt32_t
 
ICSR
;

467 
__IO
 
uöt32_t
 
VTOR
;

468 
__IO
 
uöt32_t
 
AIRCR
;

469 
__IO
 
uöt32_t
 
SCR
;

470 
__IO
 
uöt32_t
 
CCR
;

471 
__IO
 
uöt8_t
 
SHPR
[12];

472 
__IO
 
uöt32_t
 
SHCSR
;

473 
__IO
 
uöt32_t
 
CFSR
;

474 
__IO
 
uöt32_t
 
HFSR
;

475 
__IO
 
uöt32_t
 
DFSR
;

476 
__IO
 
uöt32_t
 
MMFAR
;

477 
__IO
 
uöt32_t
 
BFAR
;

478 
__IO
 
uöt32_t
 
AFSR
;

479 
__I
 
uöt32_t
 
ID_PFR
[2];

480 
__I
 
uöt32_t
 
ID_DFR
;

481 
__I
 
uöt32_t
 
ID_AFR
;

482 
__I
 
uöt32_t
 
ID_MFR
[4];

483 
__I
 
uöt32_t
 
ID_ISAR
[5];

484 
uöt32_t
 
RESERVED0
[1];

485 
__I
 
uöt32_t
 
CLIDR
;

486 
__I
 
uöt32_t
 
CTR
;

487 
__I
 
uöt32_t
 
CCSIDR
;

488 
__IO
 
uöt32_t
 
CSSELR
;

489 
__IO
 
uöt32_t
 
CPACR
;

490 
uöt32_t
 
RESERVED3
[93];

491 
__O
 
uöt32_t
 
STIR
;

492 
uöt32_t
 
RESERVED4
[15];

493 
__I
 
uöt32_t
 
MVFR0
;

494 
__I
 
uöt32_t
 
MVFR1
;

495 
__I
 
uöt32_t
 
MVFR2
;

496 
uöt32_t
 
RESERVED5
[1];

497 
__O
 
uöt32_t
 
ICIALLU
;

498 
uöt32_t
 
RESERVED6
[1];

499 
__O
 
uöt32_t
 
ICIMVAU
;

500 
__O
 
uöt32_t
 
DCIMVAC
;

501 
__O
 
uöt32_t
 
DCISW
;

502 
__O
 
uöt32_t
 
DCCMVAU
;

503 
__O
 
uöt32_t
 
DCCMVAC
;

504 
__O
 
uöt32_t
 
DCCSW
;

505 
__O
 
uöt32_t
 
DCCIMVAC
;

506 
__O
 
uöt32_t
 
DCCISW
;

507 
uöt32_t
 
RESERVED7
[6];

508 
__IO
 
uöt32_t
 
ITCMCR
;

509 
__IO
 
uöt32_t
 
DTCMCR
;

510 
__IO
 
uöt32_t
 
AHBPCR
;

511 
__IO
 
uöt32_t
 
CACR
;

512 
__IO
 
uöt32_t
 
AHBSCR
;

513 
uöt32_t
 
RESERVED8
[1];

514 
__IO
 
uöt32_t
 
ABFSR
;

515 } 
	tSCB_Ty≥
;

518 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

519 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

521 
	#SCB_CPUID_VARIANT_Pos
 20

	)

522 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

524 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

525 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

527 
	#SCB_CPUID_PARTNO_Pos
 4

	)

528 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

530 
	#SCB_CPUID_REVISION_Pos
 0

	)

531 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

534 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

535 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

537 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

538 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

540 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

541 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

543 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

544 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

546 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

547 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

549 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

550 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

552 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

553 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

555 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

556 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

558 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

559 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

561 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

562 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

565 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

566 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

569 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

570 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

572 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

573 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

575 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

576 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

578 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

579 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

581 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

582 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

584 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

585 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

587 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

588 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

591 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

592 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

594 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

595 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

597 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

598 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

601 
	#SCB_CCR_BP_Pos
 18

	)

602 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
Ë

	)

604 
	#SCB_CCR_IC_Pos
 17

	)

605 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
Ë

	)

607 
	#SCB_CCR_DC_Pos
 16

	)

608 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
Ë

	)

610 
	#SCB_CCR_STKALIGN_Pos
 9

	)

611 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

613 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

614 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

616 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

617 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

619 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

620 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

622 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

623 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

625 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

626 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

629 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

630 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

632 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

633 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

635 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

636 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

638 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

639 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

641 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

642 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

644 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

645 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

647 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

648 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

650 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

651 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

653 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

654 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

656 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

657 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

659 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

660 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

662 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

663 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

665 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

666 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

668 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

669 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

672 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

673 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

675 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

676 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

678 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

679 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

682 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

683 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

685 
	#SCB_HFSR_FORCED_Pos
 30

	)

686 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

688 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

689 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

692 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

693 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

695 
	#SCB_DFSR_VCATCH_Pos
 3

	)

696 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

698 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

699 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

701 
	#SCB_DFSR_BKPT_Pos
 1

	)

702 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

704 
	#SCB_DFSR_HALTED_Pos
 0

	)

705 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

708 
	#SCB_CLIDR_LOUU_Pos
 27

	)

709 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
Ë

	)

711 
	#SCB_CLIDR_LOC_Pos
 24

	)

712 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_FORMAT_Pos
Ë

	)

715 
	#SCB_CTR_FORMAT_Pos
 29

	)

716 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
Ë

	)

718 
	#SCB_CTR_CWG_Pos
 24

	)

719 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
Ë

	)

721 
	#SCB_CTR_ERG_Pos
 20

	)

722 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
Ë

	)

724 
	#SCB_CTR_DMINLINE_Pos
 16

	)

725 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
Ë

	)

727 
	#SCB_CTR_IMINLINE_Pos
 0

	)

728 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

731 
	#SCB_CCSIDR_WT_Pos
 31

	)

732 
	#SCB_CCSIDR_WT_Msk
 (7UL << 
SCB_CCSIDR_WT_Pos
Ë

	)

734 
	#SCB_CCSIDR_WB_Pos
 30

	)

735 
	#SCB_CCSIDR_WB_Msk
 (7UL << 
SCB_CCSIDR_WB_Pos
Ë

	)

737 
	#SCB_CCSIDR_RA_Pos
 29

	)

738 
	#SCB_CCSIDR_RA_Msk
 (7UL << 
SCB_CCSIDR_RA_Pos
Ë

	)

740 
	#SCB_CCSIDR_WA_Pos
 28

	)

741 
	#SCB_CCSIDR_WA_Msk
 (7UL << 
SCB_CCSIDR_WA_Pos
Ë

	)

743 
	#SCB_CCSIDR_NUMSETS_Pos
 13

	)

744 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
Ë

	)

746 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3

	)

747 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
Ë

	)

749 
	#SCB_CCSIDR_LINESIZE_Pos
 0

	)

750 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

753 
	#SCB_CSSELR_LEVEL_Pos
 1

	)

754 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
Ë

	)

756 
	#SCB_CSSELR_IND_Pos
 0

	)

757 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

760 
	#SCB_STIR_INTID_Pos
 0

	)

761 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

764 
	#SCB_ITCMCR_SZ_Pos
 3

	)

765 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
Ë

	)

767 
	#SCB_ITCMCR_RETEN_Pos
 2

	)

768 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
Ë

	)

770 
	#SCB_ITCMCR_RMW_Pos
 1

	)

771 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
Ë

	)

773 
	#SCB_ITCMCR_EN_Pos
 0

	)

774 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

777 
	#SCB_DTCMCR_SZ_Pos
 3

	)

778 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
Ë

	)

780 
	#SCB_DTCMCR_RETEN_Pos
 2

	)

781 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
Ë

	)

783 
	#SCB_DTCMCR_RMW_Pos
 1

	)

784 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
Ë

	)

786 
	#SCB_DTCMCR_EN_Pos
 0

	)

787 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

790 
	#SCB_AHBPCR_SZ_Pos
 1

	)

791 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
Ë

	)

793 
	#SCB_AHBPCR_EN_Pos
 0

	)

794 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

797 
	#SCB_CACR_FORCEWT_Pos
 2

	)

798 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
Ë

	)

800 
	#SCB_CACR_ECCEN_Pos
 1

	)

801 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
Ë

	)

803 
	#SCB_CACR_SIWT_Pos
 0

	)

804 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

807 
	#SCB_AHBSCR_INITCOUNT_Pos
 11

	)

808 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
Ë

	)

810 
	#SCB_AHBSCR_TPRI_Pos
 2

	)

811 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
Ë

	)

813 
	#SCB_AHBSCR_CTL_Pos
 0

	)

814 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

817 
	#SCB_ABFSR_AXIMTYPE_Pos
 8

	)

818 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
Ë

	)

820 
	#SCB_ABFSR_EPPB_Pos
 4

	)

821 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
Ë

	)

823 
	#SCB_ABFSR_AXIM_Pos
 3

	)

824 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
Ë

	)

826 
	#SCB_ABFSR_AHBP_Pos
 2

	)

827 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
Ë

	)

829 
	#SCB_ABFSR_DTCM_Pos
 1

	)

830 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
Ë

	)

832 
	#SCB_ABFSR_ITCM_Pos
 0

	)

833 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

848 
uöt32_t
 
RESERVED0
[1];

849 
__I
 
uöt32_t
 
ICTR
;

850 
__IO
 
uöt32_t
 
ACTLR
;

851 } 
	tSCnSCB_Ty≥
;

854 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

855 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

858 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12

	)

859 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
Ë

	)

861 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11

	)

862 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
Ë

	)

864 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10

	)

865 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
Ë

	)

867 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

868 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

870 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

871 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

886 
__IO
 
uöt32_t
 
CTRL
;

887 
__IO
 
uöt32_t
 
LOAD
;

888 
__IO
 
uöt32_t
 
VAL
;

889 
__I
 
uöt32_t
 
CALIB
;

890 } 
	tSysTick_Ty≥
;

893 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

894 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

896 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

897 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

899 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

900 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

902 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

903 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

906 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

907 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

910 
	#SysTick_VAL_CURRENT_Pos
 0

	)

911 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

914 
	#SysTick_CALIB_NOREF_Pos
 31

	)

915 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

917 
	#SysTick_CALIB_SKEW_Pos
 30

	)

918 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

920 
	#SysTick_CALIB_TENMS_Pos
 0

	)

921 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

936 
__O
 union

938 
__O
 
uöt8_t
 
u8
;

939 
__O
 
uöt16_t
 
u16
;

940 
__O
 
uöt32_t
 
u32
;

941 } 
PORT
 [32];

942 
uöt32_t
 
RESERVED0
[864];

943 
__IO
 
uöt32_t
 
TER
;

944 
uöt32_t
 
RESERVED1
[15];

945 
__IO
 
uöt32_t
 
TPR
;

946 
uöt32_t
 
RESERVED2
[15];

947 
__IO
 
uöt32_t
 
TCR
;

948 
uöt32_t
 
RESERVED3
[29];

949 
__O
 
uöt32_t
 
IWR
;

950 
__I
 
uöt32_t
 
IRR
;

951 
__IO
 
uöt32_t
 
IMCR
;

952 
uöt32_t
 
RESERVED4
[43];

953 
__O
 
uöt32_t
 
LAR
;

954 
__I
 
uöt32_t
 
LSR
;

955 
uöt32_t
 
RESERVED5
[6];

956 
__I
 
uöt32_t
 
PID4
;

957 
__I
 
uöt32_t
 
PID5
;

958 
__I
 
uöt32_t
 
PID6
;

959 
__I
 
uöt32_t
 
PID7
;

960 
__I
 
uöt32_t
 
PID0
;

961 
__I
 
uöt32_t
 
PID1
;

962 
__I
 
uöt32_t
 
PID2
;

963 
__I
 
uöt32_t
 
PID3
;

964 
__I
 
uöt32_t
 
CID0
;

965 
__I
 
uöt32_t
 
CID1
;

966 
__I
 
uöt32_t
 
CID2
;

967 
__I
 
uöt32_t
 
CID3
;

968 } 
	tITM_Ty≥
;

971 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

972 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

975 
	#ITM_TCR_BUSY_Pos
 23

	)

976 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

978 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

979 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

981 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

982 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

984 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

985 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

987 
	#ITM_TCR_SWOENA_Pos
 4

	)

988 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

990 
	#ITM_TCR_DWTENA_Pos
 3

	)

991 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

993 
	#ITM_TCR_SYNCENA_Pos
 2

	)

994 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

996 
	#ITM_TCR_TSENA_Pos
 1

	)

997 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

999 
	#ITM_TCR_ITMENA_Pos
 0

	)

1000 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1003 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

1004 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1007 
	#ITM_IRR_ATREADYM_Pos
 0

	)

1008 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1011 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

1012 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1015 
	#ITM_LSR_ByãAcc_Pos
 2

	)

1016 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

1018 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

1019 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

1021 
	#ITM_LSR_Pª£¡_Pos
 0

	)

1022 
	#ITM_LSR_Pª£¡_Msk
 (1UL )

	)

1037 
__IO
 
uöt32_t
 
CTRL
;

1038 
__IO
 
uöt32_t
 
CYCCNT
;

1039 
__IO
 
uöt32_t
 
CPICNT
;

1040 
__IO
 
uöt32_t
 
EXCCNT
;

1041 
__IO
 
uöt32_t
 
SLEEPCNT
;

1042 
__IO
 
uöt32_t
 
LSUCNT
;

1043 
__IO
 
uöt32_t
 
FOLDCNT
;

1044 
__I
 
uöt32_t
 
PCSR
;

1045 
__IO
 
uöt32_t
 
COMP0
;

1046 
__IO
 
uöt32_t
 
MASK0
;

1047 
__IO
 
uöt32_t
 
FUNCTION0
;

1048 
uöt32_t
 
RESERVED0
[1];

1049 
__IO
 
uöt32_t
 
COMP1
;

1050 
__IO
 
uöt32_t
 
MASK1
;

1051 
__IO
 
uöt32_t
 
FUNCTION1
;

1052 
uöt32_t
 
RESERVED1
[1];

1053 
__IO
 
uöt32_t
 
COMP2
;

1054 
__IO
 
uöt32_t
 
MASK2
;

1055 
__IO
 
uöt32_t
 
FUNCTION2
;

1056 
uöt32_t
 
RESERVED2
[1];

1057 
__IO
 
uöt32_t
 
COMP3
;

1058 
__IO
 
uöt32_t
 
MASK3
;

1059 
__IO
 
uöt32_t
 
FUNCTION3
;

1060 
uöt32_t
 
RESERVED3
[981];

1061 
__O
 
uöt32_t
 
LAR
;

1062 
__I
 
uöt32_t
 
LSR
;

1063 } 
	tDWT_Ty≥
;

1066 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

1067 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

1069 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

1070 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

1072 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

1073 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

1075 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

1076 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

1078 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

1079 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

1081 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

1082 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

1084 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

1085 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

1087 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

1088 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

1090 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

1091 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

1093 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

1094 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

1096 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

1097 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

1099 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

1100 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

1102 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

1103 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

1105 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

1106 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

1108 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

1109 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

1111 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

1112 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

1114 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

1115 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

1117 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

1118 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1121 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

1122 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1125 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

1126 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1129 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

1130 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1133 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

1134 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1137 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

1138 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1141 
	#DWT_MASK_MASK_Pos
 0

	)

1142 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1145 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

1146 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

1148 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

1149 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

1151 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

1152 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

1154 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

1155 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

1157 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

1158 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

1160 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

1161 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

1163 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

1164 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

1166 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

1167 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

1169 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

1170 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1185 
__IO
 
uöt32_t
 
SSPSR
;

1186 
__IO
 
uöt32_t
 
CSPSR
;

1187 
uöt32_t
 
RESERVED0
[2];

1188 
__IO
 
uöt32_t
 
ACPR
;

1189 
uöt32_t
 
RESERVED1
[55];

1190 
__IO
 
uöt32_t
 
SPPR
;

1191 
uöt32_t
 
RESERVED2
[131];

1192 
__I
 
uöt32_t
 
FFSR
;

1193 
__IO
 
uöt32_t
 
FFCR
;

1194 
__I
 
uöt32_t
 
FSCR
;

1195 
uöt32_t
 
RESERVED3
[759];

1196 
__I
 
uöt32_t
 
TRIGGER
;

1197 
__I
 
uöt32_t
 
FIFO0
;

1198 
__I
 
uöt32_t
 
ITATBCTR2
;

1199 
uöt32_t
 
RESERVED4
[1];

1200 
__I
 
uöt32_t
 
ITATBCTR0
;

1201 
__I
 
uöt32_t
 
FIFO1
;

1202 
__IO
 
uöt32_t
 
ITCTRL
;

1203 
uöt32_t
 
RESERVED5
[39];

1204 
__IO
 
uöt32_t
 
CLAIMSET
;

1205 
__IO
 
uöt32_t
 
CLAIMCLR
;

1206 
uöt32_t
 
RESERVED7
[8];

1207 
__I
 
uöt32_t
 
DEVID
;

1208 
__I
 
uöt32_t
 
DEVTYPE
;

1209 } 
	tTPI_Ty≥
;

1212 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

1213 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1216 
	#TPI_SPPR_TXMODE_Pos
 0

	)

1217 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1220 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

1221 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

1223 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

1224 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

1226 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

1227 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

1229 
	#TPI_FFSR_FlInProg_Pos
 0

	)

1230 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1233 
	#TPI_FFCR_TrigIn_Pos
 8

	)

1234 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

1236 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

1237 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

1240 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

1241 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1244 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

1245 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

1247 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

1248 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

1250 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

1251 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

1253 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

1254 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

1256 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1257 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

1259 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1260 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

1262 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1263 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1266 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1267 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1270 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1271 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

1273 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

1274 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

1276 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1277 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

1279 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

1280 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

1282 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1283 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

1285 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1286 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

1288 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1289 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1292 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1293 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1296 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1297 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1300 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1301 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1303 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1304 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1306 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1307 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1309 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

1310 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1312 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1313 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1315 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

1316 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL )

	)

1319 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

1320 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1322 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

1323 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL )

	)

1328 #i‡(
__MPU_PRESENT
 == 1)

1339 
__I
 
uöt32_t
 
TYPE
;

1340 
__IO
 
uöt32_t
 
CTRL
;

1341 
__IO
 
uöt32_t
 
RNR
;

1342 
__IO
 
uöt32_t
 
RBAR
;

1343 
__IO
 
uöt32_t
 
RASR
;

1344 
__IO
 
uöt32_t
 
RBAR_A1
;

1345 
__IO
 
uöt32_t
 
RASR_A1
;

1346 
__IO
 
uöt32_t
 
RBAR_A2
;

1347 
__IO
 
uöt32_t
 
RASR_A2
;

1348 
__IO
 
uöt32_t
 
RBAR_A3
;

1349 
__IO
 
uöt32_t
 
RASR_A3
;

1350 } 
	tMPU_Ty≥
;

1353 
	#MPU_TYPE_IREGION_Pos
 16

	)

1354 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1356 
	#MPU_TYPE_DREGION_Pos
 8

	)

1357 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1359 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1360 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1363 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1364 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1366 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1367 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1369 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1370 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1373 
	#MPU_RNR_REGION_Pos
 0

	)

1374 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1377 
	#MPU_RBAR_ADDR_Pos
 5

	)

1378 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1380 
	#MPU_RBAR_VALID_Pos
 4

	)

1381 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1383 
	#MPU_RBAR_REGION_Pos
 0

	)

1384 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1387 
	#MPU_RASR_ATTRS_Pos
 16

	)

1388 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1390 
	#MPU_RASR_XN_Pos
 28

	)

1391 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1393 
	#MPU_RASR_AP_Pos
 24

	)

1394 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1396 
	#MPU_RASR_TEX_Pos
 19

	)

1397 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1399 
	#MPU_RASR_S_Pos
 18

	)

1400 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1402 
	#MPU_RASR_C_Pos
 17

	)

1403 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1405 
	#MPU_RASR_B_Pos
 16

	)

1406 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1408 
	#MPU_RASR_SRD_Pos
 8

	)

1409 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1411 
	#MPU_RASR_SIZE_Pos
 1

	)

1412 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1414 
	#MPU_RASR_ENABLE_Pos
 0

	)

1415 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1421 #i‡(
__FPU_PRESENT
 == 1)

1432 
uöt32_t
 
RESERVED0
[1];

1433 
__IO
 
uöt32_t
 
FPCCR
;

1434 
__IO
 
uöt32_t
 
FPCAR
;

1435 
__IO
 
uöt32_t
 
FPDSCR
;

1436 
__I
 
uöt32_t
 
MVFR0
;

1437 
__I
 
uöt32_t
 
MVFR1
;

1438 
__I
 
uöt32_t
 
MVFR2
;

1439 } 
	tFPU_Ty≥
;

1442 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

1443 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
Ë

	)

1445 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

1446 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
Ë

	)

1448 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

1449 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
Ë

	)

1451 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

1452 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
Ë

	)

1454 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

1455 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
Ë

	)

1457 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

1458 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
Ë

	)

1460 
	#FPU_FPCCR_THREAD_Pos
 3

	)

1461 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
Ë

	)

1463 
	#FPU_FPCCR_USER_Pos
 1

	)

1464 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
Ë

	)

1466 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

1467 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1470 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

1471 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
Ë

	)

1474 
	#FPU_FPDSCR_AHP_Pos
 26

	)

1475 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
Ë

	)

1477 
	#FPU_FPDSCR_DN_Pos
 25

	)

1478 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
Ë

	)

1480 
	#FPU_FPDSCR_FZ_Pos
 24

	)

1481 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
Ë

	)

1483 
	#FPU_FPDSCR_RMode_Pos
 22

	)

1484 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
Ë

	)

1487 
	#FPU_MVFR0_FP_roundög_modes_Pos
 28

	)

1488 
	#FPU_MVFR0_FP_roundög_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundög_modes_Pos
Ë

	)

1490 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Pos
 24

	)

1491 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Msk
 (0xFUL << 
FPU_MVFR0_Sh‹t_ve˘‹s_Pos
Ë

	)

1493 
	#FPU_MVFR0_Squ¨e_roŸ_Pos
 20

	)

1494 
	#FPU_MVFR0_Squ¨e_roŸ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¨e_roŸ_Pos
Ë

	)

1496 
	#FPU_MVFR0_Divide_Pos
 16

	)

1497 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
Ë

	)

1499 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Pos
 12

	)

1500 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Msk
 (0xFUL << 
FPU_MVFR0_FP_ex˚p_å≠pög_Pos
Ë

	)

1502 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
 8

	)

1503 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
Ë

	)

1505 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
 4

	)

1506 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
Ë

	)

1508 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Pos
 0

	)

1509 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Msk
 (0xFUL )

	)

1512 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

1513 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
Ë

	)

1515 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

1516 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
Ë

	)

1518 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

1519 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
Ë

	)

1521 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

1522 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1540 
__IO
 
uöt32_t
 
DHCSR
;

1541 
__O
 
uöt32_t
 
DCRSR
;

1542 
__IO
 
uöt32_t
 
DCRDR
;

1543 
__IO
 
uöt32_t
 
DEMCR
;

1544 } 
	tC‹eDebug_Ty≥
;

1547 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1548 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1550 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1551 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1553 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1554 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1556 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1557 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1559 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1560 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1562 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1563 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1565 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1566 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1568 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1569 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1571 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1572 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1574 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1575 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1577 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1578 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1580 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1581 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1584 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1585 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1587 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1588 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1591 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1592 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1594 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1595 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1597 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1598 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1600 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1601 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1603 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1604 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1606 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1607 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1609 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1610 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1612 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1613 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1615 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1616 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1618 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1619 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1621 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1622 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1624 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1625 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1627 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1628 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1640 
	#SCS_BASE
 (0xE000E000ULË

	)

1641 
	#ITM_BASE
 (0xE0000000ULË

	)

1642 
	#DWT_BASE
 (0xE0001000ULË

	)

1643 
	#TPI_BASE
 (0xE0040000ULË

	)

1644 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1645 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1646 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1647 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1649 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1650 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1651 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1652 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1653 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1654 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1655 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1656 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1658 #i‡(
__MPU_PRESENT
 == 1)

1659 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1660 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1663 #i‡(
__FPU_PRESENT
 == 1)

1664 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULË

	)

1665 
	#FPU
 ((
FPU_Ty≥
 *Ë
FPU_BASE
 )

	)

1702 
__STATIC_INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1704 
uöt32_t
 
ªg_vÆue
;

1705 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1707 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1708 
ªg_vÆue
 &~((
uöt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1709 
ªg_vÆue
 = (reg_value |

1710 ((
uöt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1711 (
Pri‹ôyGroupTmp
 << 8) );

1712 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1722 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1724  ((
uöt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
));

1734 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1736 
NVIC
->
ISER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1746 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1748 
NVIC
->
ICER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1762 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1764 ((
uöt32_t
)(((
NVIC
->
ISPR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1774 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1776 
NVIC
->
ISPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1786 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1788 
NVIC
->
ICPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1801 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1803 ((
uöt32_t
)(((
NVIC
->
IABR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1816 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1818 if((
öt32_t
)
IRQn
 < 0) {

1819 
SCB
->
SHPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1822 
NVIC
->
IP
[((
uöt32_t
)(
öt32_t
)
IRQn
)] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1838 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1841 if((
öt32_t
)
IRQn
 < 0) {

1842 (((
uöt32_t
)
SCB
->
SHPR
[(((uöt32_t)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1845 (((
uöt32_t
)
NVIC
->
IP
[((uöt32_t)(
öt32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1862 
__STATIC_INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1864 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1865 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1866 
uöt32_t
 
SubPri‹ôyBôs
;

1868 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1869 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1872 ((
Pªem±Pri‹ôy
 & (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)Ë- 1UL)Ë<< 
SubPri‹ôyBôs
) |

1873 ((
SubPri‹ôy
 & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL)))

1890 
__STATIC_INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1892 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1893 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1894 
uöt32_t
 
SubPri‹ôyBôs
;

1896 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1897 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1899 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)) - 1UL);

1900 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL);

1908 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

1910 
__DSB
();

1912 
SCB
->
AIRCR
 = (
uöt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1913 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1914 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1915 
__DSB
();

1916 1Ë{ 
__NOP
(); }

1937 
__STATIC_INLINE
 
uöt32_t
 
SCB_GëFPUTy≥
()

1939 
uöt32_t
 
mv‰0
;

1941 
mv‰0
 = 
SCB
->
MVFR0
;

1942 i‡((
mv‰0
 & 0x00000FF0UL) == 0x220UL) {

1944 } i‡((
mv‰0
 & 0x00000FF0UL) == 0x020UL) {

1964 
	#CCSIDR_WAYS
(
x
Ë(((xË& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
Ë>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

1965 
	#CCSIDR_SETS
(
x
Ë(((xË& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

1966 
	#CCSIDR_LSSHIFT
(
x
Ë(((xË& 
SCB_CCSIDR_LINESIZE_Msk
 ) )

	)

1973 
__STATIC_INLINE
 
SCB_E«bÀICache
 ()

1975 #i‡(
__ICACHE_PRESENT
 == 1)

1976 
__DSB
();

1977 
__ISB
();

1978 
SCB
->
ICIALLU
 = 0UL;

1979 
SCB
->
CCR
 |(
uöt32_t
)
SCB_CCR_IC_Msk
;

1980 
__DSB
();

1981 
__ISB
();

1990 
__STATIC_INLINE
 
SCB_DißbÀICache
 ()

1992 #i‡(
__ICACHE_PRESENT
 == 1)

1993 
__DSB
();

1994 
__ISB
();

1995 
SCB
->
CCR
 &~(
uöt32_t
)
SCB_CCR_IC_Msk
;

1996 
SCB
->
ICIALLU
 = 0UL;

1997 
__DSB
();

1998 
__ISB
();

2007 
__STATIC_INLINE
 
SCB_InvÆid©eICache
 ()

2009 #i‡(
__ICACHE_PRESENT
 == 1)

2010 
__DSB
();

2011 
__ISB
();

2012 
SCB
->
ICIALLU
 = 0UL;

2013 
__DSB
();

2014 
__ISB
();

2023 
__STATIC_INLINE
 
SCB_E«bÀDCache
 ()

2025 #i‡(
__DCACHE_PRESENT
 == 1)

2026 
uöt32_t
 
ccsidr
, 
sshi·
, 
wshi·
, 
sw
;

2027 
uöt32_t
 
£ts
, 
ways
;

2029 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2030 
ccsidr
 = 
SCB
->
CCSIDR
;

2031 
£ts
 = (
uöt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2032 
sshi·
 = (
uöt32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2033 
ways
 = (
uöt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2034 
wshi·
 = (
uöt32_t
)((uöt32_t)
__CLZ
(
ways
) & 0x1FUL);

2036 
__DSB
();

2039 
uöt32_t
 
tmpways
 = 
ways
;

2041 
sw
 = ((
tmpways
 << 
wshi·
Ë| (
£ts
 << 
sshi·
));

2042 
SCB
->
DCISW
 = 
sw
;

2043 } 
tmpways
--);

2044 } 
£ts
--);

2045 
__DSB
();

2047 
SCB
->
CCR
 |(
uöt32_t
)
SCB_CCR_DC_Msk
;

2049 
__DSB
();

2050 
__ISB
();

2059 
__STATIC_INLINE
 
SCB_DißbÀDCache
 ()

2061 #i‡(
__DCACHE_PRESENT
 == 1)

2062 
uöt32_t
 
ccsidr
, 
sshi·
, 
wshi·
, 
sw
;

2063 
uöt32_t
 
£ts
, 
ways
;

2065 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2066 
ccsidr
 = 
SCB
->
CCSIDR
;

2067 
£ts
 = (
uöt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2068 
sshi·
 = (
uöt32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2069 
ways
 = (
uöt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2070 
wshi·
 = (
uöt32_t
)((uöt32_t)
__CLZ
(
ways
) & 0x1FUL);

2072 
__DSB
();

2074 
SCB
->
CCR
 &~(
uöt32_t
)
SCB_CCR_DC_Msk
;

2077 
uöt32_t
 
tmpways
 = 
ways
;

2079 
sw
 = ((
tmpways
 << 
wshi·
Ë| (
£ts
 << 
sshi·
));

2080 
SCB
->
DCCISW
 = 
sw
;

2081 } 
tmpways
--);

2082 } 
£ts
--);

2085 
__DSB
();

2086 
__ISB
();

2095 
__STATIC_INLINE
 
SCB_InvÆid©eDCache
 ()

2097 #i‡(
__DCACHE_PRESENT
 == 1)

2098 
uöt32_t
 
ccsidr
, 
sshi·
, 
wshi·
, 
sw
;

2099 
uöt32_t
 
£ts
, 
ways
;

2101 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2102 
ccsidr
 = 
SCB
->
CCSIDR
;

2103 
£ts
 = (
uöt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2104 
sshi·
 = (
uöt32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2105 
ways
 = (
uöt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2106 
wshi·
 = (
uöt32_t
)((uöt32_t)
__CLZ
(
ways
) & 0x1FUL);

2108 
__DSB
();

2111 
uöt32_t
 
tmpways
 = 
ways
;

2113 
sw
 = ((
tmpways
 << 
wshi·
Ë| (
£ts
 << 
sshi·
));

2114 
SCB
->
DCISW
 = 
sw
;

2115 } 
tmpways
--);

2116 } 
£ts
--);

2118 
__DSB
();

2119 
__ISB
();

2128 
__STATIC_INLINE
 
SCB_CÀ™DCache
 ()

2130 #i‡(
__DCACHE_PRESENT
 == 1)

2131 
uöt32_t
 
ccsidr
, 
sshi·
, 
wshi·
, 
sw
;

2132 
uöt32_t
 
£ts
, 
ways
;

2134 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2135 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
uöt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2137 
sshi·
 = (
uöt32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2138 
ways
 = (
uöt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2139 
wshi·
 = (
uöt32_t
)((uöt32_t)
__CLZ
(
ways
) & 0x1FUL);

2141 
__DSB
();

2144 
uöt32_t
 
tmpways
 = 
ways
;

2146 
sw
 = ((
tmpways
 << 
wshi·
Ë| (
£ts
 << 
sshi·
));

2147 
SCB
->
DCCSW
 = 
sw
;

2148 } 
tmpways
--);

2149 } 
£ts
--);

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_CÀ™InvÆid©eDCache
 ()

2163 #i‡(
__DCACHE_PRESENT
 == 1)

2164 
uöt32_t
 
ccsidr
, 
sshi·
, 
wshi·
, 
sw
;

2165 
uöt32_t
 
£ts
, 
ways
;

2167 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2168 
ccsidr
 = 
SCB
->
CCSIDR
;

2169 
£ts
 = (
uöt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2170 
sshi·
 = (
uöt32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2171 
ways
 = (
uöt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2172 
wshi·
 = (
uöt32_t
)((uöt32_t)
__CLZ
(
ways
) & 0x1FUL);

2174 
__DSB
();

2177 
uöt32_t
 
tmpways
 = 
ways
;

2179 
sw
 = ((
tmpways
 << 
wshi·
Ë| (
£ts
 << 
sshi·
));

2180 
SCB
->
DCCISW
 = 
sw
;

2181 } 
tmpways
--);

2182 } 
£ts
--);

2184 
__DSB
();

2185 
__ISB
();

2196 
__STATIC_INLINE
 
SCB_InvÆid©eDCache_by_Addr
 (
uöt32_t
 *
addr
, 
öt32_t
 
dsize
)

2198 #i‡(
__DCACHE_PRESENT
 == 1)

2199 
öt32_t
 
›_size
 = 
dsize
;

2200 
uöt32_t
 
›_addr
 = (uöt32_t)
addr
;

2201 
uöt32_t
 
löesize
 = 32UL;

2203 
__DSB
();

2205 
›_size
 > 0) {

2206 
SCB
->
DCIMVAC
 = 
›_addr
;

2207 
›_addr
 +
löesize
;

2208 
›_size
 -(
öt32_t
)
löesize
;

2211 
__DSB
();

2212 
__ISB
();

2223 
__STATIC_INLINE
 
SCB_CÀ™DCache_by_Addr
 (
uöt32_t
 *
addr
, 
öt32_t
 
dsize
)

2225 #i‡(
__DCACHE_PRESENT
 == 1)

2226 
öt32_t
 
›_size
 = 
dsize
;

2227 
uöt32_t
 
›_addr
 = (uöt32_tË
addr
;

2228 
uöt32_t
 
löesize
 = 32UL;

2230 
__DSB
();

2232 
›_size
 > 0) {

2233 
SCB
->
DCCMVAC
 = 
›_addr
;

2234 
›_addr
 +
löesize
;

2235 
›_size
 -(
öt32_t
)
löesize
;

2238 
__DSB
();

2239 
__ISB
();

2250 
__STATIC_INLINE
 
SCB_CÀ™InvÆid©eDCache_by_Addr
 (
uöt32_t
 *
addr
, 
öt32_t
 
dsize
)

2252 #i‡(
__DCACHE_PRESENT
 == 1)

2253 
öt32_t
 
›_size
 = 
dsize
;

2254 
uöt32_t
 
›_addr
 = (uöt32_tË
addr
;

2255 
uöt32_t
 
löesize
 = 32UL;

2257 
__DSB
();

2259 
›_size
 > 0) {

2260 
SCB
->
DCCIMVAC
 = 
›_addr
;

2261 
›_addr
 +
löesize
;

2262 
›_size
 -(
öt32_t
)
löesize
;

2265 
__DSB
();

2266 
__ISB
();

2282 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

2299 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

2301 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

2303 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

2304 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2305 
SysTick
->
VAL
 = 0UL;

2306 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2307 
SysTick_CTRL_TICKINT_Msk
 |

2308 
SysTick_CTRL_ENABLE_Msk
;

2325 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

2326 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

2339 
__STATIC_INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

2341 i‡(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2342 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2344 
ITM
->
PORT
[0].
u32
 =0ULË{ 
__NOP
(); }

2345 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
)
ch
;

2347  (
	gch
);

2358 
__STATIC_INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

2359 
öt32_t
 
	gch
 = -1;

2361 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

2362 
ch
 = 
ITM_RxBuf„r
;

2363 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

2366  (
	gch
);

2377 
__STATIC_INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

2379 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

2391 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_cmFunc.h

38 #i‚de‡
__CORE_CMFUNC_H


39 
	#__CORE_CMFUNC_H


	)

48 #i‡ 
deföed
 ( 
__CC_ARM
 )

51 #i‡(
__ARMCC_VERSION
 < 400677)

64 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

66 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

67 (
__ªgC⁄åﬁ
);

68 
	}
}

77 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

79 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

80 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

81 
	}
}

90 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

92 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

93 (
__ªgIPSR
);

94 
	}
}

103 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

105 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

106 (
__ªgAPSR
);

107 
	}
}

116 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

118 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

119 (
__ªgXPSR
);

120 
	}
}

129 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

131 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

132 (
__ªgPro˚ssSèckPoöãr
);

133 
	}
}

142 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

144 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

145 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

146 
	}
}

155 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

157 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

158 (
__ªgMaöSèckPoöãr
);

159 
	}
}

168 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

170 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

171 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

172 
	}
}

181 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

183 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

184 (
__ªgPriMask
);

185 
	}
}

194 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

196 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

197 
__ªgPriMask
 = (
¥iMask
);

198 
	}
}

201 #i‡ (
__CORTEX_M
 >0x03Ë|| (
__CORTEX_SC
 >= 300)

208 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

216 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

225 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

227 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

228 (
__ªgBa£Pri
);

229 
	}
}

238 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

240 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

241 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

242 
	}
}

252 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
uöt32_t
 
ba£Pri
)

254 
uöt32_t
 
__ªgBa£PriMax
 
	`__ASM
("basepri_max");

255 
__ªgBa£PriMax
 = (
ba£Pri
 & 0xff);

256 
	}
}

265 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

267 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

268 (
__ªgFau…Mask
);

269 
	}
}

278 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

280 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

281 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

282 
	}
}

287 #i‡ (
__CORTEX_M
 == 0x04) || (__CORTEX_M == 0x07)

295 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

297 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

298 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

299 (
__ªgÂs¸
);

303 
	}
}

312 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

314 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

315 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

316 
__ªgÂs¸
 = (
Âs¸
);

318 
	}
}

323 #ñi‡
deföed
 ( 
__GNUC__
 )

331 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_úq
()

333 
__ASM
 volatile ("cpsie i" : : : "memory");

334 
	}
}

342 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_úq
()

344 
__ASM
 volatile ("cpsid i" : : : "memory");

345 
	}
}

354 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

356 
uöt32_t
 
ªsu…
;

358 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

359 (
ªsu…
);

360 
	}
}

369 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

371 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) : "memory");

372 
	}
}

381 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

383 
uöt32_t
 
ªsu…
;

385 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

386 (
ªsu…
);

387 
	}
}

396 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

398 
uöt32_t
 
ªsu…
;

400 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

401 (
ªsu…
);

402 
	}
}

411 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

413 
uöt32_t
 
ªsu…
;

415 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

416 (
ªsu…
);

417 
	}
}

426 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

428 
uöt32_t
 
ªsu…
;

430 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

431 (
ªsu…
);

432 
	}
}

441 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

443 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) : "sp");

444 
	}
}

453 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

455 
uöt32_t
 
ªsu…
;

457 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

458 (
ªsu…
);

459 
	}
}

468 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

470 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) : "sp");

471 
	}
}

480 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

482 
uöt32_t
 
ªsu…
;

484 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

485 (
ªsu…
);

486 
	}
}

495 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

497 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) : "memory");

498 
	}
}

501 #i‡ (
__CORTEX_M
 >= 0x03)

508 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_Áu…_úq
()

510 
__ASM
 volatile ("cpsie f" : : : "memory");

511 
	}
}

519 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_Áu…_úq
()

521 
__ASM
 volatile ("cpsid f" : : : "memory");

522 
	}
}

531 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

533 
uöt32_t
 
ªsu…
;

535 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i" : "Ù" (
ªsu…
) );

536 (
ªsu…
);

537 
	}
}

546 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

548 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) : "memory");

549 
	}
}

559 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
uöt32_t
 
vÆue
)

561 
__ASM
 vﬁ©ûê("MSR ba£¥i_max, %0" : : "r" (
vÆue
) : "memory");

562 
	}
}

571 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

573 
uöt32_t
 
ªsu…
;

575 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

576 (
ªsu…
);

577 
	}
}

586 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

588 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) : "memory");

589 
	}
}

594 #i‡ (
__CORTEX_M
 == 0x04) || (__CORTEX_M == 0x07)

602 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

604 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

605 
uöt32_t
 
ªsu…
;

608 
__ASM
 volatile ("");

609 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

610 
__ASM
 volatile ("");

611 (
ªsu…
);

615 
	}
}

624 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

626 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

628 
__ASM
 volatile ("");

629 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) : "vfpcc");

630 
__ASM
 volatile ("");

632 
	}
}

637 #ñi‡
deföed
 ( 
__ICCARM__
 )

639 
	~<cmsis_ür.h
>

642 #ñi‡
deföed
 ( 
__TMS470__
 )

644 
	~<cmsis_ccs.h
>

647 #ñi‡
deföed
 ( 
__TASKING__
 )

656 #ñi‡
deföed
 ( 
__CSMC__
 )

658 
	~<cmsis_csm.h
>

	@Template/Libraries/CMSIS/Include/core_cmInstr.h

38 #i‚de‡
__CORE_CMINSTR_H


39 
	#__CORE_CMINSTR_H


	)

48 #i‡ 
deföed
 ( 
__CC_ARM
 )

51 #i‡(
__ARMCC_VERSION
 < 400677)

60 
	#__NOP
 
__n›


	)

68 
	#__WFI
 
__wfi


	)

76 
	#__WFE
 
__w„


	)

83 
	#__SEV
 
__£v


	)

92 
	#__ISB
(Ëdÿ{\

	)

93 
__scheduÀ_b¨rõr
();\

94 
__isb
(0xF);\

95 
__scheduÀ_b¨rõr
();\

103 
	#__DSB
(Ëdÿ{\

	)

104 
	`__scheduÀ_b¨rõr
();\

105 
	`__dsb
(0xF);\

106 
	`__scheduÀ_b¨rõr
();\

107 
	}
} 0)

114 
	#__DMB
(Ëdÿ{\

	)

115 
	`__scheduÀ_b¨rõr
();\

116 
	`__dmb
(0xF);\

117 
	`__scheduÀ_b¨rõr
();\

118 
	}
} 0)

127 
	#__REV
 
__ªv


	)

137 #i‚de‡
__NO_EMBEDDED_ASM


138 
	`__©åibuã__
((
	`£˘i⁄
(".ªv16_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

140 
ªv16
 
r0
,Ñ0

141 
bx
 
Ã


142 
	}
}

152 #i‚de‡
__NO_EMBEDDED_ASM


153 
__©åibuã__
((
£˘i⁄
(".ªvsh_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

155 
ªvsh
 
r0
,Ñ0

156 
bx
 
Ã


157 
	}
}

169 
	#__ROR
 
__r‹


	)

180 
	#__BKPT
(
vÆue
Ë
	`__bªakpoöt
(vÆue)

	)

190 #i‡ (
__CORTEX_M
 >0x03Ë|| (
__CORTEX_SC
 >= 300)

191 
	#__RBIT
 
__rbô


	)

193 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

195 
uöt32_t
 
ªsu…
;

196 
öt32_t
 
s
 = 4 * 8 - 1;

198 
ªsu…
 = 
vÆue
;

199 
vÆue
 >>= 1; value; value >>= 1)

201 
ªsu…
 <<= 1;

202 
ªsu…
 |
vÆue
 & 1;

203 
s
--;

205 
ªsu…
 <<
s
;

206 (
ªsu…
);

207 
	}
}

218 
	#__CLZ
 
__˛z


	)

221 #i‡ (
__CORTEX_M
 >0x03Ë|| (
__CORTEX_SC
 >= 300)

230 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

240 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

250 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

262 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

274 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

286 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

294 
	#__CLREX
 
__˛ªx


	)

305 
	#__SSAT
 
__sßt


	)

316 
	#__USAT
 
__ußt


	)

327 #i‚de‡
__NO_EMBEDDED_ASM


328 
__©åibuã__
((
£˘i⁄
(".ºx_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
uöt32_t
 
	$__RRX
(
uöt32_t
 
vÆue
)

330 
ºx
 
r0
,Ñ0

331 
bx
 
Ã


332 
	}
}

343 
	#__LDRBT
(
±r
Ë((
uöt8_t
 ) 
	`__ldπ
’å))

	)

353 
	#__LDRHT
(
±r
Ë((
uöt16_t
Ë
	`__ldπ
’å))

	)

363 
	#__LDRT
(
±r
Ë((
uöt32_t
 ) 
	`__ldπ
’å))

	)

373 
	#__STRBT
(
vÆue
, 
±r
Ë
	`__°π
(vÆue,Öå)

	)

383 
	#__STRHT
(
vÆue
, 
±r
Ë
	`__°π
(vÆue,Öå)

	)

393 
	#__STRT
(
vÆue
, 
±r
Ë
	`__°π
(vÆue,Öå)

	)

398 #ñi‡
deföed
 ( 
__GNUC__
 )

404 #i‡
deföed
 (
__thumb__
Ë&& !deföed (
__thumb2__
)

405 
	#__CMSIS_GCC_OUT_REG
(
r
Ë"ˆ" (r)

	)

406 
	#__CMSIS_GCC_USE_REG
(
r
Ë"l" (r)

	)

408 
	#__CMSIS_GCC_OUT_REG
(
r
Ë"Ù" (r)

	)

409 
	#__CMSIS_GCC_USE_REG
(
r
Ë"r" (r)

	)

416 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__NOP
()

418 
__ASM
 volatile ("nop");

419 
	}
}

427 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__WFI
()

429 
__ASM
 volatile ("wfi");

430 
	}
}

438 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__WFE
()

440 
__ASM
 volatile ("wfe");

441 
	}
}

448 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__SEV
()

450 
__ASM
 volatile ("sev");

451 
	}
}

460 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__ISB
()

462 
__ASM
 volatile ("isb 0xF":::"memory");

463 
	}
}

471 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__DSB
()

473 
__ASM
 volatile ("dsb 0xF":::"memory");

474 
	}
}

482 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__DMB
()

484 
__ASM
 volatile ("dmb 0xF":::"memory");

485 
	}
}

495 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

497 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

498  
	`__buûtö_bsw≠32
(
vÆue
);

500 
uöt32_t
 
ªsu…
;

502 
__ASM
 vﬁ©ûê("ªv %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

503 (
ªsu…
);

505 
	}
}

515 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

517 
uöt32_t
 
ªsu…
;

519 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

520 (
ªsu…
);

521 
	}
}

531 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

533 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

534  ()
	`__buûtö_bsw≠16
(
vÆue
);

536 
uöt32_t
 
ªsu…
;

538 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

539 (
ªsu…
);

541 
	}
}

552 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__ROR
(
uöt32_t
 
›1
, uöt32_à
›2
)

554  (
›1
 >> 
›2
) | (op1 << (32 - op2));

555 
	}
}

566 
	#__BKPT
(
vÆue
Ë
__ASM
 vﬁ©ûê("bk± "#vÆue)

	)

576 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

578 
uöt32_t
 
ªsu…
;

580 #i‡ (
__CORTEX_M
 >0x03Ë|| (
__CORTEX_SC
 >= 300)

581 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

583 
öt32_t
 
s
 = 4 * 8 - 1;

585 
ªsu…
 = 
vÆue
;

586 
vÆue
 >>= 1; value; value >>= 1)

588 
ªsu…
 <<= 1;

589 
ªsu…
 |
vÆue
 & 1;

590 
s
--;

592 
ªsu…
 <<
s
;

594 (
ªsu…
);

595 
	}
}

605 
	#__CLZ
 
__buûtö_˛z


	)

608 #i‡ (
__CORTEX_M
 >0x03Ë|| (
__CORTEX_SC
 >= 300)

617 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

619 
uöt32_t
 
ªsu…
;

621 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

622 
__ASM
 vﬁ©ûê("ldªxb %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

627 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

629  ((
uöt8_t
Ë
ªsu…
);

630 
	}
}

640 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

642 
uöt32_t
 
ªsu…
;

644 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

645 
__ASM
 vﬁ©ûê("ldªxh %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

650 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

652  ((
uöt16_t
Ë
ªsu…
);

653 
	}
}

663 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

665 
uöt32_t
 
ªsu…
;

667 
__ASM
 vﬁ©ûê("ldªx %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

668 (
ªsu…
);

669 
	}
}

681 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

683 
uöt32_t
 
ªsu…
;

685 
__ASM
 vﬁ©ûê("°ªxb %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" ((
uöt32_t
)
vÆue
) );

686 (
ªsu…
);

687 
	}
}

699 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

701 
uöt32_t
 
ªsu…
;

703 
__ASM
 vﬁ©ûê("°ªxh %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" ((
uöt32_t
)
vÆue
) );

704 (
ªsu…
);

705 
	}
}

717 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

719 
uöt32_t
 
ªsu…
;

721 
__ASM
 vﬁ©ûê("°ªx %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" (
vÆue
) );

722 (
ªsu…
);

723 
	}
}

731 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__CLREX
()

733 
__ASM
 volatile ("clrex" ::: "memory");

734 
	}
}

745 
	#__SSAT
(
ARG1
,
ARG2
Ë\

	)

747 
uöt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

748 
__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

749 
	g__RES
; \

761 
	#__USAT
(
ARG1
,
ARG2
Ë\

	)

763 
uöt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

764 
__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

765 
	g__RES
; \

777 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__RRX
(
uöt32_t
 
vÆue
)

779 
uöt32_t
 
ªsu…
;

781 
__ASM
 vﬁ©ûê("ºx %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

782 (
ªsu…
);

783 
	}
}

793 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt8_t
 
	$__LDRBT
(vﬁ©ûê
uöt8_t
 *
addr
)

795 
uöt32_t
 
ªsu…
;

797 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

798 
__ASM
 vﬁ©ûê("ldrbà%0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

803 
__ASM
 vﬁ©ûê("ldrbà%0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

805  ((
uöt8_t
Ë
ªsu…
);

806 
	}
}

816 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt16_t
 
	$__LDRHT
(vﬁ©ûê
uöt16_t
 *
addr
)

818 
uöt32_t
 
ªsu…
;

820 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

821 
__ASM
 vﬁ©ûê("ldrhà%0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

826 
__ASM
 vﬁ©ûê("ldrhà%0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

828  ((
uöt16_t
Ë
ªsu…
);

829 
	}
}

839 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
uöt32_t
 
	$__LDRT
(vﬁ©ûê
uöt32_t
 *
addr
)

841 
uöt32_t
 
ªsu…
;

843 
__ASM
 vﬁ©ûê("ldπ %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

844 (
ªsu…
);

845 
	}
}

855 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__STRBT
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

857 
__ASM
 vﬁ©ûê("°rbà%1, %0" : "=Q" (*
addr
Ë: "r" ((
uöt32_t
)
vÆue
) );

858 
	}
}

868 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__STRHT
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

870 
__ASM
 vﬁ©ûê("°rhà%1, %0" : "=Q" (*
addr
Ë: "r" ((
uöt32_t
)
vÆue
) );

871 
	}
}

881 
__©åibuã__
((
Æways_ölöe
)Ë
__STATIC_INLINE
 
	$__STRT
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

883 
__ASM
 vﬁ©ûê("°π %1, %0" : "=Q" (*
addr
Ë: "r" (
vÆue
) );

884 
	}
}

889 #ñi‡
deföed
 ( 
__ICCARM__
 )

891 
	~<cmsis_ür.h
>

894 #ñi‡
deföed
 ( 
__TMS470__
 )

896 
	~<cmsis_ccs.h
>

899 #ñi‡
deföed
 ( 
__TASKING__
 )

908 #ñi‡
deföed
 ( 
__CSMC__
 )

910 
	~<cmsis_csm.h
>

	@Template/Libraries/CMSIS/Include/core_cmSimd.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_CMSIMD_H


43 
	#__CORE_CMSIMD_H


	)

45 #ifde‡
__˝lu•lus


61 #i‡ 
deföed
 ( 
__CC_ARM
 )

63 
	#__SADD8
 
__ßdd8


	)

64 
	#__QADD8
 
__qadd8


	)

65 
	#__SHADD8
 
__shadd8


	)

66 
	#__UADD8
 
__uadd8


	)

67 
	#__UQADD8
 
__uqadd8


	)

68 
	#__UHADD8
 
__uhadd8


	)

69 
	#__SSUB8
 
__ssub8


	)

70 
	#__QSUB8
 
__qsub8


	)

71 
	#__SHSUB8
 
__shsub8


	)

72 
	#__USUB8
 
__usub8


	)

73 
	#__UQSUB8
 
__uqsub8


	)

74 
	#__UHSUB8
 
__uhsub8


	)

75 
	#__SADD16
 
__ßdd16


	)

76 
	#__QADD16
 
__qadd16


	)

77 
	#__SHADD16
 
__shadd16


	)

78 
	#__UADD16
 
__uadd16


	)

79 
	#__UQADD16
 
__uqadd16


	)

80 
	#__UHADD16
 
__uhadd16


	)

81 
	#__SSUB16
 
__ssub16


	)

82 
	#__QSUB16
 
__qsub16


	)

83 
	#__SHSUB16
 
__shsub16


	)

84 
	#__USUB16
 
__usub16


	)

85 
	#__UQSUB16
 
__uqsub16


	)

86 
	#__UHSUB16
 
__uhsub16


	)

87 
	#__SASX
 
__ßsx


	)

88 
	#__QASX
 
__qasx


	)

89 
	#__SHASX
 
__shasx


	)

90 
	#__UASX
 
__uasx


	)

91 
	#__UQASX
 
__uqasx


	)

92 
	#__UHASX
 
__uhasx


	)

93 
	#__SSAX
 
__sßx


	)

94 
	#__QSAX
 
__qßx


	)

95 
	#__SHSAX
 
__shßx


	)

96 
	#__USAX
 
__ußx


	)

97 
	#__UQSAX
 
__uqßx


	)

98 
	#__UHSAX
 
__uhßx


	)

99 
	#__USAD8
 
__ußd8


	)

100 
	#__USADA8
 
__ußda8


	)

101 
	#__SSAT16
 
__sßt16


	)

102 
	#__USAT16
 
__ußt16


	)

103 
	#__UXTB16
 
__uxtb16


	)

104 
	#__UXTAB16
 
__uxèb16


	)

105 
	#__SXTB16
 
__sxtb16


	)

106 
	#__SXTAB16
 
__sxèb16


	)

107 
	#__SMUAD
 
__smuad


	)

108 
	#__SMUADX
 
__smuadx


	)

109 
	#__SMLAD
 
__smœd


	)

110 
	#__SMLADX
 
__smœdx


	)

111 
	#__SMLALD
 
__smœld


	)

112 
	#__SMLALDX
 
__smœldx


	)

113 
	#__SMUSD
 
__smusd


	)

114 
	#__SMUSDX
 
__smusdx


	)

115 
	#__SMLSD
 
__smlsd


	)

116 
	#__SMLSDX
 
__smlsdx


	)

117 
	#__SMLSLD
 
__sml¶d


	)

118 
	#__SMLSLDX
 
__sml¶dx


	)

119 
	#__SEL
 
__£l


	)

120 
	#__QADD
 
__qadd


	)

121 
	#__QSUB
 
__qsub


	)

123 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)ËË& 0x0000FFFFULË| \

	)

124 ((((
uöt32_t
)(
ARG2
)Ë<< (
ARG3
)) & 0xFFFF0000UL) )

126 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)ËË& 0xFFFF0000ULË| \

	)

127 ((((
uöt32_t
)(
ARG2
)Ë>> (
ARG3
)) & 0x0000FFFFUL) )

129 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
Ë–(
öt32_t
)((((
öt64_t
)(ARG1Ë* (ARG2)Ë+ \

	)

130 ((
öt64_t
)(
ARG3
) << 32) ) >> 32))

133 #ñi‡
deföed
 ( 
__GNUC__
 )

135 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

137 
uöt32_t
 
ªsu…
;

139 
__ASM
 vﬁ©ûê("ßdd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

140 (
ªsu…
);

141 
	}
}

143 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

145 
uöt32_t
 
ªsu…
;

147 
__ASM
 vﬁ©ûê("qadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

148 (
ªsu…
);

149 
	}
}

151 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

153 
uöt32_t
 
ªsu…
;

155 
__ASM
 vﬁ©ûê("shadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

156 (
ªsu…
);

157 
	}
}

159 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

161 
uöt32_t
 
ªsu…
;

163 
__ASM
 vﬁ©ûê("uadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

164 (
ªsu…
);

165 
	}
}

167 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

169 
uöt32_t
 
ªsu…
;

171 
__ASM
 vﬁ©ûê("uqadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

172 (
ªsu…
);

173 
	}
}

175 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

177 
uöt32_t
 
ªsu…
;

179 
__ASM
 vﬁ©ûê("uhadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

180 (
ªsu…
);

181 
	}
}

184 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

186 
uöt32_t
 
ªsu…
;

188 
__ASM
 vﬁ©ûê("ssub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

189 (
ªsu…
);

190 
	}
}

192 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

194 
uöt32_t
 
ªsu…
;

196 
__ASM
 vﬁ©ûê("qsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

197 (
ªsu…
);

198 
	}
}

200 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

202 
uöt32_t
 
ªsu…
;

204 
__ASM
 vﬁ©ûê("shsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

205 (
ªsu…
);

206 
	}
}

208 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

210 
uöt32_t
 
ªsu…
;

212 
__ASM
 vﬁ©ûê("usub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

213 (
ªsu…
);

214 
	}
}

216 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

218 
uöt32_t
 
ªsu…
;

220 
__ASM
 vﬁ©ûê("uqsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

221 (
ªsu…
);

222 
	}
}

224 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

226 
uöt32_t
 
ªsu…
;

228 
__ASM
 vﬁ©ûê("uhsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

229 (
ªsu…
);

230 
	}
}

233 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

235 
uöt32_t
 
ªsu…
;

237 
__ASM
 vﬁ©ûê("ßdd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

238 (
ªsu…
);

239 
	}
}

241 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

243 
uöt32_t
 
ªsu…
;

245 
__ASM
 vﬁ©ûê("qadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

246 (
ªsu…
);

247 
	}
}

249 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

251 
uöt32_t
 
ªsu…
;

253 
__ASM
 vﬁ©ûê("shadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

254 (
ªsu…
);

255 
	}
}

257 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

259 
uöt32_t
 
ªsu…
;

261 
__ASM
 vﬁ©ûê("uadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

262 (
ªsu…
);

263 
	}
}

265 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

267 
uöt32_t
 
ªsu…
;

269 
__ASM
 vﬁ©ûê("uqadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

270 (
ªsu…
);

271 
	}
}

273 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

275 
uöt32_t
 
ªsu…
;

277 
__ASM
 vﬁ©ûê("uhadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

278 (
ªsu…
);

279 
	}
}

281 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

283 
uöt32_t
 
ªsu…
;

285 
__ASM
 vﬁ©ûê("ssub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

286 (
ªsu…
);

287 
	}
}

289 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

291 
uöt32_t
 
ªsu…
;

293 
__ASM
 vﬁ©ûê("qsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

294 (
ªsu…
);

295 
	}
}

297 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

299 
uöt32_t
 
ªsu…
;

301 
__ASM
 vﬁ©ûê("shsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

302 (
ªsu…
);

303 
	}
}

305 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

307 
uöt32_t
 
ªsu…
;

309 
__ASM
 vﬁ©ûê("usub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

310 (
ªsu…
);

311 
	}
}

313 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

315 
uöt32_t
 
ªsu…
;

317 
__ASM
 vﬁ©ûê("uqsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

318 (
ªsu…
);

319 
	}
}

321 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

323 
uöt32_t
 
ªsu…
;

325 
__ASM
 vﬁ©ûê("uhsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

326 (
ªsu…
);

327 
	}
}

329 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

331 
uöt32_t
 
ªsu…
;

333 
__ASM
 vﬁ©ûê("ßsx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

334 (
ªsu…
);

335 
	}
}

337 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

339 
uöt32_t
 
ªsu…
;

341 
__ASM
 vﬁ©ûê("qasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

342 (
ªsu…
);

343 
	}
}

345 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

347 
uöt32_t
 
ªsu…
;

349 
__ASM
 vﬁ©ûê("shasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

350 (
ªsu…
);

351 
	}
}

353 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

355 
uöt32_t
 
ªsu…
;

357 
__ASM
 vﬁ©ûê("uasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

358 (
ªsu…
);

359 
	}
}

361 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

363 
uöt32_t
 
ªsu…
;

365 
__ASM
 vﬁ©ûê("uqasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

366 (
ªsu…
);

367 
	}
}

369 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

371 
uöt32_t
 
ªsu…
;

373 
__ASM
 vﬁ©ûê("uhasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

374 (
ªsu…
);

375 
	}
}

377 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

379 
uöt32_t
 
ªsu…
;

381 
__ASM
 vﬁ©ûê("sßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

382 (
ªsu…
);

383 
	}
}

385 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

387 
uöt32_t
 
ªsu…
;

389 
__ASM
 vﬁ©ûê("qßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

390 (
ªsu…
);

391 
	}
}

393 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

395 
uöt32_t
 
ªsu…
;

397 
__ASM
 vﬁ©ûê("shßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

398 (
ªsu…
);

399 
	}
}

401 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

403 
uöt32_t
 
ªsu…
;

405 
__ASM
 vﬁ©ûê("ußx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

406 (
ªsu…
);

407 
	}
}

409 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

411 
uöt32_t
 
ªsu…
;

413 
__ASM
 vﬁ©ûê("uqßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

414 (
ªsu…
);

415 
	}
}

417 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

419 
uöt32_t
 
ªsu…
;

421 
__ASM
 vﬁ©ûê("uhßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

422 (
ªsu…
);

423 
	}
}

425 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USAD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

427 
uöt32_t
 
ªsu…
;

429 
__ASM
 vﬁ©ûê("ußd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

430 (
ªsu…
);

431 
	}
}

433 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USADA8
(
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

435 
uöt32_t
 
ªsu…
;

437 
__ASM
 vﬁ©ûê("ußda8 %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

438 (
ªsu…
);

439 
	}
}

441 
	#__SSAT16
(
ARG1
,
ARG2
Ë\

	)

443 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

444 
__ASM
 ("sßt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

445 
__RES
; \

448 
	#__USAT16
(
ARG1
,
ARG2
Ë\

	)

450 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

451 
__ASM
 ("ußt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

452 
__RES
; \

455 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UXTB16
(
uöt32_t
 
›1
)

457 
uöt32_t
 
ªsu…
;

459 
__ASM
 vﬁ©ûê("uxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

460 (
ªsu…
);

461 
	}
}

463 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

465 
uöt32_t
 
ªsu…
;

467 
__ASM
 vﬁ©ûê("uxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

468 (
ªsu…
);

469 
	}
}

471 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SXTB16
(
uöt32_t
 
›1
)

473 
uöt32_t
 
ªsu…
;

475 
__ASM
 vﬁ©ûê("sxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

476 (
ªsu…
);

477 
	}
}

479 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

481 
uöt32_t
 
ªsu…
;

483 
__ASM
 vﬁ©ûê("sxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

484 (
ªsu…
);

485 
	}
}

487 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUAD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

489 
uöt32_t
 
ªsu…
;

491 
__ASM
 vﬁ©ûê("smuad %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

492 (
ªsu…
);

493 
	}
}

495 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUADX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

497 
uöt32_t
 
ªsu…
;

499 
__ASM
 vﬁ©ûê("smuadx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

500 (
ªsu…
);

501 
	}
}

503 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLAD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

505 
uöt32_t
 
ªsu…
;

507 
__ASM
 vﬁ©ûê("smœd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

508 (
ªsu…
);

509 
	}
}

511 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLADX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

513 
uöt32_t
 
ªsu…
;

515 
__ASM
 vﬁ©ûê("smœdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

516 (
ªsu…
);

517 
	}
}

519 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt64_t
 
	$__SMLALD
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

521 
	uŒªg_u
{

522 
uöt32_t
 
w32
[2];

523 
uöt64_t
 
w64
;

524 } 
Œr
;

525 
Œr
.
w64
 = 
acc
;

527 #i‚de‡
__ARMEB__


528 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

530 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

533 (
Œr
.
w64
);

534 
	}
}

536 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt64_t
 
	$__SMLALDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

538 
	uŒªg_u
{

539 
uöt32_t
 
w32
[2];

540 
uöt64_t
 
w64
;

541 } 
Œr
;

542 
Œr
.
w64
 = 
acc
;

544 #i‚de‡
__ARMEB__


545 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

547 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

550 (
Œr
.
w64
);

551 
	}
}

553 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUSD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

555 
uöt32_t
 
ªsu…
;

557 
__ASM
 vﬁ©ûê("smusd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

558 (
ªsu…
);

559 
	}
}

561 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

563 
uöt32_t
 
ªsu…
;

565 
__ASM
 vﬁ©ûê("smusdx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

566 (
ªsu…
);

567 
	}
}

569 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLSD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

571 
uöt32_t
 
ªsu…
;

573 
__ASM
 vﬁ©ûê("smlsd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

574 (
ªsu…
);

575 
	}
}

577 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

579 
uöt32_t
 
ªsu…
;

581 
__ASM
 vﬁ©ûê("smlsdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

582 (
ªsu…
);

583 
	}
}

585 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt64_t
 
	$__SMLSLD
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

587 
	uŒªg_u
{

588 
uöt32_t
 
w32
[2];

589 
uöt64_t
 
w64
;

590 } 
Œr
;

591 
Œr
.
w64
 = 
acc
;

593 #i‚de‡
__ARMEB__


594 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

596 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

599 (
Œr
.
w64
);

600 
	}
}

602 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt64_t
 
	$__SMLSLDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

604 
	uŒªg_u
{

605 
uöt32_t
 
w32
[2];

606 
uöt64_t
 
w64
;

607 } 
Œr
;

608 
Œr
.
w64
 = 
acc
;

610 #i‚de‡
__ARMEB__


611 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

613 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

616 (
Œr
.
w64
);

617 
	}
}

619 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SEL
 (
uöt32_t
 
›1
, uöt32_à
›2
)

621 
uöt32_t
 
ªsu…
;

623 
__ASM
 vﬁ©ûê("£»%0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

624 (
ªsu…
);

625 
	}
}

627 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QADD
(
uöt32_t
 
›1
, uöt32_à
›2
)

629 
uöt32_t
 
ªsu…
;

631 
__ASM
 vﬁ©ûê("qadd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

632 (
ªsu…
);

633 
	}
}

635 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSUB
(
uöt32_t
 
›1
, uöt32_à
›2
)

637 
uöt32_t
 
ªsu…
;

639 
__ASM
 vﬁ©ûê("qsub %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

640 (
ªsu…
);

641 
	}
}

643 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

645 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

646 
__ASM
 ("pkhbà%0, %1, %2,Ü¶ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

647 
__RES
; \

650 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

652 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

653 i‡(
ARG3
 == 0) \

654 
__ASM
 ("pkhtb %0, %1, %2" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
) ); \

656 
__ASM
 ("pkhtb %0, %1, %2,á§ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

657 
__RES
; \

660 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMMLA
 (
öt32_t
 
›1
, i¡32_à
›2
, i¡32_à
›3
)

662 
öt32_t
 
ªsu…
;

664 
__ASM
 vﬁ©ûê("smmœ %0, %1, %2, %3" : "Ù" (
ªsu…
): "r" (
›1
), "r" (
›2
), "r" (
›3
) );

665 (
ªsu…
);

666 
	}
}

669 #ñi‡
deföed
 ( 
__ICCARM__
 )

671 
	~<cmsis_ür.h
>

674 #ñi‡
deföed
 ( 
__TMS470__
 )

676 
	~<cmsis_ccs.h
>

679 #ñi‡
deföed
 ( 
__TASKING__
 )

684 #ñi‡
deföed
 ( 
__CSMC__
 )

686 
	~<cmsis_csm.h
>

693 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_sc000.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_SC000_H_GENERIC


43 
	#__CORE_SC000_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__SC000_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__SC000_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_SC
 (000Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 
	#__FPU_USED
 0

	)

116 #i‡
deföed
 ( 
__CC_ARM
 )

117 #i‡
deföed
 
__TARGET_FPU_VFP


121 #ñi‡
deföed
 ( 
__GNUC__
 )

122 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

126 #ñi‡
deföed
 ( 
__ICCARM__
 )

127 #i‡
deföed
 
__ARMVFP__


131 #ñi‡
deföed
 ( 
__TMS470__
 )

132 #i‡
deföed
 
__TI__VFP_SUPPORT____


136 #ñi‡
deföed
 ( 
__TASKING__
 )

137 #i‡
deföed
 
__FPU_VFP__


141 #ñi‡
deföed
 ( 
__CSMC__
 )

142 #i‡–
__CSMC__
 & 0x400)

147 
	~<°döt.h
>

148 
	~<c‹e_cmIn°r.h
>

149 
	~<c‹e_cmFunc.h
>

151 #ifde‡
__˝lu•lus


157 #i‚de‡
__CMSIS_GENERIC


159 #i‚de‡
__CORE_SC000_H_DEPENDANT


160 
	#__CORE_SC000_H_DEPENDANT


	)

162 #ifde‡
__˝lu•lus


167 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


168 #i‚de‡
__SC000_REV


169 
	#__SC000_REV
 0x0000

	)

173 #i‚de‡
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #i‚de‡
__NVIC_PRIO_BITS


179 
	#__NVIC_PRIO_BITS
 2

	)

183 #i‚de‡
__Víd‹_SysTickC⁄fig


184 
	#__Víd‹_SysTickC⁄fig
 0

	)

197 #ifde‡
__˝lu•lus


198 
	#__I
 vﬁ©ûê

	)

200 
	#__I
 vﬁ©ûêc⁄°

	)

202 
	#__O
 vﬁ©ûê

	)

203 
	#__IO
 vﬁ©ûê

	)

234 
uöt32_t
 
_ª£rved0
:28;

235 
uöt32_t
 
V
:1;

236 
uöt32_t
 
C
:1;

237 
uöt32_t
 
Z
:1;

238 
uöt32_t
 
N
:1;

239 } 
b
;

240 
uöt32_t
 
w
;

241 } 
	tAPSR_Ty≥
;

244 
	#APSR_N_Pos
 31

	)

245 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

247 
	#APSR_Z_Pos
 30

	)

248 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

250 
	#APSR_C_Pos
 29

	)

251 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

253 
	#APSR_V_Pos
 28

	)

254 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

263 
uöt32_t
 
ISR
:9;

264 
uöt32_t
 
_ª£rved0
:23;

265 } 
b
;

266 
uöt32_t
 
w
;

267 } 
	tIPSR_Ty≥
;

270 
	#IPSR_ISR_Pos
 0

	)

271 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

280 
uöt32_t
 
ISR
:9;

281 
uöt32_t
 
_ª£rved0
:15;

282 
uöt32_t
 
T
:1;

283 
uöt32_t
 
_ª£rved1
:3;

284 
uöt32_t
 
V
:1;

285 
uöt32_t
 
C
:1;

286 
uöt32_t
 
Z
:1;

287 
uöt32_t
 
N
:1;

288 } 
b
;

289 
uöt32_t
 
w
;

290 } 
	txPSR_Ty≥
;

293 
	#xPSR_N_Pos
 31

	)

294 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

296 
	#xPSR_Z_Pos
 30

	)

297 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

299 
	#xPSR_C_Pos
 29

	)

300 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

302 
	#xPSR_V_Pos
 28

	)

303 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

305 
	#xPSR_T_Pos
 24

	)

306 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

308 
	#xPSR_ISR_Pos
 0

	)

309 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

318 
uöt32_t
 
_ª£rved0
:1;

319 
uöt32_t
 
SPSEL
:1;

320 
uöt32_t
 
_ª£rved1
:30;

321 } 
b
;

322 
uöt32_t
 
w
;

323 } 
	tCONTROL_Ty≥
;

326 
	#CONTROL_SPSEL_Pos
 1

	)

327 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

342 
__IO
 
uöt32_t
 
ISER
[1];

343 
uöt32_t
 
RESERVED0
[31];

344 
__IO
 
uöt32_t
 
ICER
[1];

345 
uöt32_t
 
RSERVED1
[31];

346 
__IO
 
uöt32_t
 
ISPR
[1];

347 
uöt32_t
 
RESERVED2
[31];

348 
__IO
 
uöt32_t
 
ICPR
[1];

349 
uöt32_t
 
RESERVED3
[31];

350 
uöt32_t
 
RESERVED4
[64];

351 
__IO
 
uöt32_t
 
IP
[8];

352 } 
	tNVIC_Ty≥
;

367 
__I
 
uöt32_t
 
CPUID
;

368 
__IO
 
uöt32_t
 
ICSR
;

369 
__IO
 
uöt32_t
 
VTOR
;

370 
__IO
 
uöt32_t
 
AIRCR
;

371 
__IO
 
uöt32_t
 
SCR
;

372 
__IO
 
uöt32_t
 
CCR
;

373 
uöt32_t
 
RESERVED0
[1];

374 
__IO
 
uöt32_t
 
SHP
[2];

375 
__IO
 
uöt32_t
 
SHCSR
;

376 
uöt32_t
 
RESERVED1
[154];

377 
__IO
 
uöt32_t
 
SFCR
;

378 } 
	tSCB_Ty≥
;

381 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

382 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

384 
	#SCB_CPUID_VARIANT_Pos
 20

	)

385 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

387 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

388 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

390 
	#SCB_CPUID_PARTNO_Pos
 4

	)

391 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

393 
	#SCB_CPUID_REVISION_Pos
 0

	)

394 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

397 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

398 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

400 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

401 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

403 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

404 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

406 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

407 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

409 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

410 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

412 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

413 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

415 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

416 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

418 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

419 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

421 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

422 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

425 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

426 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

429 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

430 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

432 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

433 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

435 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

436 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

438 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

439 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

441 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

442 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

445 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

446 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

448 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

449 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

451 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

452 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

455 
	#SCB_CCR_STKALIGN_Pos
 9

	)

456 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

458 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

459 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

462 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

463 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

478 
uöt32_t
 
RESERVED0
[2];

479 
__IO
 
uöt32_t
 
ACTLR
;

480 } 
	tSCnSCB_Ty≥
;

483 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

484 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

499 
__IO
 
uöt32_t
 
CTRL
;

500 
__IO
 
uöt32_t
 
LOAD
;

501 
__IO
 
uöt32_t
 
VAL
;

502 
__I
 
uöt32_t
 
CALIB
;

503 } 
	tSysTick_Ty≥
;

506 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

507 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

509 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

510 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

512 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

513 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

515 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

516 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

519 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

520 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

523 
	#SysTick_VAL_CURRENT_Pos
 0

	)

524 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

527 
	#SysTick_CALIB_NOREF_Pos
 31

	)

528 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

530 
	#SysTick_CALIB_SKEW_Pos
 30

	)

531 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

533 
	#SysTick_CALIB_TENMS_Pos
 0

	)

534 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

538 #i‡(
__MPU_PRESENT
 == 1)

549 
__I
 
uöt32_t
 
TYPE
;

550 
__IO
 
uöt32_t
 
CTRL
;

551 
__IO
 
uöt32_t
 
RNR
;

552 
__IO
 
uöt32_t
 
RBAR
;

553 
__IO
 
uöt32_t
 
RASR
;

554 } 
	tMPU_Ty≥
;

557 
	#MPU_TYPE_IREGION_Pos
 16

	)

558 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

560 
	#MPU_TYPE_DREGION_Pos
 8

	)

561 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

563 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

564 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

567 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

568 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

570 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

571 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

573 
	#MPU_CTRL_ENABLE_Pos
 0

	)

574 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

577 
	#MPU_RNR_REGION_Pos
 0

	)

578 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

581 
	#MPU_RBAR_ADDR_Pos
 8

	)

582 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

584 
	#MPU_RBAR_VALID_Pos
 4

	)

585 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

587 
	#MPU_RBAR_REGION_Pos
 0

	)

588 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

591 
	#MPU_RASR_ATTRS_Pos
 16

	)

592 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

594 
	#MPU_RASR_XN_Pos
 28

	)

595 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

597 
	#MPU_RASR_AP_Pos
 24

	)

598 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

600 
	#MPU_RASR_TEX_Pos
 19

	)

601 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

603 
	#MPU_RASR_S_Pos
 18

	)

604 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

606 
	#MPU_RASR_C_Pos
 17

	)

607 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

609 
	#MPU_RASR_B_Pos
 16

	)

610 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

612 
	#MPU_RASR_SRD_Pos
 8

	)

613 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

615 
	#MPU_RASR_SIZE_Pos
 1

	)

616 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

618 
	#MPU_RASR_ENABLE_Pos
 0

	)

619 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

642 
	#SCS_BASE
 (0xE000E000ULË

	)

643 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

644 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

645 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

647 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

648 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

649 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

650 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

652 #i‡(
__MPU_PRESENT
 == 1)

653 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

654 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

682 
	#_BIT_SHIFT
(
IRQn
Ë–((((
uöt32_t
)(
öt32_t
)(IRQn)ËË& 0x03ULË* 8UL)

	)

683 
	#_SHP_IDX
(
IRQn
Ë–(((((
uöt32_t
)(
öt32_t
)(IRQn)Ë& 0x0FUL)-8ULË>> 2ULË)

	)

684 
	#_IP_IDX
(
IRQn
Ë–(((
uöt32_t
)(
öt32_t
)(IRQn)Ë>> 2ULË)

	)

693 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

695 
NVIC
->
ISER
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

705 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

707 
NVIC
->
ICER
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

721 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

723 ((
uöt32_t
)(((
NVIC
->
ISPR
[0] & (1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

733 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

735 
NVIC
->
ISPR
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

745 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

747 
NVIC
->
ICPR
[0] = (
uöt32_t
)(1UL << (((uöt32_t)(
öt32_t
)
IRQn
) & 0x1FUL));

760 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

762 if((
öt32_t
)(
IRQn
) < 0) {

763 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
uöt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

764 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& (
uöt32_t
)0xFFULË<< 
_BIT_SHIFT
(
IRQn
)));

767 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
uöt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

768 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& (
uöt32_t
)0xFFULË<< 
_BIT_SHIFT
(
IRQn
)));

784 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

787 if((
öt32_t
)(
IRQn
) < 0) {

788 ((
uöt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnËË& (uöt32_t)0xFFULË>> (8 - 
__NVIC_PRIO_BITS
)));

791 ((
uöt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnËË& (uöt32_t)0xFFULË>> (8 - 
__NVIC_PRIO_BITS
)));

800 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

802 
__DSB
();

804 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

805 
SCB_AIRCR_SYSRESETREQ_Msk
);

806 
__DSB
();

807 1Ë{ 
__NOP
(); }

821 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

838 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

840 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) { (1UL);}

842 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

843 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

844 
SysTick
->
VAL
 = 0UL;

845 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

846 
SysTick_CTRL_TICKINT_Msk
 |

847 
SysTick_CTRL_ENABLE_Msk
;

858 #ifde‡
__˝lu•lus


	@Template/Libraries/CMSIS/Include/core_sc300.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #i‚de‡
__CORE_SC300_H_GENERIC


43 
	#__CORE_SC300_H_GENERIC


	)

45 #ifde‡
__˝lu•lus


71 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Ë

	)

72 
	#__SC300_CMSIS_VERSION_SUB
 (0x00Ë

	)

73 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__SC300_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_SC
 (300Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

103 #ñi‡
deföed
 ( 
__CSMC__
 )

104 
	#__∑cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
ölöe


	)

107 
	#__STATIC_INLINE
 
ölöe


	)

114 
	#__FPU_USED
 0

	)

116 #i‡
deföed
 ( 
__CC_ARM
 )

117 #i‡
deföed
 
__TARGET_FPU_VFP


121 #ñi‡
deföed
 ( 
__GNUC__
 )

122 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

126 #ñi‡
deföed
 ( 
__ICCARM__
 )

127 #i‡
deföed
 
__ARMVFP__


131 #ñi‡
deföed
 ( 
__TMS470__
 )

132 #i‡
deföed
 
__TI__VFP_SUPPORT____


136 #ñi‡
deföed
 ( 
__TASKING__
 )

137 #i‡
deföed
 
__FPU_VFP__


141 #ñi‡
deföed
 ( 
__CSMC__
 )

142 #i‡–
__CSMC__
 & 0x400)

147 
	~<°döt.h
>

148 
	~<c‹e_cmIn°r.h
>

149 
	~<c‹e_cmFunc.h
>

151 #ifde‡
__˝lu•lus


157 #i‚de‡
__CMSIS_GENERIC


159 #i‚de‡
__CORE_SC300_H_DEPENDANT


160 
	#__CORE_SC300_H_DEPENDANT


	)

162 #ifde‡
__˝lu•lus


167 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


168 #i‚de‡
__SC300_REV


169 
	#__SC300_REV
 0x0000

	)

173 #i‚de‡
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #i‚de‡
__NVIC_PRIO_BITS


179 
	#__NVIC_PRIO_BITS
 4

	)

183 #i‚de‡
__Víd‹_SysTickC⁄fig


184 
	#__Víd‹_SysTickC⁄fig
 0

	)

197 #ifde‡
__˝lu•lus


198 
	#__I
 vﬁ©ûê

	)

200 
	#__I
 vﬁ©ûêc⁄°

	)

202 
	#__O
 vﬁ©ûê

	)

203 
	#__IO
 vﬁ©ûê

	)

235 
uöt32_t
 
_ª£rved0
:27;

236 
uöt32_t
 
Q
:1;

237 
uöt32_t
 
V
:1;

238 
uöt32_t
 
C
:1;

239 
uöt32_t
 
Z
:1;

240 
uöt32_t
 
N
:1;

241 } 
b
;

242 
uöt32_t
 
w
;

243 } 
	tAPSR_Ty≥
;

246 
	#APSR_N_Pos
 31

	)

247 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

249 
	#APSR_Z_Pos
 30

	)

250 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

252 
	#APSR_C_Pos
 29

	)

253 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

255 
	#APSR_V_Pos
 28

	)

256 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

258 
	#APSR_Q_Pos
 27

	)

259 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
Ë

	)

268 
uöt32_t
 
ISR
:9;

269 
uöt32_t
 
_ª£rved0
:23;

270 } 
b
;

271 
uöt32_t
 
w
;

272 } 
	tIPSR_Ty≥
;

275 
	#IPSR_ISR_Pos
 0

	)

276 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
uöt32_t
 
ISR
:9;

286 
uöt32_t
 
_ª£rved0
:15;

287 
uöt32_t
 
T
:1;

288 
uöt32_t
 
IT
:2;

289 
uöt32_t
 
Q
:1;

290 
uöt32_t
 
V
:1;

291 
uöt32_t
 
C
:1;

292 
uöt32_t
 
Z
:1;

293 
uöt32_t
 
N
:1;

294 } 
b
;

295 
uöt32_t
 
w
;

296 } 
	txPSR_Ty≥
;

299 
	#xPSR_N_Pos
 31

	)

300 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

302 
	#xPSR_Z_Pos
 30

	)

303 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

305 
	#xPSR_C_Pos
 29

	)

306 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

308 
	#xPSR_V_Pos
 28

	)

309 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

311 
	#xPSR_Q_Pos
 27

	)

312 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
Ë

	)

314 
	#xPSR_IT_Pos
 25

	)

315 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
Ë

	)

317 
	#xPSR_T_Pos
 24

	)

318 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

320 
	#xPSR_ISR_Pos
 0

	)

321 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

330 
uöt32_t
 
nPRIV
:1;

331 
uöt32_t
 
SPSEL
:1;

332 
uöt32_t
 
_ª£rved1
:30;

333 } 
b
;

334 
uöt32_t
 
w
;

335 } 
	tCONTROL_Ty≥
;

338 
	#CONTROL_SPSEL_Pos
 1

	)

339 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

341 
	#CONTROL_nPRIV_Pos
 0

	)

342 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

357 
__IO
 
uöt32_t
 
ISER
[8];

358 
uöt32_t
 
RESERVED0
[24];

359 
__IO
 
uöt32_t
 
ICER
[8];

360 
uöt32_t
 
RSERVED1
[24];

361 
__IO
 
uöt32_t
 
ISPR
[8];

362 
uöt32_t
 
RESERVED2
[24];

363 
__IO
 
uöt32_t
 
ICPR
[8];

364 
uöt32_t
 
RESERVED3
[24];

365 
__IO
 
uöt32_t
 
IABR
[8];

366 
uöt32_t
 
RESERVED4
[56];

367 
__IO
 
uöt8_t
 
IP
[240];

368 
uöt32_t
 
RESERVED5
[644];

369 
__O
 
uöt32_t
 
STIR
;

370 } 
	tNVIC_Ty≥
;

373 
	#NVIC_STIR_INTID_Pos
 0

	)

374 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

389 
__I
 
uöt32_t
 
CPUID
;

390 
__IO
 
uöt32_t
 
ICSR
;

391 
__IO
 
uöt32_t
 
VTOR
;

392 
__IO
 
uöt32_t
 
AIRCR
;

393 
__IO
 
uöt32_t
 
SCR
;

394 
__IO
 
uöt32_t
 
CCR
;

395 
__IO
 
uöt8_t
 
SHP
[12];

396 
__IO
 
uöt32_t
 
SHCSR
;

397 
__IO
 
uöt32_t
 
CFSR
;

398 
__IO
 
uöt32_t
 
HFSR
;

399 
__IO
 
uöt32_t
 
DFSR
;

400 
__IO
 
uöt32_t
 
MMFAR
;

401 
__IO
 
uöt32_t
 
BFAR
;

402 
__IO
 
uöt32_t
 
AFSR
;

403 
__I
 
uöt32_t
 
PFR
[2];

404 
__I
 
uöt32_t
 
DFR
;

405 
__I
 
uöt32_t
 
ADR
;

406 
__I
 
uöt32_t
 
MMFR
[4];

407 
__I
 
uöt32_t
 
ISAR
[5];

408 
uöt32_t
 
RESERVED0
[5];

409 
__IO
 
uöt32_t
 
CPACR
;

410 
uöt32_t
 
RESERVED1
[129];

411 
__IO
 
uöt32_t
 
SFCR
;

412 } 
	tSCB_Ty≥
;

415 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

416 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

418 
	#SCB_CPUID_VARIANT_Pos
 20

	)

419 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

421 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

422 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

424 
	#SCB_CPUID_PARTNO_Pos
 4

	)

425 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

427 
	#SCB_CPUID_REVISION_Pos
 0

	)

428 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

431 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

432 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

434 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

435 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

437 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

438 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

440 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

441 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

443 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

444 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

446 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

447 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

449 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

450 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

452 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

453 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

455 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

456 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

458 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

459 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

462 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

463 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
Ë

	)

465 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

466 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

469 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

470 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

472 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

473 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

475 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

476 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

478 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

479 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

482 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

485 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

487 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

488 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

491 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

492 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

494 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

495 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

497 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

498 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

501 
	#SCB_CCR_STKALIGN_Pos
 9

	)

502 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

504 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

505 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

507 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

508 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

510 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

511 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

513 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

514 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

516 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

517 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

520 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

521 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

523 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

524 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

526 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

527 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

529 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

530 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

532 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

533 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

535 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

536 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

538 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

539 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

541 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

542 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

544 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

545 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

547 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

548 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

550 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

551 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

553 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

554 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

556 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

557 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

559 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

560 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

563 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

564 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

566 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

567 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

569 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

570 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

573 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

574 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

576 
	#SCB_HFSR_FORCED_Pos
 30

	)

577 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

579 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

580 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

583 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

584 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

586 
	#SCB_DFSR_VCATCH_Pos
 3

	)

587 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

589 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

590 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

592 
	#SCB_DFSR_BKPT_Pos
 1

	)

593 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

595 
	#SCB_DFSR_HALTED_Pos
 0

	)

596 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

611 
uöt32_t
 
RESERVED0
[1];

612 
__I
 
uöt32_t
 
ICTR
;

613 
uöt32_t
 
RESERVED1
[1];

614 } 
	tSCnSCB_Ty≥
;

617 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

618 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

633 
__IO
 
uöt32_t
 
CTRL
;

634 
__IO
 
uöt32_t
 
LOAD
;

635 
__IO
 
uöt32_t
 
VAL
;

636 
__I
 
uöt32_t
 
CALIB
;

637 } 
	tSysTick_Ty≥
;

640 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

641 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

643 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

644 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

646 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

647 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

649 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

650 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

653 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

654 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

657 
	#SysTick_VAL_CURRENT_Pos
 0

	)

658 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

661 
	#SysTick_CALIB_NOREF_Pos
 31

	)

662 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

664 
	#SysTick_CALIB_SKEW_Pos
 30

	)

665 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

667 
	#SysTick_CALIB_TENMS_Pos
 0

	)

668 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

683 
__O
 union

685 
__O
 
uöt8_t
 
u8
;

686 
__O
 
uöt16_t
 
u16
;

687 
__O
 
uöt32_t
 
u32
;

688 } 
PORT
 [32];

689 
uöt32_t
 
RESERVED0
[864];

690 
__IO
 
uöt32_t
 
TER
;

691 
uöt32_t
 
RESERVED1
[15];

692 
__IO
 
uöt32_t
 
TPR
;

693 
uöt32_t
 
RESERVED2
[15];

694 
__IO
 
uöt32_t
 
TCR
;

695 
uöt32_t
 
RESERVED3
[29];

696 
__O
 
uöt32_t
 
IWR
;

697 
__I
 
uöt32_t
 
IRR
;

698 
__IO
 
uöt32_t
 
IMCR
;

699 
uöt32_t
 
RESERVED4
[43];

700 
__O
 
uöt32_t
 
LAR
;

701 
__I
 
uöt32_t
 
LSR
;

702 
uöt32_t
 
RESERVED5
[6];

703 
__I
 
uöt32_t
 
PID4
;

704 
__I
 
uöt32_t
 
PID5
;

705 
__I
 
uöt32_t
 
PID6
;

706 
__I
 
uöt32_t
 
PID7
;

707 
__I
 
uöt32_t
 
PID0
;

708 
__I
 
uöt32_t
 
PID1
;

709 
__I
 
uöt32_t
 
PID2
;

710 
__I
 
uöt32_t
 
PID3
;

711 
__I
 
uöt32_t
 
CID0
;

712 
__I
 
uöt32_t
 
CID1
;

713 
__I
 
uöt32_t
 
CID2
;

714 
__I
 
uöt32_t
 
CID3
;

715 } 
	tITM_Ty≥
;

718 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

719 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

722 
	#ITM_TCR_BUSY_Pos
 23

	)

723 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

725 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

726 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

728 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

729 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

731 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

732 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

734 
	#ITM_TCR_SWOENA_Pos
 4

	)

735 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

737 
	#ITM_TCR_DWTENA_Pos
 3

	)

738 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

740 
	#ITM_TCR_SYNCENA_Pos
 2

	)

741 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

743 
	#ITM_TCR_TSENA_Pos
 1

	)

744 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

746 
	#ITM_TCR_ITMENA_Pos
 0

	)

747 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

750 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

751 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

754 
	#ITM_IRR_ATREADYM_Pos
 0

	)

755 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

758 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

759 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

762 
	#ITM_LSR_ByãAcc_Pos
 2

	)

763 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

765 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

766 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

768 
	#ITM_LSR_Pª£¡_Pos
 0

	)

769 
	#ITM_LSR_Pª£¡_Msk
 (1UL )

	)

784 
__IO
 
uöt32_t
 
CTRL
;

785 
__IO
 
uöt32_t
 
CYCCNT
;

786 
__IO
 
uöt32_t
 
CPICNT
;

787 
__IO
 
uöt32_t
 
EXCCNT
;

788 
__IO
 
uöt32_t
 
SLEEPCNT
;

789 
__IO
 
uöt32_t
 
LSUCNT
;

790 
__IO
 
uöt32_t
 
FOLDCNT
;

791 
__I
 
uöt32_t
 
PCSR
;

792 
__IO
 
uöt32_t
 
COMP0
;

793 
__IO
 
uöt32_t
 
MASK0
;

794 
__IO
 
uöt32_t
 
FUNCTION0
;

795 
uöt32_t
 
RESERVED0
[1];

796 
__IO
 
uöt32_t
 
COMP1
;

797 
__IO
 
uöt32_t
 
MASK1
;

798 
__IO
 
uöt32_t
 
FUNCTION1
;

799 
uöt32_t
 
RESERVED1
[1];

800 
__IO
 
uöt32_t
 
COMP2
;

801 
__IO
 
uöt32_t
 
MASK2
;

802 
__IO
 
uöt32_t
 
FUNCTION2
;

803 
uöt32_t
 
RESERVED2
[1];

804 
__IO
 
uöt32_t
 
COMP3
;

805 
__IO
 
uöt32_t
 
MASK3
;

806 
__IO
 
uöt32_t
 
FUNCTION3
;

807 } 
	tDWT_Ty≥
;

810 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

811 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

813 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

814 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

816 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

817 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

819 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

820 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

822 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

823 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

825 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

826 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

828 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

829 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

831 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

832 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

834 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

835 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

837 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

838 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

840 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

841 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

843 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

844 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

846 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

847 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

849 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

850 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

852 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

853 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

855 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

856 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

858 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

859 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

861 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

862 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

865 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

866 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

869 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

870 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

873 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

874 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

877 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

878 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

881 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

882 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

885 
	#DWT_MASK_MASK_Pos
 0

	)

886 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

889 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

890 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

892 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

893 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

895 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

896 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

898 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

899 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

901 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

902 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

904 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

905 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

907 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

908 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

910 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

911 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

913 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

914 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

929 
__IO
 
uöt32_t
 
SSPSR
;

930 
__IO
 
uöt32_t
 
CSPSR
;

931 
uöt32_t
 
RESERVED0
[2];

932 
__IO
 
uöt32_t
 
ACPR
;

933 
uöt32_t
 
RESERVED1
[55];

934 
__IO
 
uöt32_t
 
SPPR
;

935 
uöt32_t
 
RESERVED2
[131];

936 
__I
 
uöt32_t
 
FFSR
;

937 
__IO
 
uöt32_t
 
FFCR
;

938 
__I
 
uöt32_t
 
FSCR
;

939 
uöt32_t
 
RESERVED3
[759];

940 
__I
 
uöt32_t
 
TRIGGER
;

941 
__I
 
uöt32_t
 
FIFO0
;

942 
__I
 
uöt32_t
 
ITATBCTR2
;

943 
uöt32_t
 
RESERVED4
[1];

944 
__I
 
uöt32_t
 
ITATBCTR0
;

945 
__I
 
uöt32_t
 
FIFO1
;

946 
__IO
 
uöt32_t
 
ITCTRL
;

947 
uöt32_t
 
RESERVED5
[39];

948 
__IO
 
uöt32_t
 
CLAIMSET
;

949 
__IO
 
uöt32_t
 
CLAIMCLR
;

950 
uöt32_t
 
RESERVED7
[8];

951 
__I
 
uöt32_t
 
DEVID
;

952 
__I
 
uöt32_t
 
DEVTYPE
;

953 } 
	tTPI_Ty≥
;

956 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

957 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

960 
	#TPI_SPPR_TXMODE_Pos
 0

	)

961 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

964 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

965 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

967 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

968 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

970 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

971 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

973 
	#TPI_FFSR_FlInProg_Pos
 0

	)

974 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

977 
	#TPI_FFCR_TrigIn_Pos
 8

	)

978 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

980 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

981 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

984 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

985 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

988 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

989 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

991 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

992 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

994 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

995 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

997 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

998 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

1000 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1001 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

1003 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1004 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

1006 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1007 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1010 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1011 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1014 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1015 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

1017 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

1018 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

1020 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1021 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

1023 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

1024 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

1026 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1027 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

1029 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1030 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

1032 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1033 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1036 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1037 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1040 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1041 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1044 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1045 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1047 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1048 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1050 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1051 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1053 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

1054 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1056 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1057 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1059 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

1060 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL )

	)

1063 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

1064 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1066 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

1067 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL )

	)

1072 #i‡(
__MPU_PRESENT
 == 1)

1083 
__I
 
uöt32_t
 
TYPE
;

1084 
__IO
 
uöt32_t
 
CTRL
;

1085 
__IO
 
uöt32_t
 
RNR
;

1086 
__IO
 
uöt32_t
 
RBAR
;

1087 
__IO
 
uöt32_t
 
RASR
;

1088 
__IO
 
uöt32_t
 
RBAR_A1
;

1089 
__IO
 
uöt32_t
 
RASR_A1
;

1090 
__IO
 
uöt32_t
 
RBAR_A2
;

1091 
__IO
 
uöt32_t
 
RASR_A2
;

1092 
__IO
 
uöt32_t
 
RBAR_A3
;

1093 
__IO
 
uöt32_t
 
RASR_A3
;

1094 } 
	tMPU_Ty≥
;

1097 
	#MPU_TYPE_IREGION_Pos
 16

	)

1098 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1100 
	#MPU_TYPE_DREGION_Pos
 8

	)

1101 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1103 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1104 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1107 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1108 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1110 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1111 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1113 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1114 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1117 
	#MPU_RNR_REGION_Pos
 0

	)

1118 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1121 
	#MPU_RBAR_ADDR_Pos
 5

	)

1122 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1124 
	#MPU_RBAR_VALID_Pos
 4

	)

1125 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1127 
	#MPU_RBAR_REGION_Pos
 0

	)

1128 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1131 
	#MPU_RASR_ATTRS_Pos
 16

	)

1132 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1134 
	#MPU_RASR_XN_Pos
 28

	)

1135 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1137 
	#MPU_RASR_AP_Pos
 24

	)

1138 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1140 
	#MPU_RASR_TEX_Pos
 19

	)

1141 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1143 
	#MPU_RASR_S_Pos
 18

	)

1144 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1146 
	#MPU_RASR_C_Pos
 17

	)

1147 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1149 
	#MPU_RASR_B_Pos
 16

	)

1150 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1152 
	#MPU_RASR_SRD_Pos
 8

	)

1153 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1155 
	#MPU_RASR_SIZE_Pos
 1

	)

1156 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1158 
	#MPU_RASR_ENABLE_Pos
 0

	)

1159 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1175 
__IO
 
uöt32_t
 
DHCSR
;

1176 
__O
 
uöt32_t
 
DCRSR
;

1177 
__IO
 
uöt32_t
 
DCRDR
;

1178 
__IO
 
uöt32_t
 
DEMCR
;

1179 } 
	tC‹eDebug_Ty≥
;

1182 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1183 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1185 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1186 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1188 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1189 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1191 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1192 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1194 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1195 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1197 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1198 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1200 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1201 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1203 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1204 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1206 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1207 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1209 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1210 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1212 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1213 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1215 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1216 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1219 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1220 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1222 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1223 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1226 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1227 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1229 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1230 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1232 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1233 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1235 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1236 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1238 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1239 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1241 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1242 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1244 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1245 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1247 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1248 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1250 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1251 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1253 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1254 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1256 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1257 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1259 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1260 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1262 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1263 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1275 
	#SCS_BASE
 (0xE000E000ULË

	)

1276 
	#ITM_BASE
 (0xE0000000ULË

	)

1277 
	#DWT_BASE
 (0xE0001000ULË

	)

1278 
	#TPI_BASE
 (0xE0040000ULË

	)

1279 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1280 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1281 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1282 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1284 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1285 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1286 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1287 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1288 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1289 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1290 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1291 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1293 #i‡(
__MPU_PRESENT
 == 1)

1294 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1295 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1332 
__STATIC_INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1334 
uöt32_t
 
ªg_vÆue
;

1335 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1337 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1338 
ªg_vÆue
 &~((
uöt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1339 
ªg_vÆue
 = (reg_value |

1340 ((
uöt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1341 (
Pri‹ôyGroupTmp
 << 8) );

1342 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1352 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1354  ((
uöt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
));

1364 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1366 
NVIC
->
ISER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1376 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1378 
NVIC
->
ICER
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1392 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1394 ((
uöt32_t
)(((
NVIC
->
ISPR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1404 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1406 
NVIC
->
ISPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1416 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1418 
NVIC
->
ICPR
[(((
uöt32_t
)(
öt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1431 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1433 ((
uöt32_t
)(((
NVIC
->
IABR
[(((uöt32_t)(
öt32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1446 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1448 if((
öt32_t
)
IRQn
 < 0) {

1449 
SCB
->
SHP
[(((
uöt32_t
)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1452 
NVIC
->
IP
[((
uöt32_t
)(
öt32_t
)
IRQn
)] = (
uöt8_t
)((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1468 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1471 if((
öt32_t
)
IRQn
 < 0) {

1472 (((
uöt32_t
)
SCB
->
SHP
[(((uöt32_t)(
öt32_t
)
IRQn
Ë& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1475 (((
uöt32_t
)
NVIC
->
IP
[((uöt32_t)(
öt32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1492 
__STATIC_INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1494 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1495 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1496 
uöt32_t
 
SubPri‹ôyBôs
;

1498 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1499 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1502 ((
Pªem±Pri‹ôy
 & (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)Ë- 1UL)Ë<< 
SubPri‹ôyBôs
) |

1503 ((
SubPri‹ôy
 & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL)))

1520 
__STATIC_INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1522 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1523 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1524 
uöt32_t
 
SubPri‹ôyBôs
;

1526 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1527 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1529 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)) - 1UL);

1530 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL);

1538 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

1540 
__DSB
();

1542 
SCB
->
AIRCR
 = (
uöt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1543 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1544 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1545 
__DSB
();

1546 1Ë{ 
__NOP
(); }

1560 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1577 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

1579 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

1581 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

1582 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1583 
SysTick
->
VAL
 = 0UL;

1584 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1585 
SysTick_CTRL_TICKINT_Msk
 |

1586 
SysTick_CTRL_ENABLE_Msk
;

1603 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1604 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1617 
__STATIC_INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

1619 i‡(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1620 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1622 
ITM
->
PORT
[0].
u32
 =0ULË{ 
__NOP
(); }

1623 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
)
ch
;

1625  (
	gch
);

1636 
__STATIC_INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

1637 
öt32_t
 
	gch
 = -1;

1639 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1640 
ch
 = 
ITM_RxBuf„r
;

1641 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1644  (
	gch
);

1655 
__STATIC_INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

1657 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1669 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h

30 #i‚de‡
__MISC_H


31 
	#__MISC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt8_t
 
NVIC_IRQCh™√l
;

61 
uöt8_t
 
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
;

66 
uöt8_t
 
NVIC_IRQCh™√lSubPri‹ôy
;

71 
Fun˘i⁄ÆSèã
 
NVIC_IRQCh™√lCmd
;

74 } 
	tNVIC_InôTy≥Def
;

86 
	#NVIC_Ve˘Tab_RAM
 ((
uöt32_t
)0x20000000)

	)

87 
	#NVIC_Ve˘Tab_FLASH
 ((
uöt32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
Ë(((VECTTABË=
NVIC_Ve˘Tab_RAM
Ë|| \

	)

89 ((
VECTTAB
Ë=
NVIC_Ve˘Tab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
uöt8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
uöt8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
uöt8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
Ë(((LPË=
NVIC_LP_SEVONPEND
Ë|| \

	)

102 ((
LP
Ë=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
Ë=
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_Pri‹ôyGroup_0
 ((
uöt32_t
)0x700Ë

	)

114 
	#NVIC_Pri‹ôyGroup_1
 ((
uöt32_t
)0x600Ë

	)

116 
	#NVIC_Pri‹ôyGroup_2
 ((
uöt32_t
)0x500Ë

	)

118 
	#NVIC_Pri‹ôyGroup_3
 ((
uöt32_t
)0x400Ë

	)

120 
	#NVIC_Pri‹ôyGroup_4
 ((
uöt32_t
)0x300Ë

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
Ë(((GROUPË=
NVIC_Pri‹ôyGroup_0
Ë|| \

	)

124 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_1
) || \

125 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_2
) || \

126 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_3
) || \

127 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
Ë((OFFSETË< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour˚_HCLK_Div8
 ((
uöt32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour˚_HCLK
 ((
uöt32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SysTick_CLKSour˚_HCLK
Ë|| \

	)

146 ((
SOURCE
Ë=
SysTick_CLKSour˚_HCLK_Div8
))

158 
NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
);

159 
NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
);

160 
NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
);

161 
NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

162 
SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
);

164 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h

30 #i‚de‡
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
ADC_Resﬁuti⁄
;

57 
Fun˘i⁄ÆSèã
 
ADC_SˇnC⁄vMode
;

61 
Fun˘i⁄ÆSèã
 
ADC_C⁄töuousC⁄vMode
;

64 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄vEdge
;

68 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄v
;

72 
uöt32_t
 
ADC_D©aAlign
;

75 
uöt8_t
 
ADC_NbrOfC⁄vîsi⁄
;

79 }
	tADC_InôTy≥Def
;

86 
uöt32_t
 
ADC_Mode
;

89 
uöt32_t
 
ADC_PªsˇÀr
;

92 
uöt32_t
 
ADC_DMAAc˚ssMode
;

96 
uöt32_t
 
ADC_TwoSam∂ögDñay
;

100 }
	tADC_Comm⁄InôTy≥Def
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
Ë|| \

	)

109 ((
PERIPH
Ë=
ADC2
) || \

110 ((
PERIPH
Ë=
ADC3
))

115 
	#ADC_Mode_Indïídít
 ((
uöt32_t
)0x00000000)

	)

116 
	#ADC_DuÆMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000001)

	)

117 
	#ADC_DuÆMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000002)

	)

118 
	#ADC_DuÆMode_InjecSimu…
 ((
uöt32_t
)0x00000005)

	)

119 
	#ADC_DuÆMode_RegSimu…
 ((
uöt32_t
)0x00000006)

	)

120 
	#ADC_DuÆMode_I¡îl
 ((
uöt32_t
)0x00000007)

	)

121 
	#ADC_DuÆMode_A…îTrig
 ((
uöt32_t
)0x00000009)

	)

122 
	#ADC_TrùÀMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000011)

	)

123 
	#ADC_TrùÀMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000012)

	)

124 
	#ADC_TrùÀMode_InjecSimu…
 ((
uöt32_t
)0x00000015)

	)

125 
	#ADC_TrùÀMode_RegSimu…
 ((
uöt32_t
)0x00000016)

	)

126 
	#ADC_TrùÀMode_I¡îl
 ((
uöt32_t
)0x00000017)

	)

127 
	#ADC_TrùÀMode_A…îTrig
 ((
uöt32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
Ë(((MODEË=
ADC_Mode_Indïídít
Ë|| \

	)

129 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_InjecSimu…
) || \

130 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_A…îTrig
) || \

131 ((
MODE
Ë=
ADC_DuÆMode_InjecSimu…
) || \

132 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…
) || \

133 ((
MODE
Ë=
ADC_DuÆMode_I¡îl
) || \

134 ((
MODE
Ë=
ADC_DuÆMode_A…îTrig
) || \

135 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_InjecSimu…
) || \

136 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_A…îTrig
) || \

137 ((
MODE
Ë=
ADC_TrùÀMode_InjecSimu…
) || \

138 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…
) || \

139 ((
MODE
Ë=
ADC_TrùÀMode_I¡îl
) || \

140 ((
MODE
Ë=
ADC_TrùÀMode_A…îTrig
))

149 
	#ADC_PªsˇÀr_Div2
 ((
uöt32_t
)0x00000000)

	)

150 
	#ADC_PªsˇÀr_Div4
 ((
uöt32_t
)0x00010000)

	)

151 
	#ADC_PªsˇÀr_Div6
 ((
uöt32_t
)0x00020000)

	)

152 
	#ADC_PªsˇÀr_Div8
 ((
uöt32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
ADC_PªsˇÀr_Div2
Ë|| \

	)

154 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div4
) || \

155 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div6
) || \

156 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div8
))

165 
	#ADC_DMAAc˚ssMode_DißbÀd
 ((
uöt32_t
)0x00000000Ë

	)

166 
	#ADC_DMAAc˚ssMode_1
 ((
uöt32_t
)0x00004000Ë

	)

167 
	#ADC_DMAAc˚ssMode_2
 ((
uöt32_t
)0x00008000Ë

	)

168 
	#ADC_DMAAc˚ssMode_3
 ((
uöt32_t
)0x0000C000Ë

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
Ë(((MODEË=
ADC_DMAAc˚ssMode_DißbÀd
Ë|| \

	)

170 ((
MODE
Ë=
ADC_DMAAc˚ssMode_1
) || \

171 ((
MODE
Ë=
ADC_DMAAc˚ssMode_2
) || \

172 ((
MODE
Ë=
ADC_DMAAc˚ssMode_3
))

182 
	#ADC_TwoSam∂ögDñay_5Cy˛es
 ((
uöt32_t
)0x00000000)

	)

183 
	#ADC_TwoSam∂ögDñay_6Cy˛es
 ((
uöt32_t
)0x00000100)

	)

184 
	#ADC_TwoSam∂ögDñay_7Cy˛es
 ((
uöt32_t
)0x00000200)

	)

185 
	#ADC_TwoSam∂ögDñay_8Cy˛es
 ((
uöt32_t
)0x00000300)

	)

186 
	#ADC_TwoSam∂ögDñay_9Cy˛es
 ((
uöt32_t
)0x00000400)

	)

187 
	#ADC_TwoSam∂ögDñay_10Cy˛es
 ((
uöt32_t
)0x00000500)

	)

188 
	#ADC_TwoSam∂ögDñay_11Cy˛es
 ((
uöt32_t
)0x00000600)

	)

189 
	#ADC_TwoSam∂ögDñay_12Cy˛es
 ((
uöt32_t
)0x00000700)

	)

190 
	#ADC_TwoSam∂ögDñay_13Cy˛es
 ((
uöt32_t
)0x00000800)

	)

191 
	#ADC_TwoSam∂ögDñay_14Cy˛es
 ((
uöt32_t
)0x00000900)

	)

192 
	#ADC_TwoSam∂ögDñay_15Cy˛es
 ((
uöt32_t
)0x00000A00)

	)

193 
	#ADC_TwoSam∂ögDñay_16Cy˛es
 ((
uöt32_t
)0x00000B00)

	)

194 
	#ADC_TwoSam∂ögDñay_17Cy˛es
 ((
uöt32_t
)0x00000C00)

	)

195 
	#ADC_TwoSam∂ögDñay_18Cy˛es
 ((
uöt32_t
)0x00000D00)

	)

196 
	#ADC_TwoSam∂ögDñay_19Cy˛es
 ((
uöt32_t
)0x00000E00)

	)

197 
	#ADC_TwoSam∂ögDñay_20Cy˛es
 ((
uöt32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
Ë(((DELAYË=
ADC_TwoSam∂ögDñay_5Cy˛es
Ë|| \

	)

199 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_6Cy˛es
) || \

200 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_7Cy˛es
) || \

201 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_8Cy˛es
) || \

202 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_9Cy˛es
) || \

203 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_10Cy˛es
) || \

204 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_11Cy˛es
) || \

205 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_12Cy˛es
) || \

206 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_13Cy˛es
) || \

207 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_14Cy˛es
) || \

208 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_15Cy˛es
) || \

209 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_16Cy˛es
) || \

210 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_17Cy˛es
) || \

211 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_18Cy˛es
) || \

212 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_19Cy˛es
) || \

213 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_20Cy˛es
))

223 
	#ADC_Resﬁuti⁄_12b
 ((
uöt32_t
)0x00000000)

	)

224 
	#ADC_Resﬁuti⁄_10b
 ((
uöt32_t
)0x01000000)

	)

225 
	#ADC_Resﬁuti⁄_8b
 ((
uöt32_t
)0x02000000)

	)

226 
	#ADC_Resﬁuti⁄_6b
 ((
uöt32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
Ë(((RESOLUTIONË=
ADC_Resﬁuti⁄_12b
Ë|| \

	)

228 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_10b
) || \

229 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_8b
) || \

230 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_6b
))

240 
	#ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

241 
	#ADC_Exã∫ÆTrigC⁄vEdge_Risög
 ((
uöt32_t
)0x10000000)

	)

242 
	#ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
 ((
uöt32_t
)0x20000000)

	)

243 
	#ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
Ë|| \

	)

245 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_Risög
) || \

246 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
) || \

247 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
))

256 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC1
 ((
uöt32_t
)0x00000000)

	)

257 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC2
 ((
uöt32_t
)0x01000000)

	)

258 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC3
 ((
uöt32_t
)0x02000000)

	)

259 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC2
 ((
uöt32_t
)0x03000000)

	)

260 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC3
 ((
uöt32_t
)0x04000000)

	)

261 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC4
 ((
uöt32_t
)0x05000000)

	)

262 
	#ADC_Exã∫ÆTrigC⁄v_T2_TRGO
 ((
uöt32_t
)0x06000000)

	)

263 
	#ADC_Exã∫ÆTrigC⁄v_T3_CC1
 ((
uöt32_t
)0x07000000)

	)

264 
	#ADC_Exã∫ÆTrigC⁄v_T3_TRGO
 ((
uöt32_t
)0x08000000)

	)

265 
	#ADC_Exã∫ÆTrigC⁄v_T4_CC4
 ((
uöt32_t
)0x09000000)

	)

266 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC1
 ((
uöt32_t
)0x0A000000)

	)

267 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC2
 ((
uöt32_t
)0x0B000000)

	)

268 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC3
 ((
uöt32_t
)0x0C000000)

	)

269 
	#ADC_Exã∫ÆTrigC⁄v_T8_CC1
 ((
uöt32_t
)0x0D000000)

	)

270 
	#ADC_Exã∫ÆTrigC⁄v_T8_TRGO
 ((
uöt32_t
)0x0E000000)

	)

271 
	#ADC_Exã∫ÆTrigC⁄v_Ext_IT11
 ((
uöt32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
Ë(((REGTRIGË=
ADC_Exã∫ÆTrigC⁄v_T1_CC1
Ë|| \

	)

273 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC2
) || \

274 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC3
) || \

275 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC2
) || \

276 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC3
) || \

277 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC4
) || \

278 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_TRGO
) || \

279 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_CC1
) || \

280 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_TRGO
) || \

281 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T4_CC4
) || \

282 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC1
) || \

283 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC2
) || \

284 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC3
) || \

285 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_CC1
) || \

286 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_TRGO
) || \

287 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_Ext_IT11
))

296 
	#ADC_D©aAlign_Right
 ((
uöt32_t
)0x00000000)

	)

297 
	#ADC_D©aAlign_Le·
 ((
uöt32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
Ë(((ALIGNË=
ADC_D©aAlign_Right
Ë|| \

	)

299 ((
ALIGN
Ë=
ADC_D©aAlign_Le·
))

308 
	#ADC_Ch™√l_0
 ((
uöt8_t
)0x00)

	)

309 
	#ADC_Ch™√l_1
 ((
uöt8_t
)0x01)

	)

310 
	#ADC_Ch™√l_2
 ((
uöt8_t
)0x02)

	)

311 
	#ADC_Ch™√l_3
 ((
uöt8_t
)0x03)

	)

312 
	#ADC_Ch™√l_4
 ((
uöt8_t
)0x04)

	)

313 
	#ADC_Ch™√l_5
 ((
uöt8_t
)0x05)

	)

314 
	#ADC_Ch™√l_6
 ((
uöt8_t
)0x06)

	)

315 
	#ADC_Ch™√l_7
 ((
uöt8_t
)0x07)

	)

316 
	#ADC_Ch™√l_8
 ((
uöt8_t
)0x08)

	)

317 
	#ADC_Ch™√l_9
 ((
uöt8_t
)0x09)

	)

318 
	#ADC_Ch™√l_10
 ((
uöt8_t
)0x0A)

	)

319 
	#ADC_Ch™√l_11
 ((
uöt8_t
)0x0B)

	)

320 
	#ADC_Ch™√l_12
 ((
uöt8_t
)0x0C)

	)

321 
	#ADC_Ch™√l_13
 ((
uöt8_t
)0x0D)

	)

322 
	#ADC_Ch™√l_14
 ((
uöt8_t
)0x0E)

	)

323 
	#ADC_Ch™√l_15
 ((
uöt8_t
)0x0F)

	)

324 
	#ADC_Ch™√l_16
 ((
uöt8_t
)0x10)

	)

325 
	#ADC_Ch™√l_17
 ((
uöt8_t
)0x11)

	)

326 
	#ADC_Ch™√l_18
 ((
uöt8_t
)0x12)

	)

328 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

329 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_16
)

	)

332 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
Ë|| deföed (
STM32F401xx
Ë|| deföed (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

333 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

336 
	#ADC_Ch™√l_Vªföt
 ((
uöt8_t
)
ADC_Ch™√l_17
)

	)

337 
	#ADC_Ch™√l_Vb©
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Ch™√l_0
Ë|| \

	)

340 ((
CHANNEL
Ë=
ADC_Ch™√l_1
) || \

341 ((
CHANNEL
Ë=
ADC_Ch™√l_2
) || \

342 ((
CHANNEL
Ë=
ADC_Ch™√l_3
) || \

343 ((
CHANNEL
Ë=
ADC_Ch™√l_4
) || \

344 ((
CHANNEL
Ë=
ADC_Ch™√l_5
) || \

345 ((
CHANNEL
Ë=
ADC_Ch™√l_6
) || \

346 ((
CHANNEL
Ë=
ADC_Ch™√l_7
) || \

347 ((
CHANNEL
Ë=
ADC_Ch™√l_8
) || \

348 ((
CHANNEL
Ë=
ADC_Ch™√l_9
) || \

349 ((
CHANNEL
Ë=
ADC_Ch™√l_10
) || \

350 ((
CHANNEL
Ë=
ADC_Ch™√l_11
) || \

351 ((
CHANNEL
Ë=
ADC_Ch™√l_12
) || \

352 ((
CHANNEL
Ë=
ADC_Ch™√l_13
) || \

353 ((
CHANNEL
Ë=
ADC_Ch™√l_14
) || \

354 ((
CHANNEL
Ë=
ADC_Ch™√l_15
) || \

355 ((
CHANNEL
Ë=
ADC_Ch™√l_16
) || \

356 ((
CHANNEL
Ë=
ADC_Ch™√l_17
) || \

357 ((
CHANNEL
Ë=
ADC_Ch™√l_18
))

366 
	#ADC_Sam∂eTime_3Cy˛es
 ((
uöt8_t
)0x00)

	)

367 
	#ADC_Sam∂eTime_15Cy˛es
 ((
uöt8_t
)0x01)

	)

368 
	#ADC_Sam∂eTime_28Cy˛es
 ((
uöt8_t
)0x02)

	)

369 
	#ADC_Sam∂eTime_56Cy˛es
 ((
uöt8_t
)0x03)

	)

370 
	#ADC_Sam∂eTime_84Cy˛es
 ((
uöt8_t
)0x04)

	)

371 
	#ADC_Sam∂eTime_112Cy˛es
 ((
uöt8_t
)0x05)

	)

372 
	#ADC_Sam∂eTime_144Cy˛es
 ((
uöt8_t
)0x06)

	)

373 
	#ADC_Sam∂eTime_480Cy˛es
 ((
uöt8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
Ë(((TIMEË=
ADC_Sam∂eTime_3Cy˛es
Ë|| \

	)

375 ((
TIME
Ë=
ADC_Sam∂eTime_15Cy˛es
) || \

376 ((
TIME
Ë=
ADC_Sam∂eTime_28Cy˛es
) || \

377 ((
TIME
Ë=
ADC_Sam∂eTime_56Cy˛es
) || \

378 ((
TIME
Ë=
ADC_Sam∂eTime_84Cy˛es
) || \

379 ((
TIME
Ë=
ADC_Sam∂eTime_112Cy˛es
) || \

380 ((
TIME
Ë=
ADC_Sam∂eTime_144Cy˛es
) || \

381 ((
TIME
Ë=
ADC_Sam∂eTime_480Cy˛es
))

390 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

391 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
 ((
uöt32_t
)0x00100000)

	)

392 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
 ((
uöt32_t
)0x00200000)

	)

393 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
Ë|| \

	)

395 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
) || \

396 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
) || \

397 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
))

407 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
 ((
uöt32_t
)0x00000000)

	)

408 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
 ((
uöt32_t
)0x00010000)

	)

409 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
 ((
uöt32_t
)0x00020000)

	)

410 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
 ((
uöt32_t
)0x00030000)

	)

411 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
 ((
uöt32_t
)0x00040000)

	)

412 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
 ((
uöt32_t
)0x00050000)

	)

413 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
 ((
uöt32_t
)0x00060000)

	)

414 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
 ((
uöt32_t
)0x00070000)

	)

415 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
 ((
uöt32_t
)0x00080000)

	)

416 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
 ((
uöt32_t
)0x00090000)

	)

417 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
 ((
uöt32_t
)0x000A0000)

	)

418 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
 ((
uöt32_t
)0x000B0000)

	)

419 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
 ((
uöt32_t
)0x000C0000)

	)

420 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
 ((
uöt32_t
)0x000D0000)

	)

421 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
 ((
uöt32_t
)0x000E0000)

	)

422 
	#ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
 ((
uöt32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
Ë(((INJTRIGË=
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
Ë|| \

	)

424 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
) || \

425 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
) || \

426 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
) || \

427 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
) || \

428 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
) || \

429 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
) || \

430 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
) || \

431 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
) || \

432 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
) || \

433 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
) || \

434 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
) || \

435 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
) || \

436 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
) || \

437 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
) || \

438 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
))

447 
	#ADC_Inje˘edCh™√l_1
 ((
uöt8_t
)0x14)

	)

448 
	#ADC_Inje˘edCh™√l_2
 ((
uöt8_t
)0x18)

	)

449 
	#ADC_Inje˘edCh™√l_3
 ((
uöt8_t
)0x1C)

	)

450 
	#ADC_Inje˘edCh™√l_4
 ((
uöt8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Inje˘edCh™√l_1
Ë|| \

	)

452 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_2
) || \

453 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_3
) || \

454 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_4
))

463 
	#ADC_A«logW©chdog_SögÀRegE«bÀ
 ((
uöt32_t
)0x00800200)

	)

464 
	#ADC_A«logW©chdog_SögÀInjecE«bÀ
 ((
uöt32_t
)0x00400200)

	)

465 
	#ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
 ((
uöt32_t
)0x00C00200)

	)

466 
	#ADC_A«logW©chdog_AŒRegE«bÀ
 ((
uöt32_t
)0x00800000)

	)

467 
	#ADC_A«logW©chdog_AŒInjecE«bÀ
 ((
uöt32_t
)0x00400000)

	)

468 
	#ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
 ((
uöt32_t
)0x00C00000)

	)

469 
	#ADC_A«logW©chdog_N⁄e
 ((
uöt32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
Ë(((WATCHDOGË=
ADC_A«logW©chdog_SögÀRegE«bÀ
Ë|| \

	)

471 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀInjecE«bÀ
) || \

472 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
) || \

473 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegE«bÀ
) || \

474 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒInjecE«bÀ
) || \

475 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
) || \

476 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_N⁄e
))

485 
	#ADC_IT_EOC
 ((
uöt16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
uöt16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
uöt16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
uöt16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
Ë(((ITË=
ADC_IT_EOC
Ë|| ((ITË=
ADC_IT_AWD
Ë|| \

	)

490 ((
IT
Ë=
ADC_IT_JEOC
)|| ((ITË=
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
uöt8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
uöt8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
uöt8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
uöt8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
uöt8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
uöt8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt8_t
)0xC0Ë=0x00Ë&& ((FLAGË!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
Ë(((FLAGË=
ADC_FLAG_AWD
Ë|| \

	)

508 ((
FLAG
Ë=
ADC_FLAG_EOC
) || \

509 ((
FLAG
Ë=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
Ë=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
Ë((THRESHOLDË<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
Ë((OFFSETË<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
Ë(((NUMBERË>0x1Ë&& ((NUMBERË<0x8))

	)

589 
ADC_DeInô
();

592 
ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

593 
ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

594 
ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

595 
ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

596 
ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

599 
ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
);

600 
ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,uöt16_à
LowThªshﬁd
);

601 
ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
);

604 
ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

605 
ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

608 
ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

609 
ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

610 
FœgSètus
 
ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
);

611 
ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

612 
ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

613 
ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
);

614 
ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

615 
uöt16_t
 
ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
);

616 
uöt32_t
 
ADC_GëMu…iModeC⁄vîsi⁄VÆue
();

619 
ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

620 
ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

621 
ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

624 
ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

625 
ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
);

626 
ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
);

627 
ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
);

628 
ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
);

629 
ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

630 
FœgSètus
 
ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
);

631 
ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

632 
ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

633 
uöt16_t
 
ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
);

636 
ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

637 
FœgSètus
 
ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

638 
ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

639 
ITSètus
 
ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

640 
ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

642 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h

30 #i‚de‡
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

49 #i‡
deföed
(
STM32F413_423xx
)

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
Ë|| \

	)

51 ((
PERIPH
Ë=
CAN2
) || \

52 ((
PERIPH
Ë=
CAN3
))

54 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
Ë|| \

	)

55 ((
PERIPH
Ë=
CAN2
))

63 
uöt16_t
 
CAN_PªsˇÀr
;

66 
uöt8_t
 
CAN_Mode
;

69 
uöt8_t
 
CAN_SJW
;

74 
uöt8_t
 
CAN_BS1
;

78 
uöt8_t
 
CAN_BS2
;

81 
Fun˘i⁄ÆSèã
 
CAN_TTCM
;

84 
Fun˘i⁄ÆSèã
 
CAN_ABOM
;

87 
Fun˘i⁄ÆSèã
 
CAN_AWUM
;

90 
Fun˘i⁄ÆSèã
 
CAN_NART
;

93 
Fun˘i⁄ÆSèã
 
CAN_RFLM
;

96 
Fun˘i⁄ÆSèã
 
CAN_TXFP
;

98 } 
	tCAN_InôTy≥Def
;

105 
uöt16_t
 
CAN_FûãrIdHigh
;

109 
uöt16_t
 
CAN_FûãrIdLow
;

113 
uöt16_t
 
CAN_FûãrMaskIdHigh
;

118 
uöt16_t
 
CAN_FûãrMaskIdLow
;

123 
uöt16_t
 
CAN_FûãrFIFOAssignmít
;

126 
uöt8_t
 
CAN_FûãrNumbî
;

128 
uöt8_t
 
CAN_FûãrMode
;

131 
uöt8_t
 
CAN_FûãrSˇÀ
;

134 
Fun˘i⁄ÆSèã
 
CAN_FûãrA˘iv©i⁄
;

136 } 
	tCAN_FûãrInôTy≥Def
;

143 
uöt32_t
 
StdId
;

146 
uöt32_t
 
ExtId
;

149 
uöt8_t
 
IDE
;

153 
uöt8_t
 
RTR
;

157 
uöt8_t
 
DLC
;

161 
uöt8_t
 
D©a
[8];

163 } 
	tC™TxMsg
;

170 
uöt32_t
 
StdId
;

173 
uöt32_t
 
ExtId
;

176 
uöt8_t
 
IDE
;

180 
uöt8_t
 
RTR
;

184 
uöt8_t
 
DLC
;

187 
uöt8_t
 
D©a
[8];

190 
uöt8_t
 
FMI
;

193 } 
	tC™RxMsg
;

205 
	#CAN_InôSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

206 
	#CAN_InôSètus_Suc˚ss
 ((
uöt8_t
)0x01Ë

	)

210 
	#CANINITFAILED
 
CAN_InôSètus_Faûed


	)

211 
	#CANINITOK
 
CAN_InôSètus_Suc˚ss


	)

220 
	#CAN_Mode_N‹mÆ
 ((
uöt8_t
)0x00Ë

	)

221 
	#CAN_Mode_Lo›Back
 ((
uöt8_t
)0x01Ë

	)

222 
	#CAN_Mode_Sûít
 ((
uöt8_t
)0x02Ë

	)

223 
	#CAN_Mode_Sûít_Lo›Back
 ((
uöt8_t
)0x03Ë

	)

225 
	#IS_CAN_MODE
(
MODE
Ë(((MODEË=
CAN_Mode_N‹mÆ
Ë|| \

	)

226 ((
MODE
Ë=
CAN_Mode_Lo›Back
)|| \

227 ((
MODE
Ë=
CAN_Mode_Sûít
) || \

228 ((
MODE
Ë=
CAN_Mode_Sûít_Lo›Back
))

238 
	#CAN_O≥øtögMode_Inôüliz©i⁄
 ((
uöt8_t
)0x00Ë

	)

239 
	#CAN_O≥øtögMode_N‹mÆ
 ((
uöt8_t
)0x01Ë

	)

240 
	#CAN_O≥øtögMode_SÀï
 ((
uöt8_t
)0x02Ë

	)

243 
	#IS_CAN_OPERATING_MODE
(
MODE
Ë(((MODEË=
CAN_O≥øtögMode_Inôüliz©i⁄
Ë||\

	)

244 ((
MODE
Ë=
CAN_O≥øtögMode_N‹mÆ
)|| \

245 ((
MODE
Ë=
CAN_O≥øtögMode_SÀï
))

255 
	#CAN_ModeSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

256 
	#CAN_ModeSètus_Suc˚ss
 ((
uöt8_t
)!
CAN_ModeSètus_Faûed
Ë

	)

264 
	#CAN_SJW_1tq
 ((
uöt8_t
)0x00Ë

	)

265 
	#CAN_SJW_2tq
 ((
uöt8_t
)0x01Ë

	)

266 
	#CAN_SJW_3tq
 ((
uöt8_t
)0x02Ë

	)

267 
	#CAN_SJW_4tq
 ((
uöt8_t
)0x03Ë

	)

269 
	#IS_CAN_SJW
(
SJW
Ë(((SJWË=
CAN_SJW_1tq
Ë|| ((SJWË=
CAN_SJW_2tq
)|| \

	)

270 ((
SJW
Ë=
CAN_SJW_3tq
Ë|| ((SJWË=
CAN_SJW_4tq
))

278 
	#CAN_BS1_1tq
 ((
uöt8_t
)0x00Ë

	)

279 
	#CAN_BS1_2tq
 ((
uöt8_t
)0x01Ë

	)

280 
	#CAN_BS1_3tq
 ((
uöt8_t
)0x02Ë

	)

281 
	#CAN_BS1_4tq
 ((
uöt8_t
)0x03Ë

	)

282 
	#CAN_BS1_5tq
 ((
uöt8_t
)0x04Ë

	)

283 
	#CAN_BS1_6tq
 ((
uöt8_t
)0x05Ë

	)

284 
	#CAN_BS1_7tq
 ((
uöt8_t
)0x06Ë

	)

285 
	#CAN_BS1_8tq
 ((
uöt8_t
)0x07Ë

	)

286 
	#CAN_BS1_9tq
 ((
uöt8_t
)0x08Ë

	)

287 
	#CAN_BS1_10tq
 ((
uöt8_t
)0x09Ë

	)

288 
	#CAN_BS1_11tq
 ((
uöt8_t
)0x0AË

	)

289 
	#CAN_BS1_12tq
 ((
uöt8_t
)0x0BË

	)

290 
	#CAN_BS1_13tq
 ((
uöt8_t
)0x0CË

	)

291 
	#CAN_BS1_14tq
 ((
uöt8_t
)0x0DË

	)

292 
	#CAN_BS1_15tq
 ((
uöt8_t
)0x0EË

	)

293 
	#CAN_BS1_16tq
 ((
uöt8_t
)0x0FË

	)

295 
	#IS_CAN_BS1
(
BS1
Ë((BS1Ë<
CAN_BS1_16tq
)

	)

303 
	#CAN_BS2_1tq
 ((
uöt8_t
)0x00Ë

	)

304 
	#CAN_BS2_2tq
 ((
uöt8_t
)0x01Ë

	)

305 
	#CAN_BS2_3tq
 ((
uöt8_t
)0x02Ë

	)

306 
	#CAN_BS2_4tq
 ((
uöt8_t
)0x03Ë

	)

307 
	#CAN_BS2_5tq
 ((
uöt8_t
)0x04Ë

	)

308 
	#CAN_BS2_6tq
 ((
uöt8_t
)0x05Ë

	)

309 
	#CAN_BS2_7tq
 ((
uöt8_t
)0x06Ë

	)

310 
	#CAN_BS2_8tq
 ((
uöt8_t
)0x07Ë

	)

312 
	#IS_CAN_BS2
(
BS2
Ë((BS2Ë<
CAN_BS2_8tq
)

	)

320 
	#IS_CAN_PRESCALER
(
PRESCALER
Ë(((PRESCALERË>1Ë&& ((PRESCALERË<1024))

	)

328 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<27)

	)

336 
	#CAN_FûãrMode_IdMask
 ((
uöt8_t
)0x00Ë

	)

337 
	#CAN_FûãrMode_IdLi°
 ((
uöt8_t
)0x01Ë

	)

339 
	#IS_CAN_FILTER_MODE
(
MODE
Ë(((MODEË=
CAN_FûãrMode_IdMask
Ë|| \

	)

340 ((
MODE
Ë=
CAN_FûãrMode_IdLi°
))

348 
	#CAN_FûãrSˇÀ_16bô
 ((
uöt8_t
)0x00Ë

	)

349 
	#CAN_FûãrSˇÀ_32bô
 ((
uöt8_t
)0x01Ë

	)

351 
	#IS_CAN_FILTER_SCALE
(
SCALE
Ë(((SCALEË=
CAN_FûãrSˇÀ_16bô
Ë|| \

	)

352 ((
SCALE
Ë=
CAN_FûãrSˇÀ_32bô
))

360 
	#CAN_Fûãr_FIFO0
 ((
uöt8_t
)0x00Ë

	)

361 
	#CAN_Fûãr_FIFO1
 ((
uöt8_t
)0x01Ë

	)

362 
	#IS_CAN_FILTER_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FûãrFIFO0
Ë|| \

	)

363 ((
FIFO
Ë=
CAN_FûãrFIFO1
))

366 
	#CAN_FûãrFIFO0
 
CAN_Fûãr_FIFO0


	)

367 
	#CAN_FûãrFIFO1
 
CAN_Fûãr_FIFO1


	)

375 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
Ë(((BANKNUMBERË>1Ë&& ((BANKNUMBERË<27))

	)

383 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
Ë((TRANSMITMAILBOXË<((
uöt8_t
)0x02))

	)

384 
	#IS_CAN_STDID
(
STDID
Ë((STDIDË<((
uöt32_t
)0x7FF))

	)

385 
	#IS_CAN_EXTID
(
EXTID
Ë((EXTIDË<((
uöt32_t
)0x1FFFFFFF))

	)

386 
	#IS_CAN_DLC
(
DLC
Ë((DLCË<((
uöt8_t
)0x08))

	)

394 
	#CAN_Id_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

395 
	#CAN_Id_Exãnded
 ((
uöt32_t
)0x00000004Ë

	)

396 
	#IS_CAN_IDTYPE
(
IDTYPE
Ë(((IDTYPEË=
CAN_Id_Sènd¨d
Ë|| \

	)

397 ((
IDTYPE
Ë=
CAN_Id_Exãnded
))

400 
	#CAN_ID_STD
 
CAN_Id_Sènd¨d


	)

401 
	#CAN_ID_EXT
 
CAN_Id_Exãnded


	)

409 
	#CAN_RTR_D©a
 ((
uöt32_t
)0x00000000Ë

	)

410 
	#CAN_RTR_RemŸe
 ((
uöt32_t
)0x00000002Ë

	)

411 
	#IS_CAN_RTR
(
RTR
Ë(((RTRË=
CAN_RTR_D©a
Ë|| ((RTRË=
CAN_RTR_RemŸe
))

	)

414 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

415 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemŸe


	)

423 
	#CAN_TxSètus_Faûed
 ((
uöt8_t
)0x00)

	)

424 
	#CAN_TxSètus_Ok
 ((
uöt8_t
)0x01Ë

	)

425 
	#CAN_TxSètus_Pídög
 ((
uöt8_t
)0x02Ë

	)

426 
	#CAN_TxSètus_NoMaûBox
 ((
uöt8_t
)0x04Ë

	)

429 
	#CANTXFAILED
 
CAN_TxSètus_Faûed


	)

430 
	#CANTXOK
 
CAN_TxSètus_Ok


	)

431 
	#CANTXPENDING
 
CAN_TxSètus_Pídög


	)

432 
	#CAN_NO_MB
 
CAN_TxSètus_NoMaûBox


	)

440 
	#CAN_FIFO0
 ((
uöt8_t
)0x00Ë

	)

441 
	#CAN_FIFO1
 ((
uöt8_t
)0x01Ë

	)

443 
	#IS_CAN_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FIFO0
Ë|| ((FIFOË=
CAN_FIFO1
))

	)

451 
	#CAN_SÀï_Faûed
 ((
uöt8_t
)0x00Ë

	)

452 
	#CAN_SÀï_Ok
 ((
uöt8_t
)0x01Ë

	)

455 
	#CANSLEEPFAILED
 
CAN_SÀï_Faûed


	)

456 
	#CANSLEEPOK
 
CAN_SÀï_Ok


	)

464 
	#CAN_WakeUp_Faûed
 ((
uöt8_t
)0x00Ë

	)

465 
	#CAN_WakeUp_Ok
 ((
uöt8_t
)0x01Ë

	)

468 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faûed


	)

469 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

478 
	#CAN_Eº‹Code_NoEº
 ((
uöt8_t
)0x00Ë

	)

479 
	#CAN_Eº‹Code_StuffEº
 ((
uöt8_t
)0x10Ë

	)

480 
	#CAN_Eº‹Code_F‹mEº
 ((
uöt8_t
)0x20Ë

	)

481 
	#CAN_Eº‹Code_ACKEº
 ((
uöt8_t
)0x30Ë

	)

482 
	#CAN_Eº‹Code_BôRe˚ssiveEº
 ((
uöt8_t
)0x40Ë

	)

483 
	#CAN_Eº‹Code_BôDomö™tEº
 ((
uöt8_t
)0x50Ë

	)

484 
	#CAN_Eº‹Code_CRCEº
 ((
uöt8_t
)0x60Ë

	)

485 
	#CAN_Eº‹Code_So·w¨eSëEº
 ((
uöt8_t
)0x70Ë

	)

499 
	#CAN_FLAG_RQCP0
 ((
uöt32_t
)0x38000001Ë

	)

500 
	#CAN_FLAG_RQCP1
 ((
uöt32_t
)0x38000100Ë

	)

501 
	#CAN_FLAG_RQCP2
 ((
uöt32_t
)0x38010000Ë

	)

504 
	#CAN_FLAG_FMP0
 ((
uöt32_t
)0x12000003Ë

	)

505 
	#CAN_FLAG_FF0
 ((
uöt32_t
)0x32000008Ë

	)

506 
	#CAN_FLAG_FOV0
 ((
uöt32_t
)0x32000010Ë

	)

507 
	#CAN_FLAG_FMP1
 ((
uöt32_t
)0x14000003Ë

	)

508 
	#CAN_FLAG_FF1
 ((
uöt32_t
)0x34000008Ë

	)

509 
	#CAN_FLAG_FOV1
 ((
uöt32_t
)0x34000010Ë

	)

512 
	#CAN_FLAG_WKU
 ((
uöt32_t
)0x31000008Ë

	)

513 
	#CAN_FLAG_SLAK
 ((
uöt32_t
)0x31000012Ë

	)

518 
	#CAN_FLAG_EWG
 ((
uöt32_t
)0x10F00001Ë

	)

519 
	#CAN_FLAG_EPV
 ((
uöt32_t
)0x10F00002Ë

	)

520 
	#CAN_FLAG_BOF
 ((
uöt32_t
)0x10F00004Ë

	)

521 
	#CAN_FLAG_LEC
 ((
uöt32_t
)0x30F00070Ë

	)

523 
	#IS_CAN_GET_FLAG
(
FLAG
Ë(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_BOF
Ë|| \

	)

524 ((
FLAG
Ë=
CAN_FLAG_EPV
Ë|| ((FLAGË=
CAN_FLAG_EWG
) || \

525 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) || \

526 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FMP0
) || \

527 ((
FLAG
Ë=
CAN_FLAG_FOV1
Ë|| ((FLAGË=
CAN_FLAG_FF1
) || \

528 ((
FLAG
Ë=
CAN_FLAG_FMP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

529 ((
FLAG
Ë=
CAN_FLAG_RQCP1
)|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

530 ((
FLAG
Ë=
CAN_FLAG_SLAK
 ))

532 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
Ë|| \

	)

533 ((
FLAG
Ë=
CAN_FLAG_RQCP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

534 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) ||\

535 ((
FLAG
Ë=
CAN_FLAG_FF1
Ë|| ((FLAGË=
CAN_FLAG_FOV1
) || \

536 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_SLAK
))

545 
	#CAN_IT_TME
 ((
uöt32_t
)0x00000001Ë

	)

548 
	#CAN_IT_FMP0
 ((
uöt32_t
)0x00000002Ë

	)

549 
	#CAN_IT_FF0
 ((
uöt32_t
)0x00000004Ë

	)

550 
	#CAN_IT_FOV0
 ((
uöt32_t
)0x00000008Ë

	)

551 
	#CAN_IT_FMP1
 ((
uöt32_t
)0x00000010Ë

	)

552 
	#CAN_IT_FF1
 ((
uöt32_t
)0x00000020Ë

	)

553 
	#CAN_IT_FOV1
 ((
uöt32_t
)0x00000040Ë

	)

556 
	#CAN_IT_WKU
 ((
uöt32_t
)0x00010000Ë

	)

557 
	#CAN_IT_SLK
 ((
uöt32_t
)0x00020000Ë

	)

560 
	#CAN_IT_EWG
 ((
uöt32_t
)0x00000100Ë

	)

561 
	#CAN_IT_EPV
 ((
uöt32_t
)0x00000200Ë

	)

562 
	#CAN_IT_BOF
 ((
uöt32_t
)0x00000400Ë

	)

563 
	#CAN_IT_LEC
 ((
uöt32_t
)0x00000800Ë

	)

564 
	#CAN_IT_ERR
 ((
uöt32_t
)0x00008000Ë

	)

567 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

568 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

569 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

572 
	#IS_CAN_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FMP0
Ë||\

	)

573 ((
IT
Ë=
CAN_IT_FF0
Ë|| ((ITË=
CAN_IT_FOV0
) ||\

574 ((
IT
Ë=
CAN_IT_FMP1
Ë|| ((ITË=
CAN_IT_FF1
) ||\

575 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

576 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

577 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

578 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

580 
	#IS_CAN_CLEAR_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FF0
Ë||\

	)

581 ((
IT
Ë=
CAN_IT_FOV0
)|| ((ITË=
CAN_IT_FF1
) ||\

582 ((
IT
Ë=
CAN_IT_FOV1
)|| ((ITË=
CAN_IT_EWG
) ||\

583 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

584 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

585 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

598 
CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
);

601 
uöt8_t
 
CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

602 #i‡
deföed
(
STM32F413_423xx
)

603 
CAN_FûãrInô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

605 
CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

607 
CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

608 #i‡
deföed
(
STM32F413_423xx
)

609 
CAN_SœveSèπB™k
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_B™kNumbî
);

611 
CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
);

613 
CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

614 
CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

617 
uöt8_t
 
CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
);

618 
uöt8_t
 
CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
TønsmôMaûbox
);

619 
CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
);

622 
CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
);

623 
CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
);

624 
uöt8_t
 
CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
FIFONumbî
);

627 
uöt8_t
 
CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
CAN_O≥øtögMode
);

628 
uöt8_t
 
CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
);

629 
uöt8_t
 
CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
);

632 
uöt8_t
 
CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
);

633 
uöt8_t
 
CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

634 
uöt8_t
 
CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

637 
CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

638 
FœgSètus
 
CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

639 
CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

640 
ITSètus
 
CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

641 
CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

643 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cec.h

30 #i‚de‡
__STM32F4XX_CEC_H


31 
	#__STM32F4XX_CEC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F446xx
)

55 
uöt32_t
 
CEC_Sig«lFªeTime
;

57 
uöt32_t
 
CEC_RxTﬁî™˚
;

59 
uöt32_t
 
CEC_St›Re˚±i⁄
;

61 
uöt32_t
 
CEC_BôRisögEº‹
;

63 
uöt32_t
 
CEC_L⁄gBôPîiodEº‹
;

65 
uöt32_t
 
CEC_BRDNoGí
;

67 
uöt32_t
 
CEC_SFTO±i⁄
;

70 }
	tCEC_InôTy≥Def
;

81 
	#CEC_Sig«lFªeTime_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

82 
	#CEC_Sig«lFªeTime_1T
 ((
uöt32_t
)0x00000001Ë

	)

83 
	#CEC_Sig«lFªeTime_2T
 ((
uöt32_t
)0x00000002Ë

	)

84 
	#CEC_Sig«lFªeTime_3T
 ((
uöt32_t
)0x00000003Ë

	)

85 
	#CEC_Sig«lFªeTime_4T
 ((
uöt32_t
)0x00000004Ë

	)

86 
	#CEC_Sig«lFªeTime_5T
 ((
uöt32_t
)0x00000005Ë

	)

87 
	#CEC_Sig«lFªeTime_6T
 ((
uöt32_t
)0x00000006Ë

	)

88 
	#CEC_Sig«lFªeTime_7T
 ((
uöt32_t
)0x00000007Ë

	)

90 
	#IS_CEC_SIGNAL_FREE_TIME
(
TIME
Ë(((TIMEË=
CEC_Sig«lFªeTime_Sènd¨d
Ë|| \

	)

91 ((
TIME
Ë=
CEC_Sig«lFªeTime_1T
)|| \

92 ((
TIME
Ë=
CEC_Sig«lFªeTime_2T
)|| \

93 ((
TIME
Ë=
CEC_Sig«lFªeTime_3T
)|| \

94 ((
TIME
Ë=
CEC_Sig«lFªeTime_4T
)|| \

95 ((
TIME
Ë=
CEC_Sig«lFªeTime_5T
)|| \

96 ((
TIME
Ë=
CEC_Sig«lFªeTime_6T
)|| \

97 ((
TIME
Ë=
CEC_Sig«lFªeTime_7T
))

105 
	#CEC_RxTﬁî™˚_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

106 
	#CEC_RxTﬁî™˚_Exãnded
 
CEC_CFGR_RXTOL


	)

108 
	#IS_CEC_RX_TOLERANCE
(
TOLERANCE
Ë(((TOLERANCEË=
CEC_RxTﬁî™˚_Sènd¨d
Ë|| \

	)

109 ((
TOLERANCE
Ë=
CEC_RxTﬁî™˚_Exãnded
))

117 
	#CEC_St›Re˚±i⁄_Off
 ((
uöt32_t
)0x00000000Ë

	)

118 
	#CEC_St›Re˚±i⁄_On
 
CEC_CFGR_BRESTP


	)

120 
	#IS_CEC_STOP_RECEPTION
(
RECEPTION
Ë(((RECEPTIONË=
CEC_St›Re˚±i⁄_On
Ë|| \

	)

121 ((
RECEPTION
Ë=
CEC_St›Re˚±i⁄_Off
))

129 
	#CEC_BôRisögEº‹_Off
 ((
uöt32_t
)0x00000000Ë

	)

130 
	#CEC_BôRisögEº‹_On
 
CEC_CFGR_BREGEN


	)

132 
	#IS_CEC_BIT_RISING_ERROR
(
ERROR
Ë(((ERRORË=
CEC_BôRisögEº‹_Off
Ë|| \

	)

133 ((
ERROR
Ë=
CEC_BôRisögEº‹_On
))

141 
	#CEC_L⁄gBôPîiodEº‹_Off
 ((
uöt32_t
)0x00000000Ë

	)

142 
	#CEC_L⁄gBôPîiodEº‹_On
 
CEC_CFGR_LREGEN


	)

144 
	#IS_CEC_LONG_BIT_PERIOD_ERROR
(
ERROR
Ë(((ERRORË=
CEC_L⁄gBôPîiodEº‹_Off
Ë|| \

	)

145 ((
ERROR
Ë=
CEC_L⁄gBôPîiodEº‹_On
))

154 
	#CEC_BRDNoGí_Off
 ((
uöt32_t
)0x00000000Ë

	)

155 
	#CEC_BRDNoGí_On
 
CEC_CFGR_BRDNOGEN


	)

157 
	#IS_CEC_BDR_NO_GEN_ERROR
(
ERROR
Ë(((ERRORË=
CEC_BRDNoGí_Off
Ë|| \

	)

158 ((
ERROR
Ë=
CEC_BRDNoGí_On
))

166 
	#CEC_SFTO±i⁄_Off
 ((
uöt32_t
)0x00000000Ë

	)

167 
	#CEC_SFTO±i⁄_On
 
CEC_CFGR_SFTOPT


	)

169 
	#IS_CEC_SFT_OPTION
(
OPTION
Ë(((OPTIONË=
CEC_SFTO±i⁄_Off
Ë|| \

	)

170 ((
OPTION
Ë=
CEC_SFTO±i⁄_On
))

178 
	#IS_CEC_ADDRESS
(
ADDRESS
Ë((ADDRESSË< 0x10)

	)

187 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

188 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

189 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

190 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

191 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

192 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

193 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

194 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

195 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

196 
	#CEC_IT_BRE
 
CEC_IER_BREIEIE


	)

197 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

198 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

199 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

201 
	#IS_CEC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFE000Ë=0x00Ë&& ((ITË!0x00))

	)

203 
	#IS_CEC_GET_IT
(
IT
Ë(((ITË=
CEC_IT_TXACKE
Ë|| \

	)

204 ((
IT
Ë=
CEC_IT_TXERR
)|| \

205 ((
IT
Ë=
CEC_IT_TXUDR
)|| \

206 ((
IT
Ë=
CEC_IT_TXEND
)|| \

207 ((
IT
Ë=
CEC_IT_TXBR
)|| \

208 ((
IT
Ë=
CEC_IT_ARBLST
)|| \

209 ((
IT
Ë=
CEC_IT_RXACKE
)|| \

210 ((
IT
Ë=
CEC_IT_LBPE
)|| \

211 ((
IT
Ë=
CEC_IT_SBPE
)|| \

212 ((
IT
Ë=
CEC_IT_BRE
)|| \

213 ((
IT
Ë=
CEC_IT_RXOVR
)|| \

214 ((
IT
Ë=
CEC_IT_RXEND
)|| \

215 ((
IT
Ë=
CEC_IT_RXBR
))

223 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

224 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

225 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

226 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

227 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

228 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

229 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

230 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

231 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

232 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

233 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

234 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

235 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

237 
	#IS_CEC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFE000Ë=0x00Ë&& ((FLAGË!0x00))

	)

239 
	#IS_CEC_GET_FLAG
(
FLAG
Ë(((FLAGË=
CEC_FLAG_TXACKE
Ë|| \

	)

240 ((
FLAG
Ë=
CEC_FLAG_TXERR
)|| \

241 ((
FLAG
Ë=
CEC_FLAG_TXUDR
)|| \

242 ((
FLAG
Ë=
CEC_FLAG_TXEND
)|| \

243 ((
FLAG
Ë=
CEC_FLAG_TXBR
)|| \

244 ((
FLAG
Ë=
CEC_FLAG_ARBLST
)|| \

245 ((
FLAG
Ë=
CEC_FLAG_RXACKE
)|| \

246 ((
FLAG
Ë=
CEC_FLAG_LBPE
)|| \

247 ((
FLAG
Ë=
CEC_FLAG_SBPE
)|| \

248 ((
FLAG
Ë=
CEC_FLAG_BRE
)|| \

249 ((
FLAG
Ë=
CEC_FLAG_RXOVR
)|| \

250 ((
FLAG
Ë=
CEC_FLAG_RXEND
)|| \

251 ((
FLAG
Ë=
CEC_FLAG_RXBR
))

264 
CEC_DeInô
();

267 
CEC_Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
);

268 
CEC_Såu˘Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
);

269 
CEC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

270 
CEC_Li°íModeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

271 
CEC_OwnAddªssC⁄fig
(
uöt8_t
 
CEC_OwnAddªss
);

272 
CEC_OwnAddªssCÀ¨
();

275 
CEC_SídD©a
(
uöt8_t
 
D©a
);

276 
uöt8_t
 
CEC_Re˚iveD©a
();

277 
CEC_SèπOfMesßge
();

278 
CEC_EndOfMesßge
();

281 
CEC_ITC⁄fig
(
uöt16_t
 
CEC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

282 
FœgSètus
 
CEC_GëFœgSètus
(
uöt16_t
 
CEC_FLAG
);

283 
CEC_CÀ¨Fœg
(
uöt32_t
 
CEC_FLAG
);

284 
ITSètus
 
CEC_GëITSètus
(
uöt16_t
 
CEC_IT
);

285 
CEC_CÀ¨ITPídögBô
(
uöt16_t
 
CEC_IT
);

295 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h

30 #i‚de‡
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

62 
CRC_Re£tDR
();

63 
uöt32_t
 
CRC_CÆcCRC
(uöt32_à
D©a
);

64 
uöt32_t
 
CRC_CÆcBlockCRC
(uöt32_à
pBuf„r
[], uöt32_à
Buf„rLígth
);

65 
uöt32_t
 
CRC_GëCRC
();

66 
CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
);

67 
uöt8_t
 
CRC_GëIDRegi°î
();

69 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h

30 #i‚de‡
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
CRYP_AlgoDú
;

57 
uöt32_t
 
CRYP_AlgoMode
;

60 
uöt32_t
 
CRYP_D©aTy≥
;

62 
uöt32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InôTy≥Def
;

72 
uöt32_t
 
CRYP_Key0Le·
;

73 
uöt32_t
 
CRYP_Key0Right
;

74 
uöt32_t
 
CRYP_Key1Le·
;

75 
uöt32_t
 
CRYP_Key1Right
;

76 
uöt32_t
 
CRYP_Key2Le·
;

77 
uöt32_t
 
CRYP_Key2Right
;

78 
uöt32_t
 
CRYP_Key3Le·
;

79 
uöt32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInôTy≥Def
;

86 
uöt32_t
 
CRYP_IV0Le·
;

87 
uöt32_t
 
CRYP_IV0Right
;

88 
uöt32_t
 
CRYP_IV1Le·
;

89 
uöt32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInôTy≥Def
;

98 
uöt32_t
 
CR_CuºítC⁄fig
;

100 
uöt32_t
 
CRYP_IV0LR
;

101 
uöt32_t
 
CRYP_IV0RR
;

102 
uöt32_t
 
CRYP_IV1LR
;

103 
uöt32_t
 
CRYP_IV1RR
;

105 
uöt32_t
 
CRYP_K0LR
;

106 
uöt32_t
 
CRYP_K0RR
;

107 
uöt32_t
 
CRYP_K1LR
;

108 
uöt32_t
 
CRYP_K1RR
;

109 
uöt32_t
 
CRYP_K2LR
;

110 
uöt32_t
 
CRYP_K2RR
;

111 
uöt32_t
 
CRYP_K3LR
;

112 
uöt32_t
 
CRYP_K3RR
;

113 
uöt32_t
 
CRYP_CSGCMCCMR
[8];

114 
uöt32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_C⁄ãxt
;

127 
	#CRYP_AlgoDú_En¸y±
 ((
uöt16_t
)0x0000)

	)

128 
	#CRYP_AlgoDú_De¸y±
 ((
uöt16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
Ë(((ALGODIRË=
CRYP_AlgoDú_En¸y±
Ë|| \

	)

130 ((
ALGODIR
Ë=
CRYP_AlgoDú_De¸y±
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
uöt32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
uöt32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
uöt32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
CRYP_AlgoMode_TDES_ECB
Ë|| \

	)

157 ((
ALGOMODE
Ë=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha£_Inô
 ((
uöt32_t
)0x00000000)

	)

176 
	#CRYP_Pha£_Hódî
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha£_Paylﬂd
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha£_FöÆ
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
Ë(((PHASEË=
CRYP_Pha£_Inô
Ë|| \

	)

181 ((
PHASE
Ë=
CRYP_Pha£_Hódî
) || \

182 ((
PHASE
Ë=
CRYP_Pha£_Paylﬂd
) || \

183 ((
PHASE
Ë=
CRYP_Pha£_FöÆ
))

192 
	#CRYP_D©aTy≥_32b
 ((
uöt16_t
)0x0000)

	)

193 
	#CRYP_D©aTy≥_16b
 ((
uöt16_t
)0x0040)

	)

194 
	#CRYP_D©aTy≥_8b
 ((
uöt16_t
)0x0080)

	)

195 
	#CRYP_D©aTy≥_1b
 ((
uöt16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
CRYP_D©aTy≥_32b
Ë|| \

	)

197 ((
DATATYPE
Ë=
CRYP_D©aTy≥_16b
)|| \

198 ((
DATATYPE
Ë=
CRYP_D©aTy≥_8b
)|| \

199 ((
DATATYPE
Ë=
CRYP_D©aTy≥_1b
))

207 
	#CRYP_KeySize_128b
 ((
uöt16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
uöt16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
uöt16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
Ë(((KEYSIZEË=
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
Ë=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
Ë=
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
uöt8_t
)0x10Ë

	)

224 
	#CRYP_FLAG_IFEM
 ((
uöt8_t
)0x01Ë

	)

225 
	#CRYP_FLAG_IFNF
 ((
uöt8_t
)0x02Ë

	)

226 
	#CRYP_FLAG_INRIS
 ((
uöt8_t
)0x22Ë

	)

227 
	#CRYP_FLAG_OFNE
 ((
uöt8_t
)0x04Ë

	)

229 
	#CRYP_FLAG_OFFU
 ((
uöt8_t
)0x08Ë

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
uöt8_t
)0x21Ë

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
Ë(((FLAGË=
CRYP_FLAG_IFEM
Ë|| \

	)

234 ((
FLAG
Ë=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
Ë=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
Ë=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
Ë=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
Ë=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
Ë=
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
uöt8_t
)0x01Ë

	)

248 
	#CRYP_IT_OUTI
 ((
uöt8_t
)0x02Ë

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xFCË=0x00Ë&& ((ITË!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
Ë(((ITË=
CRYP_IT_INI
Ë|| ((ITË=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
uöt8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
uöt8_t
)0x00)

	)

269 
	#CRYP_DMAReq_D©aIN
 ((
uöt8_t
)0x01)

	)

270 
	#CRYP_DMAReq_D©aOUT
 ((
uöt8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt8_t
)0xFCË=0x00Ë&& ((DMAREQË!0x00))

	)

284 
CRYP_DeInô
();

287 
CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

288 
CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

289 
CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

290 
CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

291 
CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

292 
CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

293 
CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

294 
CRYP_Pha£C⁄fig
(
uöt32_t
 
CRYP_Pha£
);

295 
CRYP_FIFOFlush
();

297 
CRYP_D©aIn
(
uöt32_t
 
D©a
);

298 
uöt32_t
 
CRYP_D©aOut
();

301 
Eº‹Sètus
 
CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

302 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

303 
CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
);

306 
CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

309 
CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

310 
ITSètus
 
CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
);

311 
Fun˘i⁄ÆSèã
 
CRYP_GëCmdSètus
();

312 
FœgSètus
 
CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
);

315 
Eº‹Sètus
 
CRYP_AES_ECB
(
uöt8_t
 
Mode
,

316 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

317 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

318 
uöt8_t
 *
Ouçut
);

320 
Eº‹Sètus
 
CRYP_AES_CBC
(
uöt8_t
 
Mode
,

321 
uöt8_t
 
InôVe˘‹s
[16],

322 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

323 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

324 
uöt8_t
 *
Ouçut
);

326 
Eº‹Sètus
 
CRYP_AES_CTR
(
uöt8_t
 
Mode
,

327 
uöt8_t
 
InôVe˘‹s
[16],

328 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

329 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

330 
uöt8_t
 *
Ouçut
);

332 
Eº‹Sètus
 
CRYP_AES_GCM
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16],

333 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

334 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

335 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
,

336 
uöt8_t
 *
Ouçut
, uöt8_à*
AuthTAG
);

338 
Eº‹Sètus
 
CRYP_AES_CCM
(
uöt8_t
 
Mode
,

339 
uöt8_t
* 
N⁄˚
, 
uöt32_t
 
N⁄˚Size
,

340 
uöt8_t
* 
Key
, 
uöt16_t
 
Keysize
,

341 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
ILígth
,

342 
uöt8_t
* 
Hódî
, 
uöt32_t
 
HLígth
, uöt8_à*
HBuf„r
,

343 
uöt8_t
* 
Ouçut
,

344 
uöt8_t
* 
AuthTAG
, 
uöt32_t
 
TAGSize
);

347 
Eº‹Sètus
 
CRYP_TDES_ECB
(
uöt8_t
 
Mode
,

348 
uöt8_t
 
Key
[24],

349 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

350 
uöt8_t
 *
Ouçut
);

352 
Eº‹Sètus
 
CRYP_TDES_CBC
(
uöt8_t
 
Mode
,

353 
uöt8_t
 
Key
[24],

354 
uöt8_t
 
InôVe˘‹s
[8],

355 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

356 
uöt8_t
 *
Ouçut
);

359 
Eº‹Sètus
 
CRYP_DES_ECB
(
uöt8_t
 
Mode
,

360 
uöt8_t
 
Key
[8],

361 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

362 
uöt8_t
 *
Ouçut
);

364 
Eº‹Sètus
 
CRYP_DES_CBC
(
uöt8_t
 
Mode
,

365 
uöt8_t
 
Key
[8],

366 
uöt8_t
 
InôVe˘‹s
[8],

367 
uöt8_t
 *
I≈ut
,
uöt32_t
 
IÀngth
,

368 
uöt8_t
 *
Ouçut
);

370 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h

30 #i‚de‡
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DAC_Triggî
;

59 
uöt32_t
 
DAC_WaveGíî©i⁄
;

63 
uöt32_t
 
DAC_LFSRUnmask_TrüngÀAm∂ôude
;

67 
uöt32_t
 
DAC_OuçutBuf„r
;

69 }
	tDAC_InôTy≥Def
;

81 
	#DAC_Triggî_N⁄e
 ((
uöt32_t
)0x00000000Ë

	)

83 
	#DAC_Triggî_T2_TRGO
 ((
uöt32_t
)0x00000024Ë

	)

84 
	#DAC_Triggî_T4_TRGO
 ((
uöt32_t
)0x0000002CË

	)

85 
	#DAC_Triggî_T5_TRGO
 ((
uöt32_t
)0x0000001CË

	)

86 
	#DAC_Triggî_T6_TRGO
 ((
uöt32_t
)0x00000004Ë

	)

87 
	#DAC_Triggî_T7_TRGO
 ((
uöt32_t
)0x00000014Ë

	)

88 
	#DAC_Triggî_T8_TRGO
 ((
uöt32_t
)0x0000000CË

	)

90 
	#DAC_Triggî_Ext_IT9
 ((
uöt32_t
)0x00000034Ë

	)

91 
	#DAC_Triggî_So·w¨e
 ((
uöt32_t
)0x0000003CË

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
DAC_Triggî_N⁄e
Ë|| \

	)

94 ((
TRIGGER
Ë=
DAC_Triggî_T6_TRGO
) || \

95 ((
TRIGGER
Ë=
DAC_Triggî_T8_TRGO
) || \

96 ((
TRIGGER
Ë=
DAC_Triggî_T7_TRGO
) || \

97 ((
TRIGGER
Ë=
DAC_Triggî_T5_TRGO
) || \

98 ((
TRIGGER
Ë=
DAC_Triggî_T2_TRGO
) || \

99 ((
TRIGGER
Ë=
DAC_Triggî_T4_TRGO
) || \

100 ((
TRIGGER
Ë=
DAC_Triggî_Ext_IT9
) || \

101 ((
TRIGGER
Ë=
DAC_Triggî_So·w¨e
))

111 
	#DAC_WaveGíî©i⁄_N⁄e
 ((
uöt32_t
)0x00000000)

	)

112 
	#DAC_WaveGíî©i⁄_Noi£
 ((
uöt32_t
)0x00000040)

	)

113 
	#DAC_WaveGíî©i⁄_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
Ë(((WAVEË=
DAC_WaveGíî©i⁄_N⁄e
Ë|| \

	)

115 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_Noi£
) || \

116 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_TrüngÀ
))

125 
	#DAC_LFSRUnmask_Bô0
 ((
uöt32_t
)0x00000000Ë

	)

126 
	#DAC_LFSRUnmask_Bôs1_0
 ((
uöt32_t
)0x00000100Ë

	)

127 
	#DAC_LFSRUnmask_Bôs2_0
 ((
uöt32_t
)0x00000200Ë

	)

128 
	#DAC_LFSRUnmask_Bôs3_0
 ((
uöt32_t
)0x00000300Ë

	)

129 
	#DAC_LFSRUnmask_Bôs4_0
 ((
uöt32_t
)0x00000400Ë

	)

130 
	#DAC_LFSRUnmask_Bôs5_0
 ((
uöt32_t
)0x00000500Ë

	)

131 
	#DAC_LFSRUnmask_Bôs6_0
 ((
uöt32_t
)0x00000600Ë

	)

132 
	#DAC_LFSRUnmask_Bôs7_0
 ((
uöt32_t
)0x00000700Ë

	)

133 
	#DAC_LFSRUnmask_Bôs8_0
 ((
uöt32_t
)0x00000800Ë

	)

134 
	#DAC_LFSRUnmask_Bôs9_0
 ((
uöt32_t
)0x00000900Ë

	)

135 
	#DAC_LFSRUnmask_Bôs10_0
 ((
uöt32_t
)0x00000A00Ë

	)

136 
	#DAC_LFSRUnmask_Bôs11_0
 ((
uöt32_t
)0x00000B00Ë

	)

137 
	#DAC_TrüngÀAm∂ôude_1
 ((
uöt32_t
)0x00000000Ë

	)

138 
	#DAC_TrüngÀAm∂ôude_3
 ((
uöt32_t
)0x00000100Ë

	)

139 
	#DAC_TrüngÀAm∂ôude_7
 ((
uöt32_t
)0x00000200Ë

	)

140 
	#DAC_TrüngÀAm∂ôude_15
 ((
uöt32_t
)0x00000300Ë

	)

141 
	#DAC_TrüngÀAm∂ôude_31
 ((
uöt32_t
)0x00000400Ë

	)

142 
	#DAC_TrüngÀAm∂ôude_63
 ((
uöt32_t
)0x00000500Ë

	)

143 
	#DAC_TrüngÀAm∂ôude_127
 ((
uöt32_t
)0x00000600Ë

	)

144 
	#DAC_TrüngÀAm∂ôude_255
 ((
uöt32_t
)0x00000700Ë

	)

145 
	#DAC_TrüngÀAm∂ôude_511
 ((
uöt32_t
)0x00000800Ë

	)

146 
	#DAC_TrüngÀAm∂ôude_1023
 ((
uöt32_t
)0x00000900Ë

	)

147 
	#DAC_TrüngÀAm∂ôude_2047
 ((
uöt32_t
)0x00000A00Ë

	)

148 
	#DAC_TrüngÀAm∂ôude_4095
 ((
uöt32_t
)0x00000B00Ë

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
Ë(((VALUEË=
DAC_LFSRUnmask_Bô0
Ë|| \

	)

151 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs1_0
) || \

152 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs2_0
) || \

153 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs3_0
) || \

154 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs4_0
) || \

155 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs5_0
) || \

156 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs6_0
) || \

157 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs7_0
) || \

158 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs8_0
) || \

159 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs9_0
) || \

160 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs10_0
) || \

161 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs11_0
) || \

162 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1
) || \

163 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_3
) || \

164 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_7
) || \

165 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_15
) || \

166 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_31
) || \

167 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_63
) || \

168 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_127
) || \

169 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_255
) || \

170 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_511
) || \

171 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1023
) || \

172 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_2047
) || \

173 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_4095
))

182 
	#DAC_OuçutBuf„r_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

183 
	#DAC_OuçutBuf„r_DißbÀ
 ((
uöt32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
Ë(((STATEË=
DAC_OuçutBuf„r_E«bÀ
Ë|| \

	)

185 ((
STATE
Ë=
DAC_OuçutBuf„r_DißbÀ
))

194 
	#DAC_Ch™√l_1
 ((
uöt32_t
)0x00000000)

	)

195 
	#DAC_Ch™√l_2
 ((
uöt32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DAC_Ch™√l_1
Ë|| \

	)

197 ((
CHANNEL
Ë=
DAC_Ch™√l_2
))

206 
	#DAC_Align_12b_R
 ((
uöt32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
uöt32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
uöt32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
Ë(((ALIGNË=
DAC_Align_12b_R
Ë|| \

	)

210 ((
ALIGN
Ë=
DAC_Align_12b_L
) || \

211 ((
ALIGN
Ë=
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi£
 ((
uöt32_t
)0x00000040)

	)

221 
	#DAC_Wave_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
Ë(((WAVEË=
DAC_Wave_Noi£
Ë|| \

	)

223 ((
WAVE
Ë=
DAC_Wave_TrüngÀ
))

232 
	#IS_DAC_DATA
(
DATA
Ë((DATAË<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
Ë(((ITË=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
Ë(((FLAGË=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeInô
();

269 
DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

270 
DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

271 
DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

272 
DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

273 
DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

274 
DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

275 
DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

276 
DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

277 
DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
);

278 
uöt16_t
 
DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
);

281 
DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

284 
DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

285 
FœgSètus
 
DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

286 
DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

287 
ITSètus
 
DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

288 
DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

290 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h

29 #i‚de‡
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
uöt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
uöt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
uöt32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFF8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF91FE200Ë=0x00Ë&& ((PERIPHË!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFF8FFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

89 
uöt32_t
 
DBGMCU_GëREVID
();

90 
uöt32_t
 
DBGMCU_GëDEVID
();

91 
DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

92 
DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

93 
DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

95 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h

29 #i‚de‡
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
uöt16_t
 
DCMI_C≠tuªMode
;

56 
uöt16_t
 
DCMI_SynchroMode
;

59 
uöt16_t
 
DCMI_PCKPﬁ¨ôy
;

62 
uöt16_t
 
DCMI_VSPﬁ¨ôy
;

65 
uöt16_t
 
DCMI_HSPﬁ¨ôy
;

68 
uöt16_t
 
DCMI_C≠tuªR©e
;

71 
uöt16_t
 
DCMI_ExãndedD©aMode
;

73 } 
	tDCMI_InôTy≥Def
;

80 
uöt16_t
 
DCMI_VîtiˇlSèπLöe
;

83 
uöt16_t
 
DCMI_H‹iz⁄èlOff£tCou¡
;

86 
uöt16_t
 
DCMI_VîtiˇlLöeCou¡
;

89 
uöt16_t
 
DCMI_C≠tuªCou¡
;

92 } 
	tDCMI_CROPInôTy≥Def
;

99 
uöt8_t
 
DCMI_FømeSèπCode
;

100 
uöt8_t
 
DCMI_LöeSèπCode
;

101 
uöt8_t
 
DCMI_LöeEndCode
;

102 
uöt8_t
 
DCMI_FømeEndCode
;

103 } 
	tDCMI_CodesInôTy≥Def
;

114 
	#DCMI_C≠tuªMode_C⁄töuous
 ((
uöt16_t
)0x0000Ë

	)

116 
	#DCMI_C≠tuªMode_S«pShŸ
 ((
uöt16_t
)0x0002Ë

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEË=
DCMI_C≠tuªMode_C⁄töuous
Ë|| \

	)

119 ((
MODE
Ë=
DCMI_C≠tuªMode_S«pShŸ
))

128 
	#DCMI_SynchroMode_H¨dw¨e
 ((
uöt16_t
)0x0000Ë

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
uöt16_t
)0x0010Ë

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEË=
DCMI_SynchroMode_H¨dw¨e
Ë|| \

	)

133 ((
MODE
Ë=
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0000Ë

	)

143 
	#DCMI_PCKPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0020Ë

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_PCKPﬁ¨ôy_FÆlög
Ë|| \

	)

145 ((
POLARITY
Ë=
DCMI_PCKPﬁ¨ôy_Risög
))

154 
	#DCMI_VSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

155 
	#DCMI_VSPﬁ¨ôy_High
 ((
uöt16_t
)0x0080Ë

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_VSPﬁ¨ôy_Low
Ë|| \

	)

157 ((
POLARITY
Ë=
DCMI_VSPﬁ¨ôy_High
))

166 
	#DCMI_HSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

167 
	#DCMI_HSPﬁ¨ôy_High
 ((
uöt16_t
)0x0040Ë

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_HSPﬁ¨ôy_Low
Ë|| \

	)

169 ((
POLARITY
Ë=
DCMI_HSPﬁ¨ôy_High
))

178 
	#DCMI_C≠tuªR©e_AŒ_Føme
 ((
uöt16_t
)0x0000Ë

	)

179 
	#DCMI_C≠tuªR©e_1of2_Føme
 ((
uöt16_t
)0x0100Ë

	)

180 
	#DCMI_C≠tuªR©e_1of4_Føme
 ((
uöt16_t
)0x0200Ë

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
Ë(((RATEË=
DCMI_C≠tuªR©e_AŒ_Føme
Ë|| \

	)

182 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of2_Føme
) ||\

183 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of4_Føme
))

192 
	#DCMI_ExãndedD©aMode_8b
 ((
uöt16_t
)0x0000Ë

	)

193 
	#DCMI_ExãndedD©aMode_10b
 ((
uöt16_t
)0x0400Ë

	)

194 
	#DCMI_ExãndedD©aMode_12b
 ((
uöt16_t
)0x0800Ë

	)

195 
	#DCMI_ExãndedD©aMode_14b
 ((
uöt16_t
)0x0C00Ë

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAË=
DCMI_ExãndedD©aMode_8b
Ë|| \

	)

197 ((
DATA
Ë=
DCMI_ExãndedD©aMode_10b
) ||\

198 ((
DATA
Ë=
DCMI_ExãndedD©aMode_12b
) ||\

199 ((
DATA
Ë=
DCMI_ExãndedD©aMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
uöt16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
uöt16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
uöt16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
uöt16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
uöt16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((ITË!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
Ë(((ITË=
DCMI_IT_FRAME
Ë|| \

	)

215 ((
IT
Ë=
DCMI_IT_OVF
) || \

216 ((
IT
Ë=
DCMI_IT_ERR
) || \

217 ((
IT
Ë=
DCMI_IT_VSYNC
) || \

218 ((
IT
Ë=
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
uöt16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
uöt16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
uöt16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
uöt16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
uöt16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
uöt16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
uöt16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
uöt16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
uöt16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
uöt16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
uöt16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
uöt16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
uöt16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
Ë(((FLAGË=
DCMI_FLAG_HSYNC
Ë|| \

	)

250 ((
FLAG
Ë=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
Ë=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
Ë=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
Ë=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
Ë=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
Ë=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
Ë=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
Ë=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
Ë=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
Ë=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
Ë=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
Ë=
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((FLAGË!0x0000))

	)

276 
DCMI_DeInô
();

279 
DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

280 
DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

281 
DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
);

282 
DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

283 
DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
);

284 
DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

287 
DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

288 
DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

289 
uöt32_t
 
DCMI_RódD©a
();

292 
DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

293 
FœgSètus
 
DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
);

294 
DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
);

295 
ITSètus
 
DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
);

296 
DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
);

298 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dfsdm.h

30 #i‚de‡
__STM32F4XX_DFSDM_H


31 
	#__STM32F4XX_DFSDM_H


	)

33 #ifde‡
__˝lu•lus


37 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

39 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DFSDM_I¡îÁ˚
;

59 
uöt32_t
 
DFSDM_Clock
;

62 
uöt32_t
 
DFSDM_I≈ut
;

65 
uöt32_t
 
DFSDM_Redúe˘i⁄
;

68 
uöt32_t
 
DFSDM_PackögMode
;

71 
uöt32_t
 
DFSDM_D©aRightShi·
;

74 
uöt32_t
 
DFSDM_Off£t
;

77 
uöt32_t
 
DFSDM_CLKAb£n˚Dëe˘‹
;

80 
uöt32_t
 
DFSDM_Sh‹tCúcuôDëe˘‹
;

82 }
	tDFSDM_Tøns˚ivîInôTy≥Def
;

89 
uöt32_t
 
	mDFSDM_SöcOrdî
;

92 
uöt32_t
 
	mDFSDM_FûãrOvîßm∂ögR©io
;

95 
uöt32_t
 
	mDFSDM_I¡egøt‹Ovîßm∂ögR©io
;

97 }
	tDFSDM_FûãrInôTy≥Def
;

103 
	#DFSDM_I¡îÁ˚_SPI_RisögEdge
 ((
uöt32_t
)0x00000000Ë

	)

104 
	#DFSDM_I¡îÁ˚_SPI_FÆlögEdge
 ((
uöt32_t
)0x00000001Ë

	)

105 
	#DFSDM_I¡îÁ˚_M™che°î1
 ((
uöt32_t
)0x00000002Ë

	)

106 
	#DFSDM_I¡îÁ˚_M™che°î2
 ((
uöt32_t
)0x00000003Ë

	)

108 
	#IS_DFSDM_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
DFSDM_I¡îÁ˚_SPI_RisögEdge
Ë|| \

	)

109 ((
	gINTERFACE
Ë=
DFSDM_I¡îÁ˚_SPI_FÆlögEdge
) || \

110 ((
INTERFACE
Ë=
DFSDM_I¡îÁ˚_M™che°î1
) || \

111 ((
INTERFACE
Ë=
DFSDM_I¡îÁ˚_M™che°î2
))

119 
	#DFSDM_Clock_Exã∫Æ
 ((
uöt32_t
)0x00000000Ë

	)

120 
	#DFSDM_Clock_I¡î«l
 ((
uöt32_t
)0x00000004Ë

	)

121 
	#DFSDM_Clock_I¡î«lDiv2_Mode1
 ((
uöt32_t
)0x00000008Ë

	)

123 
	#DFSDM_Clock_I¡î«lDiv2_Mode2
 ((
uöt32_t
)0x0000000CË

	)

126 
	#IS_DFSDM_CLOCK
(
CLOCK
Ë(((CLOCKË=
DFSDM_Clock_Exã∫Æ
Ë|| \

	)

127 ((
CLOCK
Ë=
DFSDM_Clock_I¡î«l
) || \

128 ((
CLOCK
Ë=
DFSDM_Clock_I¡î«lDiv2_Mode1
) || \

129 ((
CLOCK
Ë=
DFSDM_Clock_I¡î«lDiv2_Mode2
))

137 
	#DFSDM_I≈ut_Exã∫Æ
 ((
uöt32_t
)0x00000000Ë

	)

138 
	#DFSDM_I≈ut_ADC
 ((
uöt32_t
)0x00001000Ë

	)

139 
	#DFSDM_I≈ut_I¡î«l
 ((
uöt32_t
)0x00002000Ë

	)

142 
	#IS_DFSDM_I≈ut_MODE
(
INPUT
Ë(((INPUTË=
DFSDM_I≈ut_Exã∫Æ
Ë|| \

	)

143 ((
INPUT
Ë=
DFSDM_I≈ut_ADC
) || \

144 ((
INPUT
Ë=
DFSDM_I≈ut_I¡î«l
))

152 
	#DFSDM_Redúe˘i⁄_DißbÀd
 ((
uöt32_t
)0x00000000Ë

	)

153 
	#DFSDM_Redúe˘i⁄_E«bÀd
 
DFSDM_CHCFGR1_CHINSEL


	)

155 
	#IS_DFSDM_Redúe˘i⁄_STATE
(
STATE
Ë(((STATEË=
DFSDM_Redúe˘i⁄_DißbÀd
Ë|| \

	)

156 ((
STATE
Ë=
DFSDM_Redúe˘i⁄_E«bÀd
))

164 
	#DFSDM_PackögMode_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

165 
	#DFSDM_PackögMode_I¡îÀaved
 ((
uöt32_t
)0x00004000Ë

	)

168 
	#DFSDM_PackögMode_DuÆ
 ((
uöt32_t
)0x00008000Ë

	)

172 
	#IS_DFSDM_PACK_MODE
(
MODE
Ë(((MODEË=
DFSDM_PackögMode_Sènd¨d
Ë|| \

	)

173 ((
MODE
Ë=
DFSDM_PackögMode_I¡îÀaved
) || \

174 ((
MODE
Ë=
DFSDM_PackögMode_DuÆ
))

182 
	#DFSDM_CLKAb£n˚Dëe˘‹_E«bÀ
 
DFSDM_CHCFGR1_CKABEN


	)

183 
	#DFSDM_CLKAb£n˚Dëe˘‹_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

185 
	#IS_DFSDM_CLK_DETECTOR_STATE
(
STATE
Ë(((STATEË=
DFSDM_CLKAb£n˚Dëe˘‹_E«bÀ
Ë|| \

	)

186 ((
STATE
Ë=
DFSDM_CLKAb£n˚Dëe˘‹_DißbÀ
))

194 
	#DFSDM_Sh‹tCúcuôDëe˘‹_E«bÀ
 
DFSDM_CHCFGR1_SCDEN


	)

195 
	#DFSDM_Sh‹tCúcuôDëe˘‹_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

197 
	#IS_DFSDM_SC_DETECTOR_STATE
(
STATE
Ë(((STATEË=
DFSDM_Sh‹tCúcuôDëe˘‹_E«bÀ
Ë|| \

	)

198 ((
STATE
Ë=
DFSDM_Sh‹tCúcuôDëe˘‹_DißbÀ
))

206 
	#DFSDM_SöcOrdî_Fa°Söc
 ((
uöt32_t
)0x00000000Ë

	)

207 
	#DFSDM_SöcOrdî_Söc1
 ((
uöt32_t
)0x20000000Ë

	)

208 
	#DFSDM_SöcOrdî_Söc2
 ((
uöt32_t
)0x40000000Ë

	)

209 
	#DFSDM_SöcOrdî_Söc3
 ((
uöt32_t
)0x60000000Ë

	)

210 
	#DFSDM_SöcOrdî_Söc4
 ((
uöt32_t
)0x80000000Ë

	)

211 
	#DFSDM_SöcOrdî_Söc5
 ((
uöt32_t
)0xA0000000Ë

	)

213 
	#IS_DFSDM_SINC_ORDER
(
ORDER
Ë(((ORDERË=
DFSDM_SöcOrdî_Fa°Söc
Ë|| \

	)

214 ((
ORDER
Ë=
DFSDM_SöcOrdî_Söc1
) || \

215 ((
ORDER
Ë=
DFSDM_SöcOrdî_Söc2
) || \

216 ((
ORDER
Ë=
DFSDM_SöcOrdî_Söc3
) || \

217 ((
ORDER
Ë=
DFSDM_SöcOrdî_Söc4
) || \

218 ((
ORDER
Ë=
DFSDM_SöcOrdî_Söc5
))

226 
	#DFSDM_SCDBªak_0
 ((
uöt32_t
)0x00001000Ë

	)

227 
	#DFSDM_SCDBªak_1
 ((
uöt32_t
)0x00002000Ë

	)

228 
	#DFSDM_SCDBªak_2
 ((
uöt32_t
)0x00004000Ë

	)

229 
	#DFSDM_SCDBªak_3
 ((
uöt32_t
)0x00008000Ë

	)

231 
	#IS_DFSDM_SCD_BREAK_SIGNAL
(
RANK
Ë(((RANKË=
DFSDM_SCDBªak_0
Ë|| \

	)

232 ((
RANK
Ë=
DFSDM_SCDBªak_1
) || \

233 ((
RANK
Ë=
DFSDM_SCDBªak_2
) || \

234 ((
RANK
Ë=
DFSDM_SCDBªak_3
))

242 
	#DFSDM_AWDSöcOrdî_Fa°
 ((
uöt32_t
)0x00000000Ë

	)

243 
	#DFSDM_AWDSöcOrdî_Söc1
 ((
uöt32_t
)0x00400000Ë

	)

244 
	#DFSDM_AWDSöcOrdî_Söc2
 ((
uöt32_t
)0x00800000Ë

	)

245 
	#DFSDM_AWDSöcOrdî_Söc3
 ((
uöt32_t
)0x00C00000Ë

	)

247 
	#IS_DFSDM_AWD_SINC_ORDER
(
ORDER
Ë(((ORDERË=
DFSDM_AWDSöcOrdî_Fa°
Ë|| \

	)

248 ((
ORDER
Ë=
DFSDM_AWDSöcOrdî_Söc1
) || \

249 ((
ORDER
Ë=
DFSDM_AWDSöcOrdî_Söc2
) || \

250 ((
ORDER
Ë=
DFSDM_AWDSöcOrdî_Söc3
))

258 
	#DFSDM_AWDCh™√l0
 ((
uöt32_t
)0x00010000Ë

	)

259 
	#DFSDM_AWDCh™√l1
 ((
uöt32_t
)0x00020000Ë

	)

260 
	#DFSDM_AWDCh™√l2
 ((
uöt32_t
)0x00040000Ë

	)

261 
	#DFSDM_AWDCh™√l3
 ((
uöt32_t
)0x00080000Ë

	)

262 
	#DFSDM_AWDCh™√l4
 ((
uöt32_t
)0x00100000Ë

	)

263 
	#DFSDM_AWDCh™√l5
 ((
uöt32_t
)0x00200000Ë

	)

264 
	#DFSDM_AWDCh™√l6
 ((
uöt32_t
)0x00400000Ë

	)

265 
	#DFSDM_AWDCh™√l7
 ((
uöt32_t
)0x00800000Ë

	)

267 
	#IS_DFSDM_AWD_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DFSDM_AWDCh™√l0
Ë|| \

	)

268 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l1
) || \

269 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l2
) || \

270 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l3
) || \

271 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l4
) || \

272 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l5
) || \

273 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l6
) || \

274 ((
CHANNEL
Ë=
DFSDM_AWDCh™√l7
))

282 
	#DFSDM_Thªshﬁd_Low
 ((
uöt8_t
)0x00Ë

	)

283 
	#DFSDM_Thªshﬁd_High
 ((
uöt8_t
)0x08Ë

	)

285 
	#IS_DFSDM_Thªshﬁd
(
THR
Ë(((THRË=
DFSDM_Thªshﬁd_Low
Ë|| \

	)

286 ((
THR
Ë=
DFSDM_Thªshﬁd_High
))

294 
	#DFSDM_AWDFa°Mode_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

295 
	#DFSDM_AWDFa°Mode_E«bÀ
 ((
uöt32_t
)0x40000000Ë

	)

297 
	#IS_DFSDM_AWD_MODE
(
MODE
Ë(((MODEË=
DFSDM_AWDFa°Mode_DißbÀ
Ë|| \

	)

298 ((
MODE
Ë=
DFSDM_AWDFa°Mode_E«bÀ
))

306 
	#DFSDM_ClkOutSour˚_SysClock
 ((
uöt32_t
)0x00000000Ë

	)

307 
	#DFSDM_ClkOutSour˚_AudioClock
 
DFSDM_CHCFGR1_CKOUTSRC


	)

309 
	#IS_DFSDM_CLOCK_OUT_SOURCE
(
SRC
Ë(((SRCË=
DFSDM_ClkOutSour˚_SysClock
Ë|| \

	)

310 ((
SRC
Ë=
DFSDM_ClkOutSour˚_AudioClock
))

318 
	#DFSDM_DMAC⁄vîsi⁄Mode_Reguœr
 ((
uöt32_t
)0x00000010Ë

	)

319 
	#DFSDM_DMAC⁄vîsi⁄Mode_Inje˘ed
 ((
uöt32_t
)0x00000000Ë

	)

321 
	#IS_DFSDM_CONVERSION_MODE
(
MODE
Ë(((MODEË=
DFSDM_DMAC⁄vîsi⁄Mode_Reguœr
Ë|| \

	)

322 ((
MODE
Ë=
DFSDM_DMAC⁄vîsi⁄Mode_Inje˘ed
))

330 
	#DFSDM_ExåemCh™√l0
 ((
uöt32_t
)0x00000100Ë

	)

331 
	#DFSDM_ExåemCh™√l1
 ((
uöt32_t
)0x00000200Ë

	)

332 
	#DFSDM_ExåemCh™√l2
 ((
uöt32_t
)0x00000400Ë

	)

333 
	#DFSDM_ExåemCh™√l3
 ((
uöt32_t
)0x00000800Ë

	)

334 
	#DFSDM_ExåemCh™√l4
 ((
uöt32_t
)0x00001000Ë

	)

335 
	#DFSDM_ExåemCh™√l5
 ((
uöt32_t
)0x00002000Ë

	)

336 
	#DFSDM_ExåemCh™√l6
 ((
uöt32_t
)0x00004000Ë

	)

337 
	#DFSDM_ExåemCh™√l7
 ((
uöt32_t
)0x00008000Ë

	)

339 
	#IS_DFSDM_EXTREM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DFSDM_ExåemCh™√l0
Ë|| \

	)

340 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l1
) || \

341 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l2
) || \

342 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l3
) || \

343 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l4
) || \

344 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l5
) || \

345 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l6
) || \

346 ((
CHANNEL
Ë=
DFSDM_ExåemCh™√l7
))

354 
	#DFSDM_Inje˘edCh™√l0
 ((
uöt32_t
)0x00000001Ë

	)

355 
	#DFSDM_Inje˘edCh™√l1
 ((
uöt32_t
)0x00000002Ë

	)

356 
	#DFSDM_Inje˘edCh™√l2
 ((
uöt32_t
)0x00000004Ë

	)

357 
	#DFSDM_Inje˘edCh™√l3
 ((
uöt32_t
)0x00000008Ë

	)

358 
	#DFSDM_Inje˘edCh™√l4
 ((
uöt32_t
)0x00000010Ë

	)

359 
	#DFSDM_Inje˘edCh™√l5
 ((
uöt32_t
)0x00000020Ë

	)

360 
	#DFSDM_Inje˘edCh™√l6
 ((
uöt32_t
)0x00000040Ë

	)

361 
	#DFSDM_Inje˘edCh™√l7
 ((
uöt32_t
)0x00000080Ë

	)

363 
	#IS_DFSDM_INJECT_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DFSDM_Inje˘edCh™√l0
Ë|| \

	)

364 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l1
) || \

365 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l2
) || \

366 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l3
) || \

367 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l4
) || \

368 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l5
) || \

369 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l6
) || \

370 ((
CHANNEL
Ë=
DFSDM_Inje˘edCh™√l7
))

378 
	#DFSDM_ReguœrCh™√l0
 ((
uöt32_t
)0x00000000Ë

	)

379 
	#DFSDM_ReguœrCh™√l1
 ((
uöt32_t
)0x01000000Ë

	)

380 
	#DFSDM_ReguœrCh™√l2
 ((
uöt32_t
)0x02000000Ë

	)

381 
	#DFSDM_ReguœrCh™√l3
 ((
uöt32_t
)0x03000000Ë

	)

382 
	#DFSDM_ReguœrCh™√l4
 ((
uöt32_t
)0x04000000Ë

	)

383 
	#DFSDM_ReguœrCh™√l5
 ((
uöt32_t
)0x05000000Ë

	)

384 
	#DFSDM_ReguœrCh™√l6
 ((
uöt32_t
)0x06000000Ë

	)

385 
	#DFSDM_ReguœrCh™√l7
 ((
uöt32_t
)0x07000000Ë

	)

387 
	#IS_DFSDM_REGULAR_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DFSDM_ReguœrCh™√l0
Ë|| \

	)

388 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l1
) || \

389 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l2
) || \

390 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l3
) || \

391 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l4
) || \

392 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l5
) || \

393 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l6
) || \

394 ((
CHANNEL
Ë=
DFSDM_ReguœrCh™√l7
))

402 
	#DFSDM_Triggî_TIM1_TRGO
 ((
uöt32_t
)0x00000000Ë

	)

403 
	#DFSDM_Triggî_TIM1_TRGO2
 ((
uöt32_t
)0x00000100Ë

	)

404 
	#DFSDM_Triggî_TIM8_TRGO
 ((
uöt32_t
)0x00000200Ë

	)

405 
	#DFSDM_Triggî_TIM8_TRGO2
 ((
uöt32_t
)0x00000300Ë

	)

406 
	#DFSDM_Triggî_TIM3_TRGO
 ((
uöt32_t
)0x00000300Ë

	)

407 
	#DFSDM_Triggî_TIM4_TRGO
 ((
uöt32_t
)0x00000400Ë

	)

408 
	#DFSDM_Triggî_TIM16_OC1
 ((
uöt32_t
)0x00000400Ë

	)

409 
	#DFSDM_Triggî_TIM6_TRGO
 ((
uöt32_t
)0x00000500Ë

	)

410 
	#DFSDM_Triggî_TIM7_TRGO
 ((
uöt32_t
)0x00000500Ë

	)

411 
	#DFSDM_Triggî_EXTI11
 ((
uöt32_t
)0x00000600Ë

	)

412 
	#DFSDM_Triggî_EXTI15
 ((
uöt32_t
)0x00000700Ë

	)

414 
	#IS_DFSDM0_INJ_TRIGGER
(
TRIG
Ë(((TRIGË=
DFSDM_Triggî_TIM1_TRGO
Ë|| \

	)

415 ((
TRIG
Ë=
DFSDM_Triggî_TIM1_TRGO2
) || \

416 ((
TRIG
Ë=
DFSDM_Triggî_TIM8_TRGO
) || \

417 ((
TRIG
Ë=
DFSDM_Triggî_TIM8_TRGO2
) || \

418 ((
TRIG
Ë=
DFSDM_Triggî_TIM4_TRGO
) || \

419 ((
TRIG
Ë=
DFSDM_Triggî_TIM6_TRGO
) || \

420 ((
TRIG
Ë=
DFSDM_Triggî_TIM7_TRGO
) || \

421 ((
TRIG
Ë=
DFSDM_Triggî_EXTI15
) || \

422 ((
TRIG
Ë=
DFSDM_Triggî_TIM3_TRGO
) || \

423 ((
TRIG
Ë=
DFSDM_Triggî_TIM16_OC1
) || \

424 ((
TRIG
Ë=
DFSDM_Triggî_EXTI11
))

426 
	#IS_DFSDM1_INJ_TRIGGER
(
TRIG
Ë
	`IS_DFSDM0_INJ_TRIGGER
(TRIG)

	)

434 
	#DFSDM_TriggîEdge_DißbÀd
 ((
uöt32_t
)0x00000000Ë

	)

435 
	#DFSDM_TriggîEdge_Risög
 ((
uöt32_t
)0x00002000Ë

	)

436 
	#DFSDM_TriggîEdge_FÆlög
 ((
uöt32_t
)0x00004000Ë

	)

437 
	#DFSDM_TriggîEdge_BŸhEdges
 ((
uöt32_t
)0x00006000Ë

	)

439 
	#IS_DFSDM_TRIGGER_EDGE
(
EDGE
Ë(((EDGEË=
DFSDM_TriggîEdge_DißbÀd
Ë|| \

	)

440 ((
EDGE
Ë=
DFSDM_TriggîEdge_Risög
) || \

441 ((
EDGE
Ë=
DFSDM_TriggîEdge_FÆlög
) || \

442 ((
EDGE
Ë=
DFSDM_TriggîEdge_BŸhEdges
))

450 
	#DFSDM_Inje˘C⁄vMode_SögÀ
 ((
uöt32_t
)0x00000000Ë

	)

451 
	#DFSDM_Inje˘C⁄vMode_Sˇn
 ((
uöt32_t
)0x00000010Ë

	)

453 
	#IS_DFSDM_INJ_CONV_MODE
(
MODE
Ë(((MODEË=
DFSDM_Inje˘C⁄vMode_SögÀ
Ë|| \

	)

454 ((
MODE
Ë=
DFSDM_Inje˘C⁄vMode_Sˇn
))

462 
	#DFSDM_IT_JEOC
 
DFSDM_FLTCR2_JEOCIE


	)

463 
	#DFSDM_IT_REOC
 
DFSDM_FLTCR2_REOCIE


	)

464 
	#DFSDM_IT_JOVR
 
DFSDM_FLTCR2_JOVRIE


	)

465 
	#DFSDM_IT_ROVR
 
DFSDM_FLTCR2_ROVRIE


	)

466 
	#DFSDM_IT_AWD
 
DFSDM_FLTCR2_AWDIE


	)

467 
	#DFSDM_IT_SCD
 
DFSDM_FLTCR2_SCDIE


	)

468 
	#DFSDM_IT_CKAB
 
DFSDM_FLTCR2_CKABIE


	)

470 
	#IS_DFSDM_IT
(
IT
Ë(((ITË=
DFSDM_IT_JEOC
Ë|| \

	)

471 ((
IT
Ë=
DFSDM_IT_REOC
) || \

472 ((
IT
Ë=
DFSDM_IT_JOVR
) || \

473 ((
IT
Ë=
DFSDM_IT_ROVR
) || \

474 ((
IT
Ë=
DFSDM_IT_AWD
) || \

475 ((
IT
Ë=
DFSDM_IT_SCD
) || \

476 ((
IT
Ë=
DFSDM_IT_CKAB
))

484 
	#DFSDM_FLAG_JEOC
 
DFSDM_FLTISR_JEOCF


	)

485 
	#DFSDM_FLAG_REOC
 
DFSDM_FLTISR_REOCF


	)

486 
	#DFSDM_FLAG_JOVR
 
DFSDM_FLTISR_JOVRF


	)

487 
	#DFSDM_FLAG_ROVR
 
DFSDM_FLTISR_ROVRF


	)

488 
	#DFSDM_FLAG_AWD
 
DFSDM_FLTISR_AWDF


	)

489 
	#DFSDM_FLAG_JCIP
 
DFSDM_FLTISR_JCIP


	)

490 
	#DFSDM_FLAG_RCIP
 
DFSDM_FLTISR_RCIP


	)

492 
	#IS_DFSDM_FLAG
(
FLAG
Ë(((FLAGË=
DFSDM_FLAG_JEOC
Ë|| \

	)

493 ((
FLAG
Ë=
DFSDM_FLAG_REOC
) || \

494 ((
FLAG
Ë=
DFSDM_FLAG_JOVR
) || \

495 ((
FLAG
Ë=
DFSDM_FLAG_ROVR
) || \

496 ((
FLAG
Ë=
DFSDM_FLAG_AWD
) || \

497 ((
FLAG
Ë=
DFSDM_FLAG_JCIP
) || \

498 ((
FLAG
Ë=
DFSDM_FLAG_RCIP
))

506 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l0
 ((
uöt32_t
)0x00010000)

	)

507 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l1
 ((
uöt32_t
)0x00020000)

	)

508 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l2
 ((
uöt32_t
)0x00040000)

	)

509 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l3
 ((
uöt32_t
)0x00080000)

	)

510 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l4
 ((
uöt32_t
)0x00100000)

	)

511 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l5
 ((
uöt32_t
)0x00200000)

	)

512 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l6
 ((
uöt32_t
)0x00400000)

	)

513 
	#DFSDM_FLAG_CLKAb£n˚_Ch™√l7
 ((
uöt32_t
)0x00800000)

	)

515 
	#IS_DFSDM_CLK_ABS_FLAG
(
FLAG
Ë(((FLAGË=
DFSDM_FLAG_CLKAb£n˚_Ch™√l0
Ë|| \

	)

516 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l1
) || \

517 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l2
) || \

518 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l3
) || \

519 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l4
) || \

520 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l5
) || \

521 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l6
) || \

522 ((
FLAG
Ë=
DFSDM_FLAG_CLKAb£n˚_Ch™√l7
))

530 
	#DFSDM_FLAG_SCD_Ch™√l0
 ((
uöt32_t
)0x01000000)

	)

531 
	#DFSDM_FLAG_SCD_Ch™√l1
 ((
uöt32_t
)0x02000000)

	)

532 
	#DFSDM_FLAG_SCD_Ch™√l2
 ((
uöt32_t
)0x04000000)

	)

533 
	#DFSDM_FLAG_SCD_Ch™√l3
 ((
uöt32_t
)0x08000000)

	)

534 
	#DFSDM_FLAG_SCD_Ch™√l4
 ((
uöt32_t
)0x10000000)

	)

535 
	#DFSDM_FLAG_SCD_Ch™√l5
 ((
uöt32_t
)0x20000000)

	)

536 
	#DFSDM_FLAG_SCD_Ch™√l6
 ((
uöt32_t
)0x40000000)

	)

537 
	#DFSDM_FLAG_SCD_Ch™√l7
 ((
uöt32_t
)0x80000000)

	)

539 
	#IS_DFSDM_SCD_FLAG
(
FLAG
Ë(((FLAGË=
DFSDM_FLAG_SCD_Ch™√l0
Ë|| \

	)

540 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l1
) || \

541 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l2
) || \

542 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l3
) || \

543 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l4
) || \

544 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l5
) || \

545 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l6
) || \

546 ((
FLAG
Ë=
DFSDM_FLAG_SCD_Ch™√l7
))

554 
	#DFSDM_CLEARF_JOVR
 
DFSDM_FLTICR_CLRJOVRF


	)

555 
	#DFSDM_CLEARF_ROVR
 
DFSDM_FLTICR_CLRROVRF


	)

557 
	#IS_DFSDM_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
DFSDM_CLEARF_JOVR
Ë|| \

	)

558 ((
FLAG
Ë=
DFSDM_CLEARF_ROVR
))

566 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l0
 ((
uöt32_t
)0x00010000)

	)

567 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l1
 ((
uöt32_t
)0x00020000)

	)

568 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l2
 ((
uöt32_t
)0x00040000)

	)

569 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l3
 ((
uöt32_t
)0x00080000)

	)

570 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l4
 ((
uöt32_t
)0x00100000)

	)

571 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l5
 ((
uöt32_t
)0x00200000)

	)

572 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l6
 ((
uöt32_t
)0x00400000)

	)

573 
	#DFSDM_CLEARF_CLKAb£n˚_Ch™√l7
 ((
uöt32_t
)0x00800000)

	)

575 
	#IS_DFSDM_CLK_ABS_CLEARF
(
FLAG
Ë(((FLAGË=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l0
Ë|| \

	)

576 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l1
) || \

577 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l2
) || \

578 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l3
) || \

579 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l4
) || \

580 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l5
) || \

581 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l6
) || \

582 ((
FLAG
Ë=
DFSDM_CLEARF_CLKAb£n˚_Ch™√l7
))

590 
	#DFSDM_CLEARF_SCD_Ch™√l0
 ((
uöt32_t
)0x01000000)

	)

591 
	#DFSDM_CLEARF_SCD_Ch™√l1
 ((
uöt32_t
)0x02000000)

	)

592 
	#DFSDM_CLEARF_SCD_Ch™√l2
 ((
uöt32_t
)0x04000000)

	)

593 
	#DFSDM_CLEARF_SCD_Ch™√l3
 ((
uöt32_t
)0x08000000)

	)

594 
	#DFSDM_CLEARF_SCD_Ch™√l4
 ((
uöt32_t
)0x10000000)

	)

595 
	#DFSDM_CLEARF_SCD_Ch™√l5
 ((
uöt32_t
)0x20000000)

	)

596 
	#DFSDM_CLEARF_SCD_Ch™√l6
 ((
uöt32_t
)0x40000000)

	)

597 
	#DFSDM_CLEARF_SCD_Ch™√l7
 ((
uöt32_t
)0x80000000)

	)

599 
	#IS_DFSDM_SCD_CHANNEL_FLAG
(
FLAG
Ë(((FLAGË=
DFSDM_CLEARF_SCD_Ch™√l0
Ë|| \

	)

600 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l1
) || \

601 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l2
) || \

602 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l3
) || \

603 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l4
) || \

604 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l5
) || \

605 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l6
) || \

606 ((
FLAG
Ë=
DFSDM_CLEARF_SCD_Ch™√l7
))

614 
	#DFSDM_IT_CLKAb£n˚_Ch™√l0
 ((
uöt32_t
)0x00010000)

	)

615 
	#DFSDM_IT_CLKAb£n˚_Ch™√l1
 ((
uöt32_t
)0x00020000)

	)

616 
	#DFSDM_IT_CLKAb£n˚_Ch™√l2
 ((
uöt32_t
)0x00040000)

	)

617 
	#DFSDM_IT_CLKAb£n˚_Ch™√l3
 ((
uöt32_t
)0x00080000)

	)

618 
	#DFSDM_IT_CLKAb£n˚_Ch™√l4
 ((
uöt32_t
)0x00100000)

	)

619 
	#DFSDM_IT_CLKAb£n˚_Ch™√l5
 ((
uöt32_t
)0x00200000)

	)

620 
	#DFSDM_IT_CLKAb£n˚_Ch™√l6
 ((
uöt32_t
)0x00400000)

	)

621 
	#DFSDM_IT_CLKAb£n˚_Ch™√l7
 ((
uöt32_t
)0x00800000)

	)

623 
	#IS_DFSDM_CLK_ABS_IT
(
IT
Ë(((ITË=
DFSDM_IT_CLKAb£n˚_Ch™√l0
Ë|| \

	)

624 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l1
) || \

625 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l2
) || \

626 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l3
) || \

627 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l4
) || \

628 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l5
) || \

629 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l6
) || \

630 ((
IT
Ë=
DFSDM_IT_CLKAb£n˚_Ch™√l7
))

638 
	#DFSDM_IT_SCD_Ch™√l0
 ((
uöt32_t
)0x01000000)

	)

639 
	#DFSDM_IT_SCD_Ch™√l1
 ((
uöt32_t
)0x02000000)

	)

640 
	#DFSDM_IT_SCD_Ch™√l2
 ((
uöt32_t
)0x04000000)

	)

641 
	#DFSDM_IT_SCD_Ch™√l3
 ((
uöt32_t
)0x08000000)

	)

642 
	#DFSDM_IT_SCD_Ch™√l4
 ((
uöt32_t
)0x10000000)

	)

643 
	#DFSDM_IT_SCD_Ch™√l5
 ((
uöt32_t
)0x20000000)

	)

644 
	#DFSDM_IT_SCD_Ch™√l6
 ((
uöt32_t
)0x40000000)

	)

645 
	#DFSDM_IT_SCD_Ch™√l7
 ((
uöt32_t
)0x80000000)

	)

647 
	#IS_DFSDM_SCD_IT
(
IT
Ë(((ITË=
DFSDM_IT_SCD_Ch™√l0
Ë|| \

	)

648 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l1
) || \

649 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l2
) || \

650 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l3
) || \

651 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l4
) || \

652 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l5
) || \

653 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l6
) || \

654 ((
IT
Ë=
DFSDM_IT_SCD_Ch™√l7
))

659 
	#IS_DFSDM_DATA_RIGHT_BIT_SHIFT
(
SHIFT
Ë((SHIFTË< 0x20 )

	)

661 
	#IS_DFSDM_OFFSET
(
OFFSET
Ë((OFFSETË< 0x01000000 )

	)

663 #i‡
deföed
(
STM32F413_423xx
)

664 
	#IS_DFSDM_ALL_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DFSDM1_Ch™√l0
Ë|| \

	)

665 ((
CHANNEL
Ë=
DFSDM1_Ch™√l1
) || \

666 ((
CHANNEL
Ë=
DFSDM1_Ch™√l2
) || \

667 ((
CHANNEL
Ë=
DFSDM1_Ch™√l3
) || \

668 ((
CHANNEL
Ë=
DFSDM2_Ch™√l0
) || \

669 ((
CHANNEL
Ë=
DFSDM2_Ch™√l1
) || \

670 ((
CHANNEL
Ë=
DFSDM2_Ch™√l2
) || \

671 ((
CHANNEL
Ë=
DFSDM2_Ch™√l3
) || \

672 ((
CHANNEL
Ë=
DFSDM2_Ch™√l4
) || \

673 ((
CHANNEL
Ë=
DFSDM2_Ch™√l5
) || \

674 ((
CHANNEL
Ë=
DFSDM2_Ch™√l6
) || \

675 ((
CHANNEL
Ë=
DFSDM2_Ch™√l7
))

677 
	#IS_DFSDM_ALL_FILTER
(
FILTER
Ë(((FILTERË=
DFSDM1_0
Ë|| \

	)

678 ((
FILTER
Ë=
DFSDM1_1
) || \

679 ((
FILTER
Ë=
DFSDM2_0
) || \

680 ((
FILTER
Ë=
DFSDM2_1
) || \

681 ((
FILTER
Ë=
DFSDM2_2
) || \

682 ((
FILTER
Ë=
DFSDM2_3
))

684 
	#IS_DFSDM_SYNC_FILTER
(
FILTER
Ë(((FILTERË=
DFSDM1_0
Ë|| \

	)

685 ((
FILTER
Ë=
DFSDM1_1
) || \

686 ((
FILTER
Ë=
DFSDM2_0
) || \

687 ((
FILTER
Ë=
DFSDM2_1
) || \

688 ((
FILTER
Ë=
DFSDM2_2
) || \

689 ((
FILTER
Ë=
DFSDM2_3
))

691 
	#IS_DFSDM_ALL_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DFSDM1_Ch™√l0
Ë|| \

	)

692 ((
CHANNEL
Ë=
DFSDM1_Ch™√l1
) || \

693 ((
CHANNEL
Ë=
DFSDM1_Ch™√l2
) || \

694 ((
CHANNEL
Ë=
DFSDM1_Ch™√l3
))

696 
	#IS_DFSDM_ALL_FILTER
(
FILTER
Ë(((FILTERË=
DFSDM1_0
Ë|| \

	)

697 ((
FILTER
Ë=
DFSDM1_1
))

699 
	#IS_DFSDM_SYNC_FILTER
(
FILTER
Ë(((FILTERË=
DFSDM1_0
Ë|| \

	)

700 ((
FILTER
Ë=
DFSDM1_1
))

706 
	#IS_DFSDM_SINC_OVRSMPL_RATIO
(
RATIO
Ë(((RATIOË< 0x401Ë&& ((RATIOË>0x001))

	)

708 
	#IS_DFSDM_INTG_OVRSMPL_RATIO
(
RATIO
Ë(((RATIOË< 0x101 ) && ((RATIOË>0x001))

	)

710 
	#IS_DFSDM_CLOCK_OUT_DIVIDER
(
DIVIDER
Ë((DIVIDERË< 0x101 )

	)

712 
	#IS_DFSDM_CSD_THRESHOLD_VALUE
(
VALUE
Ë((VALUEË< 256)

	)

714 
	#IS_DFSDM_AWD_OVRSMPL_RATIO
(
RATIO
Ë((RATIOË< 33Ë&& ((RATIOË>0x001)

	)

716 
	#IS_DFSDM_HIGH_THRESHOLD
(
VALUE
Ë((VALUEË< 0x1000000)

	)

717 
	#IS_DFSDM_LOW_THRESHOLD
(
VALUE
Ë((VALUEË< 0x1000000)

	)

726 
DFSDM_DeInô
();

727 
DFSDM_Tøns˚ivîInô
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
DFSDM_Tøns˚ivîInôTy≥Def
* 
DFSDM_Tøns˚ivîInôSåu˘
);

728 
DFSDM_Tøns˚ivîSåu˘Inô
(
DFSDM_Tøns˚ivîInôTy≥Def
* 
DFSDM_Tøns˚ivîInôSåu˘
);

729 
DFSDM_FûãrInô
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
DFSDM_FûãrInôTy≥Def
* 
DFSDM_FûãrInôSåu˘
);

730 
DFSDM_FûãrSåu˘Inô
(
DFSDM_FûãrInôTy≥Def
* 
DFSDM_FûãrInôSåu˘
);

733 #i‡
deföed
(
STM32F412xG
)

734 
DFSDM_Comm™d
(
Fun˘i⁄ÆSèã
 
NewSèã
);

736 
DFSDM_Cmd
(
uöt32_t
 
In°™˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

738 
DFSDM_Ch™√lCmd
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

739 
DFSDM_FûãrCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

740 #i‡
deföed
(
STM32F412xG
)

741 
DFSDM_C⁄figClkOuçutDividî
(
uöt32_t
 
DFSDM_ClkOutDivisi⁄
);

742 
DFSDM_C⁄figClkOuçutSour˚
(
uöt32_t
 
DFSDM_ClkOutSour˚
);

744 
DFSDM_C⁄figClkOuçutDividî
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_ClkOutDivisi⁄
);

745 
DFSDM_C⁄figClkOuçutSour˚
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_ClkOutSour˚
);

747 
DFSDM_Sñe˘Inje˘edC⁄vîsi⁄Mode
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_Inje˘C⁄vMode
);

748 
DFSDM_Sñe˘Inje˘edCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_Inje˘edCh™√lx
);

749 
DFSDM_Sñe˘ReguœrCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_ReguœrCh™√lx
);

750 
DFSDM_SèπSo·w¨eInje˘edC⁄vîsi⁄
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

751 
DFSDM_SèπSo·w¨eReguœrC⁄vîsi⁄
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

752 
DFSDM_Synchr⁄ousFûãr0Inje˘edSèπ
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

753 
DFSDM_Synchr⁄ousFûãr0ReguœrSèπ
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

754 
DFSDM_ReguœrC⁄töuousModeCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

755 
DFSDM_Inje˘edC⁄töuousModeCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

756 
DFSDM_Fa°ModeCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

757 
DFSDM_C⁄figInje˘edTriggî
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_Triggî
, uöt32_à
DFSDM_TriggîEdge
);

758 
DFSDM_C⁄figBRKSh‹tCúcuôDëe˘‹
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_SCDBªak_i
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

759 
DFSDM_C⁄figBRKA«logW©chDog
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_SCDBªak_i
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

760 
DFSDM_C⁄figSh‹tCúcuôThªshﬁd
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_SCDThªshﬁd
);

761 
DFSDM_C⁄figA«logW©chdog
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_AWDCh™√lx
, uöt32_à
DFSDM_AWDFa°Mode
);

762 
DFSDM_C⁄figAWDFûãr
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_AWDSöcOrdî
, uöt32_à
DFSDM_AWDSöcOvîSam∂eR©io
);

763 
uöt32_t
 
DFSDM_GëAWDC⁄vîsi⁄VÆue
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
);

764 
DFSDM_SëAWDThªshﬁd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_HighThªshﬁd
, uöt32_à
DFSDM_LowThªshﬁd
);

765 
DFSDM_Sñe˘ExåemesDëe˘‹Ch™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_ExåemCh™√lx
);

766 
öt32_t
 
DFSDM_GëReguœrC⁄vîsi⁄D©a
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

767 
öt32_t
 
DFSDM_GëInje˘edC⁄vîsi⁄D©a
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

768 
öt32_t
 
DFSDM_GëMaxVÆue
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

769 
öt32_t
 
DFSDM_GëMöVÆue
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

770 
öt32_t
 
DFSDM_GëMaxVÆueCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

771 
öt32_t
 
DFSDM_GëMöVÆueCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

772 
uöt32_t
 
DFSDM_GëC⁄vîsi⁄Time
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
);

773 
DFSDM_DMATøns„rC⁄fig
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_DMAC⁄vîsi⁄Mode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

775 
DFSDM_ITC⁄fig
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

776 #i‡
deföed
(
STM32F412xG
)

777 
DFSDM_ITClockAb£n˚Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

778 
DFSDM_ITSh‹tCúcuôDëe˘‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

780 
DFSDM_ITClockAb£n˚Cmd
(
uöt32_t
 
In°™˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

781 
DFSDM_ITSh‹tCúcuôDëe˘‹Cmd
(
uöt32_t
 
In°™˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

784 
FœgSètus
 
DFSDM_GëFœgSètus
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_FLAG
);

785 #i‡
deföed
(
STM32F412xG
)

786 
FœgSètus
 
DFSDM_GëClockAb£n˚FœgSètus
(
uöt32_t
 
DFSDM_FLAG_CLKAb£n˚
);

787 
FœgSètus
 
DFSDM_GëSh‹tCúcuôFœgSètus
(
uöt32_t
 
DFSDM_FLAG_SCD
);

789 
FœgSètus
 
DFSDM_GëClockAb£n˚FœgSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_FLAG_CLKAb£n˚
);

790 
FœgSètus
 
DFSDM_GëSh‹tCúcuôFœgSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_FLAG_SCD
);

792 
FœgSètus
 
DFSDM_GëW©chdogFœgSètus
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_AWDCh™√lx
, 
uöt8_t
 
DFSDM_Thªshﬁd
);

794 
DFSDM_CÀ¨Fœg
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_CLEARF
);

795 #i‡
deföed
(
STM32F412xG
)

796 
DFSDM_CÀ¨ClockAb£n˚Fœg
(
uöt32_t
 
DFSDM_CLEARF_CLKAb£n˚
);

797 
DFSDM_CÀ¨Sh‹tCúcuôFœg
(
uöt32_t
 
DFSDM_CLEARF_SCD
);

799 
DFSDM_CÀ¨ClockAb£n˚Fœg
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_CLEARF_CLKAb£n˚
);

800 
DFSDM_CÀ¨Sh‹tCúcuôFœg
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_CLEARF_SCD
);

802 
DFSDM_CÀ¨A«logW©chdogFœg
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_AWDCh™√lx
, 
uöt8_t
 
DFSDM_Thªshﬁd
);

804 
ITSètus
 
DFSDM_GëITSètus
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_IT
);

805 #i‡
deföed
(
STM32F412xG
)

806 
ITSètus
 
DFSDM_GëClockAb£n˚ITSètus
(
uöt32_t
 
DFSDM_IT_CLKAb£n˚
);

807 
ITSètus
 
DFSDM_GëSh‹tCúcuôITSètus
(
uöt32_t
 
DFSDM_IT_SCR
);

809 
ITSètus
 
DFSDM_GëClockAb£n˚ITSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_IT_CLKAb£n˚
);

810 
ITSètus
 
DFSDM_GëSh‹tCúcuôITSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_IT_SCR
);

815 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h

30 #i‚de‡
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DMA_Ch™√l
;

59 
uöt32_t
 
DMA_PîùhîÆBa£Addr
;

61 
uöt32_t
 
DMA_Mem‹y0Ba£Addr
;

65 
uöt32_t
 
DMA_DIR
;

69 
uöt32_t
 
DMA_Buf„rSize
;

73 
uöt32_t
 
DMA_PîùhîÆInc
;

76 
uöt32_t
 
DMA_Mem‹yInc
;

79 
uöt32_t
 
DMA_PîùhîÆD©aSize
;

82 
uöt32_t
 
DMA_Mem‹yD©aSize
;

85 
uöt32_t
 
DMA_Mode
;

90 
uöt32_t
 
DMA_Pri‹ôy
;

93 
uöt32_t
 
DMA_FIFOMode
;

98 
uöt32_t
 
DMA_FIFOThªshﬁd
;

101 
uöt32_t
 
DMA_Mem‹yBur°
;

106 
uöt32_t
 
DMA_PîùhîÆBur°
;

110 }
	tDMA_InôTy≥Def
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
DMA1_Såóm0
Ë|| \

	)

119 ((
PERIPH
Ë=
DMA1_Såóm1
) || \

120 ((
PERIPH
Ë=
DMA1_Såóm2
) || \

121 ((
PERIPH
Ë=
DMA1_Såóm3
) || \

122 ((
PERIPH
Ë=
DMA1_Såóm4
) || \

123 ((
PERIPH
Ë=
DMA1_Såóm5
) || \

124 ((
PERIPH
Ë=
DMA1_Såóm6
) || \

125 ((
PERIPH
Ë=
DMA1_Såóm7
) || \

126 ((
PERIPH
Ë=
DMA2_Såóm0
) || \

127 ((
PERIPH
Ë=
DMA2_Såóm1
) || \

128 ((
PERIPH
Ë=
DMA2_Såóm2
) || \

129 ((
PERIPH
Ë=
DMA2_Såóm3
) || \

130 ((
PERIPH
Ë=
DMA2_Såóm4
) || \

131 ((
PERIPH
Ë=
DMA2_Såóm5
) || \

132 ((
PERIPH
Ë=
DMA2_Såóm6
) || \

133 ((
PERIPH
Ë=
DMA2_Såóm7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
Ë(((CONTROLLERË=
DMA1
Ë|| \

	)

136 ((
CONTROLLER
Ë=
DMA2
))

141 
	#DMA_Ch™√l_0
 ((
uöt32_t
)0x00000000)

	)

142 
	#DMA_Ch™√l_1
 ((
uöt32_t
)0x02000000)

	)

143 
	#DMA_Ch™√l_2
 ((
uöt32_t
)0x04000000)

	)

144 
	#DMA_Ch™√l_3
 ((
uöt32_t
)0x06000000)

	)

145 
	#DMA_Ch™√l_4
 ((
uöt32_t
)0x08000000)

	)

146 
	#DMA_Ch™√l_5
 ((
uöt32_t
)0x0A000000)

	)

147 
	#DMA_Ch™√l_6
 ((
uöt32_t
)0x0C000000)

	)

148 
	#DMA_Ch™√l_7
 ((
uöt32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DMA_Ch™√l_0
Ë|| \

	)

151 ((
CHANNEL
Ë=
DMA_Ch™√l_1
) || \

152 ((
CHANNEL
Ë=
DMA_Ch™√l_2
) || \

153 ((
CHANNEL
Ë=
DMA_Ch™√l_3
) || \

154 ((
CHANNEL
Ë=
DMA_Ch™√l_4
) || \

155 ((
CHANNEL
Ë=
DMA_Ch™√l_5
) || \

156 ((
CHANNEL
Ë=
DMA_Ch™√l_6
) || \

157 ((
CHANNEL
Ë=
DMA_Ch™√l_7
))

166 
	#DMA_DIR_PîùhîÆToMem‹y
 ((
uöt32_t
)0x00000000)

	)

167 
	#DMA_DIR_Mem‹yToPîùhîÆ
 ((
uöt32_t
)0x00000040)

	)

168 
	#DMA_DIR_Mem‹yToMem‹y
 ((
uöt32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
DMA_DIR_PîùhîÆToMem‹y
 ) || \

	)

171 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToPîùhîÆ
) || \

172 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToMem‹y
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
Ë(((SIZEË>0x1Ë&& ((SIZEË< 0x10000))

	)

190 
	#DMA_PîùhîÆInc_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

191 
	#DMA_PîùhîÆInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
Ë(((STATEË=
DMA_PîùhîÆInc_E«bÀ
Ë|| \

	)

194 ((
STATE
Ë=
DMA_PîùhîÆInc_DißbÀ
))

203 
	#DMA_Mem‹yInc_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

204 
	#DMA_Mem‹yInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
Ë(((STATEË=
DMA_Mem‹yInc_E«bÀ
Ë|| \

	)

207 ((
STATE
Ë=
DMA_Mem‹yInc_DißbÀ
))

216 
	#DMA_PîùhîÆD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

217 
	#DMA_PîùhîÆD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000800)

	)

218 
	#DMA_PîùhîÆD©aSize_W‹d
 ((
uöt32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PîùhîÆD©aSize_Byã
Ë|| \

	)

221 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_HÆfW‹d
) || \

222 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_W‹d
))

231 
	#DMA_Mem‹yD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

232 
	#DMA_Mem‹yD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00002000)

	)

233 
	#DMA_Mem‹yD©aSize_W‹d
 ((
uöt32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_Mem‹yD©aSize_Byã
Ë|| \

	)

236 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_HÆfW‹d
) || \

237 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_W‹d
 ))

246 
	#DMA_Mode_N‹mÆ
 ((
uöt32_t
)0x00000000)

	)

247 
	#DMA_Mode_Cúcuœr
 ((
uöt32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
Ë(((MODEË=
DMA_Mode_N‹mÆ
 ) || \

	)

250 ((
MODE
Ë=
DMA_Mode_Cúcuœr
))

259 
	#DMA_Pri‹ôy_Low
 ((
uöt32_t
)0x00000000)

	)

260 
	#DMA_Pri‹ôy_Medium
 ((
uöt32_t
)0x00010000)

	)

261 
	#DMA_Pri‹ôy_High
 ((
uöt32_t
)0x00020000)

	)

262 
	#DMA_Pri‹ôy_VîyHigh
 ((
uöt32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
Ë(((PRIORITYË=
DMA_Pri‹ôy_Low
 ) || \

	)

265 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Medium
) || \

266 ((
PRIORITY
Ë=
DMA_Pri‹ôy_High
) || \

267 ((
PRIORITY
Ë=
DMA_Pri‹ôy_VîyHigh
))

276 
	#DMA_FIFOMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_E«bÀ
 ((
uöt32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
Ë(((STATEË=
DMA_FIFOMode_DißbÀ
 ) || \

	)

280 ((
STATE
Ë=
DMA_FIFOMode_E«bÀ
))

289 
	#DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000)

	)

290 
	#DMA_FIFOThªshﬁd_HÆfFuŒ
 ((
uöt32_t
)0x00000001)

	)

291 
	#DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000002)

	)

292 
	#DMA_FIFOThªshﬁd_FuŒ
 ((
uöt32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
Ë(((THRESHOLDË=
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ) || \

	)

295 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_HÆfFuŒ
) || \

296 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
) || \

297 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_FuŒ
))

306 
	#DMA_Mem‹yBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

307 
	#DMA_Mem‹yBur°_INC4
 ((
uöt32_t
)0x00800000)

	)

308 
	#DMA_Mem‹yBur°_INC8
 ((
uöt32_t
)0x01000000)

	)

309 
	#DMA_Mem‹yBur°_INC16
 ((
uöt32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
Ë(((BURSTË=
DMA_Mem‹yBur°_SögÀ
Ë|| \

	)

312 ((
BURST
Ë=
DMA_Mem‹yBur°_INC4
) || \

313 ((
BURST
Ë=
DMA_Mem‹yBur°_INC8
) || \

314 ((
BURST
Ë=
DMA_Mem‹yBur°_INC16
))

323 
	#DMA_PîùhîÆBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

324 
	#DMA_PîùhîÆBur°_INC4
 ((
uöt32_t
)0x00200000)

	)

325 
	#DMA_PîùhîÆBur°_INC8
 ((
uöt32_t
)0x00400000)

	)

326 
	#DMA_PîùhîÆBur°_INC16
 ((
uöt32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
Ë(((BURSTË=
DMA_PîùhîÆBur°_SögÀ
Ë|| \

	)

329 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC4
) || \

330 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC8
) || \

331 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC16
))

340 
	#DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOSètus_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOSètus_HÆfFuŒ
 ((
uöt32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOSètus_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOSètus_Em±y
 ((
uöt32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOSètus_FuŒ
 ((
uöt32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
Ë(((STATUSË=
DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ) || \

	)

348 ((
STATUS
Ë=
DMA_FIFOSètus_HÆfFuŒ
) || \

349 ((
STATUS
Ë=
DMA_FIFOSètus_1Qu¨ãrFuŒ
) || \

350 ((
STATUS
Ë=
DMA_FIFOSètus_3Qu¨ãrsFuŒ
) || \

351 ((
STATUS
Ë=
DMA_FIFOSètus_FuŒ
) || \

352 ((
STATUS
Ë=
DMA_FIFOSètus_Em±y
))

360 
	#DMA_FLAG_FEIF0
 ((
uöt32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
uöt32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
uöt32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
uöt32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
uöt32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
uöt32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
uöt32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
uöt32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
uöt32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
uöt32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
uöt32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
uöt32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
uöt32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
uöt32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
uöt32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
uöt32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
uöt32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
uöt32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
uöt32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
uöt32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
uöt32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
uöt32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
uöt32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
uöt32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
uöt32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
uöt32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
uöt32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
uöt32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
uöt32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
uöt32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
uöt32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
uöt32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
uöt32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
uöt32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
uöt32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
uöt32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
uöt32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
uöt32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
uöt32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
uöt32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& 0x30000000Ë!0x30000000Ë&& (((FLAGË& 0x30000000Ë!0Ë&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA_FLAG_TCIF0
Ë|| ((FLAGË=
DMA_FLAG_HTIF0
Ë|| \

	)

405 ((
FLAG
Ë=
DMA_FLAG_TEIF0
Ë|| ((FLAGË=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
Ë=
DMA_FLAG_FEIF0
Ë|| ((FLAGË=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
Ë=
DMA_FLAG_HTIF1
Ë|| ((FLAGË=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
Ë=
DMA_FLAG_DMEIF1
Ë|| ((FLAGË=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
Ë=
DMA_FLAG_TCIF2
Ë|| ((FLAGË=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
Ë=
DMA_FLAG_TEIF2
Ë|| ((FLAGË=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
Ë=
DMA_FLAG_FEIF2
Ë|| ((FLAGË=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
Ë=
DMA_FLAG_HTIF3
Ë|| ((FLAGË=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
Ë=
DMA_FLAG_DMEIF3
Ë|| ((FLAGË=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
Ë=
DMA_FLAG_TCIF4
Ë|| ((FLAGË=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
Ë=
DMA_FLAG_TEIF4
Ë|| ((FLAGË=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
Ë=
DMA_FLAG_FEIF4
Ë|| ((FLAGË=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
Ë=
DMA_FLAG_HTIF5
Ë|| ((FLAGË=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
Ë=
DMA_FLAG_DMEIF5
Ë|| ((FLAGË=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
Ë=
DMA_FLAG_TCIF6
Ë|| ((FLAGË=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
Ë=
DMA_FLAG_TEIF6
Ë|| ((FLAGË=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
Ë=
DMA_FLAG_FEIF6
Ë|| ((FLAGË=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
Ë=
DMA_FLAG_HTIF7
Ë|| ((FLAGË=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
Ë=
DMA_FLAG_DMEIF7
Ë|| ((FLAGË=
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
uöt32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
uöt32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
uöt32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
uöt32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
uöt32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
Ë((((ITË& 0xFFFFFF61Ë=0x00Ë&& ((ITË!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
uöt32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
uöt32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
uöt32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
uöt32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
uöt32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
uöt32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
uöt32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
uöt32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
uöt32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
uöt32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
uöt32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
uöt32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
uöt32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
uöt32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
uöt32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
uöt32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
uöt32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
uöt32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
uöt32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
uöt32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
uöt32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
uöt32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
uöt32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
uöt32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
uöt32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
uöt32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
uöt32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
uöt32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
uöt32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
uöt32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
uöt32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
uöt32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
uöt32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
uöt32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
uöt32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
uöt32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
uöt32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
uöt32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
uöt32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
uöt32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
Ë((((ITË& 0x30000000Ë!0x30000000Ë&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
Ë(((ITË=
DMA_IT_TCIF0
Ë|| ((ITË=
DMA_IT_HTIF0
Ë|| \

	)

493 ((
IT
Ë=
DMA_IT_TEIF0
Ë|| ((ITË=
DMA_IT_DMEIF0
) || \

494 ((
IT
Ë=
DMA_IT_FEIF0
Ë|| ((ITË=
DMA_IT_TCIF1
) || \

495 ((
IT
Ë=
DMA_IT_HTIF1
Ë|| ((ITË=
DMA_IT_TEIF1
) || \

496 ((
IT
Ë=
DMA_IT_DMEIF1
)|| ((ITË=
DMA_IT_FEIF1
) || \

497 ((
IT
Ë=
DMA_IT_TCIF2
Ë|| ((ITË=
DMA_IT_HTIF2
) || \

498 ((
IT
Ë=
DMA_IT_TEIF2
Ë|| ((ITË=
DMA_IT_DMEIF2
) || \

499 ((
IT
Ë=
DMA_IT_FEIF2
Ë|| ((ITË=
DMA_IT_TCIF3
) || \

500 ((
IT
Ë=
DMA_IT_HTIF3
Ë|| ((ITË=
DMA_IT_TEIF3
) || \

501 ((
IT
Ë=
DMA_IT_DMEIF3
)|| ((ITË=
DMA_IT_FEIF3
) || \

502 ((
IT
Ë=
DMA_IT_TCIF4
Ë|| ((ITË=
DMA_IT_HTIF4
) || \

503 ((
IT
Ë=
DMA_IT_TEIF4
Ë|| ((ITË=
DMA_IT_DMEIF4
) || \

504 ((
IT
Ë=
DMA_IT_FEIF4
Ë|| ((ITË=
DMA_IT_TCIF5
) || \

505 ((
IT
Ë=
DMA_IT_HTIF5
Ë|| ((ITË=
DMA_IT_TEIF5
) || \

506 ((
IT
Ë=
DMA_IT_DMEIF5
)|| ((ITË=
DMA_IT_FEIF5
) || \

507 ((
IT
Ë=
DMA_IT_TCIF6
Ë|| ((ITË=
DMA_IT_HTIF6
) || \

508 ((
IT
Ë=
DMA_IT_TEIF6
Ë|| ((ITË=
DMA_IT_DMEIF6
) || \

509 ((
IT
Ë=
DMA_IT_FEIF6
Ë|| ((ITË=
DMA_IT_TCIF7
) || \

510 ((
IT
Ë=
DMA_IT_HTIF7
Ë|| ((ITË=
DMA_IT_TEIF7
) || \

511 ((
IT
Ë=
DMA_IT_DMEIF7
)|| ((ITË=
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
uöt32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_W‹dAlig√d
 ((
uöt32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PINCOS_Psize
Ë|| \

	)

524 ((
SIZE
Ë=
DMA_PINCOS_W‹dAlig√d
))

533 
	#DMA_FlowCål_Mem‹y
 ((
uöt32_t
)0x00000000)

	)

534 
	#DMA_FlowCål_PîùhîÆ
 ((
uöt32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
Ë(((CTRLË=
DMA_FlowCål_Mem‹y
Ë|| \

	)

537 ((
CTRL
Ë=
DMA_FlowCål_PîùhîÆ
))

546 
	#DMA_Mem‹y_0
 ((
uöt32_t
)0x00000000)

	)

547 
	#DMA_Mem‹y_1
 ((
uöt32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
Ë(((MEMË=
DMA_Mem‹y_0
Ë|| ((MEMË=
DMA_Mem‹y_1
))

	)

562 
DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

565 
DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

566 
DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

567 
DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

570 
DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
);

571 
DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
);

574 
DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
);

575 
uöt16_t
 
DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

578 
DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

579 
uöt32_t
 
DMA_CuºítMem‹y
);

580 
DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

581 
DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

582 
uöt32_t
 
DMA_Mem‹yT¨gë
);

583 
uöt32_t
 
DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

586 
Fun˘i⁄ÆSèã
 
DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

587 
uöt32_t
 
DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

588 
FœgSètus
 
DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

589 
DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

590 
DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

591 
ITSètus
 
DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

592 
DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

594 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h

30 #i‚de‡
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DMA2D_Mode
;

59 
uöt32_t
 
DMA2D_CMode
;

62 
uöt32_t
 
DMA2D_OuçutBlue
;

70 
uöt32_t
 
DMA2D_OuçutGªí
;

78 
uöt32_t
 
DMA2D_OuçutRed
;

86 
uöt32_t
 
DMA2D_OuçutAÕha
;

92 
uöt32_t
 
DMA2D_OuçutMem‹yAdd
;

95 
uöt32_t
 
DMA2D_OuçutOff£t
;

98 
uöt32_t
 
DMA2D_NumbîOfLöe
;

101 
uöt32_t
 
DMA2D_PixñPîLöe
;

103 } 
	tDMA2D_InôTy≥Def
;

109 
uöt32_t
 
DMA2D_FGMA
;

112 
uöt32_t
 
DMA2D_FGO
;

115 
uöt32_t
 
DMA2D_FGCM
;

118 
uöt32_t
 
DMA2D_FG_CLUT_CM
;

121 
uöt32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
uöt32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
uöt32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
uöt32_t
 
DMA2D_FGC_BLUE
;

133 
uöt32_t
 
DMA2D_FGC_GREEN
;

136 
uöt32_t
 
DMA2D_FGC_RED
;

139 
uöt32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_InôTy≥Def
;

146 
uöt32_t
 
DMA2D_BGMA
;

149 
uöt32_t
 
DMA2D_BGO
;

152 
uöt32_t
 
DMA2D_BGCM
;

155 
uöt32_t
 
DMA2D_BG_CLUT_CM
;

158 
uöt32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
uöt32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
uöt32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
uöt32_t
 
DMA2D_BGC_BLUE
;

170 
uöt32_t
 
DMA2D_BGC_GREEN
;

173 
uöt32_t
 
DMA2D_BGC_RED
;

176 
uöt32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_InôTy≥Def
;

193 
	#DMA2D_M2M
 ((
uöt32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
uöt32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
uöt32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
uöt32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
Ë(((MODEË=
DMA2D_M2M
Ë|| ((MODEË=
DMA2D_M2M_PFC
Ë|| \

	)

199 ((
MODE
Ë=
DMA2D_M2M_BLEND
Ë|| ((MODEË=
DMA2D_R2M
))

209 
	#DMA2D_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
uöt32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
uöt32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
uöt32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
uöt32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
Ë(((MODE_ARGBË=
DMA2D_ARGB8888
Ë|| ((MODE_ARGBË=
DMA2D_RGB888
Ë|| \

	)

216 ((
MODE_ARGB
Ë=
DMA2D_RGB565
Ë|| ((MODE_ARGBË=
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
Ë=
DMA2D_ARGB4444
))

227 
	#DMA2D_Ouçut_Cﬁ‹
 ((
uöt32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
Ë((OGREENË<
DMA2D_Ouçut_Cﬁ‹
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
Ë((OREDË<
DMA2D_Ouçut_Cﬁ‹
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
Ë((OBLUEË<
DMA2D_Ouçut_Cﬁ‹
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
Ë((OALPHAË<
DMA2D_Ouçut_Cﬁ‹
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
uöt32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
Ë((OOFFSETË<
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pixñ
 ((
uöt32_t
)0x00003FFF)

	)

255 
	#DMA2D_Löe
 ((
uöt32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
Ë((LINEË<
DMA2D_Löe
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
Ë((PIXELË<
DMA2D_pixñ
)

	)

268 
	#OFFSET
 ((
uöt32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
Ë((FGOË<
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
Ë((BGOË<
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
uöt32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
uöt32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
uöt32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
uöt32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
uöt32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
uöt32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
uöt32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
uöt32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
uöt32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
uöt32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
Ë(((FGCMË=
CM_ARGB8888
Ë|| ((FGCMË=
CM_RGB888
Ë|| \

	)

296 ((
FGCM
Ë=
CM_RGB565
Ë|| ((FGCMË=
CM_ARGB1555
) || \

297 ((
FGCM
Ë=
CM_ARGB4444
Ë|| ((FGCMË=
CM_L8
) || \

298 ((
FGCM
Ë=
CM_AL44
Ë|| ((FGCMË=
CM_AL88
) || \

299 ((
FGCM
Ë=
CM_L4
Ë|| ((FGCMË=
CM_A8
) || \

300 ((
FGCM
Ë=
CM_A4
))

302 
	#IS_DMA2D_BGCM
(
BGCM
Ë(((BGCMË=
CM_ARGB8888
Ë|| ((BGCMË=
CM_RGB888
Ë|| \

	)

303 ((
BGCM
Ë=
CM_RGB565
Ë|| ((BGCMË=
CM_ARGB1555
) || \

304 ((
BGCM
Ë=
CM_ARGB4444
Ë|| ((BGCMË=
CM_L8
) || \

305 ((
BGCM
Ë=
CM_AL44
Ë|| ((BGCMË=
CM_AL88
) || \

306 ((
BGCM
Ë=
CM_L4
Ë|| ((BGCMË=
CM_A8
) || \

307 ((
BGCM
Ë=
CM_A4
))

317 
	#CLUT_CM_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
uöt32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
Ë(((FG_CLUT_CMË=
CLUT_CM_ARGB8888
Ë|| ((FG_CLUT_CMË=
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
Ë(((BG_CLUT_CMË=
CLUT_CM_ARGB8888
Ë|| ((BG_CLUT_CMË=
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
uöt32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
Ë((FG_CLUT_SIZEË<
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
Ë((FG_ALPHA_VALUEË<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
Ë((FGC_BLUEË<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
Ë((FGC_GREENË<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
Ë((FGC_REDË<
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
Ë((BG_CLUT_SIZEË<
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
Ë((BG_ALPHA_VALUEË<
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
Ë((BGC_BLUEË<
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
Ë((BGC_GREENË<
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
Ë((BGC_REDË<
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
uöt32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
uöt32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
uöt32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
Ë(((FG_ALPHA_MODEË=
NO_MODIF_ALPHA_VALUE
Ë|| \

	)

361 ((
FG_ALPHA_MODE
Ë=
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
Ë=
COMBINE_ALPHA_VALUE
))

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
Ë(((BG_ALPHA_MODEË=
NO_MODIF_ALPHA_VALUE
Ë|| \

	)

365 ((
BG_ALPHA_MODE
Ë=
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
Ë=
COMBINE_ALPHA_VALUE
))

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
Ë(((ITË=
DMA2D_IT_CTC
Ë|| ((ITË=
DMA2D_IT_CAE
Ë|| \

	)

384 ((
IT
Ë=
DMA2D_IT_TW
Ë|| ((ITË=
DMA2D_IT_TC
) || \

385 ((
IT
Ë=
DMA2D_IT_TE
Ë|| ((ITË=
DMA2D_IT_CE
))

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA2D_FLAG_CTC
Ë|| ((FLAGË=
DMA2D_FLAG_CAE
Ë|| \

	)

404 ((
FLAG
Ë=
DMA2D_FLAG_TW
Ë|| ((FLAGË=
DMA2D_FLAG_TC
) || \

405 ((
FLAG
Ë=
DMA2D_FLAG_TE
Ë|| ((FLAGË=
DMA2D_FLAG_CE
))

416 
	#DEADTIME
 ((
uöt32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
Ë((DEAD_TIMEË<
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LöeW©îm¨k
(
LöeW©îm¨k
Ë((LöeW©îm¨kË<
LINE_WATERMARK
)

	)

437 
DMA2D_DeInô
();

440 
DMA2D_Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
);

441 
DMA2D_Såu˘Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
);

442 
DMA2D_SèπTøns„r
();

443 
DMA2D_Ab‹tTøns„r
();

444 
DMA2D_Su•íd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

445 
DMA2D_FGC⁄fig
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
);

446 
DMA2D_FG_Såu˘Inô
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
);

447 
DMA2D_BGC⁄fig
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
);

448 
DMA2D_BG_Såu˘Inô
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
);

449 
DMA2D_FGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
);

450 
DMA2D_BGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
);

451 
DMA2D_DódTimeC⁄fig
(
uöt32_t
 
DMA2D_DódTime
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

452 
DMA2D_LöeW©îm¨kC⁄fig
(
uöt32_t
 
DMA2D_LW©îm¨kC⁄fig
);

455 
DMA2D_ITC⁄fig
(
uöt32_t
 
DMA2D_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

456 
FœgSètus
 
DMA2D_GëFœgSètus
(
uöt32_t
 
DMA2D_FLAG
);

457 
DMA2D_CÀ¨Fœg
(
uöt32_t
 
DMA2D_FLAG
);

458 
ITSètus
 
DMA2D_GëITSètus
(
uöt32_t
 
DMA2D_IT
);

459 
DMA2D_CÀ¨ITPídögBô
(
uöt32_t
 
DMA2D_IT
);

461 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dsi.h

29 #i‚de‡
__STM32F4xx_DSI_H


30 
	#__STM32F4xx_DSI_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

46 #i‡
deföed
(
STM32F469_479xx
)

53 
uöt32_t
 
Autom©icClockL™eC⁄åﬁ
;

56 
uöt32_t
 
TXEsˇ≥Ckdiv
;

59 
uöt32_t
 
NumbîOfL™es
;

62 }
	tDSI_InôTy≥Def
;

69 
uöt32_t
 
PLLNDIV
;

72 
uöt32_t
 
PLLIDF
;

75 
uöt32_t
 
PLLODF
;

78 }
	tDSI_PLLInôTy≥Def
;

85 
uöt32_t
 
VútuÆCh™√lID
;

87 
uöt32_t
 
Cﬁ‹Codög
;

90 
uöt32_t
 
Loo£lyPacked
;

94 
uöt32_t
 
Mode
;

97 
uöt32_t
 
PackëSize
;

99 
uöt32_t
 
NumbîOfChunks
;

101 
uöt32_t
 
NuŒPackëSize
;

103 
uöt32_t
 
HSPﬁ¨ôy
;

106 
uöt32_t
 
VSPﬁ¨ôy
;

109 
uöt32_t
 
DEPﬁ¨ôy
;

112 
uöt32_t
 
H‹iz⁄èlSyncA˘ive
;

114 
uöt32_t
 
H‹iz⁄èlBackP‹ch
;

116 
uöt32_t
 
H‹iz⁄èlLöe
;

118 
uöt32_t
 
VîtiˇlSyncA˘ive
;

120 
uöt32_t
 
VîtiˇlBackP‹ch
;

122 
uöt32_t
 
VîtiˇlFr⁄tP‹ch
;

124 
uöt32_t
 
VîtiˇlA˘ive
;

126 
uöt32_t
 
LPComm™dE«bÀ
;

129 
uöt32_t
 
LPL¨ge°PackëSize
;

132 
uöt32_t
 
LPVACTL¨ge°PackëSize
;

135 
uöt32_t
 
LPH‹iz⁄èlFr⁄tP‹chE«bÀ
;

138 
uöt32_t
 
LPH‹iz⁄èlBackP‹chE«bÀ
;

141 
uöt32_t
 
LPVîtiˇlA˘iveE«bÀ
;

144 
uöt32_t
 
LPVîtiˇlFr⁄tP‹chE«bÀ
;

147 
uöt32_t
 
LPVîtiˇlBackP‹chE«bÀ
;

150 
uöt32_t
 
LPVîtiˇlSyncA˘iveE«bÀ
;

153 
uöt32_t
 
FømeBTAAcknowÀdgeE«bÀ
;

156 }
	tDSI_VidCfgTy≥Def
;

163 
uöt32_t
 
VútuÆCh™√lID
;

165 
uöt32_t
 
Cﬁ‹Codög
;

168 
uöt32_t
 
Comm™dSize
;

171 
uöt32_t
 
TórögEf„˘Sour˚
;

174 
uöt32_t
 
TórögEf„˘Pﬁ¨ôy
;

177 
uöt32_t
 
HSPﬁ¨ôy
;

180 
uöt32_t
 
VSPﬁ¨ôy
;

183 
uöt32_t
 
DEPﬁ¨ôy
;

186 
uöt32_t
 
VSyncPﬁ
;

189 
uöt32_t
 
Autom©icRe‰esh
;

192 
uöt32_t
 
TEAcknowÀdgeReque°
;

195 }
	tDSI_CmdCfgTy≥Def
;

202 
uöt32_t
 
LPGíSh‹tWrôeNoP
;

205 
uöt32_t
 
LPGíSh‹tWrôeO√P
;

208 
uöt32_t
 
LPGíSh‹tWrôeTwoP
;

211 
uöt32_t
 
LPGíSh‹tRódNoP
;

214 
uöt32_t
 
LPGíSh‹tRódO√P
;

217 
uöt32_t
 
LPGíSh‹tRódTwoP
;

220 
uöt32_t
 
LPGíL⁄gWrôe
;

223 
uöt32_t
 
LPDcsSh‹tWrôeNoP
;

226 
uöt32_t
 
LPDcsSh‹tWrôeO√P
;

229 
uöt32_t
 
LPDcsSh‹tRódNoP
;

232 
uöt32_t
 
LPDcsL⁄gWrôe
;

235 
uöt32_t
 
LPMaxRódPackë
;

238 
uöt32_t
 
AcknowÀdgeReque°
;

241 }
	tDSI_LPCmdTy≥Def
;

248 
uöt32_t
 
ClockL™eHS2LPTime
;

251 
uöt32_t
 
ClockL™eLP2HSTime
;

254 
uöt32_t
 
D©aL™eHS2LPTime
;

257 
uöt32_t
 
D©aL™eLP2HSTime
;

260 
uöt32_t
 
D©aL™eMaxRódTime
;

262 
uöt32_t
 
St›WaôTime
;

265 }
	tDSI_PHY_TimîTy≥Def
;

272 
uöt32_t
 
TimeoutCkdiv
;

274 
uöt32_t
 
HighS≥edTønsmissi⁄Timeout
;

276 
uöt32_t
 
LowPowîRe˚±i⁄Timeout
;

278 
uöt32_t
 
HighS≥edRódTimeout
;

280 
uöt32_t
 
LowPowîRódTimeout
;

282 
uöt32_t
 
HighS≥edWrôeTimeout
;

284 
uöt32_t
 
HighS≥edWrôePª•Mode
;

287 
uöt32_t
 
LowPowîWrôeTimeout
;

289 
uöt32_t
 
BTATimeout
;

291 }
	tDSI_HOST_TimeoutTy≥Def
;

297 
	#DSI_ENTER_IDLE_MODE
 0x39

	)

298 
	#DSI_ENTER_INVERT_MODE
 0x21

	)

299 
	#DSI_ENTER_NORMAL_MODE
 0x13

	)

300 
	#DSI_ENTER_PARTIAL_MODE
 0x12

	)

301 
	#DSI_ENTER_SLEEP_MODE
 0x10

	)

302 
	#DSI_EXIT_IDLE_MODE
 0x38

	)

303 
	#DSI_EXIT_INVERT_MODE
 0x20

	)

304 
	#DSI_EXIT_SLEEP_MODE
 0x11

	)

305 
	#DSI_GET_3D_CONTROL
 0x3F

	)

306 
	#DSI_GET_ADDRESS_MODE
 0x0B

	)

307 
	#DSI_GET_BLUE_CHANNEL
 0x08

	)

308 
	#DSI_GET_DIAGNOSTIC_RESULT
 0x0F

	)

309 
	#DSI_GET_DISPLAY_MODE
 0x0D

	)

310 
	#DSI_GET_GREEN_CHANNEL
 0x07

	)

311 
	#DSI_GET_PIXEL_FORMAT
 0x0C

	)

312 
	#DSI_GET_POWER_MODE
 0x0A

	)

313 
	#DSI_GET_RED_CHANNEL
 0x06

	)

314 
	#DSI_GET_SCANLINE
 0x45

	)

315 
	#DSI_GET_SIGNAL_MODE
 0x0E

	)

316 
	#DSI_NOP
 0x00

	)

317 
	#DSI_READ_DDB_CONTINUE
 0xA8

	)

318 
	#DSI_READ_DDB_START
 0xA1

	)

319 
	#DSI_READ_MEMORY_CONTINUE
 0x3E

	)

320 
	#DSI_READ_MEMORY_START
 0x2E

	)

321 
	#DSI_SET_3D_CONTROL
 0x3D

	)

322 
	#DSI_SET_ADDRESS_MODE
 0x36

	)

323 
	#DSI_SET_COLUMN_ADDRESS
 0x2A

	)

324 
	#DSI_SET_DISPLAY_OFF
 0x28

	)

325 
	#DSI_SET_DISPLAY_ON
 0x29

	)

326 
	#DSI_SET_GAMMA_CURVE
 0x26

	)

327 
	#DSI_SET_PAGE_ADDRESS
 0x2B

	)

328 
	#DSI_SET_PARTIAL_COLUMNS
 0x31

	)

329 
	#DSI_SET_PARTIAL_ROWS
 0x30

	)

330 
	#DSI_SET_PIXEL_FORMAT
 0x3A

	)

331 
	#DSI_SET_SCROLL_AREA
 0x33

	)

332 
	#DSI_SET_SCROLL_START
 0x37

	)

333 
	#DSI_SET_TEAR_OFF
 0x34

	)

334 
	#DSI_SET_TEAR_ON
 0x35

	)

335 
	#DSI_SET_TEAR_SCANLINE
 0x44

	)

336 
	#DSI_SET_VSYNC_TIMING
 0x40

	)

337 
	#DSI_SOFT_RESET
 0x01

	)

338 
	#DSI_WRITE_LUT
 0x2D

	)

339 
	#DSI_WRITE_MEMORY_CONTINUE
 0x3C

	)

340 
	#DSI_WRITE_MEMORY_START
 0x2C

	)

348 
	#DSI_VID_MODE_NB_PULSES
 0

	)

349 
	#DSI_VID_MODE_NB_EVENTS
 1

	)

350 
	#DSI_VID_MODE_BURST
 2

	)

351 
	#IS_DSI_VIDEO_MODE_TYPE
(
VideoModeTy≥
Ë(((VideoModeTy≥Ë=
DSI_VID_MODE_NB_PULSES
Ë|| \

	)

352 ((
VideoModeTy≥
Ë=
DSI_VID_MODE_NB_EVENTS
) || \

353 ((
VideoModeTy≥
Ë=
DSI_VID_MODE_BURST
))

361 
	#DSI_COLOR_MODE_FULL
 0

	)

362 
	#DSI_COLOR_MODE_EIGHT
 
DSI_WCR_COLM


	)

363 
	#IS_DSI_COLOR_MODE
(
Cﬁ‹Mode
Ë(((Cﬁ‹ModeË=
DSI_COLOR_MODE_FULL
Ë|| ((Cﬁ‹ModeË=
DSI_COLOR_MODE_EIGHT
))

	)

371 
	#DSI_DISPLAY_ON
 0

	)

372 
	#DSI_DISPLAY_OFF
 
DSI_WCR_SHTDN


	)

373 
	#IS_DSI_SHUT_DOWN
(
ShutDown
Ë(((ShutDownË=
DSI_DISPLAY_ON
Ë|| ((ShutDownË=
DSI_DISPLAY_OFF
))

	)

381 
	#DSI_LP_COMMAND_DISABLE
 0

	)

382 
	#DSI_LP_COMMAND_ENABLE
 
DSI_VMCR_LPCE


	)

383 
	#IS_DSI_LP_COMMAND
(
LPComm™d
Ë(((LPComm™dË=
DSI_LP_COMMAND_DISABLE
Ë|| ((LPComm™dË=
DSI_LP_COMMAND_ENABLE
))

	)

391 
	#DSI_LP_HFP_DISABLE
 0

	)

392 
	#DSI_LP_HFP_ENABLE
 
DSI_VMCR_LPHFPE


	)

393 
	#IS_DSI_LP_HFP
(
LPHFP
Ë(((LPHFPË=
DSI_LP_HFP_DISABLE
Ë|| ((LPHFPË=
DSI_LP_HFP_ENABLE
))

	)

401 
	#DSI_LP_HBP_DISABLE
 0

	)

402 
	#DSI_LP_HBP_ENABLE
 
DSI_VMCR_LPHBPE


	)

403 
	#IS_DSI_LP_HBP
(
LPHBP
Ë(((LPHBPË=
DSI_LP_HBP_DISABLE
Ë|| ((LPHBPË=
DSI_LP_HBP_ENABLE
))

	)

411 
	#DSI_LP_VACT_DISABLE
 0

	)

412 
	#DSI_LP_VACT_ENABLE
 
DSI_VMCR_LPVAE


	)

413 
	#IS_DSI_LP_VACTIVE
(
LPVA˘ive
Ë(((LPVA˘iveË=
DSI_LP_VACT_DISABLE
Ë|| ((LPVA˘iveË=
DSI_LP_VACT_ENABLE
))

	)

421 
	#DSI_LP_VFP_DISABLE
 0

	)

422 
	#DSI_LP_VFP_ENABLE
 
DSI_VMCR_LPVFPE


	)

423 
	#IS_DSI_LP_VFP
(
LPVFP
Ë(((LPVFPË=
DSI_LP_VFP_DISABLE
Ë|| ((LPVFPË=
DSI_LP_VFP_ENABLE
))

	)

431 
	#DSI_LP_VBP_DISABLE
 0

	)

432 
	#DSI_LP_VBP_ENABLE
 
DSI_VMCR_LPVBPE


	)

433 
	#IS_DSI_LP_VBP
(
LPVBP
Ë(((LPVBPË=
DSI_LP_VBP_DISABLE
Ë|| ((LPVBPË=
DSI_LP_VBP_ENABLE
))

	)

441 
	#DSI_LP_VSYNC_DISABLE
 0

	)

442 
	#DSI_LP_VSYNC_ENABLE
 
DSI_VMCR_LPVSAE


	)

443 
	#IS_DSI_LP_VSYNC
(
LPVSYNC
Ë(((LPVSYNCË=
DSI_LP_VSYNC_DISABLE
Ë|| ((LPVSYNCË=
DSI_LP_VSYNC_ENABLE
))

	)

451 
	#DSI_FBTAA_DISABLE
 0

	)

452 
	#DSI_FBTAA_ENABLE
 
DSI_VMCR_FBTAAE


	)

453 
	#IS_DSI_FBTAA
(
FømeBTAAcknowÀdge
Ë(((FømeBTAAcknowÀdgeË=
DSI_FBTAA_DISABLE
Ë|| ((FømeBTAAcknowÀdgeË=
DSI_FBTAA_ENABLE
))

	)

461 
	#DSI_TE_DSILINK
 0

	)

462 
	#DSI_TE_EXTERNAL
 
DSI_WCFGR_TESRC


	)

463 
	#IS_DSI_TE_SOURCE
(
TESour˚
Ë(((TESour˚Ë=
DSI_TE_DSILINK
Ë|| ((TESour˚Ë=
DSI_TE_EXTERNAL
))

	)

471 
	#DSI_TE_RISING_EDGE
 0

	)

472 
	#DSI_TE_FALLING_EDGE
 
DSI_WCFGR_TEPOL


	)

473 
	#IS_DSI_TE_POLARITY
(
TEPﬁ¨ôy
Ë(((TEPﬁ¨ôyË=
DSI_TE_RISING_EDGE
Ë|| ((TEPﬁ¨ôyË=
DSI_TE_FALLING_EDGE
))

	)

481 
	#DSI_VSYNC_FALLING
 0

	)

482 
	#DSI_VSYNC_RISING
 
DSI_WCFGR_VSPOL


	)

483 
	#IS_DSI_VS_POLARITY
(
VSPﬁ¨ôy
Ë(((VSPﬁ¨ôyË=
DSI_VSYNC_FALLING
Ë|| ((VSPﬁ¨ôyË=
DSI_VSYNC_RISING
))

	)

491 
	#DSI_AR_DISABLE
 0

	)

492 
	#DSI_AR_ENABLE
 
DSI_WCFGR_AR


	)

493 
	#IS_DSI_AUTOMATIC_REFRESH
(
Autom©icRe‰esh
Ë(((Autom©icRe‰eshË=
DSI_AR_DISABLE
Ë|| ((Autom©icRe‰eshË=
DSI_AR_ENABLE
))

	)

501 
	#DSI_TE_ACKNOWLEDGE_DISABLE
 0

	)

502 
	#DSI_TE_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_TEARE


	)

503 
	#IS_DSI_TE_ACK_REQUEST
(
TEAcknowÀdgeReque°
Ë(((TEAcknowÀdgeReque°Ë=
DSI_TE_ACKNOWLEDGE_DISABLE
Ë|| ((TEAcknowÀdgeReque°Ë=
DSI_TE_ACKNOWLEDGE_ENABLE
))

	)

511 
	#DSI_ACKNOWLEDGE_DISABLE
 0

	)

512 
	#DSI_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_ARE


	)

513 
	#IS_DSI_ACK_REQUEST
(
AcknowÀdgeReque°
Ë(((AcknowÀdgeReque°Ë=
DSI_ACKNOWLEDGE_DISABLE
Ë|| ((AcknowÀdgeReque°Ë=
DSI_ACKNOWLEDGE_ENABLE
))

	)

522 
	#DSI_LP_GSW0P_DISABLE
 0

	)

523 
	#DSI_LP_GSW0P_ENABLE
 
DSI_CMCR_GSW0TX


	)

524 
	#IS_DSI_LP_GSW0P
(
LP_GSW0P
Ë(((LP_GSW0PË=
DSI_LP_GSW0P_DISABLE
Ë|| ((LP_GSW0PË=
DSI_LP_GSW0P_ENABLE
))

	)

532 
	#DSI_LP_GSW1P_DISABLE
 0

	)

533 
	#DSI_LP_GSW1P_ENABLE
 
DSI_CMCR_GSW1TX


	)

534 
	#IS_DSI_LP_GSW1P
(
LP_GSW1P
Ë(((LP_GSW1PË=
DSI_LP_GSW1P_DISABLE
Ë|| ((LP_GSW1PË=
DSI_LP_GSW1P_ENABLE
))

	)

542 
	#DSI_LP_GSW2P_DISABLE
 0

	)

543 
	#DSI_LP_GSW2P_ENABLE
 
DSI_CMCR_GSW2TX


	)

544 
	#IS_DSI_LP_GSW2P
(
LP_GSW2P
Ë(((LP_GSW2PË=
DSI_LP_GSW2P_DISABLE
Ë|| ((LP_GSW2PË=
DSI_LP_GSW2P_ENABLE
))

	)

552 
	#DSI_LP_GSR0P_DISABLE
 0

	)

553 
	#DSI_LP_GSR0P_ENABLE
 
DSI_CMCR_GSR0TX


	)

554 
	#IS_DSI_LP_GSR0P
(
LP_GSR0P
Ë(((LP_GSR0PË=
DSI_LP_GSR0P_DISABLE
Ë|| ((LP_GSR0PË=
DSI_LP_GSR0P_ENABLE
))

	)

562 
	#DSI_LP_GSR1P_DISABLE
 0

	)

563 
	#DSI_LP_GSR1P_ENABLE
 
DSI_CMCR_GSR1TX


	)

564 
	#IS_DSI_LP_GSR1P
(
LP_GSR1P
Ë(((LP_GSR1PË=
DSI_LP_GSR1P_DISABLE
Ë|| ((LP_GSR1PË=
DSI_LP_GSR1P_ENABLE
))

	)

572 
	#DSI_LP_GSR2P_DISABLE
 0

	)

573 
	#DSI_LP_GSR2P_ENABLE
 
DSI_CMCR_GSR2TX


	)

574 
	#IS_DSI_LP_GSR2P
(
LP_GSR2P
Ë(((LP_GSR2PË=
DSI_LP_GSR2P_DISABLE
Ë|| ((LP_GSR2PË=
DSI_LP_GSR2P_ENABLE
))

	)

582 
	#DSI_LP_GLW_DISABLE
 0

	)

583 
	#DSI_LP_GLW_ENABLE
 
DSI_CMCR_GLWTX


	)

584 
	#IS_DSI_LP_GLW
(
LP_GLW
Ë(((LP_GLWË=
DSI_LP_GLW_DISABLE
Ë|| ((LP_GLWË=
DSI_LP_GLW_ENABLE
))

	)

592 
	#DSI_LP_DSW0P_DISABLE
 0

	)

593 
	#DSI_LP_DSW0P_ENABLE
 
DSI_CMCR_DSW0TX


	)

594 
	#IS_DSI_LP_DSW0P
(
LP_DSW0P
Ë(((LP_DSW0PË=
DSI_LP_DSW0P_DISABLE
Ë|| ((LP_DSW0PË=
DSI_LP_DSW0P_ENABLE
))

	)

602 
	#DSI_LP_DSW1P_DISABLE
 0

	)

603 
	#DSI_LP_DSW1P_ENABLE
 
DSI_CMCR_DSW1TX


	)

604 
	#IS_DSI_LP_DSW1P
(
LP_DSW1P
Ë(((LP_DSW1PË=
DSI_LP_DSW1P_DISABLE
Ë|| ((LP_DSW1PË=
DSI_LP_DSW1P_ENABLE
))

	)

612 
	#DSI_LP_DSR0P_DISABLE
 0

	)

613 
	#DSI_LP_DSR0P_ENABLE
 
DSI_CMCR_DSR0TX


	)

614 
	#IS_DSI_LP_DSR0P
(
LP_DSR0P
Ë(((LP_DSR0PË=
DSI_LP_DSR0P_DISABLE
Ë|| ((LP_DSR0PË=
DSI_LP_DSR0P_ENABLE
))

	)

622 
	#DSI_LP_DLW_DISABLE
 0

	)

623 
	#DSI_LP_DLW_ENABLE
 
DSI_CMCR_DLWTX


	)

624 
	#IS_DSI_LP_DLW
(
LP_DLW
Ë(((LP_DLWË=
DSI_LP_DLW_DISABLE
Ë|| ((LP_DLWË=
DSI_LP_DLW_ENABLE
))

	)

632 
	#DSI_LP_MRDP_DISABLE
 0

	)

633 
	#DSI_LP_MRDP_ENABLE
 
DSI_CMCR_MRDPS


	)

634 
	#IS_DSI_LP_MRDP
(
LP_MRDP
Ë(((LP_MRDPË=
DSI_LP_MRDP_DISABLE
Ë|| ((LP_MRDPË=
DSI_LP_MRDP_ENABLE
))

	)

642 
	#DSI_HS_PM_DISABLE
 0

	)

643 
	#DSI_HS_PM_ENABLE
 
DSI_TCCR3_PM


	)

652 
	#DSI_AUTO_CLK_LANE_CTRL_DISABLE
 0

	)

653 
	#DSI_AUTO_CLK_LANE_CTRL_ENABLE
 
DSI_CLCR_ACR


	)

654 
	#IS_DSI_AUTO_CLKLANE_CONTROL
(
AutoClkL™e
Ë(((AutoClkL™eË=
DSI_AUTO_CLK_LANE_CTRL_DISABLE
Ë|| ((AutoClkL™eË=
DSI_AUTO_CLK_LANE_CTRL_ENABLE
))

	)

662 
	#DSI_ONE_DATA_LANE
 0

	)

663 
	#DSI_TWO_DATA_LANES
 1

	)

664 
	#IS_DSI_NUMBER_OF_LANES
(
NumbîOfL™es
Ë(((NumbîOfL™esË=
DSI_ONE_DATA_LANE
Ë|| ((NumbîOfL™esË=
DSI_TWO_DATA_LANES
))

	)

672 
	#DSI_FLOW_CONTROL_CRC_RX
 
DSI_PCR_CRCRXE


	)

673 
	#DSI_FLOW_CONTROL_ECC_RX
 
DSI_PCR_ECCRXE


	)

674 
	#DSI_FLOW_CONTROL_BTA
 
DSI_PCR_BTAE


	)

675 
	#DSI_FLOW_CONTROL_EOTP_RX
 
DSI_PCR_ETRXE


	)

676 
	#DSI_FLOW_CONTROL_EOTP_TX
 
DSI_PCR_ETTXE


	)

677 
	#DSI_FLOW_CONTROL_ALL
 (
DSI_FLOW_CONTROL_CRC_RX
 | 
DSI_FLOW_CONTROL_ECC_RX
 | \

	)

678 
DSI_FLOW_CONTROL_BTA
 | 
DSI_FLOW_CONTROL_EOTP_RX
 | \

679 
DSI_FLOW_CONTROL_EOTP_TX
)

680 
	#IS_DSI_FLOW_CONTROL
(
FlowC⁄åﬁ
Ë(((FlowC⁄åﬁË| 
DSI_FLOW_CONTROL_ALL
Ë=DSI_FLOW_CONTROL_ALL)

	)

688 
	#DSI_RGB565
 ((
uöt32_t
)0x00000000Ë

	)

689 
	#DSI_RGB666
 ((
uöt32_t
)0x00000003Ë

	)

690 
	#DSI_RGB888
 ((
uöt32_t
)0x00000005)

	)

691 
	#IS_DSI_COLOR_CODING
(
Cﬁ‹Codög
Ë((Cﬁ‹CodögË<5)

	)

700 
	#DSI_LOOSELY_PACKED_ENABLE
 
DSI_LCOLCR_LPE


	)

701 
	#DSI_LOOSELY_PACKED_DISABLE
 0

	)

702 
	#IS_DSI_LOOSELY_PACKED
(
Loo£lyPacked
Ë(((Loo£lyPackedË=
DSI_LOOSELY_PACKED_ENABLE
Ë|| ((Loo£lyPackedË=
DSI_LOOSELY_PACKED_DISABLE
))

	)

711 
	#DSI_HSYNC_ACTIVE_HIGH
 0

	)

712 
	#DSI_HSYNC_ACTIVE_LOW
 
DSI_LPCR_HSP


	)

713 
	#IS_DSI_HSYNC_POLARITY
(
HSYNC
Ë(((HSYNCË=
DSI_HSYNC_ACTIVE_HIGH
Ë|| ((HSYNCË=
DSI_HSYNC_ACTIVE_LOW
))

	)

721 
	#DSI_VSYNC_ACTIVE_HIGH
 0

	)

722 
	#DSI_VSYNC_ACTIVE_LOW
 
DSI_LPCR_VSP


	)

723 
	#IS_DSI_VSYNC_POLARITY
(
VSYNC
Ë(((VSYNCË=
DSI_VSYNC_ACTIVE_HIGH
Ë|| ((VSYNCË=
DSI_VSYNC_ACTIVE_LOW
))

	)

731 
	#DSI_DATA_ENABLE_ACTIVE_HIGH
 0

	)

732 
	#DSI_DATA_ENABLE_ACTIVE_LOW
 
DSI_LPCR_DEP


	)

733 
	#IS_DSI_DE_POLARITY
(
D©aE«bÀ
Ë(((D©aE«bÀË=
DSI_DATA_ENABLE_ACTIVE_HIGH
Ë|| ((D©aE«bÀË=
DSI_DATA_ENABLE_ACTIVE_LOW
))

	)

741 
	#DSI_PLL_IN_DIV1
 ((
uöt32_t
)0x00000001)

	)

742 
	#DSI_PLL_IN_DIV2
 ((
uöt32_t
)0x00000002)

	)

743 
	#DSI_PLL_IN_DIV3
 ((
uöt32_t
)0x00000003)

	)

744 
	#DSI_PLL_IN_DIV4
 ((
uöt32_t
)0x00000004)

	)

745 
	#DSI_PLL_IN_DIV5
 ((
uöt32_t
)0x00000005)

	)

746 
	#DSI_PLL_IN_DIV6
 ((
uöt32_t
)0x00000006)

	)

747 
	#DSI_PLL_IN_DIV7
 ((
uöt32_t
)0x00000007)

	)

748 
	#IS_DSI_PLL_IDF
(
IDF
Ë(((IDFË=
DSI_PLL_IN_DIV1
Ë|| \

	)

749 ((
IDF
Ë=
DSI_PLL_IN_DIV2
) || \

750 ((
IDF
Ë=
DSI_PLL_IN_DIV3
) || \

751 ((
IDF
Ë=
DSI_PLL_IN_DIV4
) || \

752 ((
IDF
Ë=
DSI_PLL_IN_DIV5
) || \

753 ((
IDF
Ë=
DSI_PLL_IN_DIV6
) || \

754 ((
IDF
Ë=
DSI_PLL_IN_DIV7
))

762 
	#DSI_PLL_OUT_DIV1
 ((
uöt32_t
)0x00000000)

	)

763 
	#DSI_PLL_OUT_DIV2
 ((
uöt32_t
)0x00000001)

	)

764 
	#DSI_PLL_OUT_DIV4
 ((
uöt32_t
)0x00000002)

	)

765 
	#DSI_PLL_OUT_DIV8
 ((
uöt32_t
)0x00000003)

	)

766 
	#IS_DSI_PLL_ODF
(
ODF
Ë(((ODFË=
DSI_PLL_OUT_DIV1
Ë|| \

	)

767 ((
ODF
Ë=
DSI_PLL_OUT_DIV2
) || \

768 ((
ODF
Ë=
DSI_PLL_OUT_DIV4
) || \

769 ((
ODF
Ë=
DSI_PLL_OUT_DIV8
))

770 
	#IS_DSI_PLL_NDIV
(
NDIV
Ë((10 <(NDIV)Ë&& ((NDIVË<125))

	)

778 
	#DSI_FLAG_TE
 
DSI_WISR_TEIF


	)

779 
	#DSI_FLAG_ER
 
DSI_WISR_ERIF


	)

780 
	#DSI_FLAG_BUSY
 
DSI_WISR_BUSY


	)

781 
	#DSI_FLAG_PLLLS
 
DSI_WISR_PLLLS


	)

782 
	#DSI_FLAG_PLLL
 
DSI_WISR_PLLLIF


	)

783 
	#DSI_FLAG_PLLU
 
DSI_WISR_PLLUIF


	)

784 
	#DSI_FLAG_RRS
 
DSI_WISR_RRS


	)

785 
	#DSI_FLAG_RR
 
DSI_WISR_RRIF


	)

787 
	#IS_DSI_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
DSI_FLAG_TE
Ë|| ((FLAGË=
DSI_FLAG_ER
Ë|| \

	)

788 ((
FLAG
Ë=
DSI_FLAG_PLLL
Ë|| ((FLAGË=
DSI_FLAG_PLLU
) || \

789 ((
FLAG
Ë=
DSI_FLAG_RR
))

790 
	#IS_DSI_GET_FLAG
(
FLAG
Ë(((FLAGË=
DSI_FLAG_TE
Ë|| ((FLAGË=
DSI_FLAG_ER
Ë|| \

	)

791 ((
FLAG
Ë=
DSI_FLAG_BUSY
Ë|| ((FLAGË=
DSI_FLAG_PLLLS
) || \

792 ((
FLAG
Ë=
DSI_FLAG_PLLL
Ë|| ((FLAGË=
DSI_FLAG_PLLU
) || \

793 ((
FLAG
Ë=
DSI_FLAG_RRS
Ë|| ((FLAGË=
DSI_FLAG_RR
))

801 
	#DSI_IT_TE
 
DSI_WIER_TEIE


	)

802 
	#DSI_IT_ER
 
DSI_WIER_ERIE


	)

803 
	#DSI_IT_PLLL
 
DSI_WIER_PLLLIE


	)

804 
	#DSI_IT_PLLU
 
DSI_WIER_PLLUIE


	)

805 
	#DSI_IT_RR
 
DSI_WIER_RRIE


	)

807 
	#IS_DSI_IT
(
IT
Ë(((ITË=
DSI_IT_TE
Ë|| ((ITË=
DSI_IT_ER
Ë|| \

	)

808 ((
IT
Ë=
DSI_IT_PLLL
Ë|| ((ITË=
DSI_IT_PLLU
) || \

809 ((
IT
Ë=
DSI_IT_RR
))

817 
	#DSI_DCS_SHORT_PKT_WRITE_P0
 ((
uöt32_t
)0x00000005Ë

	)

818 
	#DSI_DCS_SHORT_PKT_WRITE_P1
 ((
uöt32_t
)0x00000015Ë

	)

819 
	#DSI_GEN_SHORT_PKT_WRITE_P0
 ((
uöt32_t
)0x00000003Ë

	)

820 
	#DSI_GEN_SHORT_PKT_WRITE_P1
 ((
uöt32_t
)0x00000013Ë

	)

821 
	#DSI_GEN_SHORT_PKT_WRITE_P2
 ((
uöt32_t
)0x00000023Ë

	)

822 
	#IS_DSI_SHORT_WRITE_PACKET_TYPE
(
MODE
Ë(((MODEË=
DSI_DCS_SHORT_PKT_WRITE_P0
Ë|| \

	)

823 ((
MODE
Ë=
DSI_DCS_SHORT_PKT_WRITE_P1
) || \

824 ((
MODE
Ë=
DSI_GEN_SHORT_PKT_WRITE_P0
) || \

825 ((
MODE
Ë=
DSI_GEN_SHORT_PKT_WRITE_P1
) || \

826 ((
MODE
Ë=
DSI_GEN_SHORT_PKT_WRITE_P2
))

834 
	#DSI_DCS_LONG_PKT_WRITE
 ((
uöt32_t
)0x00000039Ë

	)

835 
	#DSI_GEN_LONG_PKT_WRITE
 ((
uöt32_t
)0x00000029Ë

	)

836 
	#IS_DSI_LONG_WRITE_PACKET_TYPE
(
MODE
Ë(((MODEË=
DSI_DCS_LONG_PKT_WRITE
Ë|| \

	)

837 ((
MODE
Ë=
DSI_GEN_LONG_PKT_WRITE
))

845 
	#DSI_DCS_SHORT_PKT_READ
 ((
uöt32_t
)0x00000006Ë

	)

846 
	#DSI_GEN_SHORT_PKT_READ_P0
 ((
uöt32_t
)0x00000004Ë

	)

847 
	#DSI_GEN_SHORT_PKT_READ_P1
 ((
uöt32_t
)0x00000014Ë

	)

848 
	#DSI_GEN_SHORT_PKT_READ_P2
 ((
uöt32_t
)0x00000024Ë

	)

849 
	#IS_DSI_READ_PACKET_TYPE
(
MODE
Ë(((MODEË=
DSI_DCS_SHORT_PKT_READ
Ë|| \

	)

850 ((
MODE
Ë=
DSI_GEN_SHORT_PKT_READ_P0
) || \

851 ((
MODE
Ë=
DSI_GEN_SHORT_PKT_READ_P1
) || \

852 ((
MODE
Ë=
DSI_GEN_SHORT_PKT_READ_P2
))

860 
	#DSI_ERROR_NONE
 0

	)

861 
	#DSI_ERROR_ACK
 ((
uöt32_t
)0x00000001Ë

	)

862 
	#DSI_ERROR_PHY
 ((
uöt32_t
)0x00000002Ë

	)

863 
	#DSI_ERROR_TX
 ((
uöt32_t
)0x00000004Ë

	)

864 
	#DSI_ERROR_RX
 ((
uöt32_t
)0x00000008Ë

	)

865 
	#DSI_ERROR_ECC
 ((
uöt32_t
)0x00000010Ë

	)

866 
	#DSI_ERROR_CRC
 ((
uöt32_t
)0x00000020Ë

	)

867 
	#DSI_ERROR_PSE
 ((
uöt32_t
)0x00000040Ë

	)

868 
	#DSI_ERROR_EOT
 ((
uöt32_t
)0x00000080Ë

	)

869 
	#DSI_ERROR_OVF
 ((
uöt32_t
)0x00000100Ë

	)

870 
	#DSI_ERROR_GEN
 ((
uöt32_t
)0x00000200Ë

	)

878 
	#DSI_CLOCK_LANE
 ((
uöt32_t
)0x00000000)

	)

879 
	#DSI_DATA_LANES
 ((
uöt32_t
)0x00000001)

	)

880 
	#IS_DSI_LANE_GROUP
(
L™e
Ë(((L™eË=
DSI_CLOCK_LANE
Ë|| ((L™eË=
DSI_DATA_LANES
))

	)

888 
	#DSI_SLEW_RATE_HSTX
 ((
uöt32_t
)0x00000000)

	)

889 
	#DSI_SLEW_RATE_LPTX
 ((
uöt32_t
)0x00000001)

	)

890 
	#DSI_HS_DELAY
 ((
uöt32_t
)0x00000002)

	)

891 
	#IS_DSI_COMMUNICATION_DELAY
(
CommDñay
Ë(((CommDñayË=
DSI_SLEW_RATE_HSTX
Ë|| ((CommDñayË=
DSI_SLEW_RATE_LPTX
Ë|| ((CommDñayË=
DSI_HS_DELAY
))

	)

899 
	#DSI_SWAP_LANE_PINS
 ((
uöt32_t
)0x00000000)

	)

900 
	#DSI_INVERT_HS_SIGNAL
 ((
uöt32_t
)0x00000001)

	)

901 
	#IS_DSI_CUSTOM_LANE
(
Cu°omL™e
Ë(((Cu°omL™eË=
DSI_SWAP_LANE_PINS
Ë|| ((Cu°omL™eË=
DSI_INVERT_HS_SIGNAL
))

	)

909 
	#DSI_CLOCK_LANE
 ((
uöt32_t
)0x00000000)

	)

910 
	#DSI_DATA_LANE0
 ((
uöt32_t
)0x00000001)

	)

911 
	#DSI_DATA_LANE1
 ((
uöt32_t
)0x00000002)

	)

912 
	#IS_DSI_LANE
(
L™e
Ë(((L™eË=
DSI_CLOCK_LANE
Ë|| ((L™eË=
DSI_DATA_LANE0
Ë|| ((L™eË=
DSI_DATA_LANE1
))

	)

920 
	#DSI_TCLK_POST
 ((
uöt32_t
)0x00000000)

	)

921 
	#DSI_TLPX_CLK
 ((
uöt32_t
)0x00000001)

	)

922 
	#DSI_THS_EXIT
 ((
uöt32_t
)0x00000002)

	)

923 
	#DSI_TLPX_DATA
 ((
uöt32_t
)0x00000003)

	)

924 
	#DSI_THS_ZERO
 ((
uöt32_t
)0x00000004)

	)

925 
	#DSI_THS_TRAIL
 ((
uöt32_t
)0x00000005)

	)

926 
	#DSI_THS_PREPARE
 ((
uöt32_t
)0x00000006)

	)

927 
	#DSI_TCLK_ZERO
 ((
uöt32_t
)0x00000007)

	)

928 
	#DSI_TCLK_PREPARE
 ((
uöt32_t
)0x00000008)

	)

929 
	#IS_DSI_PHY_TIMING
(
Timög
Ë(((TimögË=
DSI_TCLK_POST
 ) || \

	)

930 ((
Timög
Ë=
DSI_TLPX_CLK
 ) || \

931 ((
Timög
Ë=
DSI_THS_EXIT
 ) || \

932 ((
Timög
Ë=
DSI_TLPX_DATA
 ) || \

933 ((
Timög
Ë=
DSI_THS_ZERO
 ) || \

934 ((
Timög
Ë=
DSI_THS_TRAIL
 ) || \

935 ((
Timög
Ë=
DSI_THS_PREPARE
 ) || \

936 ((
Timög
Ë=
DSI_TCLK_ZERO
 ) || \

937 ((
Timög
Ë=
DSI_TCLK_PREPARE
))

941 
	#IS_DSI_ALL_PERIPH
(
PERIPH
Ë((PERIPHË=
DSI
)

	)

946 
DSI_DeInô
(
DSI_Ty≥Def
 *
DSIx
);

947 
DSI_Inô
(
DSI_Ty≥Def
 *
DSIx
,
DSI_InôTy≥Def
* 
DSI_InôSåu˘
, 
DSI_PLLInôTy≥Def
 *
PLLInô
);

948 
DSI_Såu˘Inô
(
DSI_InôTy≥Def
* 
DSI_InôSåu˘
, 
DSI_HOST_TimeoutTy≥Def
* 
DSI_HOST_TimeoutInôSåu˘
);

949 
DSI_SëGíîicVCID
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
VútuÆCh™√lID
);

950 
DSI_C⁄figVideoMode
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_VidCfgTy≥Def
 *
VidCfg
);

951 
DSI_C⁄figAd≠ãdComm™dMode
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_CmdCfgTy≥Def
 *
CmdCfg
);

952 
DSI_C⁄figComm™d
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_LPCmdTy≥Def
 *
LPCmd
);

953 
DSI_C⁄figFlowC⁄åﬁ
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
FlowC⁄åﬁ
);

954 
DSI_C⁄figPhyTimî
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_PHY_TimîTy≥Def
 *
PhyTimîs
);

955 
DSI_C⁄figHo°Timeouts
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_HOST_TimeoutTy≥Def
 *
Ho°Timeouts
);

956 
DSI_P©ã∫Gíî©‹Sèπ
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Mode
, uöt32_à
Orõ¡©i⁄
);

957 
DSI_P©ã∫Gíî©‹St›
(
DSI_Ty≥Def
 *
DSIx
);

958 
DSI_Sèπ
(
DSI_Ty≥Def
 *
DSIx
);

959 
DSI_St›
(
DSI_Ty≥Def
 *
DSIx
);

960 
DSI_Re‰esh
(
DSI_Ty≥Def
 *
DSIx
);

961 
DSI_Cﬁ‹Mode
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Cﬁ‹Mode
);

962 
DSI_Shutdown
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Shutdown
);

965 
	#DSI_C⁄figLowPowîComm™d
 
DSI_C⁄figComm™d


	)

968 
DSI_Sh‹tWrôe
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Ch™√lID
, uöt32_à
Mode
, uöt32_à
P¨am1
, uöt32_à
P¨am2
);

969 
DSI_L⁄gWrôe
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Ch™√lID
, uöt32_à
Mode
, uöt32_à
NbP¨ams
, uöt32_à
P¨am1
, 
uöt8_t
* 
P¨amëîsTabÀ
);

970 
DSI_Ród
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Ch™√lNbr
, 
uöt8_t
* 
Aºay
, uöt32_à
Size
, uöt32_à
Mode
, uöt32_à
DCSCmd
, uöt8_t* 
P¨amëîsTabÀ
);

973 
DSI_E¡îULPMD©a
(
DSI_Ty≥Def
 *
DSIx
);

974 
DSI_ExôULPMD©a
(
DSI_Ty≥Def
 *
DSIx
);

975 
DSI_E¡îULPM
(
DSI_Ty≥Def
 *
DSIx
);

976 
DSI_ExôULPM
(
DSI_Ty≥Def
 *
DSIx
);

977 
DSI_SëSÀwR©eAndDñayTunög
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
CommDñay
, uöt32_à
L™e
, uöt32_à
VÆue
);

978 
DSI_SëLowPowîRXFûãr
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Fªquícy
);

979 
DSI_SëSDD
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
);

980 
DSI_SëL™ePösC⁄figuøti⁄
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Cu°omL™e
, uöt32_à
L™e
, 
Fun˘i⁄ÆSèã
 
Sèã
);

981 
DSI_SëPHYTimögs
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Timög
, 
Fun˘i⁄ÆSèã
 
Sèã
, uöt32_à
VÆue
);

982 
DSI_F‹˚TXSt›Mode
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
L™e
, 
Fun˘i⁄ÆSèã
 
Sèã
);

983 
DSI_F‹˚RXLowPowî
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
);

984 
DSI_F‹˚D©aL™esInRX
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
);

985 
DSI_SëPuŒDown
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
);

986 
DSI_SëC⁄ã¡i⁄Dëe˘i⁄Off
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
);

989 
DSI_ITC⁄fig
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

990 
FœgSètus
 
DSI_GëFœgSètus
(
DSI_Ty≥Def
* 
DSIx
, 
uöt16_t
 
DSI_FLAG
);

991 
DSI_CÀ¨Fœg
(
DSI_Ty≥Def
* 
DSIx
, 
uöt16_t
 
DSI_FLAG
);

992 
ITSètus
 
DSI_GëITSètus
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
);

993 
DSI_CÀ¨ITPídögBô
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
);

994 
DSI_C⁄figEº‹M⁄ô‹
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
A˘iveEº‹s
);

1005 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h

30 #i‚de‡
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
EXTI_Mode_I¡îru±
 = 0x00,

57 
EXTI_Mode_Evít
 = 0x04

58 }
	tEXTIMode_Ty≥Def
;

60 
	#IS_EXTI_MODE
(
MODE
Ë(((MODEË=
EXTI_Mode_I¡îru±
Ë|| ((MODEË=
EXTI_Mode_Evít
))

	)

68 
EXTI_Triggî_Risög
 = 0x08,

69 
EXTI_Triggî_FÆlög
 = 0x0C,

70 
EXTI_Triggî_Risög_FÆlög
 = 0x10

71 }
	tEXTITriggî_Ty≥Def
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
EXTI_Triggî_Risög
Ë|| \

	)

74 ((
TRIGGER
Ë=
EXTI_Triggî_FÆlög
) || \

75 ((
TRIGGER
Ë=
EXTI_Triggî_Risög_FÆlög
))

82 
uöt32_t
 
EXTI_Löe
;

85 
EXTIMode_Ty≥Def
 
EXTI_Mode
;

88 
EXTITriggî_Ty≥Def
 
EXTI_Triggî
;

91 
Fun˘i⁄ÆSèã
 
EXTI_LöeCmd
;

93 }
	tEXTI_InôTy≥Def
;

105 
	#EXTI_Löe0
 ((
uöt32_t
)0x00001Ë

	)

106 
	#EXTI_Löe1
 ((
uöt32_t
)0x00002Ë

	)

107 
	#EXTI_Löe2
 ((
uöt32_t
)0x00004Ë

	)

108 
	#EXTI_Löe3
 ((
uöt32_t
)0x00008Ë

	)

109 
	#EXTI_Löe4
 ((
uöt32_t
)0x00010Ë

	)

110 
	#EXTI_Löe5
 ((
uöt32_t
)0x00020Ë

	)

111 
	#EXTI_Löe6
 ((
uöt32_t
)0x00040Ë

	)

112 
	#EXTI_Löe7
 ((
uöt32_t
)0x00080Ë

	)

113 
	#EXTI_Löe8
 ((
uöt32_t
)0x00100Ë

	)

114 
	#EXTI_Löe9
 ((
uöt32_t
)0x00200Ë

	)

115 
	#EXTI_Löe10
 ((
uöt32_t
)0x00400Ë

	)

116 
	#EXTI_Löe11
 ((
uöt32_t
)0x00800Ë

	)

117 
	#EXTI_Löe12
 ((
uöt32_t
)0x01000Ë

	)

118 
	#EXTI_Löe13
 ((
uöt32_t
)0x02000Ë

	)

119 
	#EXTI_Löe14
 ((
uöt32_t
)0x04000Ë

	)

120 
	#EXTI_Löe15
 ((
uöt32_t
)0x08000Ë

	)

121 
	#EXTI_Löe16
 ((
uöt32_t
)0x10000Ë

	)

122 
	#EXTI_Löe17
 ((
uöt32_t
)0x20000Ë

	)

123 
	#EXTI_Löe18
 ((
uöt32_t
)0x40000Ë

	)

124 
	#EXTI_Löe19
 ((
uöt32_t
)0x80000Ë

	)

125 
	#EXTI_Löe20
 ((
uöt32_t
)0x00100000Ë

	)

126 
	#EXTI_Löe21
 ((
uöt32_t
)0x00200000Ë

	)

127 
	#EXTI_Löe22
 ((
uöt32_t
)0x00400000Ë

	)

128 
	#EXTI_Löe23
 ((
uöt32_t
)0x00800000Ë

	)

131 
	#IS_EXTI_LINE
(
LINE
Ë((((LINEË& (
uöt32_t
)0xFF800000Ë=0x00Ë&& ((LINEË!(
uöt16_t
)0x00))

	)

133 
	#IS_GET_EXTI_LINE
(
LINE
Ë(((LINEË=
EXTI_Löe0
Ë|| ((LINEË=
EXTI_Löe1
Ë|| \

	)

134 ((
LINE
Ë=
EXTI_Löe2
Ë|| ((LINEË=
EXTI_Löe3
) || \

135 ((
LINE
Ë=
EXTI_Löe4
Ë|| ((LINEË=
EXTI_Löe5
) || \

136 ((
LINE
Ë=
EXTI_Löe6
Ë|| ((LINEË=
EXTI_Löe7
) || \

137 ((
LINE
Ë=
EXTI_Löe8
Ë|| ((LINEË=
EXTI_Löe9
) || \

138 ((
LINE
Ë=
EXTI_Löe10
Ë|| ((LINEË=
EXTI_Löe11
) || \

139 ((
LINE
Ë=
EXTI_Löe12
Ë|| ((LINEË=
EXTI_Löe13
) || \

140 ((
LINE
Ë=
EXTI_Löe14
Ë|| ((LINEË=
EXTI_Löe15
) || \

141 ((
LINE
Ë=
EXTI_Löe16
Ë|| ((LINEË=
EXTI_Löe17
) || \

142 ((
LINE
Ë=
EXTI_Löe18
Ë|| ((LINEË=
EXTI_Löe19
) || \

143 ((
LINE
Ë=
EXTI_Löe20
Ë|| ((LINEË=
EXTI_Löe21
) ||\

144 ((
LINE
Ë=
EXTI_Löe22
Ë|| ((LINEË=
EXTI_Löe23
))

158 
EXTI_DeInô
();

161 
EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

162 
EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

163 
EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
);

166 
FœgSètus
 
EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
);

167 
EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
);

168 
ITSètus
 
EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
);

169 
EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
);

171 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h

30 #i‚de‡
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Sètus
;

74 
	#FLASH_L©ícy_0
 ((
uöt8_t
)0x0000Ë

	)

75 
	#FLASH_L©ícy_1
 ((
uöt8_t
)0x0001Ë

	)

76 
	#FLASH_L©ícy_2
 ((
uöt8_t
)0x0002Ë

	)

77 
	#FLASH_L©ícy_3
 ((
uöt8_t
)0x0003Ë

	)

78 
	#FLASH_L©ícy_4
 ((
uöt8_t
)0x0004Ë

	)

79 
	#FLASH_L©ícy_5
 ((
uöt8_t
)0x0005Ë

	)

80 
	#FLASH_L©ícy_6
 ((
uöt8_t
)0x0006Ë

	)

81 
	#FLASH_L©ícy_7
 ((
uöt8_t
)0x0007Ë

	)

82 
	#FLASH_L©ícy_8
 ((
uöt8_t
)0x0008Ë

	)

83 
	#FLASH_L©ícy_9
 ((
uöt8_t
)0x0009Ë

	)

84 
	#FLASH_L©ícy_10
 ((
uöt8_t
)0x000AË

	)

85 
	#FLASH_L©ícy_11
 ((
uöt8_t
)0x000BË

	)

86 
	#FLASH_L©ícy_12
 ((
uöt8_t
)0x000CË

	)

87 
	#FLASH_L©ícy_13
 ((
uöt8_t
)0x000DË

	)

88 
	#FLASH_L©ícy_14
 ((
uöt8_t
)0x000EË

	)

89 
	#FLASH_L©ícy_15
 ((
uöt8_t
)0x000FË

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
Ë(((LATENCYË=
FLASH_L©ícy_0
Ë|| \

	)

93 ((
LATENCY
Ë=
FLASH_L©ícy_1
) || \

94 ((
LATENCY
Ë=
FLASH_L©ícy_2
) || \

95 ((
LATENCY
Ë=
FLASH_L©ícy_3
) || \

96 ((
LATENCY
Ë=
FLASH_L©ícy_4
) || \

97 ((
LATENCY
Ë=
FLASH_L©ícy_5
) || \

98 ((
LATENCY
Ë=
FLASH_L©ícy_6
) || \

99 ((
LATENCY
Ë=
FLASH_L©ícy_7
) || \

100 ((
LATENCY
Ë=
FLASH_L©ícy_8
) || \

101 ((
LATENCY
Ë=
FLASH_L©ícy_9
) || \

102 ((
LATENCY
Ë=
FLASH_L©ícy_10
) || \

103 ((
LATENCY
Ë=
FLASH_L©ícy_11
) || \

104 ((
LATENCY
Ë=
FLASH_L©ícy_12
) || \

105 ((
LATENCY
Ë=
FLASH_L©ícy_13
) || \

106 ((
LATENCY
Ë=
FLASH_L©ícy_14
) || \

107 ((
LATENCY
Ë=
FLASH_L©ícy_15
))

115 
	#VﬁègeR™ge_1
 ((
uöt8_t
)0x00Ë

	)

116 
	#VﬁègeR™ge_2
 ((
uöt8_t
)0x01Ë

	)

117 
	#VﬁègeR™ge_3
 ((
uöt8_t
)0x02Ë

	)

118 
	#VﬁègeR™ge_4
 ((
uöt8_t
)0x03Ë

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEË=
VﬁègeR™ge_1
Ë|| \

	)

121 ((
RANGE
Ë=
VﬁègeR™ge_2
) || \

122 ((
RANGE
Ë=
VﬁègeR™ge_3
) || \

123 ((
RANGE
Ë=
VﬁègeR™ge_4
))

131 
	#FLASH_Se˘‹_0
 ((
uöt16_t
)0x0000Ë

	)

132 
	#FLASH_Se˘‹_1
 ((
uöt16_t
)0x0008Ë

	)

133 
	#FLASH_Se˘‹_2
 ((
uöt16_t
)0x0010Ë

	)

134 
	#FLASH_Se˘‹_3
 ((
uöt16_t
)0x0018Ë

	)

135 
	#FLASH_Se˘‹_4
 ((
uöt16_t
)0x0020Ë

	)

136 
	#FLASH_Se˘‹_5
 ((
uöt16_t
)0x0028Ë

	)

137 
	#FLASH_Se˘‹_6
 ((
uöt16_t
)0x0030Ë

	)

138 
	#FLASH_Se˘‹_7
 ((
uöt16_t
)0x0038Ë

	)

139 
	#FLASH_Se˘‹_8
 ((
uöt16_t
)0x0040Ë

	)

140 
	#FLASH_Se˘‹_9
 ((
uöt16_t
)0x0048Ë

	)

141 
	#FLASH_Se˘‹_10
 ((
uöt16_t
)0x0050Ë

	)

142 
	#FLASH_Se˘‹_11
 ((
uöt16_t
)0x0058Ë

	)

143 
	#FLASH_Se˘‹_12
 ((
uöt16_t
)0x0080Ë

	)

144 
	#FLASH_Se˘‹_13
 ((
uöt16_t
)0x0088Ë

	)

145 
	#FLASH_Se˘‹_14
 ((
uöt16_t
)0x0090Ë

	)

146 
	#FLASH_Se˘‹_15
 ((
uöt16_t
)0x0098Ë

	)

147 
	#FLASH_Se˘‹_16
 ((
uöt16_t
)0x00A0Ë

	)

148 
	#FLASH_Se˘‹_17
 ((
uöt16_t
)0x00A8Ë

	)

149 
	#FLASH_Se˘‹_18
 ((
uöt16_t
)0x00B0Ë

	)

150 
	#FLASH_Se˘‹_19
 ((
uöt16_t
)0x00B8Ë

	)

151 
	#FLASH_Se˘‹_20
 ((
uöt16_t
)0x00C0Ë

	)

152 
	#FLASH_Se˘‹_21
 ((
uöt16_t
)0x00C8Ë

	)

153 
	#FLASH_Se˘‹_22
 ((
uöt16_t
)0x00D0Ë

	)

154 
	#FLASH_Se˘‹_23
 ((
uöt16_t
)0x00D8Ë

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
Ë(((SECTORË=
FLASH_Se˘‹_0
Ë|| ((SECTORË=
FLASH_Se˘‹_1
Ë||\

	)

157 ((
SECTOR
Ë=
FLASH_Se˘‹_2
Ë|| ((SECTORË=
FLASH_Se˘‹_3
) ||\

158 ((
SECTOR
Ë=
FLASH_Se˘‹_4
Ë|| ((SECTORË=
FLASH_Se˘‹_5
) ||\

159 ((
SECTOR
Ë=
FLASH_Se˘‹_6
Ë|| ((SECTORË=
FLASH_Se˘‹_7
) ||\

160 ((
SECTOR
Ë=
FLASH_Se˘‹_8
Ë|| ((SECTORË=
FLASH_Se˘‹_9
) ||\

161 ((
SECTOR
Ë=
FLASH_Se˘‹_10
Ë|| ((SECTORË=
FLASH_Se˘‹_11
) ||\

162 ((
SECTOR
Ë=
FLASH_Se˘‹_12
Ë|| ((SECTORË=
FLASH_Se˘‹_13
) ||\

163 ((
SECTOR
Ë=
FLASH_Se˘‹_14
Ë|| ((SECTORË=
FLASH_Se˘‹_15
) ||\

164 ((
SECTOR
Ë=
FLASH_Se˘‹_16
Ë|| ((SECTORË=
FLASH_Se˘‹_17
) ||\

165 ((
SECTOR
Ë=
FLASH_Se˘‹_18
Ë|| ((SECTORË=
FLASH_Se˘‹_19
) ||\

166 ((
SECTOR
Ë=
FLASH_Se˘‹_20
Ë|| ((SECTORË=
FLASH_Se˘‹_21
) ||\

167 ((
SECTOR
Ë=
FLASH_Se˘‹_22
Ë|| ((SECTORË=
FLASH_Se˘‹_23
))

169 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
Ë|| deföed (
STM32F469_479xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË<0x081FFFFF)Ë||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

174 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË<0x080FFFFF)Ë||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

179 #i‡
deföed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË<0x0803FFFF)Ë||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

184 #i‡
deföed
 (
STM32F411xE
Ë|| deföed (
STM32F446xx
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË<0x0807FFFF)Ë||\

	)

186 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

189 #i‡
deföed
 (
STM32F410xx
)

190 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË<0x0801FFFF)Ë||\

	)

191 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

194 #i‡
deföed
(
STM32F413_423xx
)

195 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË<0x0817FFFF)Ë||\

	)

196 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7BDF)))

205 
	#OB_WRP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

206 
	#OB_WRP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

207 
	#OB_WRP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

208 
	#OB_WRP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

209 
	#OB_WRP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

210 
	#OB_WRP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

211 
	#OB_WRP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

212 
	#OB_WRP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

213 
	#OB_WRP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

214 
	#OB_WRP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

215 
	#OB_WRP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

216 
	#OB_WRP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

217 
	#OB_WRP_Se˘‹_12
 ((
uöt32_t
)0x00000001Ë

	)

218 
	#OB_WRP_Se˘‹_13
 ((
uöt32_t
)0x00000002Ë

	)

219 
	#OB_WRP_Se˘‹_14
 ((
uöt32_t
)0x00000004Ë

	)

220 
	#OB_WRP_Se˘‹_15
 ((
uöt32_t
)0x00000008Ë

	)

221 
	#OB_WRP_Se˘‹_16
 ((
uöt32_t
)0x00000010Ë

	)

222 
	#OB_WRP_Se˘‹_17
 ((
uöt32_t
)0x00000020Ë

	)

223 
	#OB_WRP_Se˘‹_18
 ((
uöt32_t
)0x00000040Ë

	)

224 
	#OB_WRP_Se˘‹_19
 ((
uöt32_t
)0x00000080Ë

	)

225 
	#OB_WRP_Se˘‹_20
 ((
uöt32_t
)0x00000100Ë

	)

226 
	#OB_WRP_Se˘‹_21
 ((
uöt32_t
)0x00000200Ë

	)

227 
	#OB_WRP_Se˘‹_22
 ((
uöt32_t
)0x00000400Ë

	)

228 
	#OB_WRP_Se˘‹_23
 ((
uöt32_t
)0x00000800Ë

	)

229 
	#OB_WRP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

231 
	#IS_OB_WRP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

239 
	#OB_PcROP_DißbÀ
 ((
uöt8_t
)0x00Ë

	)

240 
	#OB_PcROP_E«bÀ
 ((
uöt8_t
)0x80Ë

	)

241 
	#IS_OB_PCROP_SELECT
(
PCROP
Ë(((PCROPË=
OB_PcROP_DißbÀ
Ë|| ((PCROPË=
OB_PcROP_E«bÀ
))

	)

249 
	#OB_PCROP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

250 
	#OB_PCROP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

251 
	#OB_PCROP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

252 
	#OB_PCROP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

253 
	#OB_PCROP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

254 
	#OB_PCROP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

255 
	#OB_PCROP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

256 
	#OB_PCROP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

257 
	#OB_PCROP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

258 
	#OB_PCROP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

259 
	#OB_PCROP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

260 
	#OB_PCROP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

261 
	#OB_PCROP_Se˘‹_12
 ((
uöt32_t
)0x00000001Ë

	)

262 
	#OB_PCROP_Se˘‹_13
 ((
uöt32_t
)0x00000002Ë

	)

263 
	#OB_PCROP_Se˘‹_14
 ((
uöt32_t
)0x00000004Ë

	)

264 
	#OB_PCROP_Se˘‹_15
 ((
uöt32_t
)0x00000008Ë

	)

265 
	#OB_PCROP_Se˘‹_16
 ((
uöt32_t
)0x00000010Ë

	)

266 
	#OB_PCROP_Se˘‹_17
 ((
uöt32_t
)0x00000020Ë

	)

267 
	#OB_PCROP_Se˘‹_18
 ((
uöt32_t
)0x00000040Ë

	)

268 
	#OB_PCROP_Se˘‹_19
 ((
uöt32_t
)0x00000080Ë

	)

269 
	#OB_PCROP_Se˘‹_20
 ((
uöt32_t
)0x00000100Ë

	)

270 
	#OB_PCROP_Se˘‹_21
 ((
uöt32_t
)0x00000200Ë

	)

271 
	#OB_PCROP_Se˘‹_22
 ((
uöt32_t
)0x00000400Ë

	)

272 
	#OB_PCROP_Se˘‹_23
 ((
uöt32_t
)0x00000800Ë

	)

273 
	#OB_PCROP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

275 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

283 
	#OB_RDP_Levñ_0
 ((
uöt8_t
)0xAA)

	)

284 
	#OB_RDP_Levñ_1
 ((
uöt8_t
)0x55)

	)

287 
	#IS_OB_RDP
(
LEVEL
Ë(((LEVELË=
OB_RDP_Levñ_0
)||\

	)

288 ((
LEVEL
Ë=
OB_RDP_Levñ_1
))

297 
	#OB_IWDG_SW
 ((
uöt8_t
)0x20Ë

	)

298 
	#OB_IWDG_HW
 ((
uöt8_t
)0x00Ë

	)

299 
	#IS_OB_IWDG_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_IWDG_SW
Ë|| ((SOURCEË=
OB_IWDG_HW
))

	)

307 
	#OB_STOP_NoRST
 ((
uöt8_t
)0x40Ë

	)

308 
	#OB_STOP_RST
 ((
uöt8_t
)0x00Ë

	)

309 
	#IS_OB_STOP_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STOP_NoRST
Ë|| ((SOURCEË=
OB_STOP_RST
))

	)

318 
	#OB_STDBY_NoRST
 ((
uöt8_t
)0x80Ë

	)

319 
	#OB_STDBY_RST
 ((
uöt8_t
)0x00Ë

	)

320 
	#IS_OB_STDBY_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STDBY_NoRST
Ë|| ((SOURCEË=
OB_STDBY_RST
))

	)

328 
	#OB_BOR_LEVEL3
 ((
uöt8_t
)0x00Ë

	)

329 
	#OB_BOR_LEVEL2
 ((
uöt8_t
)0x04Ë

	)

330 
	#OB_BOR_LEVEL1
 ((
uöt8_t
)0x08Ë

	)

331 
	#OB_BOR_OFF
 ((
uöt8_t
)0x0CË

	)

332 
	#IS_OB_BOR
(
LEVEL
Ë(((LEVELË=
OB_BOR_LEVEL1
Ë|| ((LEVELË=
OB_BOR_LEVEL2
Ë||\

	)

333 ((
LEVEL
Ë=
OB_BOR_LEVEL3
Ë|| ((LEVELË=
OB_BOR_OFF
))

341 
	#OB_DuÆ_BoŸE«bÀd
 ((
uöt8_t
)0x10Ë

	)

342 
	#OB_DuÆ_BoŸDißbÀd
 ((
uöt8_t
)0x00Ë

	)

343 
	#IS_OB_BOOT
(
BOOT
Ë(((BOOTË=
OB_DuÆ_BoŸE«bÀd
Ë|| ((BOOTË=
OB_DuÆ_BoŸDißbÀd
))

	)

351 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x01000000Ë

	)

352 
	#FLASH_IT_ERR
 ((
uöt32_t
)0x02000000Ë

	)

353 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFCFFFFFFË=0x00000000Ë&& ((ITË!0x00000000))

	)

361 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000001Ë

	)

362 
	#FLASH_FLAG_OPERR
 ((
uöt32_t
)0x00000002Ë

	)

363 
	#FLASH_FLAG_WRPERR
 ((
uöt32_t
)0x00000010Ë

	)

364 
	#FLASH_FLAG_PGAERR
 ((
uöt32_t
)0x00000020Ë

	)

365 
	#FLASH_FLAG_PGPERR
 ((
uöt32_t
)0x00000040Ë

	)

366 
	#FLASH_FLAG_PGSERR
 ((
uöt32_t
)0x00000080Ë

	)

367 
	#FLASH_FLAG_RDERR
 ((
uöt32_t
)0x00000100Ë

	)

368 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00010000Ë

	)

369 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFE0CË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

370 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_EOP
Ë|| ((FLAGË=
FLASH_FLAG_OPERR
Ë|| \

	)

371 ((
FLAG
Ë=
FLASH_FLAG_WRPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGAERR
) || \

372 ((
FLAG
Ë=
FLASH_FLAG_PGPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGSERR
) || \

373 ((
FLAG
Ë=
FLASH_FLAG_BSY
Ë|| ((FLAGË=
FLASH_FLAG_RDERR
))

381 
	#FLASH_PSIZE_BYTE
 ((
uöt32_t
)0x00000000)

	)

382 
	#FLASH_PSIZE_HALF_WORD
 ((
uöt32_t
)0x00000100)

	)

383 
	#FLASH_PSIZE_WORD
 ((
uöt32_t
)0x00000200)

	)

384 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
uöt32_t
)0x00000300)

	)

385 
	#CR_PSIZE_MASK
 ((
uöt32_t
)0xFFFFFCFF)

	)

393 
	#RDP_KEY
 ((
uöt16_t
)0x00A5)

	)

394 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

395 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

396 
	#FLASH_OPT_KEY1
 ((
uöt32_t
)0x08192A3B)

	)

397 
	#FLASH_OPT_KEY2
 ((
uöt32_t
)0x4C5D6E7F)

	)

405 
	#ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

409 
	#OPTCR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C14)

	)

413 
	#OPTCR_BYTE1_ADDRESS
 ((
uöt32_t
)0x40023C15)

	)

417 
	#OPTCR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C16)

	)

421 
	#OPTCR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023C17)

	)

426 
	#OPTCR1_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C1A)

	)

436 
FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
);

437 
FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

438 
FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

439 
FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

440 
FLASH_In°ru˘i⁄CacheRe£t
();

441 
FLASH_D©aCacheRe£t
();

444 
FLASH_U∆ock
();

445 
FLASH_Lock
();

446 
FLASH_Sètus
 
FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
);

447 
FLASH_Sètus
 
FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

448 
FLASH_Sètus
 
FLASH_Eø£AŒB™k1Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

449 
FLASH_Sètus
 
FLASH_Eø£AŒB™k2Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

450 
FLASH_Sètus
 
FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
);

451 
FLASH_Sètus
 
FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
);

452 
FLASH_Sètus
 
FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
);

453 
FLASH_Sètus
 
FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
);

456 
FLASH_OB_U∆ock
();

457 
FLASH_OB_Lock
();

458 
FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

459 
FLASH_OB_WRP1C⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

460 
FLASH_OB_PCROPSñe˘i⁄C⁄fig
(
uöt8_t
 
OB_PcROP
);

461 
FLASH_OB_PCROPC⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

462 
FLASH_OB_PCROP1C⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

463 
FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
);

464 
FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
);

465 
FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
);

466 
FLASH_OB_BoŸC⁄fig
(
uöt8_t
 
OB_BOOT
);

467 
FLASH_Sètus
 
FLASH_OB_Launch
();

468 
uöt8_t
 
FLASH_OB_GëU£r
();

469 
uöt16_t
 
FLASH_OB_GëWRP
();

470 
uöt16_t
 
FLASH_OB_GëWRP1
();

471 
uöt16_t
 
FLASH_OB_GëPCROP
();

472 
uöt16_t
 
FLASH_OB_GëPCROP1
();

473 
FœgSètus
 
FLASH_OB_GëRDP
();

474 
uöt8_t
 
FLASH_OB_GëBOR
();

477 
FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

478 
FœgSètus
 
FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
);

479 
FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
);

480 
FLASH_Sètus
 
FLASH_GëSètus
();

481 
FLASH_Sètus
 
FLASH_WaôF‹La°O≥øti⁄
();

483 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash_ramfunc.h

30 #i‚de‡
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

53 #i‡
deföed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #ñi‡
deföed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__ømfunc
 

	)

72 #ñi‡
deföed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__©åibuã__
((
	`£˘i⁄
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FœshI¡îÁ˚Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

85 
__RAM_FUNC
 
FLASH_FœshSÀïModeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

88 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h

30 #i‚de‡
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
FMC_AddªssSëupTime
;

60 
uöt32_t
 
FMC_AddªssHﬁdTime
;

65 
uöt32_t
 
FMC_D©aSëupTime
;

70 
uöt32_t
 
FMC_BusTu∫AroundDuøti⁄
;

75 
uöt32_t
 
FMC_CLKDivisi⁄
;

79 
uöt32_t
 
FMC_D©aL©ícy
;

87 
uöt32_t
 
FMC_Ac˚ssMode
;

89 }
	tFMC_NORSRAMTimögInôTy≥Def
;

96 
uöt32_t
 
FMC_B™k
;

99 
uöt32_t
 
FMC_D©aAddªssMux
;

103 
uöt32_t
 
FMC_Mem‹yTy≥
;

107 
uöt32_t
 
FMC_Mem‹yD©aWidth
;

110 
uöt32_t
 
FMC_Bur°Ac˚ssMode
;

114 
uöt32_t
 
FMC_WaôSig«lPﬁ¨ôy
;

118 
uöt32_t
 
FMC_WøpMode
;

122 
uöt32_t
 
FMC_WaôSig«lA˘ive
;

127 
uöt32_t
 
FMC_WrôeO≥øti⁄
;

130 
uöt32_t
 
FMC_WaôSig«l
;

134 
uöt32_t
 
FMC_ExãndedMode
;

137 
uöt32_t
 
FMC_Asynchr⁄ousWaô
;

141 
uöt32_t
 
FMC_WrôeBur°
;

144 
uöt32_t
 
FMC_C⁄töousClock
;

150 
FMC_NORSRAMTimögInôTy≥Def
* 
FMC_RódWrôeTimögSåu˘
;

152 
FMC_NORSRAMTimögInôTy≥Def
* 
FMC_WrôeTimögSåu˘
;

153 }
	tFMC_NORSRAMInôTy≥Def
;

160 
uöt32_t
 
FMC_SëupTime
;

166 
uöt32_t
 
FMC_WaôSëupTime
;

172 
uöt32_t
 
FMC_HﬁdSëupTime
;

179 
uöt32_t
 
FMC_HiZSëupTime
;

184 }
	tFMC_NAND_PCCARDTimögInôTy≥Def
;

191 
uöt32_t
 
FMC_B™k
;

194 
uöt32_t
 
FMC_Waô„©uª
;

197 
uöt32_t
 
FMC_Mem‹yD©aWidth
;

200 
uöt32_t
 
FMC_ECC
;

203 
uöt32_t
 
FMC_ECCPageSize
;

206 
uöt32_t
 
FMC_TCLRSëupTime
;

210 
uöt32_t
 
FMC_TARSëupTime
;

214 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_Comm⁄S∑˚TimögSåu˘
;

216 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_AâribuãS∑˚TimögSåu˘
;

217 }
	tFMC_NANDInôTy≥Def
;

225 
uöt32_t
 
FMC_Waô„©uª
;

228 
uöt32_t
 
FMC_TCLRSëupTime
;

232 
uöt32_t
 
FMC_TARSëupTime
;

237 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_Comm⁄S∑˚TimögSåu˘
;

239 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_AâribuãS∑˚TimögSåu˘
;

241 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_IOS∑˚TimögSåu˘
;

242 }
	tFMC_PCCARDInôTy≥Def
;

250 
uöt32_t
 
FMC_LﬂdToA˘iveDñay
;

254 
uöt32_t
 
FMC_ExôSñfRe‰eshDñay
;

258 
uöt32_t
 
FMC_SñfRe‰eshTime
;

262 
uöt32_t
 
FMC_RowCy˛eDñay
;

267 
uöt32_t
 
FMC_WrôeRecovîyTime
;

270 
uöt32_t
 
FMC_RPDñay
;

274 
uöt32_t
 
FMC_RCDDñay
;

278 }
	tFMC_SDRAMTimögInôTy≥Def
;

287 
uöt32_t
 
FMC_Comm™dMode
;

290 
uöt32_t
 
FMC_Comm™dT¨gë
;

293 
uöt32_t
 
FMC_AutoRe‰eshNumbî
;

297 
uöt32_t
 
FMC_ModeRegi°îDeföôi⁄
;

299 }
	tFMC_SDRAMComm™dTy≥Def
;

307 
uöt32_t
 
FMC_B™k
;

310 
uöt32_t
 
FMC_CﬁumnBôsNumbî
;

313 
uöt32_t
 
FMC_RowBôsNumbî
;

316 
uöt32_t
 
FMC_SDMem‹yD©aWidth
;

319 
uöt32_t
 
FMC_I¡î«lB™kNumbî
;

322 
uöt32_t
 
FMC_CASL©ícy
;

325 
uöt32_t
 
FMC_WrôePrŸe˘i⁄
;

328 
uöt32_t
 
FMC_SDClockPîiod
;

332 
uöt32_t
 
FMC_RódBur°
;

336 
uöt32_t
 
FMC_RódPùeDñay
;

339 
FMC_SDRAMTimögInôTy≥Def
* 
FMC_SDRAMTimögSåu˘
;

341 }
	tFMC_SDRAMInôTy≥Def
;

353 
	#FMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

354 
	#FMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

355 
	#FMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

356 
	#FMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FMC_B™k1_NORSRAM1
Ë|| \

	)

359 ((
BANK
Ë=
FMC_B™k1_NORSRAM2
) || \

360 ((
BANK
Ë=
FMC_B™k1_NORSRAM3
) || \

361 ((
BANK
Ë=
FMC_B™k1_NORSRAM4
))

369 
	#FMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

370 
	#FMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
Ë(((BANKË=
FMC_B™k2_NAND
Ë|| \

	)

373 ((
BANK
Ë=
FMC_B™k3_NAND
))

381 
	#FMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

389 
	#FMC_B™k1_SDRAM
 ((
uöt32_t
)0x00000000)

	)

390 
	#FMC_B™k2_SDRAM
 ((
uöt32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
Ë(((BANKË=
FMC_B™k1_SDRAM
Ë|| \

	)

393 ((
BANK
Ë=
FMC_B™k2_SDRAM
))

408 
	#FMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

409 
	#FMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
Ë(((MUXË=
FMC_D©aAddªssMux_DißbÀ
Ë|| \

	)

412 ((
MUX
Ë=
FMC_D©aAddªssMux_E«bÀ
))

421 
	#FMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

422 
	#FMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

423 
	#FMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FMC_Mem‹yTy≥_SRAM
Ë|| \

	)

426 ((
MEMORY
Ë=
FMC_Mem‹yTy≥_PSRAM
)|| \

427 ((
MEMORY
Ë=
FMC_Mem‹yTy≥_NOR
))

436 
	#FMC_NORSRAM_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_Mem‹yD©aWidth_32b
 ((
uöt32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FMC_NORSRAM_Mem‹yD©aWidth_8b
Ë|| \

	)

441 ((
WIDTH
Ë=
FMC_NORSRAM_Mem‹yD©aWidth_16b
) || \

442 ((
WIDTH
Ë=
FMC_NORSRAM_Mem‹yD©aWidth_32b
))

451 
	#FMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

452 
	#FMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
Ë(((STATEË=
FMC_Bur°Ac˚ssMode_DißbÀ
Ë|| \

	)

455 ((
STATE
Ë=
FMC_Bur°Ac˚ssMode_E«bÀ
))

463 
	#FMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

464 
	#FMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FMC_Asynchr⁄ousWaô_DißbÀ
Ë|| \

	)

467 ((
STATE
Ë=
FMC_Asynchr⁄ousWaô_E«bÀ
))

475 
	#FMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

476 
	#FMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FMC_WaôSig«lPﬁ¨ôy_Low
Ë|| \

	)

479 ((
POLARITY
Ë=
FMC_WaôSig«lPﬁ¨ôy_High
))

487 
	#FMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

488 
	#FMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FMC_WøpMode_DißbÀ
Ë|| \

	)

491 ((
MODE
Ë=
FMC_WøpMode_E«bÀ
))

499 
	#FMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

500 
	#FMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FMC_WaôSig«lA˘ive_Bef‹eWaôSèã
Ë|| \

	)

503 ((
ACTIVE
Ë=
FMC_WaôSig«lA˘ive_DurögWaôSèã
))

511 
	#FMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

512 
	#FMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FMC_WrôeO≥øti⁄_DißbÀ
Ë|| \

	)

515 ((
OPERATION
Ë=
FMC_WrôeO≥øti⁄_E«bÀ
))

523 
	#FMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

524 
	#FMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FMC_WaôSig«l_DißbÀ
Ë|| \

	)

527 ((
SIGNAL
Ë=
FMC_WaôSig«l_E«bÀ
))

535 
	#FMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

536 
	#FMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FMC_ExãndedMode_DißbÀ
Ë|| \

	)

539 ((
MODE
Ë=
FMC_ExãndedMode_E«bÀ
))

548 
	#FMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

549 
	#FMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FMC_WrôeBur°_DißbÀ
Ë|| \

	)

552 ((
BURST
Ë=
FMC_WrôeBur°_E«bÀ
))

561 
	#FMC_CClock_SyncO∆y
 ((
uöt32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
uöt32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
Ë(((CCLOCKË=
FMC_CClock_SyncO∆y
Ë|| \

	)

565 ((
CCLOCK
Ë=
FMC_CClock_SyncAsync
))

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
Ë(((DIVË> 0Ë&& ((DIVË<15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<15)

	)

621 
	#FMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

622 
	#FMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

623 
	#FMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

624 
	#FMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FMC_Ac˚ssMode_A
Ë|| \

	)

627 ((
MODE
Ë=
FMC_Ac˚ssMode_B
) || \

628 ((
MODE
Ë=
FMC_Ac˚ssMode_C
) || \

629 ((
MODE
Ë=
FMC_Ac˚ssMode_D
))

645 
	#FMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

646 
	#FMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FMC_Waô„©uª_DißbÀ
Ë|| \

	)

649 ((
FEATURE
Ë=
FMC_Waô„©uª_E«bÀ
))

657 
	#FMC_NAND_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

658 
	#FMC_NAND_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FMC_NAND_Mem‹yD©aWidth_8b
Ë|| \

	)

661 ((
WIDTH
Ë=
FMC_NAND_Mem‹yD©aWidth_16b
))

669 
	#FMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

670 
	#FMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
Ë(((STATEË=
FMC_ECC_DißbÀ
Ë|| \

	)

673 ((
STATE
Ë=
FMC_ECC_E«bÀ
))

681 
	#FMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FMC_ECCPageSize_256Byãs
Ë|| \

	)

689 ((
SIZE
Ë=
FMC_ECCPageSize_512Byãs
) || \

690 ((
SIZE
Ë=
FMC_ECCPageSize_1024Byãs
) || \

691 ((
SIZE
Ë=
FMC_ECCPageSize_2048Byãs
) || \

692 ((
SIZE
Ë=
FMC_ECCPageSize_4096Byãs
) || \

693 ((
SIZE
Ë=
FMC_ECCPageSize_8192Byãs
))

701 
	#IS_FMC_TCLR_TIME
(
TIME
Ë((TIMEË<255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
Ë((TIMEË<255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
Ë((TIMEË<255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
Ë((TIMEË<255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
Ë((TIMEË<255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
Ë((TIMEË<255)

	)

758 
	#FMC_CﬁumnBôs_Numbî_8b
 ((
uöt32_t
)0x00000000)

	)

759 
	#FMC_CﬁumnBôs_Numbî_9b
 ((
uöt32_t
)0x00000001)

	)

760 
	#FMC_CﬁumnBôs_Numbî_10b
 ((
uöt32_t
)0x00000002)

	)

761 
	#FMC_CﬁumnBôs_Numbî_11b
 ((
uöt32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
Ë(((COLUMNË=
FMC_CﬁumnBôs_Numbî_8b
Ë|| \

	)

764 ((
COLUMN
Ë=
FMC_CﬁumnBôs_Numbî_9b
) || \

765 ((
COLUMN
Ë=
FMC_CﬁumnBôs_Numbî_10b
) || \

766 ((
COLUMN
Ë=
FMC_CﬁumnBôs_Numbî_11b
))

775 
	#FMC_RowBôs_Numbî_11b
 ((
uöt32_t
)0x00000000)

	)

776 
	#FMC_RowBôs_Numbî_12b
 ((
uöt32_t
)0x00000004)

	)

777 
	#FMC_RowBôs_Numbî_13b
 ((
uöt32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
Ë(((ROWË=
FMC_RowBôs_Numbî_11b
Ë|| \

	)

780 ((
ROW
Ë=
FMC_RowBôs_Numbî_12b
) || \

781 ((
ROW
Ë=
FMC_RowBôs_Numbî_13b
))

790 
	#FMC_SDMem‹y_Width_8b
 ((
uöt32_t
)0x00000000)

	)

791 
	#FMC_SDMem‹y_Width_16b
 ((
uöt32_t
)0x00000010)

	)

792 
	#FMC_SDMem‹y_Width_32b
 ((
uöt32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FMC_SDMem‹y_Width_8b
Ë|| \

	)

795 ((
WIDTH
Ë=
FMC_SDMem‹y_Width_16b
) || \

796 ((
WIDTH
Ë=
FMC_SDMem‹y_Width_32b
))

805 
	#FMC_I¡î«lB™k_Numbî_2
 ((
uöt32_t
)0x00000000)

	)

806 
	#FMC_I¡î«lB™k_Numbî_4
 ((
uöt32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
Ë(((NUMBERË=
FMC_I¡î«lB™k_Numbî_2
Ë|| \

	)

809 ((
NUMBER
Ë=
FMC_I¡î«lB™k_Numbî_4
))

819 
	#FMC_CAS_L©ícy_1
 ((
uöt32_t
)0x00000080)

	)

820 
	#FMC_CAS_L©ícy_2
 ((
uöt32_t
)0x00000100)

	)

821 
	#FMC_CAS_L©ícy_3
 ((
uöt32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
Ë(((LATENCYË=
FMC_CAS_L©ícy_1
Ë|| \

	)

824 ((
LATENCY
Ë=
FMC_CAS_L©ícy_2
) || \

825 ((
LATENCY
Ë=
FMC_CAS_L©ícy_3
))

834 
	#FMC_Wrôe_PrŸe˘i⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

835 
	#FMC_Wrôe_PrŸe˘i⁄_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
Ë(((WRITEË=
FMC_Wrôe_PrŸe˘i⁄_DißbÀ
Ë|| \

	)

838 ((
WRITE
Ë=
FMC_Wrôe_PrŸe˘i⁄_E«bÀ
))

848 
	#FMC_SDClock_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

849 
	#FMC_SDClock_Pîiod_2
 ((
uöt32_t
)0x00000800)

	)

850 
	#FMC_SDClock_Pîiod_3
 ((
uöt32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
Ë(((PERIODË=
FMC_SDClock_DißbÀ
Ë|| \

	)

853 ((
PERIOD
Ë=
FMC_SDClock_Pîiod_2
) || \

854 ((
PERIOD
Ë=
FMC_SDClock_Pîiod_3
))

863 
	#FMC_Ród_Bur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

864 
	#FMC_Ród_Bur°_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
Ë(((RBURSTË=
FMC_Ród_Bur°_DißbÀ
Ë|| \

	)

867 ((
RBURST
Ë=
FMC_Ród_Bur°_E«bÀ
))

876 
	#FMC_RódPùe_Dñay_0
 ((
uöt32_t
)0x00000000)

	)

877 
	#FMC_RódPùe_Dñay_1
 ((
uöt32_t
)0x00002000)

	)

878 
	#FMC_RódPùe_Dñay_2
 ((
uöt32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
Ë(((DELAYË=
FMC_RódPùe_Dñay_0
Ë|| \

	)

881 ((
DELAY
Ë=
FMC_RódPùe_Dñay_1
) || \

882 ((
DELAY
Ë=
FMC_RódPùe_Dñay_2
))

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

948 
	#FMC_Comm™d_Mode_n‹mÆ
 ((
uöt32_t
)0x00000000)

	)

949 
	#FMC_Comm™d_Mode_CLK_E«bÀd
 ((
uöt32_t
)0x00000001)

	)

950 
	#FMC_Comm™d_Mode_PALL
 ((
uöt32_t
)0x00000002)

	)

951 
	#FMC_Comm™d_Mode_AutoRe‰esh
 ((
uöt32_t
)0x00000003)

	)

952 
	#FMC_Comm™d_Mode_LﬂdMode
 ((
uöt32_t
)0x00000004)

	)

953 
	#FMC_Comm™d_Mode_Sñ‰e‰esh
 ((
uöt32_t
)0x00000005)

	)

954 
	#FMC_Comm™d_Mode_PowîDown
 ((
uöt32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
Ë(((COMMANDË=
FMC_Comm™d_Mode_n‹mÆ
Ë|| \

	)

957 ((
COMMAND
Ë=
FMC_Comm™d_Mode_CLK_E«bÀd
) || \

958 ((
COMMAND
Ë=
FMC_Comm™d_Mode_PALL
) || \

959 ((
COMMAND
Ë=
FMC_Comm™d_Mode_AutoRe‰esh
) || \

960 ((
COMMAND
Ë=
FMC_Comm™d_Mode_LﬂdMode
) || \

961 ((
COMMAND
Ë=
FMC_Comm™d_Mode_Sñ‰e‰esh
) || \

962 ((
COMMAND
Ë=
FMC_Comm™d_Mode_PowîDown
))

971 
	#FMC_Comm™d_T¨gë_b™k2
 ((
uöt32_t
)0x00000008)

	)

972 
	#FMC_Comm™d_T¨gë_b™k1
 ((
uöt32_t
)0x00000010)

	)

973 
	#FMC_Comm™d_T¨gë_b™k1_2
 ((
uöt32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
Ë(((TARGETË=
FMC_Comm™d_T¨gë_b™k1
Ë|| \

	)

976 ((
TARGET
Ë=
FMC_Comm™d_T¨gë_b™k2
) || \

977 ((
TARGET
Ë=
FMC_Comm™d_T¨gë_b™k1_2
))

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
Ë(((NUMBERË> 0Ë&& ((NUMBERË<16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
Ë((CONTENTË<8191)

	)

1005 
	#FMC_N‹mÆMode_Sètus
 ((
uöt32_t
)0x00000000)

	)

1006 
	#FMC_SñfRe‰eshMode_Sètus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_PowîDownMode_Sètus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
Ë(((STATUSË=
FMC_N‹mÆMode_Sètus
Ë|| \

	)

1010 ((
STATUS
Ë=
FMC_SñfRe‰eshMode_Sètus
) || \

1011 ((
STATUS
Ë=
FMC_PowîDownMode_Sètus
))

1025 
	#FMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

1026 
	#FMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

1027 
	#FMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

1028 
	#FMC_IT_Re‰esh
 ((
uöt32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFBFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
Ë(((ITË=
FMC_IT_RisögEdge
Ë|| \

	)

1032 ((
IT
Ë=
FMC_IT_Levñ
) || \

1033 ((
IT
Ë=
FMC_IT_FÆlögEdge
) || \

1034 ((
IT
Ë=
FMC_IT_Re‰esh
))

1036 
	#IS_FMC_IT_BANK
(
BANK
Ë(((BANKË=
FMC_B™k2_NAND
Ë|| \

	)

1037 ((
BANK
Ë=
FMC_B™k3_NAND
) || \

1038 ((
BANK
Ë=
FMC_B™k4_PCCARD
) || \

1039 ((
BANK
Ë=
FMC_B™k1_SDRAM
) || \

1040 ((
BANK
Ë=
FMC_B™k2_SDRAM
))

1048 
	#FMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Re‰esh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FMC_FLAG_RisögEdge
Ë|| \

	)

1056 ((
FLAG
Ë=
FMC_FLAG_Levñ
) || \

1057 ((
FLAG
Ë=
FMC_FLAG_FÆlögEdge
) || \

1058 ((
FLAG
Ë=
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
Ë=
FMC_FLAG_Re‰esh
) || \

1060 ((
FLAG
Ë=
FMC_SDSR_BUSY
))

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FMC_B™k2_NAND
Ë|| \

	)

1063 ((
BANK
Ë=
FMC_B™k3_NAND
) || \

1064 ((
BANK
Ë=
FMC_B™k4_PCCARD
) || \

1065 ((
BANK
Ë=
FMC_B™k1_SDRAM
) || \

1066 ((
BANK
Ë=
FMC_B™k2_SDRAM
) || \

1067 ((
BANK
Ë=(
FMC_B™k1_SDRAM
 | 
FMC_B™k2_SDRAM
)))

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
Ë((COUNTË<8191)

	)

1094 
FMC_NORSRAMDeInô
(
uöt32_t
 
FMC_B™k
);

1095 
FMC_NORSRAMInô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
);

1096 
FMC_NORSRAMSåu˘Inô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
);

1097 
FMC_NORSRAMCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1100 
FMC_NANDDeInô
(
uöt32_t
 
FMC_B™k
);

1101 
FMC_NANDInô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
);

1102 
FMC_NANDSåu˘Inô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
);

1103 
FMC_NANDCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1104 
FMC_NANDECCCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1105 
uöt32_t
 
FMC_GëECC
(uöt32_à
FMC_B™k
);

1108 
FMC_PCCARDDeInô
();

1109 
FMC_PCCARDInô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
);

1110 
FMC_PCCARDSåu˘Inô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
);

1111 
FMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

1114 
FMC_SDRAMDeInô
(
uöt32_t
 
FMC_B™k
);

1115 
FMC_SDRAMInô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
);

1116 
FMC_SDRAMSåu˘Inô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
);

1117 
FMC_SDRAMCmdC⁄fig
(
FMC_SDRAMComm™dTy≥Def
* 
FMC_SDRAMComm™dSåu˘
);

1118 
uöt32_t
 
FMC_GëModeSètus
(uöt32_à
SDRAM_B™k
);

1119 
FMC_SëRe‰eshCou¡
(
uöt32_t
 
FMC_Cou¡
);

1120 
FMC_SëAutoRe‰esh_Numbî
(
uöt32_t
 
FMC_Numbî
);

1121 
FMC_SDRAMWrôePrŸe˘i⁄C⁄fig
(
uöt32_t
 
SDRAM_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1124 
FMC_ITC⁄fig
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1125 
FœgSètus
 
FMC_GëFœgSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
);

1126 
FMC_CÀ¨Fœg
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
);

1127 
ITSètus
 
FMC_GëITSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
);

1128 
FMC_CÀ¨ITPídögBô
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
);

1130 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmpi2c.h

30 #i‚de‡
__STM32F4xx_FMPI2C_H


31 
	#__STM32F4xx_FMPI2C_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

56 
uöt32_t
 
FMPI2C_Timög
;

60 
uöt32_t
 
FMPI2C_A«logFûãr
;

63 
uöt32_t
 
FMPI2C_DigôÆFûãr
;

66 
uöt32_t
 
FMPI2C_Mode
;

69 
uöt32_t
 
FMPI2C_OwnAddªss1
;

72 
uöt32_t
 
FMPI2C_Ack
;

75 
uöt32_t
 
FMPI2C_AcknowÀdgedAddªss
;

77 }
	tFMPI2C_InôTy≥Def
;

86 
	#IS_FMPI2C_ALL_PERIPH
(
PERIPH
Ë((PERIPHË=
FMPI2C1
)

	)

92 
	#FMPI2C_A«logFûãr_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

93 
	#FMPI2C_A«logFûãr_DißbÀ
 
FMPI2C_CR1_ANFOFF


	)

95 
	#IS_FMPI2C_ANALOG_FILTER
(
FILTER
Ë(((FILTERË=
FMPI2C_A«logFûãr_E«bÀ
Ë|| \

	)

96 ((
FILTER
Ë=
FMPI2C_A«logFûãr_DißbÀ
))

105 
	#IS_FMPI2C_DIGITAL_FILTER
(
FILTER
Ë((FILTERË<0x0000000F)

	)

114 
	#FMPI2C_Mode_FMPI2C
 ((
uöt32_t
)0x00000000)

	)

115 
	#FMPI2C_Mode_SMBusDevi˚
 
FMPI2C_CR1_SMBDEN


	)

116 
	#FMPI2C_Mode_SMBusHo°
 
FMPI2C_CR1_SMBHEN


	)

118 
	#IS_FMPI2C_MODE
(
MODE
Ë(((MODEË=
FMPI2C_Mode_FMPI2C
Ë|| \

	)

119 ((
MODE
Ë=
FMPI2C_Mode_SMBusDevi˚
) || \

120 ((
MODE
Ë=
FMPI2C_Mode_SMBusHo°
))

129 
	#FMPI2C_Ack_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

130 
	#FMPI2C_Ack_DißbÀ
 
FMPI2C_CR2_NACK


	)

132 
	#IS_FMPI2C_ACK
(
ACK
Ë(((ACKË=
FMPI2C_Ack_E«bÀ
Ë|| \

	)

133 ((
ACK
Ë=
FMPI2C_Ack_DißbÀ
))

142 
	#FMPI2C_AcknowÀdgedAddªss_7bô
 ((
uöt32_t
)0x00000000)

	)

143 
	#FMPI2C_AcknowÀdgedAddªss_10bô
 
FMPI2C_OAR1_OA1MODE


	)

145 
	#IS_FMPI2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
FMPI2C_AcknowÀdgedAddªss_7bô
Ë|| \

	)

146 ((
ADDRESS
Ë=
FMPI2C_AcknowÀdgedAddªss_10bô
))

155 
	#IS_FMPI2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<(
uöt32_t
)0x000003FF)

	)

164 
	#FMPI2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt16_t
)0x0000)

	)

165 
	#FMPI2C_Dúe˘i⁄_Re˚ivî
 ((
uöt16_t
)0x0400)

	)

167 
	#IS_FMPI2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
FMPI2C_Dúe˘i⁄_Tønsmôãr
Ë|| \

	)

168 ((
DIRECTION
Ë=
FMPI2C_Dúe˘i⁄_Re˚ivî
))

177 
	#FMPI2C_DMAReq_Tx
 
FMPI2C_CR1_TXDMAEN


	)

178 
	#FMPI2C_DMAReq_Rx
 
FMPI2C_CR1_RXDMAEN


	)

180 
	#IS_FMPI2C_DMA_REQ
(
REQ
Ë((((REQË& (
uöt32_t
)0xFFFF3FFFË=0x00Ë&& ((REQË!0x00))

	)

189 
	#IS_FMPI2C_SLAVE_ADDRESS
(
ADDRESS
Ë((ADDRESSË<(
uöt16_t
)0x03FF)

	)

199 
	#IS_FMPI2C_OWN_ADDRESS2
(
ADDRESS2
Ë((ADDRESS2Ë<(
uöt16_t
)0x00FF)

	)

209 
	#FMPI2C_OA2_NoMask
 ((
uöt8_t
)0x00)

	)

210 
	#FMPI2C_OA2_Mask01
 ((
uöt8_t
)0x01)

	)

211 
	#FMPI2C_OA2_Mask02
 ((
uöt8_t
)0x02)

	)

212 
	#FMPI2C_OA2_Mask03
 ((
uöt8_t
)0x03)

	)

213 
	#FMPI2C_OA2_Mask04
 ((
uöt8_t
)0x04)

	)

214 
	#FMPI2C_OA2_Mask05
 ((
uöt8_t
)0x05)

	)

215 
	#FMPI2C_OA2_Mask06
 ((
uöt8_t
)0x06)

	)

216 
	#FMPI2C_OA2_Mask07
 ((
uöt8_t
)0x07)

	)

218 
	#IS_FMPI2C_OWN_ADDRESS2_MASK
(
MASK
Ë(((MASKË=
FMPI2C_OA2_NoMask
Ë|| \

	)

219 ((
MASK
Ë=
FMPI2C_OA2_Mask01
) || \

220 ((
MASK
Ë=
FMPI2C_OA2_Mask02
) || \

221 ((
MASK
Ë=
FMPI2C_OA2_Mask03
) || \

222 ((
MASK
Ë=
FMPI2C_OA2_Mask04
) || \

223 ((
MASK
Ë=
FMPI2C_OA2_Mask05
) || \

224 ((
MASK
Ë=
FMPI2C_OA2_Mask06
) || \

225 ((
MASK
Ë=
FMPI2C_OA2_Mask07
))

235 
	#IS_FMPI2C_TIMEOUT
(
TIMEOUT
Ë((TIMEOUTË<(
uöt16_t
)0x0FFF)

	)

245 
	#FMPI2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

246 
	#FMPI2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

247 
	#FMPI2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

248 
	#FMPI2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

249 
	#FMPI2C_Regi°î_TIMINGR
 ((
uöt8_t
)0x10)

	)

250 
	#FMPI2C_Regi°î_TIMEOUTR
 ((
uöt8_t
)0x14)

	)

251 
	#FMPI2C_Regi°î_ISR
 ((
uöt8_t
)0x18)

	)

252 
	#FMPI2C_Regi°î_ICR
 ((
uöt8_t
)0x1C)

	)

253 
	#FMPI2C_Regi°î_PECR
 ((
uöt8_t
)0x20)

	)

254 
	#FMPI2C_Regi°î_RXDR
 ((
uöt8_t
)0x24)

	)

255 
	#FMPI2C_Regi°î_TXDR
 ((
uöt8_t
)0x28)

	)

257 
	#IS_FMPI2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
FMPI2C_Regi°î_CR1
Ë|| \

	)

258 ((
REGISTER
Ë=
FMPI2C_Regi°î_CR2
) || \

259 ((
REGISTER
Ë=
FMPI2C_Regi°î_OAR1
) || \

260 ((
REGISTER
Ë=
FMPI2C_Regi°î_OAR2
) || \

261 ((
REGISTER
Ë=
FMPI2C_Regi°î_TIMINGR
) || \

262 ((
REGISTER
Ë=
FMPI2C_Regi°î_TIMEOUTR
) || \

263 ((
REGISTER
Ë=
FMPI2C_Regi°î_ISR
) || \

264 ((
REGISTER
Ë=
FMPI2C_Regi°î_ICR
) || \

265 ((
REGISTER
Ë=
FMPI2C_Regi°î_PECR
) || \

266 ((
REGISTER
Ë=
FMPI2C_Regi°î_RXDR
) || \

267 ((
REGISTER
Ë=
FMPI2C_Regi°î_TXDR
))

276 
	#FMPI2C_IT_ERRI
 
FMPI2C_CR1_ERRIE


	)

277 
	#FMPI2C_IT_TCI
 
FMPI2C_CR1_TCIE


	)

278 
	#FMPI2C_IT_STOPI
 
FMPI2C_CR1_STOPIE


	)

279 
	#FMPI2C_IT_NACKI
 
FMPI2C_CR1_NACKIE


	)

280 
	#FMPI2C_IT_ADDRI
 
FMPI2C_CR1_ADDRIE


	)

281 
	#FMPI2C_IT_RXI
 
FMPI2C_CR1_RXIE


	)

282 
	#FMPI2C_IT_TXI
 
FMPI2C_CR1_TXIE


	)

284 
	#IS_FMPI2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFF01Ë=0x00Ë&& ((ITË!0x00))

	)

294 
	#FMPI2C_FLAG_TXE
 
FMPI2C_ISR_TXE


	)

295 
	#FMPI2C_FLAG_TXIS
 
FMPI2C_ISR_TXIS


	)

296 
	#FMPI2C_FLAG_RXNE
 
FMPI2C_ISR_RXNE


	)

297 
	#FMPI2C_FLAG_ADDR
 
FMPI2C_ISR_ADDR


	)

298 
	#FMPI2C_FLAG_NACKF
 
FMPI2C_ISR_NACKF


	)

299 
	#FMPI2C_FLAG_STOPF
 
FMPI2C_ISR_STOPF


	)

300 
	#FMPI2C_FLAG_TC
 
FMPI2C_ISR_TC


	)

301 
	#FMPI2C_FLAG_TCR
 
FMPI2C_ISR_TCR


	)

302 
	#FMPI2C_FLAG_BERR
 
FMPI2C_ISR_BERR


	)

303 
	#FMPI2C_FLAG_ARLO
 
FMPI2C_ISR_ARLO


	)

304 
	#FMPI2C_FLAG_OVR
 
FMPI2C_ISR_OVR


	)

305 
	#FMPI2C_FLAG_PECERR
 
FMPI2C_ISR_PECERR


	)

306 
	#FMPI2C_FLAG_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

307 
	#FMPI2C_FLAG_ALERT
 
FMPI2C_ISR_ALERT


	)

308 
	#FMPI2C_FLAG_BUSY
 
FMPI2C_ISR_BUSY


	)

310 
	#IS_FMPI2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFF4000Ë=0x00Ë&& ((FLAGË!0x00))

	)

312 
	#IS_FMPI2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
FMPI2C_FLAG_TXE
Ë|| ((FLAGË=
FMPI2C_FLAG_TXIS
Ë|| \

	)

313 ((
FLAG
Ë=
FMPI2C_FLAG_RXNE
Ë|| ((FLAGË=
FMPI2C_FLAG_ADDR
) || \

314 ((
FLAG
Ë=
FMPI2C_FLAG_NACKF
Ë|| ((FLAGË=
FMPI2C_FLAG_STOPF
) || \

315 ((
FLAG
Ë=
FMPI2C_FLAG_TC
Ë|| ((FLAGË=
FMPI2C_FLAG_TCR
) || \

316 ((
FLAG
Ë=
FMPI2C_FLAG_BERR
Ë|| ((FLAGË=
FMPI2C_FLAG_ARLO
) || \

317 ((
FLAG
Ë=
FMPI2C_FLAG_OVR
Ë|| ((FLAGË=
FMPI2C_FLAG_PECERR
) || \

318 ((
FLAG
Ë=
FMPI2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
FMPI2C_FLAG_ALERT
) || \

319 ((
FLAG
Ë=
FMPI2C_FLAG_BUSY
))

330 
	#FMPI2C_IT_TXIS
 
FMPI2C_ISR_TXIS


	)

331 
	#FMPI2C_IT_RXNE
 
FMPI2C_ISR_RXNE


	)

332 
	#FMPI2C_IT_ADDR
 
FMPI2C_ISR_ADDR


	)

333 
	#FMPI2C_IT_NACKF
 
FMPI2C_ISR_NACKF


	)

334 
	#FMPI2C_IT_STOPF
 
FMPI2C_ISR_STOPF


	)

335 
	#FMPI2C_IT_TC
 
FMPI2C_ISR_TC


	)

336 
	#FMPI2C_IT_TCR
 
FMPI2C_ISR_TCR


	)

337 
	#FMPI2C_IT_BERR
 
FMPI2C_ISR_BERR


	)

338 
	#FMPI2C_IT_ARLO
 
FMPI2C_ISR_ARLO


	)

339 
	#FMPI2C_IT_OVR
 
FMPI2C_ISR_OVR


	)

340 
	#FMPI2C_IT_PECERR
 
FMPI2C_ISR_PECERR


	)

341 
	#FMPI2C_IT_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

342 
	#FMPI2C_IT_ALERT
 
FMPI2C_ISR_ALERT


	)

344 
	#IS_FMPI2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFC001Ë=0x00Ë&& ((ITË!0x00))

	)

346 
	#IS_FMPI2C_GET_IT
(
IT
Ë(((ITË=
FMPI2C_IT_TXIS
Ë|| ((ITË=
FMPI2C_IT_RXNE
Ë|| \

	)

347 ((
IT
Ë=
FMPI2C_IT_ADDR
Ë|| ((ITË=
FMPI2C_IT_NACKF
) || \

348 ((
IT
Ë=
FMPI2C_IT_STOPF
Ë|| ((ITË=
FMPI2C_IT_TC
) || \

349 ((
IT
Ë=
FMPI2C_IT_TCR
Ë|| ((ITË=
FMPI2C_IT_BERR
) || \

350 ((
IT
Ë=
FMPI2C_IT_ARLO
Ë|| ((ITË=
FMPI2C_IT_OVR
) || \

351 ((
IT
Ë=
FMPI2C_IT_PECERR
Ë|| ((ITË=
FMPI2C_IT_TIMEOUT
) || \

352 ((
IT
Ë=
FMPI2C_IT_ALERT
))

362 
	#FMPI2C_Rñﬂd_Mode
 
FMPI2C_CR2_RELOAD


	)

363 
	#FMPI2C_AutoEnd_Mode
 
FMPI2C_CR2_AUTOEND


	)

364 
	#FMPI2C_So·End_Mode
 ((
uöt32_t
)0x00000000)

	)

367 
	#IS_RELOAD_END_MODE
(
MODE
Ë(((MODEË=
FMPI2C_Rñﬂd_Mode
Ë|| \

	)

368 ((
MODE
Ë=
FMPI2C_AutoEnd_Mode
) || \

369 ((
MODE
Ë=
FMPI2C_So·End_Mode
))

380 
	#FMPI2C_No_SèπSt›
 ((
uöt32_t
)0x00000000)

	)

381 
	#FMPI2C_Gíî©e_St›
 
FMPI2C_CR2_STOP


	)

382 
	#FMPI2C_Gíî©e_Sèπ_Ród
 (
uöt32_t
)(
FMPI2C_CR2_START
 | 
FMPI2C_CR2_RD_WRN
)

	)

383 
	#FMPI2C_Gíî©e_Sèπ_Wrôe
 
FMPI2C_CR2_START


	)

386 
	#IS_START_STOP_MODE
(
MODE
Ë(((MODEË=
FMPI2C_Gíî©e_St›
Ë|| \

	)

387 ((
MODE
Ë=
FMPI2C_Gíî©e_Sèπ_Ród
) || \

388 ((
MODE
Ë=
FMPI2C_Gíî©e_Sèπ_Wrôe
) || \

389 ((
MODE
Ë=
FMPI2C_No_SèπSt›
))

405 
FMPI2C_DeInô
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
);

406 
FMPI2C_Inô
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
FMPI2C_InôTy≥Def
* 
FMPI2C_InôSåu˘
);

407 
FMPI2C_Såu˘Inô
(
FMPI2C_InôTy≥Def
* 
FMPI2C_InôSåu˘
);

408 
FMPI2C_Cmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

409 
FMPI2C_So·w¨eRe£tCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
);

410 
FMPI2C_ITC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

411 
FMPI2C_SåëchClockCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

412 
FMPI2C_DuÆAddªssCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

413 
FMPI2C_OwnAddªss2C⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Addªss
, 
uöt8_t
 
Mask
);

414 
FMPI2C_GíîÆCÆlCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

415 
FMPI2C_SœveByãC⁄åﬁCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

416 
FMPI2C_SœveAddªssC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Addªss
);

417 
FMPI2C_10BôAddªssögModeCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

420 
FMPI2C_AutoEndCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

421 
FMPI2C_RñﬂdCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

422 
FMPI2C_NumbîOfByãsC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt8_t
 
Numbî_Byãs
);

423 
FMPI2C_Ma°îReque°C⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
FMPI2C_Dúe˘i⁄
);

424 
FMPI2C_Gíî©eSTART
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

425 
FMPI2C_Gíî©eSTOP
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

426 
FMPI2C_10BôAddªssHódîCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

427 
FMPI2C_AcknowÀdgeC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

428 
uöt8_t
 
FMPI2C_GëAddªssM©ched
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
);

429 
uöt16_t
 
FMPI2C_GëTøns„rDúe˘i⁄
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
);

430 
FMPI2C_Tøns„rH™dlög
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Addªss
, 
uöt8_t
 
Numbî_Byãs
, 
uöt32_t
 
RñﬂdEndMode
, uöt32_à
SèπSt›Mode
);

433 
FMPI2C_SMBusAÀπCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

434 
FMPI2C_ClockTimeoutCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

435 
FMPI2C_ExãndedClockTimeoutCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

436 
FMPI2C_IdÀClockTimeoutCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

437 
FMPI2C_TimeoutAC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Timeout
);

438 
FMPI2C_TimeoutBC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Timeout
);

439 
FMPI2C_CÆcuœãPEC
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

440 
FMPI2C_PECReque°Cmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

441 
uöt8_t
 
FMPI2C_GëPEC
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
);

444 
uöt32_t
 
FMPI2C_RódRegi°î
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt8_t
 
FMPI2C_Regi°î
);

447 
FMPI2C_SídD©a
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt8_t
 
D©a
);

448 
uöt8_t
 
FMPI2C_Re˚iveD©a
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
);

451 
FMPI2C_DMACmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

454 
FœgSètus
 
FMPI2C_GëFœgSètus
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_FLAG
);

455 
FMPI2C_CÀ¨Fœg
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_FLAG
);

456 
ITSètus
 
FMPI2C_GëITSètus
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_IT
);

457 
FMPI2C_CÀ¨ITPídögBô
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_IT
);

468 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h

30 #i‚de‡
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
FSMC_AddªssSëupTime
;

60 
uöt32_t
 
FSMC_AddªssHﬁdTime
;

65 
uöt32_t
 
FSMC_D©aSëupTime
;

70 
uöt32_t
 
FSMC_BusTu∫AroundDuøti⁄
;

75 
uöt32_t
 
FSMC_CLKDivisi⁄
;

79 
uöt32_t
 
FSMC_D©aL©ícy
;

87 
uöt32_t
 
FSMC_Ac˚ssMode
;

89 }
	tFSMC_NORSRAMTimögInôTy≥Def
;

96 
uöt32_t
 
FSMC_B™k
;

99 
uöt32_t
 
FSMC_D©aAddªssMux
;

103 
uöt32_t
 
FSMC_Mem‹yTy≥
;

107 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

110 
uöt32_t
 
FSMC_Bur°Ac˚ssMode
;

114 
uöt32_t
 
FSMC_Asynchr⁄ousWaô
;

118 
uöt32_t
 
FSMC_WaôSig«lPﬁ¨ôy
;

122 
uöt32_t
 
FSMC_WøpMode
;

126 
uöt32_t
 
FSMC_WaôSig«lA˘ive
;

131 
uöt32_t
 
FSMC_WrôeO≥øti⁄
;

134 
uöt32_t
 
FSMC_WaôSig«l
;

138 
uöt32_t
 
FSMC_ExãndedMode
;

141 
uöt32_t
 
FSMC_WrôeBur°
;

144 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_RódWrôeTimögSåu˘
;

146 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_WrôeTimögSåu˘
;

147 }
	tFSMC_NORSRAMInôTy≥Def
;

154 
uöt32_t
 
FSMC_SëupTime
;

160 
uöt32_t
 
FSMC_WaôSëupTime
;

166 
uöt32_t
 
FSMC_HﬁdSëupTime
;

173 
uöt32_t
 
FSMC_HiZSëupTime
;

178 }
	tFSMC_NAND_PCCARDTimögInôTy≥Def
;

185 
uöt32_t
 
FSMC_B™k
;

188 
uöt32_t
 
FSMC_Waô„©uª
;

191 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

194 
uöt32_t
 
FSMC_ECC
;

197 
uöt32_t
 
FSMC_ECCPageSize
;

200 
uöt32_t
 
FSMC_TCLRSëupTime
;

204 
uöt32_t
 
FSMC_TARSëupTime
;

208 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

210 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

211 }
	tFSMC_NANDInôTy≥Def
;

219 
uöt32_t
 
FSMC_Waô„©uª
;

222 
uöt32_t
 
FSMC_TCLRSëupTime
;

226 
uöt32_t
 
FSMC_TARSëupTime
;

231 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

233 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

235 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_IOS∑˚TimögSåu˘
;

236 }
	tFSMC_PCCARDInôTy≥Def
;

247 
	#FSMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

248 
	#FSMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

249 
	#FSMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

250 
	#FSMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

258 
	#FSMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

259 
	#FSMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

267 
	#FSMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k1_NORSRAM1
Ë|| \

	)

273 ((
BANK
Ë=
FSMC_B™k1_NORSRAM2
) || \

274 ((
BANK
Ë=
FSMC_B™k1_NORSRAM3
) || \

275 ((
BANK
Ë=
FSMC_B™k1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
Ë|| \

	)

278 ((
BANK
Ë=
FSMC_B™k3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
Ë|| \

	)

281 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

282 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
Ë|| \

	)

285 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

286 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

296 
	#FSMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

297 
	#FSMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
Ë(((MUXË=
FSMC_D©aAddªssMux_DißbÀ
Ë|| \

	)

299 ((
MUX
Ë=
FSMC_D©aAddªssMux_E«bÀ
))

308 
	#FSMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

309 
	#FSMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

310 
	#FSMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FSMC_Mem‹yTy≥_SRAM
Ë|| \

	)

312 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_PSRAM
)|| \

313 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_NOR
))

322 
	#FSMC_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

323 
	#FSMC_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FSMC_Mem‹yD©aWidth_8b
Ë|| \

	)

325 ((
WIDTH
Ë=
FSMC_Mem‹yD©aWidth_16b
))

334 
	#FSMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

335 
	#FSMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
Ë(((STATEË=
FSMC_Bur°Ac˚ssMode_DißbÀ
Ë|| \

	)

337 ((
STATE
Ë=
FSMC_Bur°Ac˚ssMode_E«bÀ
))

345 
	#FSMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

346 
	#FSMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FSMC_Asynchr⁄ousWaô_DißbÀ
Ë|| \

	)

348 ((
STATE
Ë=
FSMC_Asynchr⁄ousWaô_E«bÀ
))

356 
	#FSMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

357 
	#FSMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FSMC_WaôSig«lPﬁ¨ôy_Low
Ë|| \

	)

359 ((
POLARITY
Ë=
FSMC_WaôSig«lPﬁ¨ôy_High
))

367 
	#FSMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

368 
	#FSMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FSMC_WøpMode_DißbÀ
Ë|| \

	)

370 ((
MODE
Ë=
FSMC_WøpMode_E«bÀ
))

378 
	#FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

379 
	#FSMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
Ë|| \

	)

381 ((
ACTIVE
Ë=
FSMC_WaôSig«lA˘ive_DurögWaôSèã
))

389 
	#FSMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

390 
	#FSMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FSMC_WrôeO≥øti⁄_DißbÀ
Ë|| \

	)

392 ((
OPERATION
Ë=
FSMC_WrôeO≥øti⁄_E«bÀ
))

400 
	#FSMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

401 
	#FSMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FSMC_WaôSig«l_DißbÀ
Ë|| \

	)

403 ((
SIGNAL
Ë=
FSMC_WaôSig«l_E«bÀ
))

411 
	#FSMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

412 
	#FSMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FSMC_ExãndedMode_DißbÀ
Ë|| \

	)

415 ((
MODE
Ë=
FSMC_ExãndedMode_E«bÀ
))

424 
	#FSMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

425 
	#FSMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FSMC_WrôeBur°_DißbÀ
Ë|| \

	)

427 ((
BURST
Ë=
FSMC_WrôeBur°_E«bÀ
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
Ë((TIMEË<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
Ë((DIVË<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<0xF)

	)

483 
	#FSMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

484 
	#FSMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

485 
	#FSMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

486 
	#FSMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FSMC_Ac˚ssMode_A
Ë|| \

	)

488 ((
MODE
Ë=
FSMC_Ac˚ssMode_B
) || \

489 ((
MODE
Ë=
FSMC_Ac˚ssMode_C
) || \

490 ((
MODE
Ë=
FSMC_Ac˚ssMode_D
))

506 
	#FSMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

507 
	#FSMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FSMC_Waô„©uª_DißbÀ
Ë|| \

	)

509 ((
FEATURE
Ë=
FSMC_Waô„©uª_E«bÀ
))

518 
	#FSMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

519 
	#FSMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
Ë(((STATEË=
FSMC_ECC_DißbÀ
Ë|| \

	)

521 ((
STATE
Ë=
FSMC_ECC_E«bÀ
))

529 
	#FSMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FSMC_ECCPageSize_256Byãs
Ë|| \

	)

536 ((
SIZE
Ë=
FSMC_ECCPageSize_512Byãs
) || \

537 ((
SIZE
Ë=
FSMC_ECCPageSize_1024Byãs
) || \

538 ((
SIZE
Ë=
FSMC_ECCPageSize_2048Byãs
) || \

539 ((
SIZE
Ë=
FSMC_ECCPageSize_4096Byãs
) || \

540 ((
SIZE
Ë=
FSMC_ECCPageSize_8192Byãs
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

596 
	#FSMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

597 
	#FSMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

598 
	#FSMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
Ë(((ITË=
FSMC_IT_RisögEdge
Ë|| \

	)

601 ((
IT
Ë=
FSMC_IT_Levñ
) || \

602 ((
IT
Ë=
FSMC_IT_FÆlögEdge
))

610 
	#FSMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FSMC_FLAG_RisögEdge
Ë|| \

	)

615 ((
FLAG
Ë=
FSMC_FLAG_Levñ
) || \

616 ((
FLAG
Ë=
FSMC_FLAG_FÆlögEdge
) || \

617 ((
FLAG
Ë=
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

636 
FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
);

637 
FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

638 
FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

639 
FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

642 
FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
);

643 
FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

644 
FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

645 
FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

646 
FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

647 
uöt32_t
 
FSMC_GëECC
(uöt32_à
FSMC_B™k
);

650 
FSMC_PCCARDDeInô
();

651 
FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

652 
FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

653 
FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

656 
FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

657 
FœgSètus
 
FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

658 
FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

659 
ITSètus
 
FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

660 
FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

662 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h

30 #i‚de‡
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
GPIOA
Ë|| \

	)

51 ((
PERIPH
Ë=
GPIOB
) || \

52 ((
PERIPH
Ë=
GPIOC
) || \

53 ((
PERIPH
Ë=
GPIOD
) || \

54 ((
PERIPH
Ë=
GPIOE
) || \

55 ((
PERIPH
Ë=
GPIOF
) || \

56 ((
PERIPH
Ë=
GPIOG
) || \

57 ((
PERIPH
Ë=
GPIOH
) || \

58 ((
PERIPH
Ë=
GPIOI
) || \

59 ((
PERIPH
Ë=
GPIOJ
) || \

60 ((
PERIPH
Ë=
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_Ty≥Def
;

72 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_Mode_IN
Ë|| ((MODEË=
GPIO_Mode_OUT
Ë|| \

	)

73 ((
MODE
Ë=
GPIO_Mode_AF
)|| ((MODEË=
GPIO_Mode_AN
))

80 
GPIO_OTy≥_PP
 = 0x00,

81 
GPIO_OTy≥_OD
 = 0x01

82 }
	tGPIOOTy≥_Ty≥Def
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
Ë(((OTYPEË=
GPIO_OTy≥_PP
Ë|| ((OTYPEË=
GPIO_OTy≥_OD
))

	)

91 
GPIO_Low_S≥ed
 = 0x00,

92 
GPIO_Medium_S≥ed
 = 0x01,

93 
GPIO_Fa°_S≥ed
 = 0x02,

94 
GPIO_High_S≥ed
 = 0x03

95 }
	tGPIOS≥ed_Ty≥Def
;

98 
	#GPIO_S≥ed_2MHz
 
GPIO_Low_S≥ed


	)

99 
	#GPIO_S≥ed_25MHz
 
GPIO_Medium_S≥ed


	)

100 
	#GPIO_S≥ed_50MHz
 
GPIO_Fa°_S≥ed


	)

101 
	#GPIO_S≥ed_100MHz
 
GPIO_High_S≥ed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_Low_S≥ed
Ë|| ((SPEEDË=
GPIO_Medium_S≥ed
Ë|| \

	)

104 ((
SPEED
Ë=
GPIO_Fa°_S≥ed
)|| ((SPEEDË=
GPIO_High_S≥ed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_Ty≥Def
;

115 
	#IS_GPIO_PUPD
(
PUPD
Ë(((PUPDË=
GPIO_PuPd_NOPULL
Ë|| ((PUPDË=
GPIO_PuPd_UP
Ë|| \

	)

116 ((
PUPD
Ë=
GPIO_PuPd_DOWN
))

123 
Bô_RESET
 = 0,

124 
Bô_SET


125 }
	tBôA˘i⁄
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
Ë(((ACTIONË=
Bô_RESET
Ë|| ((ACTIONË=
Bô_SET
))

	)

134 
uöt32_t
 
GPIO_Pö
;

137 
GPIOMode_Ty≥Def
 
GPIO_Mode
;

140 
GPIOS≥ed_Ty≥Def
 
GPIO_S≥ed
;

143 
GPIOOTy≥_Ty≥Def
 
GPIO_OTy≥
;

146 
GPIOPuPd_Ty≥Def
 
GPIO_PuPd
;

148 }
	tGPIO_InôTy≥Def
;

159 
	#GPIO_Pö_0
 ((
uöt16_t
)0x0001Ë

	)

160 
	#GPIO_Pö_1
 ((
uöt16_t
)0x0002Ë

	)

161 
	#GPIO_Pö_2
 ((
uöt16_t
)0x0004Ë

	)

162 
	#GPIO_Pö_3
 ((
uöt16_t
)0x0008Ë

	)

163 
	#GPIO_Pö_4
 ((
uöt16_t
)0x0010Ë

	)

164 
	#GPIO_Pö_5
 ((
uöt16_t
)0x0020Ë

	)

165 
	#GPIO_Pö_6
 ((
uöt16_t
)0x0040Ë

	)

166 
	#GPIO_Pö_7
 ((
uöt16_t
)0x0080Ë

	)

167 
	#GPIO_Pö_8
 ((
uöt16_t
)0x0100Ë

	)

168 
	#GPIO_Pö_9
 ((
uöt16_t
)0x0200Ë

	)

169 
	#GPIO_Pö_10
 ((
uöt16_t
)0x0400Ë

	)

170 
	#GPIO_Pö_11
 ((
uöt16_t
)0x0800Ë

	)

171 
	#GPIO_Pö_12
 ((
uöt16_t
)0x1000Ë

	)

172 
	#GPIO_Pö_13
 ((
uöt16_t
)0x2000Ë

	)

173 
	#GPIO_Pö_14
 ((
uöt16_t
)0x4000Ë

	)

174 
	#GPIO_Pö_15
 ((
uöt16_t
)0x8000Ë

	)

175 
	#GPIO_Pö_AŒ
 ((
uöt16_t
)0xFFFFË

	)

177 
	#GPIO_PIN_MASK
 ((
uöt32_t
)0x0000FFFFË

	)

178 
	#IS_GPIO_PIN
(
PIN
Ë(((PINË& 
GPIO_PIN_MASK
 ) !(
uöt32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
Ë(((PINË=
GPIO_Pö_0
Ë|| \

	)

180 ((
PIN
Ë=
GPIO_Pö_1
) || \

181 ((
PIN
Ë=
GPIO_Pö_2
) || \

182 ((
PIN
Ë=
GPIO_Pö_3
) || \

183 ((
PIN
Ë=
GPIO_Pö_4
) || \

184 ((
PIN
Ë=
GPIO_Pö_5
) || \

185 ((
PIN
Ë=
GPIO_Pö_6
) || \

186 ((
PIN
Ë=
GPIO_Pö_7
) || \

187 ((
PIN
Ë=
GPIO_Pö_8
) || \

188 ((
PIN
Ë=
GPIO_Pö_9
) || \

189 ((
PIN
Ë=
GPIO_Pö_10
) || \

190 ((
PIN
Ë=
GPIO_Pö_11
) || \

191 ((
PIN
Ë=
GPIO_Pö_12
) || \

192 ((
PIN
Ë=
GPIO_Pö_13
) || \

193 ((
PIN
Ë=
GPIO_Pö_14
) || \

194 ((
PIN
Ë=
GPIO_Pö_15
))

203 
	#GPIO_PöSour˚0
 ((
uöt8_t
)0x00)

	)

204 
	#GPIO_PöSour˚1
 ((
uöt8_t
)0x01)

	)

205 
	#GPIO_PöSour˚2
 ((
uöt8_t
)0x02)

	)

206 
	#GPIO_PöSour˚3
 ((
uöt8_t
)0x03)

	)

207 
	#GPIO_PöSour˚4
 ((
uöt8_t
)0x04)

	)

208 
	#GPIO_PöSour˚5
 ((
uöt8_t
)0x05)

	)

209 
	#GPIO_PöSour˚6
 ((
uöt8_t
)0x06)

	)

210 
	#GPIO_PöSour˚7
 ((
uöt8_t
)0x07)

	)

211 
	#GPIO_PöSour˚8
 ((
uöt8_t
)0x08)

	)

212 
	#GPIO_PöSour˚9
 ((
uöt8_t
)0x09)

	)

213 
	#GPIO_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

214 
	#GPIO_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

215 
	#GPIO_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

216 
	#GPIO_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

217 
	#GPIO_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

218 
	#GPIO_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
GPIO_PöSour˚0
Ë|| \

	)

221 ((
PINSOURCE
Ë=
GPIO_PöSour˚1
) || \

222 ((
PINSOURCE
Ë=
GPIO_PöSour˚2
) || \

223 ((
PINSOURCE
Ë=
GPIO_PöSour˚3
) || \

224 ((
PINSOURCE
Ë=
GPIO_PöSour˚4
) || \

225 ((
PINSOURCE
Ë=
GPIO_PöSour˚5
) || \

226 ((
PINSOURCE
Ë=
GPIO_PöSour˚6
) || \

227 ((
PINSOURCE
Ë=
GPIO_PöSour˚7
) || \

228 ((
PINSOURCE
Ë=
GPIO_PöSour˚8
) || \

229 ((
PINSOURCE
Ë=
GPIO_PöSour˚9
) || \

230 ((
PINSOURCE
Ë=
GPIO_PöSour˚10
) || \

231 ((
PINSOURCE
Ë=
GPIO_PöSour˚11
) || \

232 ((
PINSOURCE
Ë=
GPIO_PöSour˚12
) || \

233 ((
PINSOURCE
Ë=
GPIO_PöSour˚13
) || \

234 ((
PINSOURCE
Ë=
GPIO_PöSour˚14
) || \

235 ((
PINSOURCE
Ë=
GPIO_PöSour˚15
))

246 
	#GPIO_AF_RTC_50Hz
 ((
uöt8_t
)0x00Ë

	)

247 
	#GPIO_AF_MCO
 ((
uöt8_t
)0x00Ë

	)

248 
	#GPIO_AF_TAMPER
 ((
uöt8_t
)0x00Ë

	)

249 
	#GPIO_AF_SWJ
 ((
uöt8_t
)0x00Ë

	)

250 
	#GPIO_AF_TRACE
 ((
uöt8_t
)0x00Ë

	)

251 #i‡
deföed
(
STM32F446xx
)

252 
	#GPIO_AF0_TIM2
 ((
uöt8_t
)0x00Ë

	)

258 
	#GPIO_AF_TIM1
 ((
uöt8_t
)0x01Ë

	)

259 
	#GPIO_AF_TIM2
 ((
uöt8_t
)0x01Ë

	)

260 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

261 
	#GPIO_AF_LPTIM
 ((
uöt8_t
)0x01Ë

	)

266 
	#GPIO_AF_TIM3
 ((
uöt8_t
)0x02Ë

	)

267 
	#GPIO_AF_TIM4
 ((
uöt8_t
)0x02Ë

	)

268 
	#GPIO_AF_TIM5
 ((
uöt8_t
)0x02Ë

	)

273 
	#GPIO_AF_TIM8
 ((
uöt8_t
)0x03Ë

	)

274 
	#GPIO_AF_TIM9
 ((
uöt8_t
)0x03Ë

	)

275 
	#GPIO_AF_TIM10
 ((
uöt8_t
)0x03Ë

	)

276 
	#GPIO_AF_TIM11
 ((
uöt8_t
)0x03Ë

	)

277 #i‡
deföed
(
STM32F446xx
)

278 
	#GPIO_AF3_CEC
 ((
uöt8_t
)0x03Ë

	)

280 #i‡
deföed
(
STM32F413_423xx
)

281 
	#GPIO_AF3_DFSDM2
 ((
uöt8_t
)0x03Ë

	)

286 
	#GPIO_AF_I2C1
 ((
uöt8_t
)0x04Ë

	)

287 
	#GPIO_AF_I2C2
 ((
uöt8_t
)0x04Ë

	)

288 
	#GPIO_AF_I2C3
 ((
uöt8_t
)0x04Ë

	)

289 #i‡
deföed
(
STM32F446xx
)

290 
	#GPIO_AF4_CEC
 ((
uöt8_t
)0x04Ë

	)

292 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

293 
	#GPIO_AF_FMPI2C
 ((
uöt8_t
)0x04Ë

	)

299 
	#GPIO_AF_SPI1
 ((
uöt8_t
)0x05Ë

	)

300 
	#GPIO_AF_SPI2
 ((
uöt8_t
)0x05Ë

	)

301 
	#GPIO_AF5_SPI3
 ((
uöt8_t
)0x05Ë

	)

302 
	#GPIO_AF_SPI4
 ((
uöt8_t
)0x05Ë

	)

303 
	#GPIO_AF_SPI5
 ((
uöt8_t
)0x05Ë

	)

304 
	#GPIO_AF_SPI6
 ((
uöt8_t
)0x05Ë

	)

309 
	#GPIO_AF_SPI3
 ((
uöt8_t
)0x06Ë

	)

310 
	#GPIO_AF6_SPI1
 ((
uöt8_t
)0x06Ë

	)

311 
	#GPIO_AF6_SPI2
 ((
uöt8_t
)0x06Ë

	)

312 
	#GPIO_AF6_SPI4
 ((
uöt8_t
)0x06Ë

	)

313 
	#GPIO_AF6_SPI5
 ((
uöt8_t
)0x06Ë

	)

314 
	#GPIO_AF_SAI1
 ((
uöt8_t
)0x06Ë

	)

315 
	#GPIO_AF_I2S2ext
 ((
uöt8_t
)0x06Ë

	)

316 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

317 
	#GPIO_AF6_DFSDM1
 ((
uöt8_t
)0x06Ë

	)

319 #i‡
deföed
(
STM32F413_423xx
)

320 
	#GPIO_AF6_DFSDM2
 ((
uöt8_t
)0x06Ë

	)

326 
	#GPIO_AF_USART1
 ((
uöt8_t
)0x07Ë

	)

327 
	#GPIO_AF_USART2
 ((
uöt8_t
)0x07Ë

	)

328 
	#GPIO_AF_USART3
 ((
uöt8_t
)0x07Ë

	)

329 
	#GPIO_AF7_SPI3
 ((
uöt8_t
)0x07Ë

	)

330 #i‡
deföed
(
STM32F413_423xx
)

331 
	#GPIO_AF7_DFSDM2
 ((
uöt8_t
)0x07Ë

	)

332 
	#GPIO_AF7_SAI1
 ((
uöt8_t
)0x07Ë

	)

338 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

343 
	#GPIO_AF_UART4
 ((
uöt8_t
)0x08Ë

	)

344 
	#GPIO_AF_UART5
 ((
uöt8_t
)0x08Ë

	)

345 
	#GPIO_AF_USART6
 ((
uöt8_t
)0x08Ë

	)

346 
	#GPIO_AF_UART7
 ((
uöt8_t
)0x08Ë

	)

347 
	#GPIO_AF_UART8
 ((
uöt8_t
)0x08Ë

	)

348 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

349 
	#GPIO_AF8_USART3
 ((
uöt8_t
)0x08Ë

	)

350 
	#GPIO_AF8_DFSDM1
 ((
uöt8_t
)0x08Ë

	)

351 
	#GPIO_AF8_CAN1
 ((
uöt8_t
)0x08Ë

	)

353 #i‡
deföed
(
STM32F446xx
)

354 
	#GPIO_AF8_SAI2
 ((
uöt8_t
)0x08Ë

	)

355 
	#GPIO_AF_SPDIF
 ((
uöt8_t
)0x08Ë

	)

361 
	#GPIO_AF_CAN1
 ((
uöt8_t
)0x09Ë

	)

362 
	#GPIO_AF_CAN2
 ((
uöt8_t
)0x09Ë

	)

363 
	#GPIO_AF_TIM12
 ((
uöt8_t
)0x09Ë

	)

364 
	#GPIO_AF_TIM13
 ((
uöt8_t
)0x09Ë

	)

365 
	#GPIO_AF_TIM14
 ((
uöt8_t
)0x09Ë

	)

366 
	#GPIO_AF9_I2C2
 ((
uöt8_t
)0x09Ë

	)

367 
	#GPIO_AF9_I2C3
 ((
uöt8_t
)0x09Ë

	)

368 #i‡
deföed
(
STM32F446xx
)

369 
	#GPIO_AF9_SAI2
 ((
uöt8_t
)0x09Ë

	)

371 
	#GPIO_AF9_LTDC
 ((
uöt8_t
)0x09Ë

	)

372 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

373 
	#GPIO_AF9_QUADSPI
 ((
uöt8_t
)0x09Ë

	)

375 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

376 
	#GPIO_AF9_FMPI2C
 ((
uöt8_t
)0x09Ë

	)

382 
	#GPIO_AF_OTG_FS
 ((
uöt8_t
)0xAË

	)

383 
	#GPIO_AF_OTG_HS
 ((
uöt8_t
)0xAË

	)

384 #i‡
deföed
(
STM32F446xx
)

385 
	#GPIO_AF10_SAI2
 ((
uöt8_t
)0x0AË

	)

387 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

388 
	#GPIO_AF10_QUADSPI
 ((
uöt8_t
)0x0AË

	)

390 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

391 
	#GPIO_AF10_FMC
 ((
uöt8_t
)0xAË

	)

392 
	#GPIO_AF10_DFSDM1
 ((
uöt8_t
)0xAË

	)

394 #i‡
deföed
(
STM32F413_423xx
)

395 
	#GPIO_AF10_DFSDM2
 ((
uöt8_t
)0x0AË

	)

396 
	#GPIO_AF10_SAI1
 ((
uöt8_t
)0x0AË

	)

401 
	#GPIO_AF_ETH
 ((
uöt8_t
)0x0BË

	)

402 #i‡
deföed
(
STM32F413_423xx
)

403 
	#GPIO_AF11_UART4
 ((
uöt8_t
)0x0BË

	)

404 
	#GPIO_AF11_UART5
 ((
uöt8_t
)0x0BË

	)

405 
	#GPIO_AF11_UART9
 ((
uöt8_t
)0x0BË

	)

406 
	#GPIO_AF11_UART10
 ((
uöt8_t
)0x0BË

	)

407 
	#GPIO_AF11_CAN3
 ((
uöt8_t
)0x0BË

	)

413 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

414 
	#GPIO_AF_FSMC
 ((
uöt8_t
)0xCË

	)

417 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

418 
	#GPIO_AF_FMC
 ((
uöt8_t
)0xCË

	)

421 
	#GPIO_AF_OTG_HS_FS
 ((
uöt8_t
)0xCË

	)

422 
	#GPIO_AF_SDIO
 ((
uöt8_t
)0xCË

	)

427 
	#GPIO_AF_DCMI
 ((
uöt8_t
)0x0DË

	)

428 #i‡
deföed
(
STM32F469_479xx
)

429 
	#GPIO_AF_DSI
 ((
uöt8_t
)0x0DË

	)

434 
	#GPIO_AF_LTDC
 ((
uöt8_t
)0x0EË

	)

435 #i‡
deföed
(
STM32F413_423xx
)

436 
	#GPIO_AF14_RNG
 ((
uöt8_t
)0x0EË

	)

442 
	#GPIO_AF_EVENTOUT
 ((
uöt8_t
)0x0FË

	)

444 #i‡
deföed
(
STM32F40_41xxx
)

445 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
Ë|| \

	)

446 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

447 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

448 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

449 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

450 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

451 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

452 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

453 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

454 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

455 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

456 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

457 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

458 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

459 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

460 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_OTG_HS_FS
) || \

461 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_DCMI
) || \

462 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_FSMC
))

465 #i‡
deföed
(
STM32F401xx
)

466 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
Ë|| \

	)

467 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

468 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

469 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

470 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

471 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

472 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

473 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

474 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

475 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

476 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

477 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_USART6
) || \

478 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

479 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_SPI4
))

482 #i‡
deföed
(
STM32F411xE
)

483 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 16Ë&& ((AFË!11Ë&& ((AFË!13Ë&& ((AFË!14))

	)

486 #i‡
deföed
(
STM32F410xx
)

487 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 10Ë|| ((AFË=15))

	)

490 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
)

491 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
Ë|| \

	)

492 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

493 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

494 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

495 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

496 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

497 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

498 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

499 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

500 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

501 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

502 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

503 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

504 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

505 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

506 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_OTG_HS_FS
) || \

507 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_DCMI
) || \

508 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_SPI4
) || \

509 ((
AF
Ë=
GPIO_AF_SPI5
Ë|| ((AFË=
GPIO_AF_SPI6
) || \

510 ((
AF
Ë=
GPIO_AF_UART7
Ë|| ((AFË=
GPIO_AF_UART8
) || \

511 ((
AF
Ë=
GPIO_AF_FMC
Ë|| ((AFË=
GPIO_AF_SAI1
) || \

512 ((
AF
Ë=
GPIO_AF_LTDC
))

515 #i‡
deföed
(
STM32F412xG
)

516 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 16Ë&& ((AFË!11Ë&& ((AFË!14))

	)

519 #i‡
deföed
(
STM32F413_423xx
)

520 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 16Ë&& ((AFË!13))

	)

523 #i‡
deföed
(
STM32F446xx
)

524 
	#IS_GPIO_AF
(
AF
Ë(((AFË< 16Ë&& ((AFË!11Ë&& ((AFË!14))

	)

527 #i‡
deföed
(
STM32F469_479xx
)

528 
	#IS_GPIO_AF
(
AF
Ë((AFË< 16)

	)

539 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

541 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

542 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

543 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

557 
GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
);

560 
GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

561 
GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

562 
GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

565 
uöt8_t
 
GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

566 
uöt16_t
 
GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

567 
uöt8_t
 
GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

568 
uöt16_t
 
GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

569 
GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

570 
GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

571 
GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
);

572 
GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
);

573 
GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

576 
GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
);

578 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h

30 #i‚de‡
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
HASH_AlgoSñe˘i⁄
;

57 
uöt32_t
 
HASH_AlgoMode
;

59 
uöt32_t
 
HASH_D©aTy≥
;

62 
uöt32_t
 
HASH_HMACKeyTy≥
;

64 }
	tHASH_InôTy≥Def
;

71 
uöt32_t
 
D©a
[8];

75 } 
	tHASH_MsgDige°
;

82 
uöt32_t
 
HASH_IMR
;

83 
uöt32_t
 
HASH_STR
;

84 
uöt32_t
 
HASH_CR
;

85 
uöt32_t
 
HASH_CSR
[54];

86 }
	tHASH_C⁄ãxt
;

97 
	#HASH_AlgoSñe˘i⁄_SHA1
 ((
uöt32_t
)0x0000Ë

	)

98 
	#HASH_AlgoSñe˘i⁄_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSñe˘i⁄_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSñe˘i⁄_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
Ë(((ALGOSELECTIONË=
HASH_AlgoSñe˘i⁄_SHA1
Ë|| \

	)

103 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_SHA224
) || \

104 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_SHA256
) || \

105 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
uöt32_t
)0x00000000Ë

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
HASH_AlgoMode_HASH
Ë|| \

	)

117 ((
ALGOMODE
Ë=
HASH_AlgoMode_HMAC
))

125 
	#HASH_D©aTy≥_32b
 ((
uöt32_t
)0x0000Ë

	)

126 
	#HASH_D©aTy≥_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_D©aTy≥_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_D©aTy≥_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
HASH_D©aTy≥_32b
)|| \

	)

131 ((
DATATYPE
Ë=
HASH_D©aTy≥_16b
)|| \

132 ((
DATATYPE
Ë=
HASH_D©aTy≥_8b
) || \

133 ((
DATATYPE
Ë=
HASH_D©aTy≥_1b
))

141 
	#HASH_HMACKeyTy≥_Sh‹tKey
 ((
uöt32_t
)0x00000000Ë

	)

142 
	#HASH_HMACKeyTy≥_L⁄gKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
Ë(((KEYTYPEË=
HASH_HMACKeyTy≥_Sh‹tKey
Ë|| \

	)

145 ((
KEYTYPE
Ë=
HASH_HMACKeyTy≥_L⁄gKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
Ë((VALIDBITSË<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFFCË=0x00000000Ë&& ((ITË!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
Ë(((ITË=
HASH_IT_DINI
Ë|| ((ITË=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
HASH_FLAG_DINIS
Ë|| \

	)

182 ((
FLAG
Ë=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
Ë=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
Ë=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
Ë=
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGË=
HASH_FLAG_DINIS
Ë|| \

	)

188 ((
FLAG
Ë=
HASH_FLAG_DCIS
))

202 
HASH_DeInô
();

205 
HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

206 
HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

207 
HASH_Re£t
();

210 
HASH_D©aIn
(
uöt32_t
 
D©a
);

211 
uöt8_t
 
HASH_GëInFIFOW‹dsNbr
();

212 
HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
);

213 
HASH_SèπDige°
();

214 
HASH_AutoSèπDige°
(
Fun˘i⁄ÆSèã
 
NewSèã
);

215 
HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
);

218 
HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
);

219 
HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
);

222 
HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

225 
HASH_ITC⁄fig
(
uöt32_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

226 
FœgSètus
 
HASH_GëFœgSètus
(
uöt32_t
 
HASH_FLAG
);

227 
HASH_CÀ¨Fœg
(
uöt32_t
 
HASH_FLAG
);

228 
ITSètus
 
HASH_GëITSètus
(
uöt32_t
 
HASH_IT
);

229 
HASH_CÀ¨ITPídögBô
(
uöt32_t
 
HASH_IT
);

232 
Eº‹Sètus
 
HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20]);

233 
Eº‹Sètus
 
HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

234 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

235 
uöt8_t
 
Ouçut
[20]);

238 
Eº‹Sètus
 
HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16]);

239 
Eº‹Sètus
 
HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

240 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

241 
uöt8_t
 
Ouçut
[16]);

243 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h

30 #i‚de‡
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
I2C_ClockS≥ed
;

59 
uöt16_t
 
I2C_Mode
;

62 
uöt16_t
 
I2C_DutyCy˛e
;

65 
uöt16_t
 
I2C_OwnAddªss1
;

68 
uöt16_t
 
I2C_Ack
;

71 
uöt16_t
 
I2C_AcknowÀdgedAddªss
;

73 }
	tI2C_InôTy≥Def
;

81 
	#IS_I2C_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2C1
Ë|| \

	)

82 ((
PERIPH
Ë=
I2C2
) || \

83 ((
PERIPH
Ë=
I2C3
))

88 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
Ë((FILTERË<0x0000000F)

	)

98 
	#I2C_Mode_I2C
 ((
uöt16_t
)0x0000)

	)

99 
	#I2C_Mode_SMBusDevi˚
 ((
uöt16_t
)0x0002)

	)

100 
	#I2C_Mode_SMBusHo°
 ((
uöt16_t
)0x000A)

	)

101 
	#IS_I2C_MODE
(
MODE
Ë(((MODEË=
I2C_Mode_I2C
Ë|| \

	)

102 ((
MODE
Ë=
I2C_Mode_SMBusDevi˚
) || \

103 ((
MODE
Ë=
I2C_Mode_SMBusHo°
))

112 
	#I2C_DutyCy˛e_16_9
 ((
uöt16_t
)0x4000Ë

	)

113 
	#I2C_DutyCy˛e_2
 ((
uöt16_t
)0xBFFFË

	)

114 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
Ë(((CYCLEË=
I2C_DutyCy˛e_16_9
Ë|| \

	)

115 ((
CYCLE
Ë=
I2C_DutyCy˛e_2
))

124 
	#I2C_Ack_E«bÀ
 ((
uöt16_t
)0x0400)

	)

125 
	#I2C_Ack_DißbÀ
 ((
uöt16_t
)0x0000)

	)

126 
	#IS_I2C_ACK_STATE
(
STATE
Ë(((STATEË=
I2C_Ack_E«bÀ
Ë|| \

	)

127 ((
STATE
Ë=
I2C_Ack_DißbÀ
))

136 
	#I2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt8_t
)0x00)

	)

137 
	#I2C_Dúe˘i⁄_Re˚ivî
 ((
uöt8_t
)0x01)

	)

138 
	#IS_I2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
I2C_Dúe˘i⁄_Tønsmôãr
Ë|| \

	)

139 ((
DIRECTION
Ë=
I2C_Dúe˘i⁄_Re˚ivî
))

148 
	#I2C_AcknowÀdgedAddªss_7bô
 ((
uöt16_t
)0x4000)

	)

149 
	#I2C_AcknowÀdgedAddªss_10bô
 ((
uöt16_t
)0xC000)

	)

150 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
I2C_AcknowÀdgedAddªss_7bô
Ë|| \

	)

151 ((
ADDRESS
Ë=
I2C_AcknowÀdgedAddªss_10bô
))

160 
	#I2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

161 
	#I2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

162 
	#I2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

163 
	#I2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

164 
	#I2C_Regi°î_DR
 ((
uöt8_t
)0x10)

	)

165 
	#I2C_Regi°î_SR1
 ((
uöt8_t
)0x14)

	)

166 
	#I2C_Regi°î_SR2
 ((
uöt8_t
)0x18)

	)

167 
	#I2C_Regi°î_CCR
 ((
uöt8_t
)0x1C)

	)

168 
	#I2C_Regi°î_TRISE
 ((
uöt8_t
)0x20)

	)

169 
	#IS_I2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
I2C_Regi°î_CR1
Ë|| \

	)

170 ((
REGISTER
Ë=
I2C_Regi°î_CR2
) || \

171 ((
REGISTER
Ë=
I2C_Regi°î_OAR1
) || \

172 ((
REGISTER
Ë=
I2C_Regi°î_OAR2
) || \

173 ((
REGISTER
Ë=
I2C_Regi°î_DR
) || \

174 ((
REGISTER
Ë=
I2C_Regi°î_SR1
) || \

175 ((
REGISTER
Ë=
I2C_Regi°î_SR2
) || \

176 ((
REGISTER
Ë=
I2C_Regi°î_CCR
) || \

177 ((
REGISTER
Ë=
I2C_Regi°î_TRISE
))

186 
	#I2C_NACKPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

187 
	#I2C_NACKPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

188 
	#IS_I2C_NACK_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_NACKPosôi⁄_Next
Ë|| \

	)

189 ((
POSITION
Ë=
I2C_NACKPosôi⁄_Cuºít
))

198 
	#I2C_SMBusAÀπ_Low
 ((
uöt16_t
)0x2000)

	)

199 
	#I2C_SMBusAÀπ_High
 ((
uöt16_t
)0xDFFF)

	)

200 
	#IS_I2C_SMBUS_ALERT
(
ALERT
Ë(((ALERTË=
I2C_SMBusAÀπ_Low
Ë|| \

	)

201 ((
ALERT
Ë=
I2C_SMBusAÀπ_High
))

210 
	#I2C_PECPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

211 
	#I2C_PECPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

212 
	#IS_I2C_PEC_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_PECPosôi⁄_Next
Ë|| \

	)

213 ((
POSITION
Ë=
I2C_PECPosôi⁄_Cuºít
))

222 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

223 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

224 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

225 
	#IS_I2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF8FFË=0x00Ë&& ((ITË!0x00))

	)

234 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

235 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

236 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

237 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

238 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

239 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

240 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

241 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

242 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

243 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

244 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

245 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

246 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

247 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

249 
	#IS_I2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt16_t
)0x20FFË=0x00Ë&& ((ITË!(uöt16_t)0x00))

	)

251 
	#IS_I2C_GET_IT
(
IT
Ë(((ITË=
I2C_IT_SMBALERT
Ë|| ((ITË=
I2C_IT_TIMEOUT
Ë|| \

	)

252 ((
IT
Ë=
I2C_IT_PECERR
Ë|| ((ITË=
I2C_IT_OVR
) || \

253 ((
IT
Ë=
I2C_IT_AF
Ë|| ((ITË=
I2C_IT_ARLO
) || \

254 ((
IT
Ë=
I2C_IT_BERR
Ë|| ((ITË=
I2C_IT_TXE
) || \

255 ((
IT
Ë=
I2C_IT_RXNE
Ë|| ((ITË=
I2C_IT_STOPF
) || \

256 ((
IT
Ë=
I2C_IT_ADD10
Ë|| ((ITË=
I2C_IT_BTF
) || \

257 ((
IT
Ë=
I2C_IT_ADDR
Ë|| ((ITË=
I2C_IT_SB
))

270 
	#I2C_FLAG_DUALF
 ((
uöt32_t
)0x00800000)

	)

271 
	#I2C_FLAG_SMBHOST
 ((
uöt32_t
)0x00400000)

	)

272 
	#I2C_FLAG_SMBDEFAULT
 ((
uöt32_t
)0x00200000)

	)

273 
	#I2C_FLAG_GENCALL
 ((
uöt32_t
)0x00100000)

	)

274 
	#I2C_FLAG_TRA
 ((
uöt32_t
)0x00040000)

	)

275 
	#I2C_FLAG_BUSY
 ((
uöt32_t
)0x00020000)

	)

276 
	#I2C_FLAG_MSL
 ((
uöt32_t
)0x00010000)

	)

282 
	#I2C_FLAG_SMBALERT
 ((
uöt32_t
)0x10008000)

	)

283 
	#I2C_FLAG_TIMEOUT
 ((
uöt32_t
)0x10004000)

	)

284 
	#I2C_FLAG_PECERR
 ((
uöt32_t
)0x10001000)

	)

285 
	#I2C_FLAG_OVR
 ((
uöt32_t
)0x10000800)

	)

286 
	#I2C_FLAG_AF
 ((
uöt32_t
)0x10000400)

	)

287 
	#I2C_FLAG_ARLO
 ((
uöt32_t
)0x10000200)

	)

288 
	#I2C_FLAG_BERR
 ((
uöt32_t
)0x10000100)

	)

289 
	#I2C_FLAG_TXE
 ((
uöt32_t
)0x10000080)

	)

290 
	#I2C_FLAG_RXNE
 ((
uöt32_t
)0x10000040)

	)

291 
	#I2C_FLAG_STOPF
 ((
uöt32_t
)0x10000010)

	)

292 
	#I2C_FLAG_ADD10
 ((
uöt32_t
)0x10000008)

	)

293 
	#I2C_FLAG_BTF
 ((
uöt32_t
)0x10000004)

	)

294 
	#I2C_FLAG_ADDR
 ((
uöt32_t
)0x10000002)

	)

295 
	#I2C_FLAG_SB
 ((
uöt32_t
)0x10000001)

	)

297 
	#IS_I2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0x20FFË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

299 
	#IS_I2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
I2C_FLAG_DUALF
Ë|| ((FLAGË=
I2C_FLAG_SMBHOST
Ë|| \

	)

300 ((
FLAG
Ë=
I2C_FLAG_SMBDEFAULT
Ë|| ((FLAGË=
I2C_FLAG_GENCALL
) || \

301 ((
FLAG
Ë=
I2C_FLAG_TRA
Ë|| ((FLAGË=
I2C_FLAG_BUSY
) || \

302 ((
FLAG
Ë=
I2C_FLAG_MSL
Ë|| ((FLAGË=
I2C_FLAG_SMBALERT
) || \

303 ((
FLAG
Ë=
I2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
I2C_FLAG_PECERR
) || \

304 ((
FLAG
Ë=
I2C_FLAG_OVR
Ë|| ((FLAGË=
I2C_FLAG_AF
) || \

305 ((
FLAG
Ë=
I2C_FLAG_ARLO
Ë|| ((FLAGË=
I2C_FLAG_BERR
) || \

306 ((
FLAG
Ë=
I2C_FLAG_TXE
Ë|| ((FLAGË=
I2C_FLAG_RXNE
) || \

307 ((
FLAG
Ë=
I2C_FLAG_STOPF
Ë|| ((FLAGË=
I2C_FLAG_ADD10
) || \

308 ((
FLAG
Ë=
I2C_FLAG_BTF
Ë|| ((FLAGË=
I2C_FLAG_ADDR
) || \

309 ((
FLAG
Ë=
I2C_FLAG_SB
))

333 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
uöt32_t
)0x00030001Ë

	)

361 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
uöt32_t
)0x00070082Ë

	)

362 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
uöt32_t
)0x00030002Ë

	)

364 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
uöt32_t
)0x00030008Ë

	)

397 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
uöt32_t
)0x00030040Ë

	)

401 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00070080Ë

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00070084Ë

	)

440 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00020002Ë

	)

441 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00060082Ë

	)

444 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00820000Ë

	)

445 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00860080Ë

	)

448 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
uöt32_t
)0x00120000Ë

	)

479 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
uöt32_t
)0x00020040Ë

	)

481 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
uöt32_t
)0x00000010Ë

	)

485 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00060084Ë

	)

486 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00060080Ë

	)

488 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
uöt32_t
)0x00000400Ë

	)

496 
	#IS_I2C_EVENT
(
EVENT
Ë(((EVENTË=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
Ë|| \

	)

497 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

498 ((
EVENT
Ë=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

499 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

500 ((
EVENT
Ë=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

501 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

502 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

503 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

504 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

505 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

506 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

507 ((
EVENT
Ë=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

508 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_SELECT
) || \

509 ((
EVENT
Ë=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

510 ((
EVENT
Ë=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

511 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

512 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

513 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

514 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

515 ((
EVENT
Ë=
I2C_EVENT_SLAVE_ACK_FAILURE
))

524 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<0x3FF)

	)

533 
	#IS_I2C_CLOCK_SPEED
(
SPEED
Ë(((SPEEDË>0x1Ë&& ((SPEEDË<400000))

	)

546 
I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
);

549 
I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

550 
I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

551 
I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

552 
I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
);

553 
I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

554 
I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

555 
I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

556 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

557 
I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

558 
I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
);

559 
I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

560 
I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

561 
I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

562 
I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

563 
I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
);

564 
I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
);

565 
I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
);

566 
I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

569 
I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

570 
uöt8_t
 
I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
);

573 
I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

574 
I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
);

575 
I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

576 
uöt8_t
 
I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
);

579 
I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

580 
I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

583 
uöt16_t
 
I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
);

584 
I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

676 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

682 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

688 
FœgSètus
 
I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

691 
I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

692 
ITSètus
 
I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

693 
I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

695 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h

30 #i‚de‡
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#IWDG_WrôeAc˚ss_E«bÀ
 ((
uöt16_t
)0x5555)

	)

59 
	#IWDG_WrôeAc˚ss_DißbÀ
 ((
uöt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
Ë(((ACCESSË=
IWDG_WrôeAc˚ss_E«bÀ
Ë|| \

	)

61 ((
ACCESS
Ë=
IWDG_WrôeAc˚ss_DißbÀ
))

69 
	#IWDG_PªsˇÀr_4
 ((
uöt8_t
)0x00)

	)

70 
	#IWDG_PªsˇÀr_8
 ((
uöt8_t
)0x01)

	)

71 
	#IWDG_PªsˇÀr_16
 ((
uöt8_t
)0x02)

	)

72 
	#IWDG_PªsˇÀr_32
 ((
uöt8_t
)0x03)

	)

73 
	#IWDG_PªsˇÀr_64
 ((
uöt8_t
)0x04)

	)

74 
	#IWDG_PªsˇÀr_128
 ((
uöt8_t
)0x05)

	)

75 
	#IWDG_PªsˇÀr_256
 ((
uöt8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
IWDG_PªsˇÀr_4
Ë|| \

	)

77 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_8
) || \

78 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_16
) || \

79 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_32
) || \

80 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_64
) || \

81 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_128
)|| \

82 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_256
))

90 
	#IWDG_FLAG_PVU
 ((
uöt16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
uöt16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
Ë(((FLAGË=
IWDG_FLAG_PVU
Ë|| ((FLAGË=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
Ë((RELOADË<0xFFF)

	)

106 
IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
);

107 
IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
);

108 
IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
);

109 
IWDG_RñﬂdCou¡î
();

112 
IWDG_E«bÀ
();

115 
FœgSètus
 
IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
);

117 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_lptim.h

30 #i‚de‡
__STM32F4XX_LPTIM_H


31 
	#__STM32F4XX_LPTIM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

55 
uöt32_t
 
LPTIM_ClockSour˚
;

58 
uöt32_t
 
LPTIM_PªsˇÀr
;

61 
uöt32_t
 
LPTIM_Wavef‹m
;

64 
uöt32_t
 
LPTIM_OuçutPﬁ¨ôy
;

66 }
	tLPTIM_InôTy≥Def
;

73 
	#IS_LPTIM_ALL_PERIPH
(
PERIPH
Ë((PERIPHË=
LPTIM1
)

	)

79 
	#LPTIM_ClockSour˚_APBClock_LPosc
 ((
uöt32_t
)0x00000000)

	)

80 
	#LPTIM_ClockSour˚_ULPTIM
 ((
uöt32_t
)0x00000001)

	)

81 
	#IS_LPTIM_CLOCK_SOURCE
(
SOURCE
Ë(((SOURCEË=
LPTIM_ClockSour˚_ULPTIM
Ë|| \

	)

82 ((
SOURCE
Ë=
LPTIM_ClockSour˚_APBClock_LPosc
))

90 
	#LPTIM_PªsˇÀr_DIV1
 ((
uöt32_t
)0x00000000)

	)

91 
	#LPTIM_PªsˇÀr_DIV2
 ((
uöt32_t
)0x00000200)

	)

92 
	#LPTIM_PªsˇÀr_DIV4
 ((
uöt32_t
)0x00000400)

	)

93 
	#LPTIM_PªsˇÀr_DIV8
 ((
uöt32_t
)0x00000600)

	)

94 
	#LPTIM_PªsˇÀr_DIV16
 ((
uöt32_t
)0x00000800)

	)

95 
	#LPTIM_PªsˇÀr_DIV32
 ((
uöt32_t
)0x00000A00)

	)

96 
	#LPTIM_PªsˇÀr_DIV64
 ((
uöt32_t
)0x00000C00)

	)

97 
	#LPTIM_PªsˇÀr_DIV128
 ((
uöt32_t
)0x00000E00)

	)

98 
	#IS_LPTIM_CLOCK_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
LPTIM_PªsˇÀr_DIV1
Ë|| \

	)

99 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV2
) || \

100 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV4
) || \

101 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV8
) || \

102 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV16
) || \

103 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV32
) || \

104 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV64
) || \

105 ((
PRESCALER
Ë=
LPTIM_PªsˇÀr_DIV128
))

113 
	#LPTIM_Wavef‹m_PWM_O√Pul£
 ((
uöt32_t
)0x00000000)

	)

114 
	#LPTIM_Wavef‹m_SëOn˚
 ((
uöt32_t
)0x00100000)

	)

115 
	#IS_LPTIM_WAVEFORM
(
WAVE
Ë(((WAVEË=
LPTIM_Wavef‹m_SëOn˚
Ë|| \

	)

116 ((
WAVE
Ë=
LPTIM_Wavef‹m_PWM_O√Pul£
))

124 
	#LPTIM_OuçutPﬁ¨ôy_High
 ((
uöt32_t
)0x00000000)

	)

125 
	#LPTIM_OuçutPﬁ¨ôy_Low
 ((
uöt32_t
)0x00200000)

	)

126 
	#IS_LPTIM_OUTPUT_POLARITY
(
POLARITY
Ë(((POLARITYË=
LPTIM_OuçutPﬁ¨ôy_Low
 ) || \

	)

127 ((
POLARITY
Ë=
LPTIM_OuçutPﬁ¨ôy_High
))

135 
	#LPTIM_ClockPﬁ¨ôy_RisögEdge
 ((
uöt32_t
)0x00000000)

	)

136 
	#LPTIM_ClockPﬁ¨ôy_FÆlögEdge
 ((
uöt32_t
)0x00000002)

	)

137 
	#LPTIM_ClockPﬁ¨ôy_BŸhEdges
 ((
uöt32_t
)0x00000004)

	)

138 
	#IS_LPTIM_CLOCK_POLARITY
(
POLARITY
Ë(((POLARITYË=
LPTIM_ClockPﬁ¨ôy_RisögEdge
 ) || \

	)

139 ((
POLARITY
Ë=
LPTIM_ClockPﬁ¨ôy_FÆlögEdge
 ) || \

140 ((
POLARITY
Ë=
LPTIM_ClockPﬁ¨ôy_BŸhEdges
))

148 
	#LPTIM_ExtTRGSour˚_0
 ((
uöt32_t
)0x00000000)

	)

149 
	#LPTIM_ExtTRGSour˚_1
 ((
uöt32_t
)0x00002000)

	)

150 
	#LPTIM_ExtTRGSour˚_2
 ((
uöt32_t
)0x00004000)

	)

151 
	#LPTIM_ExtTRGSour˚_3
 ((
uöt32_t
)0x00006000)

	)

152 
	#LPTIM_ExtTRGSour˚_4
 ((
uöt32_t
)0x00008000)

	)

153 
	#LPTIM_ExtTRGSour˚_5
 ((
uöt32_t
)0x0000A000)

	)

154 
	#LPTIM_ExtTRGSour˚_6
 ((
uöt32_t
)0x0000C000)

	)

155 
	#LPTIM_ExtTRGSour˚_7
 ((
uöt32_t
)0x0000E000)

	)

156 
	#IS_LPTIM_EXT_TRG_SOURCE
(
TRIG
Ë(((TRIGË=
LPTIM_ExtTRGSour˚_0
Ë|| \

	)

157 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_1
) || \

158 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_2
) || \

159 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_3
) || \

160 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_4
) || \

161 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_5
) || \

162 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_6
) || \

163 ((
TRIG
Ë=
LPTIM_ExtTRGSour˚_7
))

171 
	#LPTIM_ExtTRGPﬁ¨ôy_RisögEdge
 ((
uöt32_t
)0x00020000)

	)

172 
	#LPTIM_ExtTRGPﬁ¨ôy_FÆlögEdge
 ((
uöt32_t
)0x00040000)

	)

173 
	#LPTIM_ExtTRGPﬁ¨ôy_BŸhEdges
 ((
uöt32_t
)0x00060000)

	)

174 
	#IS_LPTIM_EXT_TRG_POLARITY
(
POLAR
Ë(((POLARË=
LPTIM_ExtTRGPﬁ¨ôy_RisögEdge
Ë|| \

	)

175 ((
POLAR
Ë=
LPTIM_ExtTRGPﬁ¨ôy_FÆlögEdge
) || \

176 ((
POLAR
Ë=
LPTIM_ExtTRGPﬁ¨ôy_BŸhEdges
))

184 
	#LPTIM_ClockSam∂eTime_Dúe˘Tønsi°i⁄
 ((
uöt32_t
)0x00000000)

	)

185 
	#LPTIM_ClockSam∂eTime_2Tønsi°i⁄s
 ((
uöt32_t
)0x00000008)

	)

186 
	#LPTIM_ClockSam∂eTime_4Tønsi°i⁄s
 ((
uöt32_t
)0x00000010)

	)

187 
	#LPTIM_ClockSam∂eTime_8Tønsi°i⁄s
 ((
uöt32_t
)0x00000018)

	)

188 
	#IS_LPTIM_CLOCK_SAMPLE_TIME
(
SAMPLETIME
Ë(((SAMPLETIMEË=
LPTIM_ClockSam∂eTime_Dúe˘Tønsi°i⁄
Ë|| \

	)

189 ((
SAMPLETIME
Ë=
LPTIM_ClockSam∂eTime_2Tønsi°i⁄s
) || \

190 ((
SAMPLETIME
Ë=
LPTIM_ClockSam∂eTime_4Tønsi°i⁄s
) || \

191 ((
SAMPLETIME
Ë=
LPTIM_ClockSam∂eTime_8Tønsi°i⁄s
))

199 
	#LPTIM_TrigSam∂eTime_Dúe˘Tønsi°i⁄
 ((
uöt32_t
)0x00000000)

	)

200 
	#LPTIM_TrigSam∂eTime_2Tønsi°i⁄s
 ((
uöt32_t
)0x00000040)

	)

201 
	#LPTIM_TrigSam∂eTime_4Tønsi°i⁄s
 ((
uöt32_t
)0x00000080)

	)

202 
	#LPTIM_TrigSam∂eTime_8Tønsi°i⁄s
 ((
uöt32_t
)0x000000C0)

	)

203 
	#IS_LPTIM_TRIG_SAMPLE_TIME
(
SAMPLETIME
Ë(((SAMPLETIMEË=
LPTIM_TrigSam∂eTime_Dúe˘Tønsi°i⁄
Ë|| \

	)

204 ((
SAMPLETIME
Ë=
LPTIM_TrigSam∂eTime_2Tønsi°i⁄s
) || \

205 ((
SAMPLETIME
Ë=
LPTIM_TrigSam∂eTime_4Tønsi°i⁄s
) || \

206 ((
SAMPLETIME
Ë=
LPTIM_TrigSam∂eTime_8Tønsi°i⁄s
))

214 
	#LPTIM_Mode_C⁄töuous
 ((
uöt32_t
)0x00000004)

	)

215 
	#LPTIM_Mode_SögÀ
 ((
uöt32_t
)0x00000002)

	)

216 
	#IS_LPTIM_MODE
(
MODE
Ë(((MODEË=
LPTIM_Mode_C⁄töuous
Ë|| \

	)

217 ((
MODE
Ë=
LPTIM_Mode_SögÀ
))

225 
	#LPTIM_Upd©e_Immedüã
 ((
uöt32_t
)0x00000000)

	)

226 
	#LPTIM_Upd©e_EndOfPîiod
 ((
uöt32_t
)0x00400000)

	)

227 
	#IS_LPTIM_UPDATE
(
UPDATE
Ë(((UPDATEË=
LPTIM_Upd©e_Immedüã
Ë|| \

	)

228 ((
UPDATE
Ë=
LPTIM_Upd©e_EndOfPîiod
))

236 
	#LPTIM_IT_DOWN
 
LPTIM_IER_DOWNIE


	)

237 
	#LPTIM_IT_UP
 
LPTIM_IER_UPIE


	)

238 
	#LPTIM_IT_ARROK
 
LPTIM_IER_ARROKIE


	)

239 
	#LPTIM_IT_CMPOK
 
LPTIM_IER_CMPOKIE


	)

240 
	#LPTIM_IT_EXTTRIG
 
LPTIM_IER_EXTTRIGIE


	)

241 
	#LPTIM_IT_ARRM
 
LPTIM_IER_ARRMIE


	)

242 
	#LPTIM_IT_CMPM
 
LPTIM_IER_CMPMIE


	)

243 
	#IS_LPTIM_IT
(
IT
Ë(((ITË=
LPTIM_IT_DOWN
Ë|| \

	)

244 ((
IT
Ë=
LPTIM_IT_UP
) || \

245 ((
IT
Ë=
LPTIM_IT_ARROK
) || \

246 ((
IT
Ë=
LPTIM_IT_CMPOK
) || \

247 ((
IT
Ë=
LPTIM_IT_EXTTRIG
) || \

248 ((
IT
Ë=
LPTIM_IT_ARRM
) || \

249 ((
IT
Ë=
LPTIM_IT_CMPM
))

251 
	#IS_LPTIM_GET_IT
(
IT
Ë(((ITË=
LPTIM_IT_DOWN
Ë|| \

	)

252 ((
IT
Ë=
LPTIM_IT_UP
) || \

253 ((
IT
Ë=
LPTIM_IT_ARROK
) || \

254 ((
IT
Ë=
LPTIM_IT_CMPOK
) || \

255 ((
IT
Ë=
LPTIM_IT_EXTTRIG
) || \

256 ((
IT
Ë=
LPTIM_IT_ARRM
) || \

257 ((
IT
Ë=
LPTIM_IT_CMPM
))

265 
	#LPTIM_FLAG_DOWN
 
LPTIM_ISR_DOWN


	)

266 
	#LPTIM_FLAG_UP
 
LPTIM_ISR_UP


	)

267 
	#LPTIM_FLAG_ARROK
 
LPTIM_ISR_ARROK


	)

268 
	#LPTIM_FLAG_CMPOK
 
LPTIM_ISR_CMPOK


	)

269 
	#LPTIM_FLAG_EXTTRIG
 
LPTIM_ISR_EXTTRIG


	)

270 
	#LPTIM_FLAG_ARRM
 
LPTIM_ISR_ARRM


	)

271 
	#LPTIM_FLAG_CMPM
 
LPTIM_ISR_CMPM


	)

272 
	#IS_LPTIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
LPTIM_FLAG_DOWN
Ë|| \

	)

273 ((
FLAG
Ë=
LPTIM_FLAG_UP
) || \

274 ((
FLAG
Ë=
LPTIM_FLAG_ARROK
) || \

275 ((
FLAG
Ë=
LPTIM_FLAG_CMPOK
) || \

276 ((
FLAG
Ë=
LPTIM_FLAG_EXTTRIG
) || \

277 ((
FLAG
Ë=
LPTIM_FLAG_ARRM
) || \

278 ((
FLAG
Ë=
LPTIM_FLAG_CMPM
))

286 
	#LPTIM_CLEAR_DOWN
 
LPTIM_ICR_DOWNCF


	)

287 
	#LPTIM_CLEAR_UP
 
LPTIM_ICR_UPCF


	)

288 
	#LPTIM_CLEAR_ARROK
 
LPTIM_ICR_ARROKCF


	)

289 
	#LPTIM_CLEAR_CMPOK
 
LPTIM_ICR_CMPOKCF


	)

290 
	#LPTIM_CLEAR_EXTTRIG
 
LPTIM_ICR_EXTTRIGCF


	)

291 
	#LPTIM_CLEAR_ARRM
 
LPTIM_ICR_ARRMCF


	)

292 
	#LPTIM_CLEAR_CMPM
 
LPTIM_ICR_CMPMCF


	)

293 
	#IS_LPTIM_CLEAR_FLAG
(
CLEARF
Ë(((CLEARFË=
LPTIM_CLEAR_DOWN
Ë|| \

	)

294 ((
CLEARF
Ë=
LPTIM_CLEAR_UP
) || \

295 ((
CLEARF
Ë=
LPTIM_CLEAR_ARROK
) || \

296 ((
CLEARF
Ë=
LPTIM_CLEAR_CMPOK
) || \

297 ((
CLEARF
Ë=
LPTIM_CLEAR_EXTTRIG
) || \

298 ((
CLEARF
Ë=
LPTIM_CLEAR_ARRM
 ) || \

299 ((
CLEARF
Ë=
LPTIM_CLEAR_CMPM
))

307 
	#IS_LPTIM_AUTORELOAD
(
AUTORELOAD
Ë((AUTORELOADË<0x0000FFFF)

	)

315 
	#IS_LPTIM_COMPARE
(
COMPARE
Ë((COMPAREË<0x0000FFFF)

	)

323 
	#LPTIM_OP_PAD_AF
 ((
uöt32_t
)0x00000000)

	)

324 
	#LPTIM_OP_PAD_PA4
 
LPTIM_OR_OR_0


	)

325 
	#LPTIM_OP_PAD_PB9
 
LPTIM_OR_OR_1


	)

326 
	#LPTIM_OP_TIM_DAC
 
LPTIM_OR_OR


	)

339 
LPTIM_DeInô
(
LPTIM_Ty≥Def
* 
LPTIMx
);

340 
LPTIM_Inô
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
LPTIM_InôTy≥Def
* 
LPTIM_InôSåu˘
);

341 
LPTIM_Såu˘Inô
(
LPTIM_InôTy≥Def
* 
LPTIM_InôSåu˘
);

344 
LPTIM_Cmd
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

345 
LPTIM_Sñe˘ClockSour˚
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockSour˚
);

346 
LPTIM_Sñe˘ULPTIMClockPﬁ¨ôy
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockPﬁ¨ôy
);

347 
LPTIM_C⁄figPªsˇÀr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_PªsˇÀr
);

348 
LPTIM_C⁄figExã∫ÆTriggî
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ExtTRGSour˚
, uöt32_à
LPTIM_ExtTRGPﬁ¨ôy
);

349 
LPTIM_Sñe˘So·w¨eSèπ
(
LPTIM_Ty≥Def
* 
LPTIMx
);

350 
LPTIM_C⁄figTriggîGlôchFûãr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_TrigSam∂eTime
);

351 
LPTIM_C⁄figClockGlôchFûãr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockSam∂eTime
);

352 
LPTIM_Sñe˘O≥øtögMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Mode
);

353 
LPTIM_TimoutCmd
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

354 
LPTIM_C⁄figWavef‹m
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Wavef‹m
);

355 
LPTIM_C⁄figUpd©e
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Upd©e
);

356 
LPTIM_SëAut‹ñﬂdVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Aut‹ñﬂd
);

357 
LPTIM_SëCom∑ªVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Com∑ª
);

358 
LPTIM_Sñe˘Cou¡îMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

359 
LPTIM_Sñe˘EncodîMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

360 
LPTIM_Rem≠C⁄fig
(
LPTIM_Ty≥Def
* 
LPTIMx
,
uöt32_t
 
LPTIM_OPTR
);

361 
uöt32_t
 
LPTIM_GëCou¡îVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
);

362 
uöt32_t
 
LPTIM_GëAut‹ñﬂdVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
);

363 
uöt32_t
 
LPTIM_GëCom∑ªVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
);

366 
LPTIM_ITC⁄fig
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

367 
FœgSètus
 
LPTIM_GëFœgSètus
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_FLAG
);

368 
LPTIM_CÀ¨Fœg
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_CLEARF
);

369 
ITSètus
 
LPTIM_GëITSètus
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_IT
);

380 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h

30 #i‚de‡
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
LTDC_HSPﬁ¨ôy
;

59 
uöt32_t
 
LTDC_VSPﬁ¨ôy
;

62 
uöt32_t
 
LTDC_DEPﬁ¨ôy
;

65 
uöt32_t
 
LTDC_PCPﬁ¨ôy
;

68 
uöt32_t
 
LTDC_H‹iz⁄èlSync
;

71 
uöt32_t
 
LTDC_VîtiˇlSync
;

74 
uöt32_t
 
LTDC_AccumuœãdHBP
;

77 
uöt32_t
 
LTDC_AccumuœãdVBP
;

80 
uöt32_t
 
LTDC_AccumuœãdA˘iveW
;

83 
uöt32_t
 
LTDC_AccumuœãdA˘iveH
;

86 
uöt32_t
 
LTDC_TŸÆWidth
;

89 
uöt32_t
 
LTDC_TŸÆHeigh
;

92 
uöt32_t
 
LTDC_BackgroundRedVÆue
;

95 
uöt32_t
 
LTDC_BackgroundGªíVÆue
;

98 
uöt32_t
 
LTDC_BackgroundBlueVÆue
;

100 } 
	tLTDC_InôTy≥Def
;

108 
uöt32_t
 
LTDC_H‹iz⁄èlSèπ
;

111 
uöt32_t
 
LTDC_H‹iz⁄èlSt›
;

114 
uöt32_t
 
LTDC_VîtiˇlSèπ
;

117 
uöt32_t
 
LTDC_VîtiˇlSt›
;

120 
uöt32_t
 
LTDC_PixñF‹m©
;

123 
uöt32_t
 
LTDC_C⁄°™tAÕha
;

126 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹Blue
;

129 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹Gªí
;

132 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹Red
;

135 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹AÕha
;

138 
uöt32_t
 
LTDC_BÀndögFa˘‹_1
;

141 
uöt32_t
 
LTDC_BÀndögFa˘‹_2
;

144 
uöt32_t
 
LTDC_CFBSèπAdªss
;

146 
uöt32_t
 
LTDC_CFBLöeLígth
;

149 
uöt32_t
 
LTDC_CFBPôch
;

152 
uöt32_t
 
LTDC_CFBLöeNumbî
;

154 } 
	tLTDC_Layî_InôTy≥Def
;

161 
uöt32_t
 
LTDC_POSX
;

162 
uöt32_t
 
LTDC_POSY
;

163 } 
	tLTDC_PosTy≥Def
;

170 
uöt32_t
 
LTDC_BlueWidth
;

171 
uöt32_t
 
LTDC_GªíWidth
;

172 
uöt32_t
 
LTDC_RedWidth
;

173 } 
	tLTDC_RGBTy≥Def
;

180 
uöt32_t
 
LTDC_Cﬁ‹KeyBlue
;

183 
uöt32_t
 
LTDC_Cﬁ‹KeyGªí
;

186 
uöt32_t
 
LTDC_Cﬁ‹KeyRed
;

188 } 
	tLTDC_Cﬁ‹Keyög_InôTy≥Def
;

195 
uöt32_t
 
LTDC_CLUTAdªss
;

198 
uöt32_t
 
LTDC_BlueVÆue
;

201 
uöt32_t
 
LTDC_GªíVÆue
;

204 
uöt32_t
 
LTDC_RedVÆue
;

206 } 
	tLTDC_CLUT_InôTy≥Def
;

217 
	#LTDC_H‹iz⁄èlSYNC
 ((
uöt32_t
)0x00000FFF)

	)

218 
	#LTDC_VîtiˇlSYNC
 ((
uöt32_t
)0x000007FF)

	)

220 
	#IS_LTDC_HSYNC
(
HSYNC
Ë((HSYNCË<
LTDC_H‹iz⁄èlSYNC
)

	)

221 
	#IS_LTDC_VSYNC
(
VSYNC
Ë((VSYNCË<
LTDC_VîtiˇlSYNC
)

	)

222 
	#IS_LTDC_AHBP
(
AHBP
Ë((AHBPË<
LTDC_H‹iz⁄èlSYNC
)

	)

223 
	#IS_LTDC_AVBP
(
AVBP
Ë((AVBPË<
LTDC_VîtiˇlSYNC
)

	)

224 
	#IS_LTDC_AAW
(
AAW
Ë((AAWË<
LTDC_H‹iz⁄èlSYNC
)

	)

225 
	#IS_LTDC_AAH
(
AAH
Ë((AAHË<
LTDC_VîtiˇlSYNC
)

	)

226 
	#IS_LTDC_TOTALW
(
TOTALW
Ë((TOTALWË<
LTDC_H‹iz⁄èlSYNC
)

	)

227 
	#IS_LTDC_TOTALH
(
TOTALH
Ë((TOTALHË<
LTDC_VîtiˇlSYNC
)

	)

235 
	#LTDC_HSPﬁ¨ôy_AL
 ((
uöt32_t
)0x00000000Ë

	)

236 
	#LTDC_HSPﬁ¨ôy_AH
 
LTDC_GCR_HSPOL


	)

238 
	#IS_LTDC_HSPOL
(
HSPOL
Ë(((HSPOLË=
LTDC_HSPﬁ¨ôy_AL
Ë|| \

	)

239 ((
HSPOL
Ë=
LTDC_HSPﬁ¨ôy_AH
))

247 
	#LTDC_VSPﬁ¨ôy_AL
 ((
uöt32_t
)0x00000000Ë

	)

248 
	#LTDC_VSPﬁ¨ôy_AH
 
LTDC_GCR_VSPOL


	)

250 
	#IS_LTDC_VSPOL
(
VSPOL
Ë(((VSPOLË=
LTDC_VSPﬁ¨ôy_AL
Ë|| \

	)

251 ((
VSPOL
Ë=
LTDC_VSPﬁ¨ôy_AH
))

259 
	#LTDC_DEPﬁ¨ôy_AL
 ((
uöt32_t
)0x00000000Ë

	)

260 
	#LTDC_DEPﬁ¨ôy_AH
 
LTDC_GCR_DEPOL


	)

262 
	#IS_LTDC_DEPOL
(
DEPOL
Ë(((DEPOLË=
LTDC_VSPﬁ¨ôy_AL
Ë|| \

	)

263 ((
DEPOL
Ë=
LTDC_DEPﬁ¨ôy_AH
))

271 
	#LTDC_PCPﬁ¨ôy_IPC
 ((
uöt32_t
)0x00000000Ë

	)

272 
	#LTDC_PCPﬁ¨ôy_IIPC
 
LTDC_GCR_PCPOL


	)

274 
	#IS_LTDC_PCPOL
(
PCPOL
Ë(((PCPOLË=
LTDC_PCPﬁ¨ôy_IPC
Ë|| \

	)

275 ((
PCPOL
Ë=
LTDC_PCPﬁ¨ôy_IIPC
))

283 
	#LTDC_IMRñﬂd
 
LTDC_SRCR_IMR


	)

284 
	#LTDC_VBRñﬂd
 
LTDC_SRCR_VBR


	)

286 
	#IS_LTDC_RELOAD
(
RELOAD
Ë(((RELOADË=
LTDC_IMRñﬂd
Ë|| \

	)

287 ((
RELOAD
Ë=
LTDC_VBRñﬂd
))

295 
	#LTDC_Back_Cﬁ‹
 ((
uöt32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueVÆue
(
BBLUE
Ë((BBLUEË<
LTDC_Back_Cﬁ‹
)

	)

298 
	#IS_LTDC_BackGªíVÆue
(
BGREEN
Ë((BGREENË<
LTDC_Back_Cﬁ‹
)

	)

299 
	#IS_LTDC_BackRedVÆue
(
BRED
Ë((BREDË<
LTDC_Back_Cﬁ‹
)

	)

307 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

308 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

310 
	#IS_LTDC_GET_POS
(
POS
Ë(((POSË<
LTDC_POS_CY
))

	)

318 
	#IS_LTDC_LIPOS
(
LIPOS
Ë((LIPOSË<0x7FF)

	)

326 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

327 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

328 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

329 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

331 
	#IS_LTDC_GET_CD
(
CD
Ë(((CDË=
LTDC_CD_VDES
Ë|| ((CDË=
LTDC_CD_HDES
Ë|| \

	)

332 ((
CD
Ë=
LTDC_CD_VSYNC
Ë|| ((CDË=
LTDC_CD_HSYNC
))

340 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

341 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

342 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

343 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

345 
	#IS_LTDC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFF0Ë=0x00Ë&& ((ITË!0x00))

	)

354 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

355 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

356 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

357 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

359 
	#IS_LTDC_FLAG
(
FLAG
Ë(((FLAGË=
LTDC_FLAG_LI
Ë|| ((FLAGË=
LTDC_FLAG_FU
Ë|| \

	)

360 ((
FLAG
Ë=
LTDC_FLAG_TERR
Ë|| ((FLAGË=
LTDC_FLAG_RR
))

368 
	#LTDC_Pixñf‹m©_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

369 
	#LTDC_Pixñf‹m©_RGB888
 ((
uöt32_t
)0x00000001)

	)

370 
	#LTDC_Pixñf‹m©_RGB565
 ((
uöt32_t
)0x00000002)

	)

371 
	#LTDC_Pixñf‹m©_ARGB1555
 ((
uöt32_t
)0x00000003)

	)

372 
	#LTDC_Pixñf‹m©_ARGB4444
 ((
uöt32_t
)0x00000004)

	)

373 
	#LTDC_Pixñf‹m©_L8
 ((
uöt32_t
)0x00000005)

	)

374 
	#LTDC_Pixñf‹m©_AL44
 ((
uöt32_t
)0x00000006)

	)

375 
	#LTDC_Pixñf‹m©_AL88
 ((
uöt32_t
)0x00000007)

	)

377 
	#IS_LTDC_Pixñf‹m©
(
Pixñf‹m©
Ë(((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_ARGB8888
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_RGB888
Ë|| \

	)

378 ((
Pixñf‹m©
Ë=
LTDC_Pixñf‹m©_RGB565
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_ARGB1555
) || \

379 ((
Pixñf‹m©
Ë=
LTDC_Pixñf‹m©_ARGB4444
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_L8
) || \

380 ((
Pixñf‹m©
Ë=
LTDC_Pixñf‹m©_AL44
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_AL88
))

389 
	#LTDC_BÀndögFa˘‹1_CA
 ((
uöt32_t
)0x00000400)

	)

390 
	#LTDC_BÀndögFa˘‹1_PAxCA
 ((
uöt32_t
)0x00000600)

	)

392 
	#IS_LTDC_BÀndögFa˘‹1
(
BÀndögFa˘‹1
Ë(((BÀndögFa˘‹1Ë=
LTDC_BÀndögFa˘‹1_CA
Ë|| ((BÀndögFa˘‹1Ë=
LTDC_BÀndögFa˘‹1_PAxCA
))

	)

400 
	#LTDC_BÀndögFa˘‹2_CA
 ((
uöt32_t
)0x00000005)

	)

401 
	#LTDC_BÀndögFa˘‹2_PAxCA
 ((
uöt32_t
)0x00000007)

	)

403 
	#IS_LTDC_BÀndögFa˘‹2
(
BÀndögFa˘‹2
Ë(((BÀndögFa˘‹2Ë=
LTDC_BÀndögFa˘‹2_CA
Ë|| ((BÀndögFa˘‹2Ë=
LTDC_BÀndögFa˘‹2_PAxCA
))

	)

411 
	#LTDC_STOPPosôi⁄
 ((
uöt32_t
)0x0000FFFF)

	)

412 
	#LTDC_STARTPosôi⁄
 ((
uöt32_t
)0x00000FFF)

	)

414 
	#LTDC_DeÁu…Cﬁ‹C⁄fig
 ((
uöt32_t
)0x000000FF)

	)

415 
	#LTDC_Cﬁ‹FømeBuf„r
 ((
uöt32_t
)0x00001FFF)

	)

416 
	#LTDC_LöeNumbî
 ((
uöt32_t
)0x000007FF)

	)

418 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
Ë((HCONFIGSTË<
LTDC_STARTPosôi⁄
)

	)

419 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
Ë((HCONFIGSPË<
LTDC_STOPPosôi⁄
)

	)

420 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
Ë((VCONFIGSTË<
LTDC_STARTPosôi⁄
)

	)

421 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
Ë((VCONFIGSPË<
LTDC_STOPPosôi⁄
)

	)

423 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
Ë((DEFAULTCOLORË<
LTDC_DeÁu…Cﬁ‹C⁄fig
)

	)

425 
	#IS_LTDC_CFBP
(
CFBP
Ë((CFBPË<
LTDC_Cﬁ‹FømeBuf„r
)

	)

426 
	#IS_LTDC_CFBLL
(
CFBLL
Ë((CFBLLË<
LTDC_Cﬁ‹FømeBuf„r
)

	)

428 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
Ë((CFBLNBRË<
LTDC_LöeNumbî
)

	)

436 
	#LTDC_cﬁ‹keyögC⁄fig
 ((
uöt32_t
)0x000000FF)

	)

438 
	#IS_LTDC_CKEYING
(
CKEYING
Ë((CKEYINGË<
LTDC_cﬁ‹keyögC⁄fig
)

	)

447 
	#LTDC_CLUTWR
 ((
uöt32_t
)0x000000FF)

	)

449 
	#IS_LTDC_CLUTWR
(
CLUTWR
Ë((CLUTWRË<
LTDC_CLUTWR
)

	)

454 
LTDC_DeInô
();

457 
LTDC_Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
);

458 
LTDC_Såu˘Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
);

459 
LTDC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

460 
LTDC_DôhîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

461 
LTDC_RGBTy≥Def
 
LTDC_GëRGBWidth
();

462 
LTDC_RGBSåu˘Inô
(
LTDC_RGBTy≥Def
* 
LTDC_RGB_InôSåu˘
);

463 
LTDC_LIPC⁄fig
(
uöt32_t
 
LTDC_LIPosôi⁄C⁄fig
);

464 
LTDC_RñﬂdC⁄fig
(
uöt32_t
 
LTDC_Rñﬂd
);

465 
LTDC_LayîInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Layî_InôTy≥Def
* 
LTDC_Layî_InôSåu˘
);

466 
LTDC_LayîSåu˘Inô
(
LTDC_Layî_InôTy≥Def
 * 
LTDC_Layî_InôSåu˘
);

467 
LTDC_LayîCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

468 
LTDC_PosTy≥Def
 
LTDC_GëPosSètus
();

469 
LTDC_PosSåu˘Inô
(
LTDC_PosTy≥Def
* 
LTDC_Pos_InôSåu˘
);

470 
FœgSètus
 
LTDC_GëCDSètus
(
uöt32_t
 
LTDC_CD
);

471 
LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

472 
LTDC_Cﬁ‹KeyögSåu˘Inô
(
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
);

473 
LTDC_CLUTCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

474 
LTDC_CLUTInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
);

475 
LTDC_CLUTSåu˘Inô
(
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
);

476 
LTDC_LayîPosôi⁄
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt16_t
 
Off£tX
, uöt16_à
Off£tY
);

477 
LTDC_LayîAÕha
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt8_t
 
C⁄°™tAÕha
);

478 
LTDC_LayîAddªss
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Addªss
);

479 
LTDC_LayîSize
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Width
, uöt32_à
Height
);

480 
LTDC_LayîPixñF‹m©
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
PixñF‹m©
);

483 
LTDC_ITC⁄fig
(
uöt32_t
 
LTDC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

484 
FœgSètus
 
LTDC_GëFœgSètus
(
uöt32_t
 
LTDC_FLAG
);

485 
LTDC_CÀ¨Fœg
(
uöt32_t
 
LTDC_FLAG
);

486 
ITSètus
 
LTDC_GëITSètus
(
uöt32_t
 
LTDC_IT
);

487 
LTDC_CÀ¨ITPídögBô
(
uöt32_t
 
LTDC_IT
);

489 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h

30 #i‚de‡
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#PWR_PVDLevñ_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLevñ_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLevñ_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLevñ_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLevñ_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLevñ_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLevñ_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLevñ_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
Ë(((LEVELË=
PWR_PVDLevñ_0
Ë|| ((LEVELË=
PWR_PVDLevñ_1
)|| \

	)

68 ((
LEVEL
Ë=
PWR_PVDLevñ_2
Ë|| ((LEVELË=
PWR_PVDLevñ_3
)|| \

69 ((
LEVEL
Ë=
PWR_PVDLevñ_4
Ë|| ((LEVELË=
PWR_PVDLevñ_5
)|| \

70 ((
LEVEL
Ë=
PWR_PVDLevñ_6
Ë|| ((LEVELË=
PWR_PVDLevñ_7
))

79 
	#PWR_MaöReguœt‹_ON
 ((
uöt32_t
)0x00000000)

	)

80 
	#PWR_LowPowîReguœt‹_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Reguœt‹_ON
 
PWR_MaöReguœt‹_ON


	)

84 
	#PWR_Reguœt‹_LowPowî
 
PWR_LowPowîReguœt‹_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
Ë(((REGULATORË=
PWR_MaöReguœt‹_ON
Ë|| \

	)

87 ((
REGULATOR
Ë=
PWR_LowPowîReguœt‹_ON
))

96 
	#PWR_MaöReguœt‹_UndîDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowîReguœt‹_UndîDrive_ON
 ((
uöt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
Ë(((REGULATORË=
PWR_MaöReguœt‹_UndîDrive_ON
Ë|| \

	)

100 ((
REGULATOR
Ë=
PWR_LowPowîReguœt‹_UndîDrive_ON
))

105 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

109 
	#PWR_WakeUp_Pö1
 ((
uöt32_t
)0x00)

	)

110 
	#PWR_WakeUp_Pö2
 ((
uöt32_t
)0x01)

	)

111 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

112 
	#PWR_WakeUp_Pö3
 ((
uöt32_t
)0x02)

	)

115 #i‡
deföed
(
STM32F446xx
)

116 
	#IS_PWR_WAKEUP_PIN
(
PIN
Ë(((PINË=
PWR_WakeUp_Pö1
Ë|| \

	)

117 ((
PIN
Ë=
PWR_WakeUp_Pö2
))

119 
	#IS_PWR_WAKEUP_PIN
(
PIN
Ë(((PINË=
PWR_WakeUp_Pö1
Ë|| ((PINË=
PWR_WakeUp_Pö2
Ë|| \

	)

120 ((
PIN
Ë=
PWR_WakeUp_Pö3
))

130 
	#PWR_STOPE¡ry_WFI
 ((
uöt8_t
)0x01)

	)

131 
	#PWR_STOPE¡ry_WFE
 ((
uöt8_t
)0x02)

	)

132 
	#IS_PWR_STOP_ENTRY
(
ENTRY
Ë(((ENTRYË=
PWR_STOPE¡ry_WFI
Ë|| ((ENTRYË=
PWR_STOPE¡ry_WFE
))

	)

140 
	#PWR_Reguœt‹_Vﬁège_SˇÀ1
 ((
uöt32_t
)0x0000C000)

	)

141 
	#PWR_Reguœt‹_Vﬁège_SˇÀ2
 ((
uöt32_t
)0x00008000)

	)

142 
	#PWR_Reguœt‹_Vﬁège_SˇÀ3
 ((
uöt32_t
)0x00004000)

	)

143 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
Ë(((VOLTAGEË=
PWR_Reguœt‹_Vﬁège_SˇÀ1
Ë|| \

	)

144 ((
VOLTAGE
Ë=
PWR_Reguœt‹_Vﬁège_SˇÀ2
) || \

145 ((
VOLTAGE
Ë=
PWR_Reguœt‹_Vﬁège_SˇÀ3
))

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

158 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

159 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

160 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

163 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

165 
	#IS_PWR_GET_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
Ë|| \

	)

166 ((
FLAG
Ë=
PWR_FLAG_PVDO
Ë|| ((FLAGË=
PWR_FLAG_BRR
) || \

167 ((
FLAG
Ë=
PWR_FLAG_VOSRDY
Ë|| ((FLAGË=
PWR_FLAG_ODRDY
) || \

168 ((
FLAG
Ë=
PWR_FLAG_ODSWRDY
Ë|| ((FLAGË=
PWR_FLAG_UDRDY
))

171 
	#IS_PWR_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
Ë|| \

	)

172 ((
FLAG
Ë=
PWR_FLAG_UDRDY
))

186 
PWR_DeInô
();

189 
PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

192 
PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
);

193 
PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

196 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

197 
PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

199 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë||deföed(
STM32F446xx
)

200 
PWR_WakeUpPöCmd
(
uöt32_t
 
PWR_WakeUpPöx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

203 
PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

204 
PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
);

205 
PWR_OvîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

206 
PWR_OvîDriveSWCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

207 
PWR_UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

209 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

210 
PWR_MaöReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

211 
PWR_LowReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

214 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

215 
PWR_MaöReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

216 
PWR_LowReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

220 
PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

223 
PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

224 
PWR_E¡îUndîDriveSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

225 
PWR_E¡îSTANDBYMode
();

228 
FœgSètus
 
PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
);

229 
PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
);

231 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_qspi.h

30 #i‚de‡
__STM32F4XX_QUADSPI_H


31 
	#__STM32F4XX_QUADSPI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

57 
uöt32_t
 
QSPI_ComC⁄fig_FMode
;

60 
uöt32_t
 
QSPI_ComC⁄fig_DDRMode
;

63 
uöt32_t
 
QSPI_ComC⁄fig_DHHC
;

66 
uöt32_t
 
QSPI_ComC⁄fig_SIOOMode
;

69 
uöt32_t
 
QSPI_ComC⁄fig_DMode
;

72 
uöt32_t
 
QSPI_ComC⁄fig_DummyCy˛es
;

75 
uöt32_t
 
QSPI_ComC⁄fig_ABSize
;

78 
uöt32_t
 
QSPI_ComC⁄fig_ABMode
;

81 
uöt32_t
 
QSPI_ComC⁄fig_ADSize
;

84 
uöt32_t
 
QSPI_ComC⁄fig_ADMode
;

87 
uöt32_t
 
QSPI_ComC⁄fig_IMode
;

90 
uöt32_t
 
QSPI_ComC⁄fig_Ins
;

93 }
	tQSPI_ComC⁄fig_InôTy≥Def
;

101 
uöt32_t
 
QSPI_SShi·
;

104 
uöt32_t
 
QSPI_PªsˇÀr
;

107 
uöt32_t
 
QSPI_CKMode
;

110 
uöt32_t
 
QSPI_CSHTime
;

113 
uöt32_t
 
QSPI_FSize
;

118 
uöt32_t
 
QSPI_FSñe˘
;

120 
uöt32_t
 
QSPI_DFœsh
;

122 }
	tQSPI_InôTy≥Def
;

133 
	#QSPI_SShi·_NoShi·
 ((
uöt32_t
)0x00000000)

	)

134 
	#QSPI_SShi·_HÆfCy˛eShi·
 ((
uöt32_t
)
QUADSPI_CR_SSHIFT
)

	)

135 
	#IS_QSPI_SSHIFT
(
SSHIFT
Ë(((SSHIFTË=
QSPI_SShi·_NoShi·
Ë|| ((SSHIFTË=
QSPI_SShi·_HÆfCy˛eShi·
))

	)

137 
	#QUADSPI_CR_SSHIFT_0
 
QUADSPI_CR_SSHIFT


	)

145 
	#IS_QSPI_PRESCALER
(
PRESCALER
Ë(((PRESCALERË<0xFF))

	)

153 
	#QSPI_CKMode_Mode0
 ((
uöt32_t
)0x00000000)

	)

154 
	#QSPI_CKMode_Mode3
 ((
uöt32_t
)
QUADSPI_DCR_CKMODE
)

	)

155 
	#IS_QSPI_CKMODE
(
CKMode
Ë(((CKModeË=
QSPI_CKMode_Mode0
Ë|| ((CKModeË=
QSPI_CKMode_Mode3
))

	)

163 
	#QSPI_CSHTime_1Cy˛e
 ((
uöt32_t
)0x00000000)

	)

164 
	#QSPI_CSHTime_2Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT_0
)

	)

165 
	#QSPI_CSHTime_3Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT_1
)

	)

166 
	#QSPI_CSHTime_4Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT_0
 | 
QUADSPI_DCR_CSHT_1
)

	)

167 
	#QSPI_CSHTime_5Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT_2
)

	)

168 
	#QSPI_CSHTime_6Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_0
)

	)

169 
	#QSPI_CSHTime_7Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_1
)

	)

170 
	#QSPI_CSHTime_8Cy˛e
 ((
uöt32_t
)
QUADSPI_DCR_CSHT
)

	)

171 
	#IS_QSPI_CSHTIME
(
CSHTIME
Ë(((CSHTIMEË=
QSPI_CSHTime_1Cy˛e
Ë|| \

	)

172 ((
CSHTIME
Ë=
QSPI_CSHTime_2Cy˛e
) || \

173 ((
CSHTIME
Ë=
QSPI_CSHTime_3Cy˛e
) || \

174 ((
CSHTIME
Ë=
QSPI_CSHTime_4Cy˛e
) || \

175 ((
CSHTIME
Ë=
QSPI_CSHTime_5Cy˛e
) || \

176 ((
CSHTIME
Ë=
QSPI_CSHTime_6Cy˛e
) || \

177 ((
CSHTIME
Ë=
QSPI_CSHTime_7Cy˛e
) || \

178 ((
CSHTIME
Ë=
QSPI_CSHTime_8Cy˛e
))

186 
	#IS_QSPI_FSIZE
(
FSIZE
Ë(((FSIZEË<0x1F))

	)

194 
	#QSPI_FSñe˘_1
 ((
uöt32_t
)0x00000000)

	)

195 
	#QSPI_FSñe˘_2
 ((
uöt32_t
)
QUADSPI_CR_FSEL
)

	)

196 
	#IS_QSPI_FSEL
(
FLA
Ë(((FLAË=
QSPI_FSñe˘_1
Ë|| ((FLAË=
QSPI_FSñe˘_2
))

	)

204 
	#QSPI_DFœsh_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

205 
	#QSPI_DFœsh_E«bÀ
 ((
uöt32_t
)
QUADSPI_CR_DFM
)

	)

206 
	#IS_QSPI_DFM
(
FLA
Ë(((FLAË=
QSPI_DFœsh_E«bÀ
Ë|| ((FLAË=
QSPI_DFœsh_DißbÀ
))

	)

214 
	#QSPI_ComC⁄fig_FMode_Indúe˘_Wrôe
 ((
uöt32_t
)0x00000000)

	)

215 
	#QSPI_ComC⁄fig_FMode_Indúe˘_Ród
 ((
uöt32_t
)
QUADSPI_CCR_FMODE_0
)

	)

216 
	#QSPI_ComC⁄fig_FMode_Auto_Pﬁlög
 ((
uöt32_t
)
QUADSPI_CCR_FMODE_1
)

	)

217 
	#QSPI_ComC⁄fig_FMode_Mem‹y_M≠≥d
 ((
uöt32_t
)
QUADSPI_CCR_FMODE
)

	)

218 
	#IS_QSPI_FMODE
(
FMODE
Ë(((FMODEË=
QSPI_ComC⁄fig_FMode_Indúe˘_Wrôe
Ë|| \

	)

219 ((
FMODE
Ë=
QSPI_ComC⁄fig_FMode_Indúe˘_Ród
) || \

220 ((
FMODE
Ë=
QSPI_ComC⁄fig_FMode_Auto_Pﬁlög
) || \

221 ((
FMODE
Ë=
QSPI_ComC⁄fig_FMode_Mem‹y_M≠≥d
))

229 
	#QSPI_ComC⁄fig_DDRMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

230 
	#QSPI_ComC⁄fig_DDRMode_E«bÀ
 ((
uöt32_t
)
QUADSPI_CCR_DDRM
)

	)

231 
	#IS_QSPI_DDRMODE
(
DDRMODE
Ë(((DDRMODEË=
QSPI_ComC⁄fig_DDRMode_DißbÀ
Ë|| \

	)

232 ((
DDRMODE
Ë=
QSPI_ComC⁄fig_DDRMode_E«bÀ
))

240 
	#QSPI_ComC⁄fig_DHHC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

241 
	#QSPI_ComC⁄fig_DHHC_E«bÀ
 ((
uöt32_t
)
QUADSPI_CCR_DHHC
)

	)

242 
	#IS_QSPI_DHHC
(
DHHC
Ë(((DHHCË=
QSPI_ComC⁄fig_DHHC_DißbÀ
Ë|| \

	)

243 ((
DHHC
Ë=
QSPI_ComC⁄fig_DHHC_E«bÀ
))

251 
	#QSPI_ComC⁄fig_SIOOMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

252 
	#QSPI_ComC⁄fig_SIOOMode_E«bÀ
 ((
uöt32_t
)
QUADSPI_CCR_SIOO
)

	)

253 
	#IS_QSPI_SIOOMODE
(
SIOOMODE
Ë(((SIOOMODEË=
QSPI_ComC⁄fig_SIOOMode_DißbÀ
Ë|| \

	)

254 ((
SIOOMODE
Ë=
QSPI_ComC⁄fig_SIOOMode_E«bÀ
))

262 
	#QSPI_ComC⁄fig_DMode_NoD©a
 ((
uöt32_t
)0x00000000)

	)

263 
	#QSPI_ComC⁄fig_DMode_1Löe
 ((
uöt32_t
)
QUADSPI_CCR_DMODE_0
)

	)

264 
	#QSPI_ComC⁄fig_DMode_2Löe
 ((
uöt32_t
)
QUADSPI_CCR_DMODE_1
)

	)

265 
	#QSPI_ComC⁄fig_DMode_4Löe
 ((
uöt32_t
)
QUADSPI_CCR_DMODE
)

	)

266 
	#IS_QSPI_DMODE
(
DMODE
Ë(((DMODEË=
QSPI_ComC⁄fig_DMode_NoD©a
Ë|| \

	)

267 ((
DMODE
Ë=
QSPI_ComC⁄fig_DMode_1Löe
) || \

268 ((
DMODE
Ë=
QSPI_ComC⁄fig_DMode_2Löe
) || \

269 ((
DMODE
Ë=
QSPI_ComC⁄fig_DMode_4Löe
))

277 
	#QSPI_ComC⁄fig_ABSize_8bô
 ((
uöt32_t
)0x00000000)

	)

278 
	#QSPI_ComC⁄fig_ABSize_16bô
 ((
uöt32_t
)
QUADSPI_CCR_ABSIZE_0
)

	)

279 
	#QSPI_ComC⁄fig_ABSize_24bô
 ((
uöt32_t
)
QUADSPI_CCR_ABSIZE_1
)

	)

280 
	#QSPI_ComC⁄fig_ABSize_32bô
 ((
uöt32_t
)
QUADSPI_CCR_ABSIZE
)

	)

281 
	#IS_QSPI_ABSIZE
(
ABSIZE
Ë(((ABSIZEË=
QSPI_ComC⁄fig_ABSize_8bô
Ë|| \

	)

282 ((
ABSIZE
Ë=
QSPI_ComC⁄fig_ABSize_16bô
) || \

283 ((
ABSIZE
Ë=
QSPI_ComC⁄fig_ABSize_24bô
) || \

284 ((
ABSIZE
Ë=
QSPI_ComC⁄fig_ABSize_32bô
))

292 
	#QSPI_ComC⁄fig_ABMode_NoA…î«ãByã
 ((
uöt32_t
)0x00000000)

	)

293 
	#QSPI_ComC⁄fig_ABMode_1Löe
 ((
uöt32_t
)
QUADSPI_CCR_ABMODE_0
)

	)

294 
	#QSPI_ComC⁄fig_ABMode_2Löe
 ((
uöt32_t
)
QUADSPI_CCR_ABMODE_1
)

	)

295 
	#QSPI_ComC⁄fig_ABMode_4Löe
 ((
uöt32_t
)
QUADSPI_CCR_ABMODE
)

	)

296 
	#IS_QSPI_ABMODE
(
ABMODE
Ë(((ABMODEË=
QSPI_ComC⁄fig_ABMode_NoA…î«ãByã
Ë|| \

	)

297 ((
ABMODE
Ë=
QSPI_ComC⁄fig_ABMode_1Löe
) || \

298 ((
ABMODE
Ë=
QSPI_ComC⁄fig_ABMode_2Löe
) || \

299 ((
ABMODE
Ë=
QSPI_ComC⁄fig_ABMode_4Löe
))

307 
	#QSPI_ComC⁄fig_ADSize_8bô
 ((
uöt32_t
)0x00000000)

	)

308 
	#QSPI_ComC⁄fig_ADSize_16bô
 ((
uöt32_t
)
QUADSPI_CCR_ADSIZE_0
)

	)

309 
	#QSPI_ComC⁄fig_ADSize_24bô
 ((
uöt32_t
)
QUADSPI_CCR_ADSIZE_1
)

	)

310 
	#QSPI_ComC⁄fig_ADSize_32bô
 ((
uöt32_t
)
QUADSPI_CCR_ADSIZE
)

	)

311 
	#IS_QSPI_ADSIZE
(
ADSIZE
Ë(((ADSIZEË=
QSPI_ComC⁄fig_ADSize_8bô
Ë|| \

	)

312 ((
ADSIZE
Ë=
QSPI_ComC⁄fig_ADSize_16bô
) || \

313 ((
ADSIZE
Ë=
QSPI_ComC⁄fig_ADSize_24bô
) || \

314 ((
ADSIZE
Ë=
QSPI_ComC⁄fig_ADSize_32bô
))

322 
	#QSPI_ComC⁄fig_ADMode_NoAddªss
 ((
uöt32_t
)0x00000000)

	)

323 
	#QSPI_ComC⁄fig_ADMode_1Löe
 ((
uöt32_t
)
QUADSPI_CCR_ADMODE_0
)

	)

324 
	#QSPI_ComC⁄fig_ADMode_2Löe
 ((
uöt32_t
)
QUADSPI_CCR_ADMODE_1
)

	)

325 
	#QSPI_ComC⁄fig_ADMode_4Löe
 ((
uöt32_t
)
QUADSPI_CCR_ADMODE
)

	)

326 
	#IS_QSPI_ADMODE
(
ADMODE
Ë(((ADMODEË=
QSPI_ComC⁄fig_ADMode_NoAddªss
Ë|| \

	)

327 ((
ADMODE
Ë=
QSPI_ComC⁄fig_ADMode_1Löe
) || \

328 ((
ADMODE
Ë=
QSPI_ComC⁄fig_ADMode_2Löe
) || \

329 ((
ADMODE
Ë=
QSPI_ComC⁄fig_ADMode_4Löe
))

337 
	#QSPI_ComC⁄fig_IMode_NoIn°ru˘i⁄
 ((
uöt32_t
)0x00000000)

	)

338 
	#QSPI_ComC⁄fig_IMode_1Löe
 ((
uöt32_t
)
QUADSPI_CCR_IMODE_0
)

	)

339 
	#QSPI_ComC⁄fig_IMode_2Löe
 ((
uöt32_t
)
QUADSPI_CCR_IMODE_1
)

	)

340 
	#QSPI_ComC⁄fig_IMode_4Löe
 ((
uöt32_t
)
QUADSPI_CCR_IMODE
)

	)

341 
	#IS_QSPI_IMODE
(
IMODE
Ë(((IMODEË=
QSPI_ComC⁄fig_IMode_NoIn°ru˘i⁄
Ë|| \

	)

342 ((
IMODE
Ë=
QSPI_ComC⁄fig_IMode_1Löe
) || \

343 ((
IMODE
Ë=
QSPI_ComC⁄fig_IMode_2Löe
) || \

344 ((
IMODE
Ë=
QSPI_ComC⁄fig_IMode_4Löe
))

352 
	#IS_QSPI_INSTRUCTION
(
INSTRUCTION
Ë((INSTRUCTIONË<0xFF)

	)

360 
	#QSPI_IT_TO
 (
uöt32_t
)(
QUADSPI_CR_TOIE
 | 
QUADSPI_SR_TOF
)

	)

361 
	#QSPI_IT_SM
 (
uöt32_t
)(
QUADSPI_CR_SMIE
 | 
QUADSPI_SR_SMF
)

	)

362 
	#QSPI_IT_FT
 (
uöt32_t
)(
QUADSPI_CR_FTIE
 | 
QUADSPI_SR_FTF
)

	)

363 
	#QSPI_IT_TC
 (
uöt32_t
)(
QUADSPI_CR_TCIE
 | 
QUADSPI_SR_TCF
)

	)

364 
	#QSPI_IT_TE
 (
uöt32_t
)(
QUADSPI_CR_TEIE
 | 
QUADSPI_SR_TEF
)

	)

365 
	#IS_QSPI_IT
(
IT
Ë((((ITË& 0xFFE0FFE0Ë=0Ë&& ((ITË!0))

	)

366 
	#IS_QSPI_CLEAR_IT
(
IT
Ë((((ITË& 0xFFE4FFE4Ë=0Ë&& ((ITË!0))

	)

374 
	#QSPI_FLAG_TO
 
QUADSPI_SR_TOF


	)

375 
	#QSPI_FLAG_SM
 
QUADSPI_SR_SMF


	)

376 
	#QSPI_FLAG_FT
 
QUADSPI_SR_FTF


	)

377 
	#QSPI_FLAG_TC
 
QUADSPI_SR_TCF


	)

378 
	#QSPI_FLAG_TE
 
QUADSPI_SR_TEF


	)

379 
	#QSPI_FLAG_BUSY
 
QUADSPI_SR_BUSY


	)

380 
	#IS_QSPI_GET_FLAG
(
FLAG
Ë(((FLAGË=
QSPI_FLAG_TO
Ë|| ((FLAGË=
QSPI_FLAG_SM
Ë|| \

	)

381 ((
FLAG
Ë=
QSPI_FLAG_FT
Ë|| ((FLAGË=
QSPI_FLAG_TC
) || \

382 ((
FLAG
Ë=
QSPI_FLAG_TE
Ë|| ((FLAGË=
QSPI_FLAG_BUSY
))

383 
	#IS_QSPI_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
QSPI_FLAG_TO
Ë|| ((FLAGË=
QSPI_FLAG_SM
Ë|| \

	)

384 ((
FLAG
Ë=
QSPI_FLAG_TC
Ë|| ((FLAGË=
QSPI_FLAG_TE
))

393 
	#QSPI_PMM_AND
 ((
uöt32_t
)0x00000000)

	)

394 
	#QSPI_PMM_OR
 ((
uöt32_t
)
QUADSPI_CR_PMM
)

	)

395 
	#IS_QSPI_PMM
(
PMM
Ë(((PMMË=
QSPI_PMM_AND
Ë|| ((PMMË=
QSPI_PMM_OR
))

	)

403 
	#IS_QSPI_PIR
(
PIR
Ë((PIRË<
QUADSPI_PIR_INTERVAL
)

	)

411 
	#IS_QSPI_TIMEOUT
(
TIMEOUT
Ë((TIMEOUTË<
QUADSPI_LPTR_TIMEOUT
)

	)

419 
	#IS_QSPI_DCY
(
DCY
Ë((DCYË<0x1F)

	)

427 
	#IS_QSPI_FIFOTHRESHOLD
(
FIFOTHRESHOLD
Ë((FIFOTHRESHOLDË<0x0F)

	)

440 
QSPI_DeInô
();

441 
QSPI_Inô
(
QSPI_InôTy≥Def
* 
QSPI_InôSåu˘
);

442 
QSPI_Såu˘Inô
(
QSPI_InôTy≥Def
* 
QSPI_InôSåu˘
);

443 
QSPI_ComC⁄fig_Inô
(
QSPI_ComC⁄fig_InôTy≥Def
* 
QSPI_ComC⁄fig_InôSåu˘
);

444 
QSPI_ComC⁄fig_Såu˘Inô
(
QSPI_ComC⁄fig_InôTy≥Def
* 
QSPI_ComC⁄fig_InôSåu˘
);

445 
QSPI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

446 
QSPI_AutoPﬁlögMode_C⁄fig
(
uöt32_t
 
QSPI_M©ch
, uöt32_à
QSPI_Mask
 , uöt32_à
QSPI_M©ch_Mode
);

447 
QSPI_AutoPﬁlögMode_SëI¡îvÆ
(
uöt32_t
 
QSPI_I¡îvÆ
);

448 
QSPI_Mem‹yM≠≥dMode_SëTimeout
(
uöt32_t
 
QSPI_Timeout
);

449 
QSPI_SëAddªss
(
uöt32_t
 
QSPI_Addªss
);

450 
QSPI_SëA…î«ãByã
(
uöt32_t
 
QSPI_A…î«ãByã
);

451 
QSPI_SëFIFOThªshﬁd
(
uöt32_t
 
QSPI_FIFOThªshﬁd
);

452 
QSPI_SëD©aLígth
(
uöt32_t
 
QSPI_D©aLígth
);

453 
QSPI_TimeoutCou¡îCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

454 
QSPI_AutoPﬁlögModeSt›Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

455 
QSPI_Ab‹tReque°
();

456 
QSPI_DuÆFœshMode_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

459 
QSPI_SídD©a8
(
uöt8_t
 
D©a
);

460 
QSPI_SídD©a16
(
uöt16_t
 
D©a
);

461 
QSPI_SídD©a32
(
uöt32_t
 
D©a
);

462 
uöt8_t
 
QSPI_Re˚iveD©a8
();

463 
uöt16_t
 
QSPI_Re˚iveD©a16
();

464 
uöt32_t
 
QSPI_Re˚iveD©a32
();

467 
QSPI_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

470 
QSPI_ITC⁄fig
(
uöt32_t
 
QSPI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

471 
uöt32_t
 
QSPI_GëFIFOLevñ
();

472 
FœgSètus
 
QSPI_GëFœgSètus
(
uöt32_t
 
QSPI_FLAG
);

473 
QSPI_CÀ¨Fœg
(
uöt32_t
 
QSPI_FLAG
);

474 
ITSètus
 
QSPI_GëITSètus
(
uöt32_t
 
QSPI_IT
);

475 
QSPI_CÀ¨ITPídögBô
(
uöt32_t
 
QSPI_IT
);

476 
uöt32_t
 
QSPI_GëFMode
();

487 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h

29 #i‚de‡
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

50 
uöt32_t
 
SYSCLK_Fªquícy
;

51 
uöt32_t
 
HCLK_Fªquícy
;

52 
uöt32_t
 
PCLK1_Fªquícy
;

53 
uöt32_t
 
PCLK2_Fªquícy
;

54 }
	tRCC_ClocksTy≥Def
;

65 
	#RCC_HSE_OFF
 ((
uöt8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
uöt8_t
)0x01)

	)

67 
	#RCC_HSE_By∑ss
 ((
uöt8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
Ë|| \

	)

69 ((
HSE
Ë=
RCC_HSE_By∑ss
))

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
uöt8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
uöt8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
Ë(((MODEË=
RCC_LSE_LOWPOWER_MODE
Ë|| \

	)

80 ((
MODE
Ë=
RCC_LSE_HIGHDRIVE_MODE
))

88 
	#RCC_PLLSAIDivR_Div2
 ((
uöt32_t
)0x00000000)

	)

89 
	#RCC_PLLSAIDivR_Div4
 ((
uöt32_t
)0x00010000)

	)

90 
	#RCC_PLLSAIDivR_Div8
 ((
uöt32_t
)0x00020000)

	)

91 
	#RCC_PLLSAIDivR_Div16
 ((
uöt32_t
)0x00030000)

	)

92 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
Ë(((VALUEË=
RCC_PLLSAIDivR_Div2
Ë||\

	)

93 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div4
) ||\

94 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div8
) ||\

95 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div16
))

103 
	#RCC_PLLSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

104 
	#RCC_PLLSour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

105 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI
Ë|| \

	)

106 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE
))

107 
	#IS_RCC_PLLM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

108 
	#IS_RCC_PLLN_VALUE
(
VALUE
Ë((50 <(VALUE)Ë&& ((VALUEË<432))

	)

109 
	#IS_RCC_PLLP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

110 
	#IS_RCC_PLLQ_VALUE
(
VALUE
Ë((4 <(VALUE)Ë&& ((VALUEË<15))

	)

111 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

112 
	#IS_RCC_PLLR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

115 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
Ë((50 <(VALUE)Ë&& ((VALUEË<432))

	)

116 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

117 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<63))

	)

118 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<15))

	)

119 #i‡
deföed
(
STM32F446xx
)

120 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

121 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

122 #ñi‡ 
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

123 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

126 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
Ë((50 <(VALUE)Ë&& ((VALUEË<432))

	)

127 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

128 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

130 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<15))

	)

131 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

133 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

134 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

136 #i‡
deföed
(
STM32F413_423xx
)

137 
	#IS_RCC_PLLI2S_DIVR_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

138 
	#IS_RCC_PLL_DIVR_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

148 #i‡ 
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

149 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

150 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

151 
	#RCC_SYSCLKSour˚_PLLPCLK
 ((
uöt32_t
)0x00000002)

	)

152 
	#RCC_SYSCLKSour˚_PLLRCLK
 ((
uöt32_t
)0x00000003)

	)

153 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
Ë|| \

	)

154 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

155 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLPCLK
) || \

156 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLRCLK
))

158 
	#RCC_SYSCLKSour˚_PLLCLK
 
RCC_SYSCLKSour˚_PLLPCLK


	)

161 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

162 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

163 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

164 
	#RCC_SYSCLKSour˚_PLLCLK
 ((
uöt32_t
)0x00000002)

	)

165 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
Ë|| \

	)

166 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

167 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLCLK
))

176 
	#RCC_SYSCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

177 
	#RCC_SYSCLK_Div2
 ((
uöt32_t
)0x00000080)

	)

178 
	#RCC_SYSCLK_Div4
 ((
uöt32_t
)0x00000090)

	)

179 
	#RCC_SYSCLK_Div8
 ((
uöt32_t
)0x000000A0)

	)

180 
	#RCC_SYSCLK_Div16
 ((
uöt32_t
)0x000000B0)

	)

181 
	#RCC_SYSCLK_Div64
 ((
uöt32_t
)0x000000C0)

	)

182 
	#RCC_SYSCLK_Div128
 ((
uöt32_t
)0x000000D0)

	)

183 
	#RCC_SYSCLK_Div256
 ((
uöt32_t
)0x000000E0)

	)

184 
	#RCC_SYSCLK_Div512
 ((
uöt32_t
)0x000000F0)

	)

185 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_Div1
Ë|| ((HCLKË=
RCC_SYSCLK_Div2
Ë|| \

	)

186 ((
HCLK
Ë=
RCC_SYSCLK_Div4
Ë|| ((HCLKË=
RCC_SYSCLK_Div8
) || \

187 ((
HCLK
Ë=
RCC_SYSCLK_Div16
Ë|| ((HCLKË=
RCC_SYSCLK_Div64
) || \

188 ((
HCLK
Ë=
RCC_SYSCLK_Div128
Ë|| ((HCLKË=
RCC_SYSCLK_Div256
) || \

189 ((
HCLK
Ë=
RCC_SYSCLK_Div512
))

197 
	#RCC_HCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

198 
	#RCC_HCLK_Div2
 ((
uöt32_t
)0x00001000)

	)

199 
	#RCC_HCLK_Div4
 ((
uöt32_t
)0x00001400)

	)

200 
	#RCC_HCLK_Div8
 ((
uöt32_t
)0x00001800)

	)

201 
	#RCC_HCLK_Div16
 ((
uöt32_t
)0x00001C00)

	)

202 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_Div1
Ë|| ((PCLKË=
RCC_HCLK_Div2
Ë|| \

	)

203 ((
PCLK
Ë=
RCC_HCLK_Div4
Ë|| ((PCLKË=
RCC_HCLK_Div8
) || \

204 ((
PCLK
Ë=
RCC_HCLK_Div16
))

212 
	#RCC_IT_LSIRDY
 ((
uöt8_t
)0x01)

	)

213 
	#RCC_IT_LSERDY
 ((
uöt8_t
)0x02)

	)

214 
	#RCC_IT_HSIRDY
 ((
uöt8_t
)0x04)

	)

215 
	#RCC_IT_HSERDY
 ((
uöt8_t
)0x08)

	)

216 
	#RCC_IT_PLLRDY
 ((
uöt8_t
)0x10)

	)

217 
	#RCC_IT_PLLI2SRDY
 ((
uöt8_t
)0x20)

	)

218 
	#RCC_IT_PLLSAIRDY
 ((
uöt8_t
)0x40)

	)

219 
	#RCC_IT_CSS
 ((
uöt8_t
)0x80)

	)

221 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x80Ë=0x00Ë&& ((ITË!0x00))

	)

222 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
Ë|| \

	)

223 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

224 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
) || \

225 ((
IT
Ë=
RCC_IT_PLLSAIRDY
Ë|| ((ITË=
RCC_IT_PLLI2SRDY
))

226 
	#IS_RCC_CLEAR_IT
(
IT
)((ITË!0x00)

	)

235 
	#RCC_LSE_OFF
 ((
uöt8_t
)0x00)

	)

236 
	#RCC_LSE_ON
 ((
uöt8_t
)0x01)

	)

237 
	#RCC_LSE_By∑ss
 ((
uöt8_t
)0x04)

	)

238 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
Ë|| \

	)

239 ((
LSE
Ë=
RCC_LSE_By∑ss
))

247 
	#RCC_RTCCLKSour˚_LSE
 ((
uöt32_t
)0x00000100)

	)

248 
	#RCC_RTCCLKSour˚_LSI
 ((
uöt32_t
)0x00000200)

	)

249 
	#RCC_RTCCLKSour˚_HSE_Div2
 ((
uöt32_t
)0x00020300)

	)

250 
	#RCC_RTCCLKSour˚_HSE_Div3
 ((
uöt32_t
)0x00030300)

	)

251 
	#RCC_RTCCLKSour˚_HSE_Div4
 ((
uöt32_t
)0x00040300)

	)

252 
	#RCC_RTCCLKSour˚_HSE_Div5
 ((
uöt32_t
)0x00050300)

	)

253 
	#RCC_RTCCLKSour˚_HSE_Div6
 ((
uöt32_t
)0x00060300)

	)

254 
	#RCC_RTCCLKSour˚_HSE_Div7
 ((
uöt32_t
)0x00070300)

	)

255 
	#RCC_RTCCLKSour˚_HSE_Div8
 ((
uöt32_t
)0x00080300)

	)

256 
	#RCC_RTCCLKSour˚_HSE_Div9
 ((
uöt32_t
)0x00090300)

	)

257 
	#RCC_RTCCLKSour˚_HSE_Div10
 ((
uöt32_t
)0x000A0300)

	)

258 
	#RCC_RTCCLKSour˚_HSE_Div11
 ((
uöt32_t
)0x000B0300)

	)

259 
	#RCC_RTCCLKSour˚_HSE_Div12
 ((
uöt32_t
)0x000C0300)

	)

260 
	#RCC_RTCCLKSour˚_HSE_Div13
 ((
uöt32_t
)0x000D0300)

	)

261 
	#RCC_RTCCLKSour˚_HSE_Div14
 ((
uöt32_t
)0x000E0300)

	)

262 
	#RCC_RTCCLKSour˚_HSE_Div15
 ((
uöt32_t
)0x000F0300)

	)

263 
	#RCC_RTCCLKSour˚_HSE_Div16
 ((
uöt32_t
)0x00100300)

	)

264 
	#RCC_RTCCLKSour˚_HSE_Div17
 ((
uöt32_t
)0x00110300)

	)

265 
	#RCC_RTCCLKSour˚_HSE_Div18
 ((
uöt32_t
)0x00120300)

	)

266 
	#RCC_RTCCLKSour˚_HSE_Div19
 ((
uöt32_t
)0x00130300)

	)

267 
	#RCC_RTCCLKSour˚_HSE_Div20
 ((
uöt32_t
)0x00140300)

	)

268 
	#RCC_RTCCLKSour˚_HSE_Div21
 ((
uöt32_t
)0x00150300)

	)

269 
	#RCC_RTCCLKSour˚_HSE_Div22
 ((
uöt32_t
)0x00160300)

	)

270 
	#RCC_RTCCLKSour˚_HSE_Div23
 ((
uöt32_t
)0x00170300)

	)

271 
	#RCC_RTCCLKSour˚_HSE_Div24
 ((
uöt32_t
)0x00180300)

	)

272 
	#RCC_RTCCLKSour˚_HSE_Div25
 ((
uöt32_t
)0x00190300)

	)

273 
	#RCC_RTCCLKSour˚_HSE_Div26
 ((
uöt32_t
)0x001A0300)

	)

274 
	#RCC_RTCCLKSour˚_HSE_Div27
 ((
uöt32_t
)0x001B0300)

	)

275 
	#RCC_RTCCLKSour˚_HSE_Div28
 ((
uöt32_t
)0x001C0300)

	)

276 
	#RCC_RTCCLKSour˚_HSE_Div29
 ((
uöt32_t
)0x001D0300)

	)

277 
	#RCC_RTCCLKSour˚_HSE_Div30
 ((
uöt32_t
)0x001E0300)

	)

278 
	#RCC_RTCCLKSour˚_HSE_Div31
 ((
uöt32_t
)0x001F0300)

	)

279 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSour˚_LSE
Ë|| \

	)

280 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_LSI
) || \

281 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div2
) || \

282 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div3
) || \

283 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div4
) || \

284 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div5
) || \

285 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div6
) || \

286 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div7
) || \

287 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div8
) || \

288 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div9
) || \

289 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div10
) || \

290 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div11
) || \

291 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div12
) || \

292 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div13
) || \

293 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div14
) || \

294 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div15
) || \

295 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div16
) || \

296 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div17
) || \

297 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div18
) || \

298 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div19
) || \

299 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div20
) || \

300 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div21
) || \

301 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div22
) || \

302 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div23
) || \

303 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div24
) || \

304 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div25
) || \

305 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div26
) || \

306 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div27
) || \

307 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div28
) || \

308 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div29
) || \

309 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div30
) || \

310 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div31
))

315 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

319 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
uöt32_t
)0x00000000)

	)

320 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
uöt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

321 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
uöt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

322 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
uöt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

324 
	#IS_RCC_LPTIM1_CLOCKSOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_LPTIM1CLKSOURCE_PCLK
Ë|| ((SOURCEË=
RCC_LPTIM1CLKSOURCE_HSI
Ë|| \

	)

325 ((
SOURCE
Ë=
RCC_LPTIM1CLKSOURCE_LSI
Ë|| ((SOURCEË=
RCC_LPTIM1CLKSOURCE_LSE
))

327 
	#IS_RCC_LPTIM1_SOURCE
 
IS_RCC_LPTIM1_CLOCKSOURCE


	)

329 #i‡
deföed
(
STM32F410xx
)

337 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
uöt32_t
)0x00000000)

	)

338 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
uöt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

339 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
uöt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

340 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2SAPBCLKSOURCE_PLLR
Ë|| ((SOURCEË=
RCC_I2SAPBCLKSOURCE_EXT
Ë|| \

	)

341 ((
SOURCE
Ë=
RCC_I2SAPBCLKSOURCE_PLLSRC
))

348 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

352 
	#RCC_I2SCLKSour˚_PLLI2S
 ((
uöt32_t
)0x00)

	)

353 
	#RCC_I2SCLKSour˚_Ext
 ((
uöt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

354 
	#RCC_I2SCLKSour˚_PLL
 ((
uöt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

355 
	#RCC_I2SCLKSour˚_HSI_HSE
 ((
uöt32_t
)
RCC_DCKCFGR_I2S1SRC_0
 | 
RCC_DCKCFGR_I2S1SRC_1
)

	)

357 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2SCLKSour˚_PLLI2S
Ë|| ((SOURCEË=
RCC_I2SCLKSour˚_Ext
Ë|| \

	)

358 ((
SOURCE
Ë=
RCC_I2SCLKSour˚_PLL
Ë|| ((SOURCEË=
RCC_I2SCLKSour˚_HSI_HSE
))

366 
	#RCC_I2SBus_APB1
 ((
uöt8_t
)0x00)

	)

367 
	#RCC_I2SBus_APB2
 ((
uöt8_t
)0x01)

	)

368 
	#IS_RCC_I2S_APBx
(
BUS
Ë(((BUSË=
RCC_I2SBus_APB1
Ë|| ((BUSË=
RCC_I2SBus_APB2
))

	)

372 #i‡
deföed
(
STM32F446xx
)

376 
	#RCC_SAICLKSour˚_PLLSAI
 ((
uöt32_t
)0x00)

	)

377 
	#RCC_SAICLKSour˚_PLLI2S
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

378 
	#RCC_SAICLKSour˚_PLL
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

379 
	#RCC_SAICLKSour˚_HSI_HSE
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1SRC_0
 | 
RCC_DCKCFGR_SAI1SRC_1
)

	)

381 
	#IS_RCC_SAICLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAICLKSour˚_PLLSAI
Ë|| ((SOURCEË=
RCC_SAICLKSour˚_PLLI2S
Ë|| \

	)

382 ((
SOURCE
Ë=
RCC_SAICLKSour˚_PLL
Ë|| ((SOURCEË=
RCC_SAICLKSour˚_HSI_HSE
))

390 
	#RCC_SAIIn°™˚_SAI1
 ((
uöt8_t
)0x00)

	)

391 
	#RCC_SAIIn°™˚_SAI2
 ((
uöt8_t
)0x01)

	)

392 
	#IS_RCC_SAI_INSTANCE
(
BUS
Ë(((BUSË=
RCC_SAIIn°™˚_SAI1
Ë|| ((BUSË=
RCC_SAIIn°™˚_SAI2
))

	)

397 #i‡
deföed
(
STM32F413_423xx
)

402 
	#RCC_SAIACLKSour˚_PLLI2S_R
 ((
uöt32_t
)0x00000000)

	)

403 
	#RCC_SAIACLKSour˚_I2SCKIN
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
)

	)

404 
	#RCC_SAIACLKSour˚_PLLR
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1ASRC_1
)

	)

405 
	#RCC_SAIACLKSour˚_HSI_HSE
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
 | 
RCC_DCKCFGR_SAI1ASRC_1
)

	)

407 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIACLKSour˚_PLLI2S_R
Ë|| ((SOURCEË=
RCC_SAIACLKSour˚_I2SCKIN
Ë|| \

	)

408 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_PLLR
Ë|| ((SOURCEË=
RCC_SAIACLKSour˚_HSI_HSE
))

416 
	#RCC_SAIBCLKSour˚_PLLI2S_R
 ((
uöt32_t
)0x00000000)

	)

417 
	#RCC_SAIBCLKSour˚_I2SCKIN
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
)

	)

418 
	#RCC_SAIBCLKSour˚_PLLR
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1BSRC_1
)

	)

419 
	#RCC_SAIBCLKSour˚_HSI_HSE
 ((
uöt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
 | 
RCC_DCKCFGR_SAI1BSRC_1
)

	)

421 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIBCLKSour˚_PLLI2S_R
Ë|| ((SOURCEË=
RCC_SAIBCLKSour˚_I2SCKIN
Ë|| \

	)

422 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_PLLR
Ë|| ((SOURCEË=
RCC_SAIBCLKSour˚_HSI_HSE
))

429 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

433 
	#RCC_I2S2CLKSour˚_PLLI2S
 ((
uöt8_t
)0x00)

	)

434 
	#RCC_I2S2CLKSour˚_Ext
 ((
uöt8_t
)0x01)

	)

436 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S2CLKSour˚_PLLI2S
Ë|| ((SOURCEË=
RCC_I2S2CLKSour˚_Ext
))

	)

444 
	#RCC_SAIACLKSour˚_PLLSAI
 ((
uöt32_t
)0x00000000)

	)

445 
	#RCC_SAIACLKSour˚_PLLI2S
 ((
uöt32_t
)0x00100000)

	)

446 
	#RCC_SAIACLKSour˚_Ext
 ((
uöt32_t
)0x00200000)

	)

448 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIACLKSour˚_PLLI2S
Ë||\

	)

449 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_PLLSAI
) ||\

450 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_Ext
))

458 
	#RCC_SAIBCLKSour˚_PLLSAI
 ((
uöt32_t
)0x00000000)

	)

459 
	#RCC_SAIBCLKSour˚_PLLI2S
 ((
uöt32_t
)0x00400000)

	)

460 
	#RCC_SAIBCLKSour˚_Ext
 ((
uöt32_t
)0x00800000)

	)

462 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIBCLKSour˚_PLLI2S
Ë||\

	)

463 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_PLLSAI
) ||\

464 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_Ext
))

473 
	#RCC_TIMPªscDeß˘iv©ed
 ((
uöt8_t
)0x00)

	)

474 
	#RCC_TIMPªscA˘iv©ed
 ((
uöt8_t
)0x01)

	)

476 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
Ë(((VALUEË=
RCC_TIMPªscDeß˘iv©ed
Ë|| ((VALUEË=
RCC_TIMPªscA˘iv©ed
))

	)

481 #i‡
deföed
(
STM32F469_479xx
)

485 
	#RCC_DSICLKSour˚_PHY
 ((
uöt8_t
)0x00)

	)

486 
	#RCC_DSICLKSour˚_PLLR
 ((
uöt8_t
)0x01)

	)

487 
	#IS_RCC_DSI_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_DSICLKSour˚_PHY
Ë|| \

	)

488 ((
CLKSOURCE
Ë=
RCC_DSICLKSour˚_PLLR
))

494 #i‡ 
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

498 
	#RCC_SDIOCLKSour˚_48MHZ
 ((
uöt8_t
)0x00)

	)

499 
	#RCC_SDIOCLKSour˚_SYSCLK
 ((
uöt8_t
)0x01)

	)

500 
	#IS_RCC_SDIO_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_SDIOCLKSour˚_48MHZ
Ë|| \

	)

501 ((
CLKSOURCE
Ë=
RCC_SDIOCLKSour˚_SYSCLK
))

510 #i‡ 
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

511 
	#RCC_48MHZCLKSour˚_PLL
 ((
uöt8_t
)0x00)

	)

512 
	#RCC_48MHZCLKSour˚_PLLSAI
 ((
uöt8_t
)0x01)

	)

513 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_48MHZCLKSour˚_PLL
Ë|| \

	)

514 ((
CLKSOURCE
Ë=
RCC_48MHZCLKSour˚_PLLSAI
))

516 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

517 
	#RCC_CK48CLKSOURCE_PLLQ
 ((
uöt8_t
)0x00)

	)

518 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 ((
uöt8_t
)0x01Ë

	)

519 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_CK48CLKSOURCE_PLLQ
Ë|| \

	)

520 ((
CLKSOURCE
Ë=
RCC_CK48CLKSOURCE_PLLI2SQ
))

527 #i‡
deföed
(
STM32F446xx
)

531 
	#RCC_SPDIFRXCLKSour˚_PLLR
 ((
uöt8_t
)0x00)

	)

532 
	#RCC_SPDIFRXCLKSour˚_PLLI2SP
 ((
uöt8_t
)0x01)

	)

533 
	#IS_RCC_SPDIFRX_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_SPDIFRXCLKSour˚_PLLR
Ë|| \

	)

534 ((
CLKSOURCE
Ë=
RCC_SPDIFRXCLKSour˚_PLLI2SP
))

542 
	#RCC_CECCLKSour˚_HSIDiv488
 ((
uöt8_t
)0x00)

	)

543 
	#RCC_CECCLKSour˚_LSE
 ((
uöt8_t
)0x01)

	)

544 
	#IS_RCC_CEC_CLOCKSOURCE
(
CLKSOURCE
Ë(((CLKSOURCEË=
RCC_CECCLKSour˚_HSIDiv488
Ë|| \

	)

545 ((
CLKSOURCE
Ë=
RCC_CECCLKSour˚_LSE
))

553 
	#RCC_AHB1ClockG©ög_APB1Bridge
 ((
uöt32_t
)0x00000001)

	)

554 
	#RCC_AHB1ClockG©ög_APB2Bridge
 ((
uöt32_t
)0x00000002)

	)

555 
	#RCC_AHB1ClockG©ög_CM4DBG
 ((
uöt32_t
)0x00000004)

	)

556 
	#RCC_AHB1ClockG©ög_SPARE
 ((
uöt32_t
)0x00000008)

	)

557 
	#RCC_AHB1ClockG©ög_SRAM
 ((
uöt32_t
)0x00000010)

	)

558 
	#RCC_AHB1ClockG©ög_FLITF
 ((
uöt32_t
)0x00000020)

	)

559 
	#RCC_AHB1ClockG©ög_RCC
 ((
uöt32_t
)0x00000040)

	)

561 
	#IS_RCC_AHB1_CLOCKGATING
(
PERIPH
Ë((((PERIPHË& 0xFFFFFF80Ë=0x00Ë&& ((PERIPHË!0x00))

	)

568 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

572 
	#RCC_FMPI2C1CLKSour˚_APB1
 ((
uöt32_t
)0x00)

	)

573 
	#RCC_FMPI2C1CLKSour˚_SYSCLK
 ((
uöt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

574 
	#RCC_FMPI2C1CLKSour˚_HSI
 ((
uöt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

576 
	#IS_RCC_FMPI2C1_CLOCKSOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_FMPI2C1CLKSour˚_APB1
Ë|| ((SOURCEË=
RCC_FMPI2C1CLKSour˚_SYSCLK
Ë|| \

	)

577 ((
SOURCE
Ë=
RCC_FMPI2C1CLKSour˚_HSI
))

583 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

587 
	#RCC_DFSDMCLKSour˚_APB
 ((
uöt8_t
)0x00)

	)

588 
	#RCC_DFSDMCLKSour˚_SYS
 ((
uöt8_t
)0x01)

	)

589 
	#IS_RCC_DFSDMCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_DFSDMCLKSour˚_APB
Ë|| ((SOURCEË=
RCC_DFSDMCLKSour˚_SYS
))

	)

592 
	#RCC_DFSDM1CLKSour˚_APB
 
RCC_DFSDMCLKSour˚_APB


	)

593 
	#RCC_DFSDM1CLKSour˚_SYS
 
RCC_DFSDMCLKSour˚_SYS


	)

594 
	#IS_RCC_DFSDM1CLK_SOURCE
 
IS_RCC_DFSDMCLK_SOURCE


	)

602 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 ((
uöt32_t
)0x00000000)

	)

603 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 ((
uöt32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

604 
	#IS_RCC_DFSDM1ACLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
Ë|| ((SOURCEË=
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
))

	)

607 
	#IS_RCC_DFSDMACLK_SOURCE
 
IS_RCC_DFSDM1ACLK_SOURCE


	)

612 #i‡
deföed
(
STM32F413_423xx
)

616 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 ((
uöt32_t
)0x00000000)

	)

617 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 ((
uöt32_t
)
RCC_DCKCFGR_CKDFSDM2ASEL
)

	)

618 
	#IS_RCC_DFSDM2ACLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
Ë|| ((SOURCEË=
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
))

	)

628 
	#RCC_AHB1Pîùh_GPIOA
 ((
uöt32_t
)0x00000001)

	)

629 
	#RCC_AHB1Pîùh_GPIOB
 ((
uöt32_t
)0x00000002)

	)

630 
	#RCC_AHB1Pîùh_GPIOC
 ((
uöt32_t
)0x00000004)

	)

631 
	#RCC_AHB1Pîùh_GPIOD
 ((
uöt32_t
)0x00000008)

	)

632 
	#RCC_AHB1Pîùh_GPIOE
 ((
uöt32_t
)0x00000010)

	)

633 
	#RCC_AHB1Pîùh_GPIOF
 ((
uöt32_t
)0x00000020)

	)

634 
	#RCC_AHB1Pîùh_GPIOG
 ((
uöt32_t
)0x00000040)

	)

635 
	#RCC_AHB1Pîùh_GPIOH
 ((
uöt32_t
)0x00000080)

	)

636 
	#RCC_AHB1Pîùh_GPIOI
 ((
uöt32_t
)0x00000100)

	)

637 
	#RCC_AHB1Pîùh_GPIOJ
 ((
uöt32_t
)0x00000200)

	)

638 
	#RCC_AHB1Pîùh_GPIOK
 ((
uöt32_t
)0x00000400)

	)

639 
	#RCC_AHB1Pîùh_CRC
 ((
uöt32_t
)0x00001000)

	)

640 
	#RCC_AHB1Pîùh_FLITF
 ((
uöt32_t
)0x00008000)

	)

641 
	#RCC_AHB1Pîùh_SRAM1
 ((
uöt32_t
)0x00010000)

	)

642 
	#RCC_AHB1Pîùh_SRAM2
 ((
uöt32_t
)0x00020000)

	)

643 
	#RCC_AHB1Pîùh_BKPSRAM
 ((
uöt32_t
)0x00040000)

	)

644 
	#RCC_AHB1Pîùh_SRAM3
 ((
uöt32_t
)0x00080000)

	)

645 
	#RCC_AHB1Pîùh_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

646 
	#RCC_AHB1Pîùh_DMA1
 ((
uöt32_t
)0x00200000)

	)

647 
	#RCC_AHB1Pîùh_DMA2
 ((
uöt32_t
)0x00400000)

	)

648 
	#RCC_AHB1Pîùh_DMA2D
 ((
uöt32_t
)0x00800000)

	)

649 
	#RCC_AHB1Pîùh_ETH_MAC
 ((
uöt32_t
)0x02000000)

	)

650 
	#RCC_AHB1Pîùh_ETH_MAC_Tx
 ((
uöt32_t
)0x04000000)

	)

651 
	#RCC_AHB1Pîùh_ETH_MAC_Rx
 ((
uöt32_t
)0x08000000)

	)

652 
	#RCC_AHB1Pîùh_ETH_MAC_PTP
 ((
uöt32_t
)0x10000000)

	)

653 
	#RCC_AHB1Pîùh_OTG_HS
 ((
uöt32_t
)0x20000000)

	)

654 
	#RCC_AHB1Pîùh_OTG_HS_ULPI
 ((
uöt32_t
)0x40000000)

	)

655 #i‡
deföed
(
STM32F410xx
)

656 
	#RCC_AHB1Pîùh_RNG
 ((
uöt32_t
)0x80000000)

	)

658 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x010BE800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

659 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x51FE800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

660 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x01106800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

669 
	#RCC_AHB2Pîùh_DCMI
 ((
uöt32_t
)0x00000001)

	)

670 
	#RCC_AHB2Pîùh_CRYP
 ((
uöt32_t
)0x00000010)

	)

671 
	#RCC_AHB2Pîùh_HASH
 ((
uöt32_t
)0x00000020)

	)

672 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

673 
	#RCC_AHB2Pîùh_RNG
 ((
uöt32_t
)0x00000040)

	)

675 
	#RCC_AHB2Pîùh_OTG_FS
 ((
uöt32_t
)0x00000080)

	)

676 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFF0EË=0x00Ë&& ((PERIPHË!0x00))

	)

684 #i‡
deföed
(
STM32F40_41xxx
)

685 
	#RCC_AHB3Pîùh_FSMC
 ((
uöt32_t
)0x00000001)

	)

686 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFEË=0x00Ë&& ((PERIPHË!0x00))

	)

689 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
)

690 
	#RCC_AHB3Pîùh_FMC
 ((
uöt32_t
)0x00000001)

	)

691 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFEË=0x00Ë&& ((PERIPHË!0x00))

	)

694 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

695 
	#RCC_AHB3Pîùh_FMC
 ((
uöt32_t
)0x00000001)

	)

696 
	#RCC_AHB3Pîùh_QSPI
 ((
uöt32_t
)0x00000002)

	)

697 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

700 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

701 
	#RCC_AHB3Pîùh_FSMC
 ((
uöt32_t
)0x00000001)

	)

702 
	#RCC_AHB3Pîùh_QSPI
 ((
uöt32_t
)0x00000002)

	)

703 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

713 
	#RCC_APB1Pîùh_TIM2
 ((
uöt32_t
)0x00000001)

	)

714 
	#RCC_APB1Pîùh_TIM3
 ((
uöt32_t
)0x00000002)

	)

715 
	#RCC_APB1Pîùh_TIM4
 ((
uöt32_t
)0x00000004)

	)

716 
	#RCC_APB1Pîùh_TIM5
 ((
uöt32_t
)0x00000008)

	)

717 
	#RCC_APB1Pîùh_TIM6
 ((
uöt32_t
)0x00000010)

	)

718 
	#RCC_APB1Pîùh_TIM7
 ((
uöt32_t
)0x00000020)

	)

719 
	#RCC_APB1Pîùh_TIM12
 ((
uöt32_t
)0x00000040)

	)

720 
	#RCC_APB1Pîùh_TIM13
 ((
uöt32_t
)0x00000080)

	)

721 
	#RCC_APB1Pîùh_TIM14
 ((
uöt32_t
)0x00000100)

	)

722 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

723 
	#RCC_APB1Pîùh_LPTIM1
 ((
uöt32_t
)0x00000200)

	)

725 
	#RCC_APB1Pîùh_WWDG
 ((
uöt32_t
)0x00000800)

	)

726 
	#RCC_APB1Pîùh_SPI2
 ((
uöt32_t
)0x00004000)

	)

727 
	#RCC_APB1Pîùh_SPI3
 ((
uöt32_t
)0x00008000)

	)

728 #i‡
deföed
(
STM32F446xx
)

729 
	#RCC_APB1Pîùh_SPDIFRX
 ((
uöt32_t
)0x00010000)

	)

731 
	#RCC_APB1Pîùh_USART2
 ((
uöt32_t
)0x00020000)

	)

732 
	#RCC_APB1Pîùh_USART3
 ((
uöt32_t
)0x00040000)

	)

733 
	#RCC_APB1Pîùh_UART4
 ((
uöt32_t
)0x00080000)

	)

734 
	#RCC_APB1Pîùh_UART5
 ((
uöt32_t
)0x00100000)

	)

735 
	#RCC_APB1Pîùh_I2C1
 ((
uöt32_t
)0x00200000)

	)

736 
	#RCC_APB1Pîùh_I2C2
 ((
uöt32_t
)0x00400000)

	)

737 
	#RCC_APB1Pîùh_I2C3
 ((
uöt32_t
)0x00800000)

	)

738 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

739 
	#RCC_APB1Pîùh_FMPI2C1
 ((
uöt32_t
)0x01000000)

	)

741 
	#RCC_APB1Pîùh_CAN1
 ((
uöt32_t
)0x02000000)

	)

742 
	#RCC_APB1Pîùh_CAN2
 ((
uöt32_t
)0x04000000)

	)

743 #i‡
deföed
(
STM32F413_423xx
)

744 
	#RCC_APB1Pîùh_CAN3
 ((
uöt32_t
)0x08000000)

	)

746 #i‡
deföed
(
STM32F446xx
)

747 
	#RCC_APB1Pîùh_CEC
 ((
uöt32_t
)0x08000000)

	)

749 
	#RCC_APB1Pîùh_PWR
 ((
uöt32_t
)0x10000000)

	)

750 
	#RCC_APB1Pîùh_DAC
 ((
uöt32_t
)0x20000000)

	)

751 
	#RCC_APB1Pîùh_UART7
 ((
uöt32_t
)0x40000000)

	)

752 
	#RCC_APB1Pîùh_UART8
 ((
uöt32_t
)0x80000000)

	)

753 
	#IS_RCC_APB1_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x00003600Ë=0x00Ë&& ((PERIPHË!0x00))

	)

761 
	#RCC_APB2Pîùh_TIM1
 ((
uöt32_t
)0x00000001)

	)

762 
	#RCC_APB2Pîùh_TIM8
 ((
uöt32_t
)0x00000002)

	)

763 
	#RCC_APB2Pîùh_USART1
 ((
uöt32_t
)0x00000010)

	)

764 
	#RCC_APB2Pîùh_USART6
 ((
uöt32_t
)0x00000020)

	)

765 
	#RCC_APB2Pîùh_ADC
 ((
uöt32_t
)0x00000100)

	)

766 
	#RCC_APB2Pîùh_ADC1
 ((
uöt32_t
)0x00000100)

	)

767 
	#RCC_APB2Pîùh_ADC2
 ((
uöt32_t
)0x00000200)

	)

768 
	#RCC_APB2Pîùh_ADC3
 ((
uöt32_t
)0x00000400)

	)

769 
	#RCC_APB2Pîùh_SDIO
 ((
uöt32_t
)0x00000800)

	)

770 
	#RCC_APB2Pîùh_SPI1
 ((
uöt32_t
)0x00001000)

	)

771 
	#RCC_APB2Pîùh_SPI4
 ((
uöt32_t
)0x00002000)

	)

772 
	#RCC_APB2Pîùh_SYSCFG
 ((
uöt32_t
)0x00004000)

	)

773 
	#RCC_APB2Pîùh_EXTIT
 ((
uöt32_t
)0x00008000)

	)

774 
	#RCC_APB2Pîùh_TIM9
 ((
uöt32_t
)0x00010000)

	)

775 
	#RCC_APB2Pîùh_TIM10
 ((
uöt32_t
)0x00020000)

	)

776 
	#RCC_APB2Pîùh_TIM11
 ((
uöt32_t
)0x00040000)

	)

777 
	#RCC_APB2Pîùh_SPI5
 ((
uöt32_t
)0x00100000)

	)

778 
	#RCC_APB2Pîùh_SPI6
 ((
uöt32_t
)0x00200000)

	)

779 
	#RCC_APB2Pîùh_SAI1
 ((
uöt32_t
)0x00400000)

	)

780 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

781 
	#RCC_APB2Pîùh_SAI2
 ((
uöt32_t
)0x00800000)

	)

783 
	#RCC_APB2Pîùh_LTDC
 ((
uöt32_t
)0x04000000)

	)

784 #i‡
deföed
(
STM32F469_479xx
)

785 
	#RCC_APB2Pîùh_DSI
 ((
uöt32_t
)0x08000000)

	)

787 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

788 
	#RCC_APB2Pîùh_DFSDM1
 ((
uöt32_t
)0x01000000)

	)

790 #i‡
deföed
(
STM32F413_423xx
)

791 
	#RCC_APB2Pîùh_DFSDM2
 ((
uöt32_t
)0x02000000)

	)

792 
	#RCC_APB2Pîùh_UART9
 ((
uöt32_t
)0x02000040)

	)

793 
	#RCC_APB2Pîùh_UART10
 ((
uöt32_t
)0x00000080)

	)

797 
	#RCC_APB2Pîùh_DFSDM
 
RCC_APB2Pîùh_DFSDM1


	)

799 
	#IS_RCC_APB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF008000CË=0x00Ë&& ((PERIPHË!0x00))

	)

800 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF208860CË=0x00Ë&& ((PERIPHË!0x00))

	)

809 
	#RCC_MCO1Sour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

810 
	#RCC_MCO1Sour˚_LSE
 ((
uöt32_t
)0x00200000)

	)

811 
	#RCC_MCO1Sour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

812 
	#RCC_MCO1Sour˚_PLLCLK
 ((
uöt32_t
)0x00600000)

	)

813 
	#RCC_MCO1Div_1
 ((
uöt32_t
)0x00000000)

	)

814 
	#RCC_MCO1Div_2
 ((
uöt32_t
)0x04000000)

	)

815 
	#RCC_MCO1Div_3
 ((
uöt32_t
)0x05000000)

	)

816 
	#RCC_MCO1Div_4
 ((
uöt32_t
)0x06000000)

	)

817 
	#RCC_MCO1Div_5
 ((
uöt32_t
)0x07000000)

	)

818 
	#IS_RCC_MCO1SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO1Sour˚_HSI
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_LSE
Ë|| \

	)

819 ((
SOURCE
Ë=
RCC_MCO1Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_PLLCLK
))

821 
	#IS_RCC_MCO1DIV
(
DIV
Ë(((DIVË=
RCC_MCO1Div_1
Ë|| ((DIVË=
RCC_MCO1Div_2
Ë|| \

	)

822 ((
DIV
Ë=
RCC_MCO1Div_3
Ë|| ((DIVË=
RCC_MCO1Div_4
) || \

823 ((
DIV
Ë=
RCC_MCO1Div_5
))

831 
	#RCC_MCO2Sour˚_SYSCLK
 ((
uöt32_t
)0x00000000)

	)

832 
	#RCC_MCO2Sour˚_PLLI2SCLK
 ((
uöt32_t
)0x40000000)

	)

833 
	#RCC_MCO2Sour˚_HSE
 ((
uöt32_t
)0x80000000)

	)

834 
	#RCC_MCO2Sour˚_PLLCLK
 ((
uöt32_t
)0xC0000000)

	)

835 
	#RCC_MCO2Div_1
 ((
uöt32_t
)0x00000000)

	)

836 
	#RCC_MCO2Div_2
 ((
uöt32_t
)0x20000000)

	)

837 
	#RCC_MCO2Div_3
 ((
uöt32_t
)0x28000000)

	)

838 
	#RCC_MCO2Div_4
 ((
uöt32_t
)0x30000000)

	)

839 
	#RCC_MCO2Div_5
 ((
uöt32_t
)0x38000000)

	)

840 
	#IS_RCC_MCO2SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO2Sour˚_SYSCLK
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLI2SCLK
)|| \

	)

841 ((
SOURCE
Ë=
RCC_MCO2Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLCLK
))

843 
	#IS_RCC_MCO2DIV
(
DIV
Ë(((DIVË=
RCC_MCO2Div_1
Ë|| ((DIVË=
RCC_MCO2Div_2
Ë|| \

	)

844 ((
DIV
Ë=
RCC_MCO2Div_3
Ë|| ((DIVË=
RCC_MCO2Div_4
) || \

845 ((
DIV
Ë=
RCC_MCO2Div_5
))

853 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x21)

	)

854 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

855 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

856 
	#RCC_FLAG_PLLI2SRDY
 ((
uöt8_t
)0x3B)

	)

857 
	#RCC_FLAG_PLLSAIRDY
 ((
uöt8_t
)0x3D)

	)

858 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x41)

	)

859 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x61)

	)

860 
	#RCC_FLAG_BORRST
 ((
uöt8_t
)0x79)

	)

861 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x7A)

	)

862 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x7B)

	)

863 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x7C)

	)

864 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x7D)

	)

865 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x7E)

	)

866 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x7F)

	)

868 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
Ë|| \

	)

869 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

870 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_BORRST
) || \

871 ((
FLAG
Ë=
RCC_FLAG_PINRST
Ë|| ((FLAGË=
RCC_FLAG_PORRST
) || \

872 ((
FLAG
Ë=
RCC_FLAG_SFTRST
Ë|| ((FLAGË=
RCC_FLAG_IWDGRST
)|| \

873 ((
FLAG
Ë=
RCC_FLAG_WWDGRST
Ë|| ((FLAGË=
RCC_FLAG_LPWRRST
)|| \

874 ((
FLAG
Ë=
RCC_FLAG_PLLI2SRDY
)|| ((FLAGË=
RCC_FLAG_PLLSAIRDY
))

876 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

889 
RCC_DeInô
();

892 
RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
);

893 
Eº‹Sètus
 
RCC_WaôF‹HSESèπUp
();

894 
RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
);

895 
RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

896 
RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
);

897 
RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

899 
RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

901 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

902 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
, uöt32_à
PLLR
);

905 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

906 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
);

909 
RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

911 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
)

912 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
);

914 #i‡
deföed
(
STM32F411xE
)

915 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
, uöt32_à
PLLI2SM
);

917 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

918 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
);

920 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

921 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SM
, uöt32_à
PLLI2SN
, uöt32_à
PLLI2SP
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
);

924 
RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

925 #i‡
deföed
(
STM32F469_479xx
)

926 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
);

928 #i‡
deföed
(
STM32F446xx
)

929 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIM
, uöt32_à
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
);

931 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

932 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
);

935 
RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

936 
RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
);

937 
RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
);

940 
RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
);

941 
uöt8_t
 
RCC_GëSYSCLKSour˚
();

942 
RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
);

943 
RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
);

944 
RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
);

945 
RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
);

948 
RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
);

949 
RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

950 
RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

952 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

953 
RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SAPBx
, uöt32_à
RCC_I2SCLKSour˚
);

954 #i‡
deföed
(
STM32F446xx
)

955 
RCC_SAICLKC⁄fig
(
uöt32_t
 
RCC_SAIIn°™˚
, uöt32_à
RCC_SAICLKSour˚
);

957 #i‡
deföed
(
STM32F413_423xx
)

958 
RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
);

959 
RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
);

963 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

964 
RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
);

967 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

968 
RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
);

969 
RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
);

972 
RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
);

973 
RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
);

975 #i‡
deföed
(
STM32F413_423xx
)

976 
RCC_SAIPLLI2SRClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivR
);

977 
RCC_SAIPLLRClkDivC⁄fig
(
uöt32_t
 
RCC_PLLDivR
);

980 
RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
);

981 
RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
);

983 
RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

984 
RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

985 
RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

986 
RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

987 
RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

989 
RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

990 
RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

991 
RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

992 
RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

993 
RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

995 
RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

996 
RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

997 
RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

998 
RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

999 
RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1002 
RCC_LSEModeC⁄fig
(
uöt8_t
 
RCC_Mode
);

1005 #i‡
deföed
(
STM32F469_479xx
)

1006 
RCC_DSIClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

1010 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1011 
RCC_48MHzClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

1012 
RCC_SDIOClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

1016 #i‡
deföed
(
STM32F446xx
)

1017 
RCC_AHB1ClockG©ögCmd
(
uöt32_t
 
RCC_AHB1ClockG©ög
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1018 
RCC_SPDIFRXClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

1019 
RCC_CECClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
);

1023 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1024 
RCC_FMPI2C1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
);

1028 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

1029 
RCC_LPTIM1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
);

1030 #i‡
deföed
(
STM32F410xx
)

1031 
RCC_MCO1Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

1032 
RCC_MCO2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

1036 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1037 
RCC_DFSDMCLKC⁄fig
(
uöt32_t
 
RCC_DFSDMCLKSour˚
);

1038 
RCC_DFSDM1ACLKC⁄fig
(
uöt32_t
 
RCC_DFSDM1ACLKSour˚
);

1039 #i‡
deföed
(
STM32F413_423xx
)

1040 
RCC_DFSDM2ACLKC⁄fig
(
uöt32_t
 
RCC_DFSDMACLKSour˚
);

1043 
	#RCC_DFSDM1CLKC⁄fig
 
RCC_DFSDMCLKC⁄fig


	)

1046 
RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1047 
FœgSètus
 
RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
);

1048 
RCC_CÀ¨Fœg
();

1049 
ITSètus
 
RCC_GëITSètus
(
uöt8_t
 
RCC_IT
);

1050 
RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
);

1052 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h

30 #i‚de‡
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

58 
	#RNG_FLAG_DRDY
 ((
uöt8_t
)0x0001Ë

	)

59 
	#RNG_FLAG_CECS
 ((
uöt8_t
)0x0002Ë

	)

60 
	#RNG_FLAG_SECS
 ((
uöt8_t
)0x0004Ë

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_DRDY
Ë|| \

	)

63 ((
RNG_FLAG
Ë=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_CECS
Ë|| \

	)

66 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
uöt8_t
)0x20Ë

	)

75 
	#RNG_IT_SEI
 ((
uöt8_t
)0x40Ë

	)

77 
	#IS_RNG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x9FË=0x00Ë&& ((ITË!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
Ë(((RNG_ITË=
RNG_IT_CEI
Ë|| ((RNG_ITË=
RNG_IT_SEI
))

	)

91 
RNG_DeInô
();

94 
RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

97 
uöt32_t
 
RNG_GëR™domNumbî
();

100 
RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

101 
FœgSètus
 
RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
);

102 
RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
);

103 
ITSètus
 
RNG_GëITSètus
(
uöt8_t
 
RNG_IT
);

104 
RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
);

107 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h

30 #i‚de‡
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
RTC_HourF‹m©
;

58 
uöt32_t
 
RTC_AsynchPªdiv
;

61 
uöt32_t
 
RTC_SynchPªdiv
;

63 }
	tRTC_InôTy≥Def
;

70 
uöt8_t
 
RTC_Hours
;

75 
uöt8_t
 
RTC_Möuãs
;

78 
uöt8_t
 
RTC_Sec⁄ds
;

81 
uöt8_t
 
RTC_H12
;

83 }
	tRTC_TimeTy≥Def
;

90 
uöt8_t
 
RTC_WìkDay
;

93 
uöt8_t
 
RTC_M⁄th
;

96 
uöt8_t
 
RTC_D©e
;

99 
uöt8_t
 
RTC_Yór
;

101 }
	tRTC_D©eTy≥Def
;

108 
RTC_TimeTy≥Def
 
RTC_AœrmTime
;

110 
uöt32_t
 
RTC_AœrmMask
;

113 
uöt32_t
 
RTC_AœrmD©eWìkDaySñ
;

116 
uöt8_t
 
RTC_AœrmD©eWìkDay
;

121 }
	tRTC_AœrmTy≥Def
;

133 
	#RTC_HourF‹m©_24
 ((
uöt32_t
)0x00000000)

	)

134 
	#RTC_HourF‹m©_12
 ((
uöt32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_HourF‹m©_12
Ë|| \

	)

136 ((
FORMAT
Ë=
RTC_HourF‹m©_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
Ë(((HOURË> 0Ë&& ((HOURË<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
Ë((HOURË<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
Ë((MINUTESË<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
Ë((SECONDSË<59)

	)

175 
	#RTC_H12_AM
 ((
uöt8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
uöt8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
Ë(((PMË=
RTC_H12_AM
Ë|| ((PMË=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
Ë((YEARË<99)

	)

197 
	#RTC_M⁄th_J™u¨y
 ((
uöt8_t
)0x01)

	)

198 
	#RTC_M⁄th_Febru¨y
 ((
uöt8_t
)0x02)

	)

199 
	#RTC_M⁄th_M¨ch
 ((
uöt8_t
)0x03)

	)

200 
	#RTC_M⁄th_A¥û
 ((
uöt8_t
)0x04)

	)

201 
	#RTC_M⁄th_May
 ((
uöt8_t
)0x05)

	)

202 
	#RTC_M⁄th_Ju√
 ((
uöt8_t
)0x06)

	)

203 
	#RTC_M⁄th_July
 ((
uöt8_t
)0x07)

	)

204 
	#RTC_M⁄th_Augu°
 ((
uöt8_t
)0x08)

	)

205 
	#RTC_M⁄th_Sïãmbî
 ((
uöt8_t
)0x09)

	)

206 
	#RTC_M⁄th_O˘obî
 ((
uöt8_t
)0x10)

	)

207 
	#RTC_M⁄th_Novembî
 ((
uöt8_t
)0x11)

	)

208 
	#RTC_M⁄th_De˚mbî
 ((
uöt8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
Ë(((MONTHË>1Ë&& ((MONTHË<12))

	)

210 
	#IS_RTC_DATE
(
DATE
Ë(((DATEË>1Ë&& ((DATEË<31))

	)

220 
	#RTC_Wìkday_M⁄day
 ((
uöt8_t
)0x01)

	)

221 
	#RTC_Wìkday_Tuesday
 ((
uöt8_t
)0x02)

	)

222 
	#RTC_Wìkday_Wed√sday
 ((
uöt8_t
)0x03)

	)

223 
	#RTC_Wìkday_Thursday
 ((
uöt8_t
)0x04)

	)

224 
	#RTC_Wìkday_Friday
 ((
uöt8_t
)0x05)

	)

225 
	#RTC_Wìkday_S©urday
 ((
uöt8_t
)0x06)

	)

226 
	#RTC_Wìkday_Sunday
 ((
uöt8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
Ë|| \

	)

228 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

229 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

230 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

231 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

232 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

233 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
Ë(((DATEË> 0Ë&& ((DATEË<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
Ë|| \

	)

244 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

245 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

246 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

247 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

248 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

249 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

259 
	#RTC_AœrmD©eWìkDaySñ_D©e
 ((
uöt32_t
)0x00000000)

	)

260 
	#RTC_AœrmD©eWìkDaySñ_WìkDay
 ((
uöt32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
Ë(((SELË=
RTC_AœrmD©eWìkDaySñ_D©e
Ë|| \

	)

263 ((
SEL
Ë=
RTC_AœrmD©eWìkDaySñ_WìkDay
))

273 
	#RTC_AœrmMask_N⁄e
 ((
uöt32_t
)0x00000000)

	)

274 
	#RTC_AœrmMask_D©eWìkDay
 ((
uöt32_t
)0x80000000)

	)

275 
	#RTC_AœrmMask_Hours
 ((
uöt32_t
)0x00800000)

	)

276 
	#RTC_AœrmMask_Möuãs
 ((
uöt32_t
)0x00008000)

	)

277 
	#RTC_AœrmMask_Sec⁄ds
 ((
uöt32_t
)0x00000080)

	)

278 
	#RTC_AœrmMask_AŒ
 ((
uöt32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
Ë(((MASKË& 0x7F7F7F7FË=(
uöt32_t
)
RESET
)

	)

288 
	#RTC_Aœrm_A
 ((
uöt32_t
)0x00000100)

	)

289 
	#RTC_Aœrm_B
 ((
uöt32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
Ë(((ALARMË=
RTC_Aœrm_A
Ë|| ((ALARMË=
RTC_Aœrm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
Ë(((ALARMË& (
RTC_Aœrm_A
 | 
RTC_Aœrm_B
)Ë!(
uöt32_t
)
RESET
)

	)

300 
	#RTC_AœrmSubSec⁄dMask_AŒ
 ((
uöt32_t
)0x00000000Ë

	)

303 
	#RTC_AœrmSubSec⁄dMask_SS14_1
 ((
uöt32_t
)0x01000000Ë

	)

305 
	#RTC_AœrmSubSec⁄dMask_SS14_2
 ((
uöt32_t
)0x02000000Ë

	)

307 
	#RTC_AœrmSubSec⁄dMask_SS14_3
 ((
uöt32_t
)0x03000000Ë

	)

309 
	#RTC_AœrmSubSec⁄dMask_SS14_4
 ((
uöt32_t
)0x04000000Ë

	)

311 
	#RTC_AœrmSubSec⁄dMask_SS14_5
 ((
uöt32_t
)0x05000000Ë

	)

313 
	#RTC_AœrmSubSec⁄dMask_SS14_6
 ((
uöt32_t
)0x06000000Ë

	)

315 
	#RTC_AœrmSubSec⁄dMask_SS14_7
 ((
uöt32_t
)0x07000000Ë

	)

317 
	#RTC_AœrmSubSec⁄dMask_SS14_8
 ((
uöt32_t
)0x08000000Ë

	)

319 
	#RTC_AœrmSubSec⁄dMask_SS14_9
 ((
uöt32_t
)0x09000000Ë

	)

321 
	#RTC_AœrmSubSec⁄dMask_SS14_10
 ((
uöt32_t
)0x0A000000Ë

	)

323 
	#RTC_AœrmSubSec⁄dMask_SS14_11
 ((
uöt32_t
)0x0B000000Ë

	)

325 
	#RTC_AœrmSubSec⁄dMask_SS14_12
 ((
uöt32_t
)0x0C000000Ë

	)

327 
	#RTC_AœrmSubSec⁄dMask_SS14_13
 ((
uöt32_t
)0x0D000000Ë

	)

329 
	#RTC_AœrmSubSec⁄dMask_SS14
 ((
uöt32_t
)0x0E000000Ë

	)

331 
	#RTC_AœrmSubSec⁄dMask_N⁄e
 ((
uöt32_t
)0x0F000000Ë

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
Ë(((MASKË=
RTC_AœrmSubSec⁄dMask_AŒ
Ë|| \

	)

334 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_1
) || \

335 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_2
) || \

336 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_3
) || \

337 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_4
) || \

338 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_5
) || \

339 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_6
) || \

340 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_7
) || \

341 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_8
) || \

342 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_9
) || \

343 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_10
) || \

344 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_11
) || \

345 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_12
) || \

346 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_13
) || \

347 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14
) || \

348 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_N⁄e
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
Ë((VALUEË<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
uöt32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
uöt32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
uöt32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
uöt32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bôs
 ((
uöt32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bôs
 ((
uöt32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
Ë(((CLOCKË=
RTC_WakeUpClock_RTCCLK_Div16
Ë|| \

	)

373 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_16bôs
) || \

377 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_17bôs
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
Ë((COUNTERË<0xFFFF)

	)

386 
	#RTC_TimeSèmpEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

387 
	#RTC_TimeSèmpEdge_FÆlög
 ((
uöt32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
Ë(((EDGEË=
RTC_TimeSèmpEdge_Risög
Ë|| \

	)

389 ((
EDGE
Ë=
RTC_TimeSèmpEdge_FÆlög
))

397 
	#RTC_Ouçut_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

398 
	#RTC_Ouçut_AœrmA
 ((
uöt32_t
)0x00200000)

	)

399 
	#RTC_Ouçut_AœrmB
 ((
uöt32_t
)0x00400000)

	)

400 
	#RTC_Ouçut_WakeUp
 ((
uöt32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_Ouçut_DißbÀ
Ë|| \

	)

403 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmA
) || \

404 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmB
) || \

405 ((
OUTPUT
Ë=
RTC_Ouçut_WakeUp
))

414 
	#RTC_OuçutPﬁ¨ôy_High
 ((
uöt32_t
)0x00000000)

	)

415 
	#RTC_OuçutPﬁ¨ôy_Low
 ((
uöt32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
Ë(((POLË=
RTC_OuçutPﬁ¨ôy_High
Ë|| \

	)

417 ((
POL
Ë=
RTC_OuçutPﬁ¨ôy_Low
))

426 
	#RTC_CÆibSign_Posôive
 ((
uöt32_t
)0x00000000)

	)

427 
	#RTC_CÆibSign_Neg©ive
 ((
uöt32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
Ë(((SIGNË=
RTC_CÆibSign_Posôive
Ë|| \

	)

429 ((
SIGN
Ë=
RTC_CÆibSign_Neg©ive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
Ë((VALUEË< 0x20)

	)

439 
	#RTC_CÆibOuçut_512Hz
 ((
uöt32_t
)0x00000000)

	)

440 
	#RTC_CÆibOuçut_1Hz
 ((
uöt32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_CÆibOuçut_512Hz
Ë|| \

	)

442 ((
OUTPUT
Ë=
RTC_CÆibOuçut_1Hz
))

450 
	#RTC_SmoŸhCÆibPîiod_32£c
 ((
uöt32_t
)0x00000000Ë

	)

452 
	#RTC_SmoŸhCÆibPîiod_16£c
 ((
uöt32_t
)0x00002000Ë

	)

454 
	#RTC_SmoŸhCÆibPîiod_8£c
 ((
uöt32_t
)0x00004000Ë

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
Ë(((PERIODË=
RTC_SmoŸhCÆibPîiod_32£c
Ë|| \

	)

457 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_16£c
) || \

458 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_8£c
))

467 
	#RTC_SmoŸhCÆibPlusPul£s_Së
 ((
uöt32_t
)0x00008000Ë

	)

470 
	#RTC_SmoŸhCÆibPlusPul£s_Re£t
 ((
uöt32_t
)0x00000000Ë

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
Ë(((PLUSË=
RTC_SmoŸhCÆibPlusPul£s_Së
Ë|| \

	)

473 ((
PLUS
Ë=
RTC_SmoŸhCÆibPlusPul£s_Re£t
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
Ë((VALUEË<0x000001FF)

	)

491 
	#RTC_DayLightSavög_SUB1H
 ((
uöt32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavög_ADD1H
 ((
uöt32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
Ë(((SAVEË=
RTC_DayLightSavög_SUB1H
Ë|| \

	)

494 ((
SAVE
Ë=
RTC_DayLightSavög_ADD1H
))

496 
	#RTC_St‹eO≥øti⁄_Re£t
 ((
uöt32_t
)0x00000000)

	)

497 
	#RTC_St‹eO≥øti⁄_Së
 ((
uöt32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
RTC_St‹eO≥øti⁄_Re£t
Ë|| \

	)

499 ((
OPERATION
Ë=
RTC_St‹eO≥øti⁄_Së
))

507 
	#RTC_Tam≥rTriggî_RisögEdge
 ((
uöt32_t
)0x00000000)

	)

508 
	#RTC_Tam≥rTriggî_FÆlögEdge
 ((
uöt32_t
)0x00000001)

	)

509 
	#RTC_Tam≥rTriggî_LowLevñ
 ((
uöt32_t
)0x00000000)

	)

510 
	#RTC_Tam≥rTriggî_HighLevñ
 ((
uöt32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
RTC_Tam≥rTriggî_RisögEdge
Ë|| \

	)

512 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_FÆlögEdge
) || \

513 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_LowLevñ
) || \

514 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_HighLevñ
))

523 
	#RTC_Tam≥rFûãr_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

525 
	#RTC_Tam≥rFûãr_2Sam∂e
 ((
uöt32_t
)0x00000800Ë

	)

527 
	#RTC_Tam≥rFûãr_4Sam∂e
 ((
uöt32_t
)0x00001000Ë

	)

529 
	#RTC_Tam≥rFûãr_8Sam∂e
 ((
uöt32_t
)0x00001800Ë

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
Ë(((FILTERË=
RTC_Tam≥rFûãr_DißbÀ
Ë|| \

	)

532 ((
FILTER
Ë=
RTC_Tam≥rFûãr_2Sam∂e
) || \

533 ((
FILTER
Ë=
RTC_Tam≥rFûãr_4Sam∂e
) || \

534 ((
FILTER
Ë=
RTC_Tam≥rFûãr_8Sam∂e
))

542 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
 ((
uöt32_t
)0x00000000Ë

	)

544 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
 ((
uöt32_t
)0x000000100Ë

	)

546 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
 ((
uöt32_t
)0x00000200Ë

	)

548 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
 ((
uöt32_t
)0x00000300Ë

	)

550 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
 ((
uöt32_t
)0x00000400Ë

	)

552 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
 ((
uöt32_t
)0x00000500Ë

	)

554 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
 ((
uöt32_t
)0x00000600Ë

	)

556 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
 ((
uöt32_t
)0x00000700Ë

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
Ë(((FREQË==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
Ë|| \

	)

559 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
) || \

560 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
) || \

561 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
) || \

562 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
) || \

563 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
) || \

564 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
) || \

565 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
))

574 
	#RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
 ((
uöt32_t
)0x00000000Ë

	)

576 
	#RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
 ((
uöt32_t
)0x00002000Ë

	)

578 
	#RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
 ((
uöt32_t
)0x00004000Ë

	)

580 
	#RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
 ((
uöt32_t
)0x00006000Ë

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
Ë(((DURATIONË=
RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
Ë|| \

	)

584 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
) || \

585 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
) || \

586 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
))

594 
	#RTC_Tam≥r_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#RTC_Tam≥r_2
 
RTC_TAFCR_TAMP2E


	)

596 
	#IS_RTC_TAMPER
(
TAMPER
Ë(((TAMPERË=
RTC_Tam≥r_1
Ë|| ((TAMPERË=
RTC_Tam≥r_2
))

	)

605 
	#RTC_Tam≥rPö_DeÁu…
 ((
uöt32_t
)0x00000000)

	)

606 
	#RTC_Tam≥rPö_Pos1
 ((
uöt32_t
)0x00010000)

	)

607 
	#IS_RTC_TAMPER_PIN
(
PIN
Ë(((PINË=
RTC_Tam≥rPö_DeÁu…
Ë|| \

	)

608 ((
PIN
Ë=
RTC_Tam≥rPö_Pos1
))

610 
	#RTC_Tam≥rPö_PC13
 
RTC_Tam≥rPö_DeÁu…


	)

611 
	#RTC_Tam≥rPö_PI8
 
RTC_Tam≥rPö_Pos1


	)

619 
	#RTC_TimeSèmpPö_PC13
 ((
uöt32_t
)0x00000000)

	)

620 
	#RTC_TimeSèmpPö_PI8
 ((
uöt32_t
)0x00020000)

	)

621 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
Ë(((PINË=
RTC_TimeSèmpPö_PC13
Ë|| \

	)

622 ((
PIN
Ë=
RTC_TimeSèmpPö_PI8
))

631 
	#RTC_OuçutTy≥_O≥nDøö
 ((
uöt32_t
)0x00000000)

	)

632 
	#RTC_OuçutTy≥_PushPuŒ
 ((
uöt32_t
)0x00040000)

	)

633 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
Ë(((TYPEË=
RTC_OuçutTy≥_O≥nDøö
Ë|| \

	)

634 ((
TYPE
Ë=
RTC_OuçutTy≥_PushPuŒ
))

643 
	#RTC_Shi·Add1S_Re£t
 ((
uöt32_t
)0x00000000)

	)

644 
	#RTC_Shi·Add1S_Së
 ((
uöt32_t
)0x80000000)

	)

645 
	#IS_RTC_SHIFT_ADD1S
(
SEL
Ë(((SELË=
RTC_Shi·Add1S_Re£t
Ë|| \

	)

646 ((
SEL
Ë=
RTC_Shi·Add1S_Së
))

654 
	#IS_RTC_SHIFT_SUBFS
(
FS
Ë((FSË<0x00007FFF)

	)

664 
	#RTC_BKP_DR0
 ((
uöt32_t
)0x00000000)

	)

665 
	#RTC_BKP_DR1
 ((
uöt32_t
)0x00000001)

	)

666 
	#RTC_BKP_DR2
 ((
uöt32_t
)0x00000002)

	)

667 
	#RTC_BKP_DR3
 ((
uöt32_t
)0x00000003)

	)

668 
	#RTC_BKP_DR4
 ((
uöt32_t
)0x00000004)

	)

669 
	#RTC_BKP_DR5
 ((
uöt32_t
)0x00000005)

	)

670 
	#RTC_BKP_DR6
 ((
uöt32_t
)0x00000006)

	)

671 
	#RTC_BKP_DR7
 ((
uöt32_t
)0x00000007)

	)

672 
	#RTC_BKP_DR8
 ((
uöt32_t
)0x00000008)

	)

673 
	#RTC_BKP_DR9
 ((
uöt32_t
)0x00000009)

	)

674 
	#RTC_BKP_DR10
 ((
uöt32_t
)0x0000000A)

	)

675 
	#RTC_BKP_DR11
 ((
uöt32_t
)0x0000000B)

	)

676 
	#RTC_BKP_DR12
 ((
uöt32_t
)0x0000000C)

	)

677 
	#RTC_BKP_DR13
 ((
uöt32_t
)0x0000000D)

	)

678 
	#RTC_BKP_DR14
 ((
uöt32_t
)0x0000000E)

	)

679 
	#RTC_BKP_DR15
 ((
uöt32_t
)0x0000000F)

	)

680 
	#RTC_BKP_DR16
 ((
uöt32_t
)0x00000010)

	)

681 
	#RTC_BKP_DR17
 ((
uöt32_t
)0x00000011)

	)

682 
	#RTC_BKP_DR18
 ((
uöt32_t
)0x00000012)

	)

683 
	#RTC_BKP_DR19
 ((
uöt32_t
)0x00000013)

	)

684 
	#IS_RTC_BKP
(
BKP
Ë(((BKPË=
RTC_BKP_DR0
Ë|| \

	)

685 ((
BKP
Ë=
RTC_BKP_DR1
) || \

686 ((
BKP
Ë=
RTC_BKP_DR2
) || \

687 ((
BKP
Ë=
RTC_BKP_DR3
) || \

688 ((
BKP
Ë=
RTC_BKP_DR4
) || \

689 ((
BKP
Ë=
RTC_BKP_DR5
) || \

690 ((
BKP
Ë=
RTC_BKP_DR6
) || \

691 ((
BKP
Ë=
RTC_BKP_DR7
) || \

692 ((
BKP
Ë=
RTC_BKP_DR8
) || \

693 ((
BKP
Ë=
RTC_BKP_DR9
) || \

694 ((
BKP
Ë=
RTC_BKP_DR10
) || \

695 ((
BKP
Ë=
RTC_BKP_DR11
) || \

696 ((
BKP
Ë=
RTC_BKP_DR12
) || \

697 ((
BKP
Ë=
RTC_BKP_DR13
) || \

698 ((
BKP
Ë=
RTC_BKP_DR14
) || \

699 ((
BKP
Ë=
RTC_BKP_DR15
) || \

700 ((
BKP
Ë=
RTC_BKP_DR16
) || \

701 ((
BKP
Ë=
RTC_BKP_DR17
) || \

702 ((
BKP
Ë=
RTC_BKP_DR18
) || \

703 ((
BKP
Ë=
RTC_BKP_DR19
))

711 
	#RTC_F‹m©_BIN
 ((
uöt32_t
)0x000000000)

	)

712 
	#RTC_F‹m©_BCD
 ((
uöt32_t
)0x000000001)

	)

713 
	#IS_RTC_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_F‹m©_BIN
Ë|| ((FORMATË=
RTC_F‹m©_BCD
))

	)

722 
	#RTC_FLAG_RECALPF
 ((
uöt32_t
)0x00010000)

	)

723 
	#RTC_FLAG_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

724 
	#RTC_FLAG_TAMP2F
 ((
uöt32_t
)0x00004000)

	)

725 
	#RTC_FLAG_TSOVF
 ((
uöt32_t
)0x00001000)

	)

726 
	#RTC_FLAG_TSF
 ((
uöt32_t
)0x00000800)

	)

727 
	#RTC_FLAG_WUTF
 ((
uöt32_t
)0x00000400)

	)

728 
	#RTC_FLAG_ALRBF
 ((
uöt32_t
)0x00000200)

	)

729 
	#RTC_FLAG_ALRAF
 ((
uöt32_t
)0x00000100)

	)

730 
	#RTC_FLAG_INITF
 ((
uöt32_t
)0x00000040)

	)

731 
	#RTC_FLAG_RSF
 ((
uöt32_t
)0x00000020)

	)

732 
	#RTC_FLAG_INITS
 ((
uöt32_t
)0x00000010)

	)

733 
	#RTC_FLAG_SHPF
 ((
uöt32_t
)0x00000008)

	)

734 
	#RTC_FLAG_WUTWF
 ((
uöt32_t
)0x00000004)

	)

735 
	#RTC_FLAG_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

736 
	#RTC_FLAG_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

737 
	#IS_RTC_GET_FLAG
(
FLAG
Ë(((FLAGË=
RTC_FLAG_TSOVF
Ë|| ((FLAGË=
RTC_FLAG_TSF
Ë|| \

	)

738 ((
FLAG
Ë=
RTC_FLAG_WUTF
Ë|| ((FLAGË=
RTC_FLAG_ALRBF
) || \

739 ((
FLAG
Ë=
RTC_FLAG_ALRAF
Ë|| ((FLAGË=
RTC_FLAG_INITF
) || \

740 ((
FLAG
Ë=
RTC_FLAG_RSF
Ë|| ((FLAGË=
RTC_FLAG_WUTWF
) || \

741 ((
FLAG
Ë=
RTC_FLAG_ALRBWF
Ë|| ((FLAGË=
RTC_FLAG_ALRAWF
) || \

742 ((
FLAG
Ë=
RTC_FLAG_TAMP1F
Ë|| ((FLAGË=
RTC_FLAG_RECALPF
) || \

743 ((
FLAG
Ë=
RTC_FLAG_TAMP2F
Ë||((FLAGË=
RTC_FLAG_SHPF
))

744 
	#IS_RTC_CLEAR_FLAG
(
FLAG
Ë(((FLAGË!(
uöt32_t
)
RESET
Ë&& (((FLAGË& 0xFFFF00DFË=(uöt32_t)RESET))

	)

752 
	#RTC_IT_TS
 ((
uöt32_t
)0x00008000)

	)

753 
	#RTC_IT_WUT
 ((
uöt32_t
)0x00004000)

	)

754 
	#RTC_IT_ALRB
 ((
uöt32_t
)0x00002000)

	)

755 
	#RTC_IT_ALRA
 ((
uöt32_t
)0x00001000)

	)

756 
	#RTC_IT_TAMP
 ((
uöt32_t
)0x00000004Ë

	)

757 
	#RTC_IT_TAMP1
 ((
uöt32_t
)0x00020000)

	)

758 
	#RTC_IT_TAMP2
 ((
uöt32_t
)0x00040000)

	)

760 
	#IS_RTC_CONFIG_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFF0FFBË=(uöt32_t)RESET))

	)

761 
	#IS_RTC_GET_IT
(
IT
Ë(((ITË=
RTC_IT_TS
Ë|| ((ITË=
RTC_IT_WUT
Ë|| \

	)

762 ((
IT
Ë=
RTC_IT_ALRB
Ë|| ((ITË=
RTC_IT_ALRA
) || \

763 ((
IT
Ë=
RTC_IT_TAMP1
Ë|| ((ITË=
RTC_IT_TAMP2
))

764 
	#IS_RTC_CLEAR_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFF90FFFË=(uöt32_t)RESET))

	)

773 
	#RTC_DigôÆCÆibC⁄fig
 
RTC_Cﬂr£CÆibC⁄fig


	)

774 
	#RTC_DigôÆCÆibCmd
 
RTC_Cﬂr£CÆibCmd


	)

788 
Eº‹Sètus
 
RTC_DeInô
();

791 
Eº‹Sètus
 
RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

792 
RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

793 
RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

794 
Eº‹Sètus
 
RTC_E¡îInôMode
();

795 
RTC_ExôInôMode
();

796 
Eº‹Sètus
 
RTC_WaôF‹Synchro
();

797 
Eº‹Sètus
 
RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

798 
RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

801 
Eº‹Sètus
 
RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

802 
RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

803 
RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

804 
uöt32_t
 
RTC_GëSubSec⁄d
();

805 
Eº‹Sètus
 
RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

806 
RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

807 
RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

810 
RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

811 
RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

812 
RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

813 
Eº‹Sètus
 
RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

814 
RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
);

815 
uöt32_t
 
RTC_GëAœrmSubSec⁄d
(uöt32_à
RTC_Aœrm
);

818 
RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
);

819 
RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
);

820 
uöt32_t
 
RTC_GëWakeUpCou¡î
();

821 
Eº‹Sètus
 
RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

824 
RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
);

825 
uöt32_t
 
RTC_GëSt‹eO≥øti⁄
();

828 
RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
);

831 
Eº‹Sètus
 
RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
);

832 
Eº‹Sètus
 
RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

833 
RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

834 
RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
);

835 
Eº‹Sètus
 
RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

836 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

837 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
);

840 
RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

841 
RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

842 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
);

843 
uöt32_t
 
RTC_GëTimeSèmpSubSec⁄d
();

846 
RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
);

847 
RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

848 
RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
);

849 
RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
);

850 
RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
);

851 
RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

852 
RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

855 
RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
);

856 
uöt32_t
 
RTC_RódBackupRegi°î
(uöt32_à
RTC_BKP_DR
);

860 
RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
);

861 
RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
);

862 
RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
);

865 
Eº‹Sètus
 
RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
);

868 
RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

869 
FœgSètus
 
RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
);

870 
RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
);

871 
ITSètus
 
RTC_GëITSètus
(
uöt32_t
 
RTC_IT
);

872 
RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
);

874 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h

30 #i‚de‡
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
) || \

48 
deföed
 (
STM32F401xx
Ë|| deföed (
STM32F411xE
Ë|| deföed (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
) || \

49 
deföed
 (
STM32F413_423xx
)

58 
uöt32_t
 
SAI_AudioMode
;

61 
uöt32_t
 
SAI_PrŸocﬁ
;

64 
uöt32_t
 
SAI_D©aSize
;

68 
uöt32_t
 
SAI_Fú°Bô
;

72 
uöt32_t
 
SAI_ClockSåobög
;

75 
uöt32_t
 
SAI_Synchro
;

78 
uöt32_t
 
SAI_SynchroExt
;

84 
uöt32_t
 
SAI_OUTDRIV
;

89 
uöt32_t
 
SAI_NoDividî
;

92 
uöt32_t
 
SAI_Ma°îDividî
;

96 
uöt32_t
 
SAI_FIFOThªshﬁd
;

98 }
	tSAI_InôTy≥Def
;

107 
uöt32_t
 
SAI_FømeLígth
;

115 
uöt32_t
 
SAI_A˘iveFømeLígth
;

121 
uöt32_t
 
SAI_FSDeföôi⁄
;

125 
uöt32_t
 
SAI_FSPﬁ¨ôy
;

129 
uöt32_t
 
SAI_FSOff£t
;

133 }
	tSAI_FømeInôTy≥Def
;

141 
uöt32_t
 
SAI_Fú°BôOff£t
;

145 
uöt32_t
 
SAI_SlŸSize
;

149 
uöt32_t
 
SAI_SlŸNumbî
;

153 
uöt32_t
 
SAI_SlŸA˘ive
;

156 }
	tSAI_SlŸInôTy≥Def
;

164 #i‡
deföed
(
STM32F446xx
)

165 
	#IS_SAI_PERIPH
(
PERIPH
Ë(((PERIPHË=
SAI1
Ë|| ((PERIPHË=
SAI2
))

	)

167 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
Ë(((PERIPHË=
SAI1_Block_A
Ë|| \

	)

168 ((
PERIPH
Ë=
SAI1_Block_B
) || \

169 ((
PERIPH
Ë=
SAI2_Block_A
) || \

170 ((
PERIPH
Ë=
SAI2_Block_B
))

173 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
Ë|| deföed (
STM32F401xx
Ë|| deföed (
STM32F411xE
Ë|| deföed(
STM32F413_423xx
Ë|| deföed (
STM32F469_479xx
)

175 
	#IS_SAI_PERIPH
(
PERIPH
Ë((PERIPHË=
SAI1
)

	)

177 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
Ë(((PERIPHË=
SAI1_Block_A
Ë|| \

	)

178 ((
PERIPH
Ë=
SAI1_Block_B
))

184 
	#SAI_Mode_Ma°îTx
 ((
uöt32_t
)0x00000000)

	)

185 
	#SAI_Mode_Ma°îRx
 ((
uöt32_t
)0x00000001)

	)

186 
	#SAI_Mode_SœveTx
 ((
uöt32_t
)0x00000002)

	)

187 
	#SAI_Mode_SœveRx
 ((
uöt32_t
)0x00000003)

	)

188 
	#IS_SAI_BLOCK_MODE
(
MODE
Ë(((MODEË=
SAI_Mode_Ma°îTx
Ë|| \

	)

189 ((
MODE
Ë=
SAI_Mode_Ma°îRx
) || \

190 ((
MODE
Ë=
SAI_Mode_SœveTx
) || \

191 ((
MODE
Ë=
SAI_Mode_SœveRx
))

200 
	#SAI_Fªe_PrŸocﬁ
 ((
uöt32_t
)0x00000000)

	)

201 
	#SAI_SPDIF_PrŸocﬁ
 ((
uöt32_t
)
SAI_xCR1_PRTCFG_0
)

	)

202 
	#SAI_AC97_PrŸocﬁ
 ((
uöt32_t
)
SAI_xCR1_PRTCFG_1
)

	)

203 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
Ë(((PROTOCOLË=
SAI_Fªe_PrŸocﬁ
Ë|| \

	)

204 ((
PROTOCOL
Ë=
SAI_SPDIF_PrŸocﬁ
) || \

205 ((
PROTOCOL
Ë=
SAI_AC97_PrŸocﬁ
))

214 
	#SAI_D©aSize_8b
 ((
uöt32_t
)0x00000040)

	)

215 
	#SAI_D©aSize_10b
 ((
uöt32_t
)0x00000060)

	)

216 
	#SAI_D©aSize_16b
 ((
uöt32_t
)0x00000080)

	)

217 
	#SAI_D©aSize_20b
 ((
uöt32_t
)0x000000A0)

	)

218 
	#SAI_D©aSize_24b
 ((
uöt32_t
)0x000000C0)

	)

219 
	#SAI_D©aSize_32b
 ((
uöt32_t
)0x000000E0)

	)

220 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SAI_D©aSize_8b
Ë|| \

	)

221 ((
DATASIZE
Ë=
SAI_D©aSize_10b
) || \

222 ((
DATASIZE
Ë=
SAI_D©aSize_16b
) || \

223 ((
DATASIZE
Ë=
SAI_D©aSize_20b
) || \

224 ((
DATASIZE
Ë=
SAI_D©aSize_24b
) || \

225 ((
DATASIZE
Ë=
SAI_D©aSize_32b
))

234 
	#SAI_Fú°Bô_MSB
 ((
uöt32_t
)0x00000000)

	)

235 
	#SAI_Fú°Bô_LSB
 ((
uöt32_t
)
SAI_xCR1_LSBFIRST
)

	)

236 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
Ë(((BITË=
SAI_Fú°Bô_MSB
Ë|| \

	)

237 ((
BIT
Ë=
SAI_Fú°Bô_LSB
))

246 
	#SAI_ClockSåobög_FÆlögEdge
 ((
uöt32_t
)0x00000000)

	)

247 
	#SAI_ClockSåobög_RisögEdge
 ((
uöt32_t
)
SAI_xCR1_CKSTR
)

	)

248 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
Ë(((CLOCKË=
SAI_ClockSåobög_FÆlögEdge
Ë|| \

	)

249 ((
CLOCK
Ë=
SAI_ClockSåobög_RisögEdge
))

258 
	#SAI_Asynchr⁄ous
 ((
uöt32_t
)0x00000000)

	)

259 
	#SAI_Synchr⁄ous
 ((
uöt32_t
)
SAI_xCR1_SYNCEN_0
)

	)

260 
	#SAI_Synchr⁄ous_Ext
 ((
uöt32_t
)
SAI_xCR1_SYNCEN_1
)

	)

261 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
Ë(((SYNCHROË=
SAI_Synchr⁄ous
Ë|| \

	)

262 ((
SYNCHRO
Ë=
SAI_Asynchr⁄ous
) || \

263 ((
SYNCHRO
Ë=
SAI_Synchr⁄ous_Ext
))

271 
	#SAI_SyncExt_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

272 
	#SAI_SyncExt_OutBlockA_E«bÀ
 ((
uöt32_t
)
SAI_GCR_SYNCOUT_0
)

	)

273 
	#SAI_SyncExt_OutBlockB_E«bÀ
 ((
uöt32_t
)
SAI_GCR_SYNCOUT_1
)

	)

274 
	#IS_SAI_BLOCK_SYNCEXT
(
SYNCHRO
Ë(((SYNCHROË=
SAI_SyncExt_DißbÀ
Ë|| \

	)

275 ((
SYNCHRO
Ë=
SAI_SyncExt_OutBlockA_E«bÀ
)|| \

276 ((
SYNCHRO
Ë=
SAI_SyncExt_OutBlockB_E«bÀ
))

285 
	#SAI_OuçutDrive_DißbÀd
 ((
uöt32_t
)0x00000000)

	)

286 
	#SAI_OuçutDrive_E«bÀd
 ((
uöt32_t
)
SAI_xCR1_OUTDRIV
)

	)

287 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
Ë(((DRIVEË=
SAI_OuçutDrive_DißbÀd
Ë|| \

	)

288 ((
DRIVE
Ë=
SAI_OuçutDrive_E«bÀd
))

299 
	#SAI_Ma°îDividî_E«bÀd
 ((
uöt32_t
)0x00000000)

	)

300 
	#SAI_Ma°îDividî_DißbÀd
 ((
uöt32_t
)
SAI_xCR1_NODIV
)

	)

301 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
Ë(((NODIVIDERË=
SAI_Ma°îDividî_E«bÀd
Ë|| \

	)

302 ((
NODIVIDER
Ë=
SAI_Ma°îDividî_DißbÀd
))

311 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
Ë((DIVIDERË<15)

	)

320 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
Ë((8 <(LENGTH)Ë&& ((LENGTHË<256))

	)

329 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
Ë((1 <(LENGTH)Ë&& ((LENGTHË<128))

	)

339 
	#SAI_FS_SèπFøme
 ((
uöt32_t
)0x00000000)

	)

340 
	#I2S_FS_Ch™√lIdítifiˇti⁄
 ((
uöt32_t
)
SAI_xFRCR_FSDEF
)

	)

341 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
Ë(((DEFINITIONË=
SAI_FS_SèπFøme
Ë|| \

	)

342 ((
DEFINITION
Ë=
I2S_FS_Ch™√lIdítifiˇti⁄
))

351 
	#SAI_FS_A˘iveLow
 ((
uöt32_t
)0x00000000)

	)

352 
	#SAI_FS_A˘iveHigh
 ((
uöt32_t
)
SAI_xFRCR_FSPO
)

	)

353 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
Ë(((POLARITYË=
SAI_FS_A˘iveLow
Ë|| \

	)

354 ((
POLARITY
Ë=
SAI_FS_A˘iveHigh
))

363 
	#SAI_FS_Fú°Bô
 ((
uöt32_t
)0x00000000)

	)

364 
	#SAI_FS_Bef‹eFú°Bô
 ((
uöt32_t
)
SAI_xFRCR_FSOFF
)

	)

365 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
Ë(((OFFSETË=
SAI_FS_Fú°Bô
Ë|| \

	)

366 ((
OFFSET
Ë=
SAI_FS_Bef‹eFú°Bô
))

374 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
Ë((OFFSETË<24)

	)

383 
	#SAI_SlŸSize_D©aSize
 ((
uöt32_t
)0x00000000)

	)

384 
	#SAI_SlŸSize_16b
 ((
uöt32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

385 
	#SAI_SlŸSize_32b
 ((
uöt32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

386 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
Ë(((SIZEË=
SAI_SlŸSize_D©aSize
Ë|| \

	)

387 ((
SIZE
Ë=
SAI_SlŸSize_16b
) || \

388 ((
SIZE
Ë=
SAI_SlŸSize_32b
))

397 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
Ë((1 <(NUMBER)Ë&& ((NUMBERË<16))

	)

406 
	#SAI_SlŸ_NŸA˘ive
 ((
uöt32_t
)0x00000000)

	)

407 
	#SAI_SlŸA˘ive_0
 ((
uöt32_t
)0x00010000)

	)

408 
	#SAI_SlŸA˘ive_1
 ((
uöt32_t
)0x00020000)

	)

409 
	#SAI_SlŸA˘ive_2
 ((
uöt32_t
)0x00040000)

	)

410 
	#SAI_SlŸA˘ive_3
 ((
uöt32_t
)0x00080000)

	)

411 
	#SAI_SlŸA˘ive_4
 ((
uöt32_t
)0x00100000)

	)

412 
	#SAI_SlŸA˘ive_5
 ((
uöt32_t
)0x00200000)

	)

413 
	#SAI_SlŸA˘ive_6
 ((
uöt32_t
)0x00400000)

	)

414 
	#SAI_SlŸA˘ive_7
 ((
uöt32_t
)0x00800000)

	)

415 
	#SAI_SlŸA˘ive_8
 ((
uöt32_t
)0x01000000)

	)

416 
	#SAI_SlŸA˘ive_9
 ((
uöt32_t
)0x02000000)

	)

417 
	#SAI_SlŸA˘ive_10
 ((
uöt32_t
)0x04000000)

	)

418 
	#SAI_SlŸA˘ive_11
 ((
uöt32_t
)0x08000000)

	)

419 
	#SAI_SlŸA˘ive_12
 ((
uöt32_t
)0x10000000)

	)

420 
	#SAI_SlŸA˘ive_13
 ((
uöt32_t
)0x20000000)

	)

421 
	#SAI_SlŸA˘ive_14
 ((
uöt32_t
)0x40000000)

	)

422 
	#SAI_SlŸA˘ive_15
 ((
uöt32_t
)0x80000000)

	)

423 
	#SAI_SlŸA˘ive_ALL
 ((
uöt32_t
)0xFFFF0000)

	)

425 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
Ë((ACTIVEË!0)

	)

435 
	#SAI_M⁄oMode
 ((
uöt32_t
)
SAI_xCR1_MONO
)

	)

436 
	#SAI_SåeoMode
 ((
uöt32_t
)0x00000000)

	)

437 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
Ë(((MODEË=
SAI_M⁄oMode
Ë||\

	)

438 ((
MODE
Ë=
SAI_SåeoMode
))

447 
	#SAI_Ouçut_NŸRñó£d
 ((
uöt32_t
)0x00000000)

	)

448 
	#SAI_Ouçut_Rñó£d
 ((
uöt32_t
)
SAI_xCR2_TRIS
)

	)

449 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
Ë(((STATEË=
SAI_Ouçut_NŸRñó£d
Ë||\

	)

450 ((
STATE
Ë=
SAI_Ouçut_Rñó£d
))

459 
	#SAI_Thªshﬁd_FIFOEm±y
 ((
uöt32_t
)0x00000000)

	)

460 
	#SAI_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000001)

	)

461 
	#SAI_FIFOThªshﬁd_HÆfFuŒ
 ((
uöt32_t
)0x00000002)

	)

462 
	#SAI_FIFOThªshﬁd_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000003)

	)

463 
	#SAI_FIFOThªshﬁd_FuŒ
 ((
uöt32_t
)0x00000004)

	)

464 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
Ë(((THRESHOLDË=
SAI_Thªshﬁd_FIFOEm±y
Ë|| \

	)

465 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_1Qu¨ãrFuŒ
) || \

466 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_HÆfFuŒ
) || \

467 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_3Qu¨ãrsFuŒ
) || \

468 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_FuŒ
))

477 
	#SAI_NoCom∑ndög
 ((
uöt32_t
)0x00000000)

	)

478 
	#SAI_ULaw_1CPL_Com∑ndög
 ((
uöt32_t
)0x00008000)

	)

479 
	#SAI_ALaw_1CPL_Com∑ndög
 ((
uöt32_t
)0x0000C000)

	)

480 
	#SAI_ULaw_2CPL_Com∑ndög
 ((
uöt32_t
)0x0000A000)

	)

481 
	#SAI_ALaw_2CPL_Com∑ndög
 ((
uöt32_t
)0x0000E000)

	)

482 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
Ë(((MODEË=
SAI_NoCom∑ndög
Ë|| \

	)

483 ((
MODE
Ë=
SAI_ULaw_1CPL_Com∑ndög
) || \

484 ((
MODE
Ë=
SAI_ALaw_1CPL_Com∑ndög
) || \

485 ((
MODE
Ë=
SAI_ULaw_2CPL_Com∑ndög
) || \

486 ((
MODE
Ë=
SAI_ALaw_2CPL_Com∑ndög
))

495 
	#SAI_ZîoVÆue
 ((
uöt32_t
)0x00000000)

	)

496 
	#SAI_La°SítVÆue
 ((
uöt32_t
)
SAI_xCR2_MUTEVAL
)

	)

497 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
Ë(((VALUEË=
SAI_ZîoVÆue
Ë|| \

	)

498 ((
VALUE
Ë=
SAI_La°SítVÆue
))

507 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
Ë((COUNTERË<63)

	)

517 
	#SAI_IT_OVRUDR
 ((
uöt32_t
)
SAI_xIMR_OVRUDRIE
)

	)

518 
	#SAI_IT_MUTEDET
 ((
uöt32_t
)
SAI_xIMR_MUTEDETIE
)

	)

519 
	#SAI_IT_WCKCFG
 ((
uöt32_t
)
SAI_xIMR_WCKCFGIE
)

	)

520 
	#SAI_IT_FREQ
 ((
uöt32_t
)
SAI_xIMR_FREQIE
)

	)

521 
	#SAI_IT_CNRDY
 ((
uöt32_t
)
SAI_xIMR_CNRDYIE
)

	)

522 
	#SAI_IT_AFSDET
 ((
uöt32_t
)
SAI_xIMR_AFSDETIE
)

	)

523 
	#SAI_IT_LFSDET
 ((
uöt32_t
)
SAI_xIMR_LFSDETIE
)

	)

525 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
Ë(((ITË=
SAI_IT_OVRUDR
Ë|| \

	)

526 ((
IT
Ë=
SAI_IT_MUTEDET
) || \

527 ((
IT
Ë=
SAI_IT_WCKCFG
) || \

528 ((
IT
Ë=
SAI_IT_FREQ
) || \

529 ((
IT
Ë=
SAI_IT_CNRDY
) || \

530 ((
IT
Ë=
SAI_IT_AFSDET
) || \

531 ((
IT
Ë=
SAI_IT_LFSDET
))

540 
	#SAI_FLAG_OVRUDR
 ((
uöt32_t
)
SAI_xSR_OVRUDR
)

	)

541 
	#SAI_FLAG_MUTEDET
 ((
uöt32_t
)
SAI_xSR_MUTEDET
)

	)

542 
	#SAI_FLAG_WCKCFG
 ((
uöt32_t
)
SAI_xSR_WCKCFG
)

	)

543 
	#SAI_FLAG_FREQ
 ((
uöt32_t
)
SAI_xSR_FREQ
)

	)

544 
	#SAI_FLAG_CNRDY
 ((
uöt32_t
)
SAI_xSR_CNRDY
)

	)

545 
	#SAI_FLAG_AFSDET
 ((
uöt32_t
)
SAI_xSR_AFSDET
)

	)

546 
	#SAI_FLAG_LFSDET
 ((
uöt32_t
)
SAI_xSR_LFSDET
)

	)

548 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
Ë(((FLAGË=
SAI_FLAG_OVRUDR
Ë|| \

	)

549 ((
FLAG
Ë=
SAI_FLAG_MUTEDET
) || \

550 ((
FLAG
Ë=
SAI_FLAG_WCKCFG
) || \

551 ((
FLAG
Ë=
SAI_FLAG_FREQ
) || \

552 ((
FLAG
Ë=
SAI_FLAG_CNRDY
) || \

553 ((
FLAG
Ë=
SAI_FLAG_AFSDET
) || \

554 ((
FLAG
Ë=
SAI_FLAG_LFSDET
))

556 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SAI_FLAG_OVRUDR
Ë|| \

	)

557 ((
FLAG
Ë=
SAI_FLAG_MUTEDET
) || \

558 ((
FLAG
Ë=
SAI_FLAG_WCKCFG
) || \

559 ((
FLAG
Ë=
SAI_FLAG_FREQ
) || \

560 ((
FLAG
Ë=
SAI_FLAG_CNRDY
) || \

561 ((
FLAG
Ë=
SAI_FLAG_AFSDET
) || \

562 ((
FLAG
Ë=
SAI_FLAG_LFSDET
))

570 
	#SAI_FIFOSètus_Em±y
 ((
uöt32_t
)0x00000000)

	)

571 
	#SAI_FIFOSètus_Less1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00010000)

	)

572 
	#SAI_FIFOSètus_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00020000)

	)

573 
	#SAI_FIFOSètus_HÆfFuŒ
 ((
uöt32_t
)0x00030000)

	)

574 
	#SAI_FIFOSètus_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00040000)

	)

575 
	#SAI_FIFOSètus_FuŒ
 ((
uöt32_t
)0x00050000)

	)

577 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
Ë(((STATUSË=
SAI_FIFOSètus_Less1Qu¨ãrFuŒ
 ) || \

	)

578 ((
STATUS
Ë=
SAI_FIFOSètus_HÆfFuŒ
) || \

579 ((
STATUS
Ë=
SAI_FIFOSètus_1Qu¨ãrFuŒ
) || \

580 ((
STATUS
Ë=
SAI_FIFOSètus_3Qu¨ãrsFuŒ
) || \

581 ((
STATUS
Ë=
SAI_FIFOSètus_FuŒ
) || \

582 ((
STATUS
Ë=
SAI_FIFOSètus_Em±y
))

596 
SAI_DeInô
(
SAI_Ty≥Def
* 
SAIx
);

599 
SAI_Inô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_InôTy≥Def
* 
SAI_InôSåu˘
);

600 
SAI_FømeInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
);

601 
SAI_SlŸInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
);

602 
SAI_Såu˘Inô
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
);

603 
SAI_FømeSåu˘Inô
(
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
);

604 
SAI_SlŸSåu˘Inô
(
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
);

606 
SAI_Cmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

607 
SAI_M⁄oModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_M⁄o_SåeoMode
);

608 
SAI_TRISèãC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_TRISèã
);

609 
SAI_Com∑ndögModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_Com∑ndögMode
);

610 
SAI_MuãModeCmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

611 
SAI_MuãVÆueC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãVÆue
);

612 
SAI_MuãFømeCou¡îC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãCou¡î
);

613 
SAI_FlushFIFO
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

614 #i‡
deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
) || \

615 
deföed
(
STM32F469_479xx
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

616 
SAI_BlockSynchroC⁄fig
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
, 
SAI_Ty≥Def
* 
SAIx
);

619 
SAI_SídD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
D©a
);

620 
uöt32_t
 
SAI_Re˚iveD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

623 
SAI_DMACmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

626 
SAI_ITC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

627 
FœgSètus
 
SAI_GëFœgSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
);

628 
SAI_CÀ¨Fœg
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
);

629 
ITSètus
 
SAI_GëITSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
);

630 
SAI_CÀ¨ITPídögBô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
);

631 
Fun˘i⁄ÆSèã
 
SAI_GëCmdSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

632 
uöt32_t
 
SAI_GëFIFOSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

643 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h

30 #i‚de‡
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

52 
uöt32_t
 
SDIO_ClockEdge
;

55 
uöt32_t
 
SDIO_ClockBy∑ss
;

59 
uöt32_t
 
SDIO_ClockPowîSave
;

63 
uöt32_t
 
SDIO_BusWide
;

66 
uöt32_t
 
SDIO_H¨dw¨eFlowC⁄åﬁ
;

69 
uöt8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InôTy≥Def
;

76 
uöt32_t
 
SDIO_Argumít
;

81 
uöt32_t
 
SDIO_CmdIndex
;

83 
uöt32_t
 
SDIO_Re•⁄£
;

86 
uöt32_t
 
SDIO_Waô
;

89 
uöt32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInôTy≥Def
;

96 
uöt32_t
 
SDIO_D©aTimeOut
;

98 
uöt32_t
 
SDIO_D©aLígth
;

100 
uöt32_t
 
SDIO_D©aBlockSize
;

103 
uöt32_t
 
SDIO_Tøns„rDú
;

107 
uöt32_t
 
SDIO_Tøns„rMode
;

110 
uöt32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_D©aInôTy≥Def
;

126 
	#SDIO_ClockEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_FÆlög
 ((
uöt32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
Ë(((EDGEË=
SDIO_ClockEdge_Risög
Ë|| \

	)

129 ((
EDGE
Ë=
SDIO_ClockEdge_FÆlög
))

138 
	#SDIO_ClockBy∑ss_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

139 
	#SDIO_ClockBy∑ss_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
Ë(((BYPASSË=
SDIO_ClockBy∑ss_DißbÀ
Ë|| \

	)

141 ((
BYPASS
Ë=
SDIO_ClockBy∑ss_E«bÀ
))

150 
	#SDIO_ClockPowîSave_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowîSave_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
Ë(((SAVEË=
SDIO_ClockPowîSave_DißbÀ
Ë|| \

	)

153 ((
SAVE
Ë=
SDIO_ClockPowîSave_E«bÀ
))

162 
	#SDIO_BusWide_1b
 ((
uöt32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
uöt32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
uöt32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
Ë(((WIDEË=
SDIO_BusWide_1b
Ë|| ((WIDEË=
SDIO_BusWide_4b
Ë|| \

	)

166 ((
WIDE
Ë=
SDIO_BusWide_8b
))

176 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

177 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
Ë(((CONTROLË=
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
Ë|| \

	)

179 ((
CONTROL
Ë=
SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
))

188 
	#SDIO_PowîSèã_OFF
 ((
uöt32_t
)0x00000000)

	)

189 
	#SDIO_PowîSèã_ON
 ((
uöt32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
Ë(((STATEË=
SDIO_PowîSèã_OFF
Ë|| ((STATEË=
SDIO_PowîSèã_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
uöt32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
uöt32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
uöt32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
uöt32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
uöt32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
uöt32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF000000Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
Ë((INDEXË< 0x40)

	)

242 
	#SDIO_Re•⁄£_No
 ((
uöt32_t
)0x00000000)

	)

243 
	#SDIO_Re•⁄£_Sh‹t
 ((
uöt32_t
)0x00000040)

	)

244 
	#SDIO_Re•⁄£_L⁄g
 ((
uöt32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
Ë(((RESPONSEË=
SDIO_Re•⁄£_No
Ë|| \

	)

246 ((
RESPONSE
Ë=
SDIO_Re•⁄£_Sh‹t
) || \

247 ((
RESPONSE
Ë=
SDIO_Re•⁄£_L⁄g
))

256 
	#SDIO_Waô_No
 ((
uöt32_t
)0x00000000Ë

	)

257 
	#SDIO_Waô_IT
 ((
uöt32_t
)0x00000100Ë

	)

258 
	#SDIO_Waô_Píd
 ((
uöt32_t
)0x00000200Ë

	)

259 
	#IS_SDIO_WAIT
(
WAIT
Ë(((WAITË=
SDIO_Waô_No
Ë|| ((WAITË=
SDIO_Waô_IT
Ë|| \

	)

260 ((
WAIT
Ë=
SDIO_Waô_Píd
))

269 
	#SDIO_CPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
Ë(((CPSMË=
SDIO_CPSM_E«bÀ
Ë|| ((CPSMË=
SDIO_CPSM_DißbÀ
))

	)

280 
	#SDIO_RESP1
 ((
uöt32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
uöt32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
uöt32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
uöt32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
Ë(((RESPË=
SDIO_RESP1
Ë|| ((RESPË=
SDIO_RESP2
Ë|| \

	)

285 ((
RESP
Ë=
SDIO_RESP3
Ë|| ((RESPË=
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
Ë((LENGTHË<0x01FFFFFF)

	)

303 
	#SDIO_D©aBlockSize_1b
 ((
uöt32_t
)0x00000000)

	)

304 
	#SDIO_D©aBlockSize_2b
 ((
uöt32_t
)0x00000010)

	)

305 
	#SDIO_D©aBlockSize_4b
 ((
uöt32_t
)0x00000020)

	)

306 
	#SDIO_D©aBlockSize_8b
 ((
uöt32_t
)0x00000030)

	)

307 
	#SDIO_D©aBlockSize_16b
 ((
uöt32_t
)0x00000040)

	)

308 
	#SDIO_D©aBlockSize_32b
 ((
uöt32_t
)0x00000050)

	)

309 
	#SDIO_D©aBlockSize_64b
 ((
uöt32_t
)0x00000060)

	)

310 
	#SDIO_D©aBlockSize_128b
 ((
uöt32_t
)0x00000070)

	)

311 
	#SDIO_D©aBlockSize_256b
 ((
uöt32_t
)0x00000080)

	)

312 
	#SDIO_D©aBlockSize_512b
 ((
uöt32_t
)0x00000090)

	)

313 
	#SDIO_D©aBlockSize_1024b
 ((
uöt32_t
)0x000000A0)

	)

314 
	#SDIO_D©aBlockSize_2048b
 ((
uöt32_t
)0x000000B0)

	)

315 
	#SDIO_D©aBlockSize_4096b
 ((
uöt32_t
)0x000000C0)

	)

316 
	#SDIO_D©aBlockSize_8192b
 ((
uöt32_t
)0x000000D0)

	)

317 
	#SDIO_D©aBlockSize_16384b
 ((
uöt32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
Ë(((SIZEË=
SDIO_D©aBlockSize_1b
Ë|| \

	)

319 ((
SIZE
Ë=
SDIO_D©aBlockSize_2b
) || \

320 ((
SIZE
Ë=
SDIO_D©aBlockSize_4b
) || \

321 ((
SIZE
Ë=
SDIO_D©aBlockSize_8b
) || \

322 ((
SIZE
Ë=
SDIO_D©aBlockSize_16b
) || \

323 ((
SIZE
Ë=
SDIO_D©aBlockSize_32b
) || \

324 ((
SIZE
Ë=
SDIO_D©aBlockSize_64b
) || \

325 ((
SIZE
Ë=
SDIO_D©aBlockSize_128b
) || \

326 ((
SIZE
Ë=
SDIO_D©aBlockSize_256b
) || \

327 ((
SIZE
Ë=
SDIO_D©aBlockSize_512b
) || \

328 ((
SIZE
Ë=
SDIO_D©aBlockSize_1024b
) || \

329 ((
SIZE
Ë=
SDIO_D©aBlockSize_2048b
) || \

330 ((
SIZE
Ë=
SDIO_D©aBlockSize_4096b
) || \

331 ((
SIZE
Ë=
SDIO_D©aBlockSize_8192b
) || \

332 ((
SIZE
Ë=
SDIO_D©aBlockSize_16384b
))

341 
	#SDIO_Tøns„rDú_ToC¨d
 ((
uöt32_t
)0x00000000)

	)

342 
	#SDIO_Tøns„rDú_ToSDIO
 ((
uöt32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
Ë(((DIRË=
SDIO_Tøns„rDú_ToC¨d
Ë|| \

	)

344 ((
DIR
Ë=
SDIO_Tøns„rDú_ToSDIO
))

353 
	#SDIO_Tøns„rMode_Block
 ((
uöt32_t
)0x00000000)

	)

354 
	#SDIO_Tøns„rMode_Såóm
 ((
uöt32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
Ë(((MODEË=
SDIO_Tøns„rMode_Såóm
Ë|| \

	)

356 ((
MODE
Ë=
SDIO_Tøns„rMode_Block
))

365 
	#SDIO_DPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_E«bÀ
 ((
uöt32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
Ë(((DPSMË=
SDIO_DPSM_E«bÀ
Ë|| ((DPSMË=
SDIO_DPSM_DißbÀ
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
uöt32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
uöt32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
uöt32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
uöt32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
uöt32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
uöt32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
Ë(((FLAGË=
SDIO_FLAG_CCRCFAIL
Ë|| \

	)

401 ((
FLAG
Ë=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
Ë=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
Ë=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
Ë=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
Ë=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
Ë=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
Ë=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
Ë=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
Ë=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
Ë=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
Ë=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
Ë=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
Ë=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
Ë=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
Ë=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
Ë=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
Ë=
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((FLAGË!(uöt32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
Ë(((ITË=
SDIO_IT_CCRCFAIL
Ë|| \

	)

428 ((
IT
Ë=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
Ë=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
Ë=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
Ë=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
Ë=
SDIO_IT_RXOVERR
) || \

433 ((
IT
Ë=
SDIO_IT_CMDREND
) || \

434 ((
IT
Ë=
SDIO_IT_CMDSENT
) || \

435 ((
IT
Ë=
SDIO_IT_DATAEND
) || \

436 ((
IT
Ë=
SDIO_IT_STBITERR
) || \

437 ((
IT
Ë=
SDIO_IT_DBCKEND
) || \

438 ((
IT
Ë=
SDIO_IT_CMDACT
) || \

439 ((
IT
Ë=
SDIO_IT_TXACT
) || \

440 ((
IT
Ë=
SDIO_IT_RXACT
) || \

441 ((
IT
Ë=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
Ë=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
Ë=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
Ë=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
Ë=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
Ë=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
Ë=
SDIO_IT_TXDAVL
) || \

448 ((
IT
Ë=
SDIO_IT_RXDAVL
) || \

449 ((
IT
Ë=
SDIO_IT_SDIOIT
) || \

450 ((
IT
Ë=
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

462 
	#SDIO_RódWaôMode_DATA2
 ((
uöt32_t
)0x00000000)

	)

463 
	#SDIO_RódWaôMode_CLK
 ((
uöt32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
Ë(((MODEË=
SDIO_RódWaôMode_CLK
Ë|| \

	)

465 ((
MODE
Ë=
SDIO_RódWaôMode_DATA2
))

477 
SDIO_DeInô
();

480 
SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

481 
SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

482 
SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

483 
SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
);

484 
uöt32_t
 
SDIO_GëPowîSèã
();

487 
SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
);

488 
SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
);

489 
uöt8_t
 
SDIO_GëComm™dRe•⁄£
();

490 
uöt32_t
 
SDIO_GëRe•⁄£
(uöt32_à
SDIO_RESP
);

493 
SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

494 
SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

495 
uöt32_t
 
SDIO_GëD©aCou¡î
();

496 
uöt32_t
 
SDIO_RódD©a
();

497 
SDIO_WrôeD©a
(
uöt32_t
 
D©a
);

498 
uöt32_t
 
SDIO_GëFIFOCou¡
();

501 
SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

502 
SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

503 
SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
);

504 
SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

505 
SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

508 
SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

509 
SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

510 
SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

516 
SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

517 
FœgSètus
 
SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
);

518 
SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
);

519 
ITSètus
 
SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
);

520 
SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
);

522 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spdifrx.h

30 #i‚de‡
__STM32F4xx_SPDIFRX_H


31 
	#__STM32F4xx_SPDIFRX_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

47 #i‡
deföed
(
STM32F446xx
)

54 
uöt32_t
 
SPDIFRX_I≈utSñe˘i⁄
;

57 
uöt32_t
 
SPDIFRX_Rërõs
;

60 
uöt32_t
 
SPDIFRX_WaôF‹A˘ivôy
;

63 
uöt32_t
 
SPDIFRX_Ch™√lSñe˘i⁄
;

66 
uöt32_t
 
SPDIFRX_D©aF‹m©
;

69 
uöt32_t
 
SPDIFRX_SãªoMode
;

71 }
	tSPDIFRX_InôTy≥Def
;

79 
	#IS_SPDIFRX_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPDIFRX
))

	)

84 
	#SPDIFRX_I≈ut_IN0
 ((
uöt32_t
)0x00000000)

	)

85 
	#SPDIFRX_I≈ut_IN1
 ((
uöt32_t
)0x00010000)

	)

86 
	#SPDIFRX_I≈ut_IN2
 ((
uöt32_t
)0x00020000)

	)

87 
	#SPDIFRX_I≈ut_IN3
 ((
uöt32_t
)0x00030000)

	)

88 
	#IS_SPDIFRX_INPUT_SELECT
(
INPUT
Ë(((INPUTË=
SPDIFRX_I≈ut_IN1
Ë|| \

	)

89 ((
INPUT
Ë=
SPDIFRX_I≈ut_IN2
) || \

90 ((
INPUT
Ë=
SPDIFRX_I≈ut_IN3
) || \

91 ((
INPUT
Ë=
SPDIFRX_I≈ut_IN0
))

99 
	#SPDIFRX_1MAX_RETRIES
 ((
uöt32_t
)0x00000000)

	)

100 
	#SPDIFRX_4MAX_RETRIES
 ((
uöt32_t
)0x00001000)

	)

101 
	#SPDIFRX_16MAX_RETRIES
 ((
uöt32_t
)0x00002000)

	)

102 
	#SPDIFRX_64MAX_RETRIES
 ((
uöt32_t
)0x00003000)

	)

103 
	#IS_SPDIFRX_MAX_RETRIES
(
RET
Ë(((RETË=
SPDIFRX_1MAX_RETRIES
Ë|| \

	)

104 ((
RET
Ë=
SPDIFRX_4MAX_RETRIES
) || \

105 ((
RET
Ë=
SPDIFRX_16MAX_RETRIES
) || \

106 ((
RET
Ë=
SPDIFRX_64MAX_RETRIES
))

114 
	#SPDIFRX_WaôF‹A˘ivôy_Off
 ((
uöt32_t
)0x00000000)

	)

115 
	#SPDIFRX_WaôF‹A˘ivôy_On
 ((
uöt32_t
)
SPDIFRX_CR_WFA
)

	)

116 
	#IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
VAL
Ë(((VALË=
SPDIFRX_WaôF‹A˘ivôy_On
Ë|| \

	)

117 ((
VAL
Ë=
SPDIFRX_WaôF‹A˘ivôy_Off
))

125 
	#SPDIFRX_Sñe˘_Ch™√l_A
 ((
uöt32_t
)0x00000000)

	)

126 
	#SPDIFRX_Sñe˘_Ch™√l_B
 ((
uöt32_t
)
SPDIFRX_CR_CHSEL
)

	)

127 
	#IS_SPDIFRX_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
SPDIFRX_Sñe˘_Ch™√l_A
Ë|| \

	)

128 ((
CHANNEL
Ë=
SPDIFRX_Sñe˘_Ch™√l_B
))

136 
	#SPDIFRX_LSB_D©aF‹m©
 ((
uöt32_t
)0x00000000)

	)

137 
	#SPDIFRX_MSB_D©aF‹m©
 ((
uöt32_t
)0x00000010)

	)

138 
	#SPDIFRX_32BITS_D©aF‹m©
 ((
uöt32_t
)0x00000020)

	)

139 
	#IS_SPDIFRX_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
SPDIFRX_LSB_D©aF‹m©
Ë|| \

	)

140 ((
FORMAT
Ë=
SPDIFRX_MSB_D©aF‹m©
) || \

141 ((
FORMAT
Ë=
SPDIFRX_32BITS_D©aF‹m©
))

149 
	#SPDIFRX_SãªoMode_DißbÀd
 ((
uöt32_t
)0x00000000)

	)

150 
	#SPDIFRX_SãªoMode_E«bÀd
 ((
uöt32_t
)
SPDIFRX_CR_RXSTEO
)

	)

151 
	#IS_STEREO_MODE
(
MODE
Ë(((MODEË=
SPDIFRX_SãªoMode_DißbÀd
Ë|| \

	)

152 ((
MODE
Ë=
SPDIFRX_SãªoMode_E«bÀd
))

160 
	#SPDIFRX_STATE_IDLE
 ((
uöt32_t
)0x00000000)

	)

161 
	#SPDIFRX_STATE_SYNC
 ((
uöt32_t
)0x00000001)

	)

162 
	#SPDIFRX_STATE_RCV
 ((
uöt32_t
)
SPDIFRX_CR_SPDIFEN
)

	)

163 
	#IS_SPDIFRX_STATE
(
STATE
Ë(((STATEË=
SPDIFRX_STATE_IDLE
Ë|| \

	)

164 ((
STATE
Ë=
SPDIFRX_STATE_SYNC
) || \

165 ((
STATE
Ë=
SPDIFRX_STATE_RCV
))

173 
	#SPDIFRX_IT_RXNE
 ((
uöt32_t
)
SPDIFRX_IMR_RXNEIE
)

	)

174 
	#SPDIFRX_IT_CSRNE
 ((
uöt32_t
)
SPDIFRX_IMR_CSRNEIE
)

	)

175 
	#SPDIFRX_IT_PERRIE
 ((
uöt32_t
)
SPDIFRX_IMR_PERRIE
)

	)

176 
	#SPDIFRX_IT_OVRIE
 ((
uöt32_t
)
SPDIFRX_IMR_OVRIE
)

	)

177 
	#SPDIFRX_IT_SBLKIE
 ((
uöt32_t
)
SPDIFRX_IMR_SBLKIE
)

	)

178 
	#SPDIFRX_IT_SYNCDIE
 ((
uöt32_t
)
SPDIFRX_IMR_SYNCDIE
)

	)

179 
	#SPDIFRX_IT_IFEIE
 ((
uöt32_t
)
SPDIFRX_IMR_IFEIE
 )

	)

180 
	#IS_SPDIFRX_CONFIG_IT
(
IT
Ë(((ITË=
SPDIFRX_IT_RXNE
Ë|| \

	)

181 ((
IT
Ë=
SPDIFRX_IT_CSRNE
) || \

182 ((
IT
Ë=
SPDIFRX_IT_PERRIE
) || \

183 ((
IT
Ë=
SPDIFRX_IT_OVRIE
) || \

184 ((
IT
Ë=
SPDIFRX_IT_SBLKIE
) || \

185 ((
IT
Ë=
SPDIFRX_IT_SYNCDIE
) || \

186 ((
IT
Ë=
SPDIFRX_IT_IFEIE
))

194 
	#SPDIFRX_FLAG_RXNE
 ((
uöt32_t
)
SPDIFRX_SR_RXNE
)

	)

195 
	#SPDIFRX_FLAG_CSRNE
 ((
uöt32_t
)
SPDIFRX_SR_CSRNE
)

	)

196 
	#SPDIFRX_FLAG_PERR
 ((
uöt32_t
)
SPDIFRX_SR_PERR
)

	)

197 
	#SPDIFRX_FLAG_OVR
 ((
uöt32_t
)
SPDIFRX_SR_OVR
)

	)

198 
	#SPDIFRX_FLAG_SBD
 ((
uöt32_t
)
SPDIFRX_SR_SBD
)

	)

199 
	#SPDIFRX_FLAG_SYNCD
 ((
uöt32_t
)
SPDIFRX_SR_SYNCD
)

	)

200 
	#SPDIFRX_FLAG_FERR
 ((
uöt32_t
)
SPDIFRX_SR_FERR
)

	)

201 
	#SPDIFRX_FLAG_SERR
 ((
uöt32_t
)
SPDIFRX_SR_SERR
)

	)

202 
	#SPDIFRX_FLAG_TERR
 ((
uöt32_t
)
SPDIFRX_SR_TERR
)

	)

203 
	#IS_SPDIFRX_FLAG
(
FLAG
Ë(((FLAGË=
SPDIFRX_FLAG_RXNE
Ë|| ((FLAGË=
SPDIFRX_FLAG_CSRNE
Ë|| \

	)

204 ((
FLAG
Ë=
SPDIFRX_FLAG_PERR
Ë|| ((FLAGË=
SPDIFRX_FLAG_OVR
) || \

205 ((
FLAG
Ë=
SPDIFRX_SR_SBD
Ë|| ((FLAGË=
SPDIFRX_SR_SYNCD
) || \

206 ((
FLAG
Ë=
SPDIFRX_SR_FERR
Ë|| ((FLAGË=
SPDIFRX_SR_SERR
) || \

207 ((
FLAG
Ë=
SPDIFRX_SR_TERR
))

208 
	#IS_SPDIFRX_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPDIFRX_FLAG_PERR
Ë|| ((FLAGË=
SPDIFRX_FLAG_OVR
Ë|| \

	)

209 ((
FLAG
Ë=
SPDIFRX_SR_SBD
Ë|| ((FLAGË=
SPDIFRX_SR_SYNCD
))

222 
SPDIFRX_DeInô
();

225 
SPDIFRX_Inô
(
SPDIFRX_InôTy≥Def
* 
SPDIFRX_InôSåu˘
);

226 
SPDIFRX_Såu˘Inô
(
SPDIFRX_InôTy≥Def
* 
SPDIFRX_InôSåu˘
);

227 
SPDIFRX_Cmd
(
uöt32_t
 
SPDIFRX_Sèã
);

228 
SPDIFRX_SëPªambÀTy≥Bô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

229 
SPDIFRX_SëU£rD©aCh™√lSètusBôs
(
Fun˘i⁄ÆSèã
 
NewSèã
);

230 
SPDIFRX_SëVÆidôyBô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

231 
SPDIFRX_SëP¨ôyBô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

234 
uöt32_t
 
SPDIFRX_Re˚iveD©a
();

237 
SPDIFRX_RxDMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

238 
SPDIFRX_CbDMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

241 
SPDIFRX_ITC⁄fig
(
uöt32_t
 
SPDIFRX_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

242 
FœgSètus
 
SPDIFRX_GëFœgSètus
(
uöt32_t
 
SPDIFRX_FLAG
);

243 
SPDIFRX_CÀ¨Fœg
(
uöt32_t
 
SPDIFRX_FLAG
);

244 
ITSètus
 
SPDIFRX_GëITSètus
(
uöt32_t
 
SPDIFRX_IT
);

245 
SPDIFRX_CÀ¨ITPídögBô
(
uöt32_t
 
SPDIFRX_IT
);

256 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h

30 #i‚de‡
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt16_t
 
SPI_Dúe˘i⁄
;

59 
uöt16_t
 
SPI_Mode
;

62 
uöt16_t
 
SPI_D©aSize
;

65 
uöt16_t
 
SPI_CPOL
;

68 
uöt16_t
 
SPI_CPHA
;

71 
uöt16_t
 
SPI_NSS
;

75 
uöt16_t
 
SPI_BaudR©ePªsˇÀr
;

81 
uöt16_t
 
SPI_Fú°Bô
;

84 
uöt16_t
 
SPI_CRCPﬁynomül
;

85 }
	tSPI_InôTy≥Def
;

94 
uöt16_t
 
I2S_Mode
;

97 
uöt16_t
 
I2S_Sènd¨d
;

100 
uöt16_t
 
I2S_D©aF‹m©
;

103 
uöt16_t
 
I2S_MCLKOuçut
;

106 
uöt32_t
 
I2S_AudioFªq
;

109 
uöt16_t
 
I2S_CPOL
;

111 }
	tI2S_InôTy≥Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI1
Ë|| \

	)

120 ((
PERIPH
Ë=
SPI2
) || \

121 ((
PERIPH
Ë=
SPI3
) || \

122 ((
PERIPH
Ë=
SPI4
) || \

123 ((
PERIPH
Ë=
SPI5
) || \

124 ((
PERIPH
Ë=
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI1
Ë|| \

	)

127 ((
PERIPH
Ë=
SPI2
) || \

128 ((
PERIPH
Ë=
SPI3
) || \

129 ((
PERIPH
Ë=
SPI4
) || \

130 ((
PERIPH
Ë=
SPI5
) || \

131 ((
PERIPH
Ë=
SPI6
) || \

132 ((
PERIPH
Ë=
I2S2ext
) || \

133 ((
PERIPH
Ë=
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI2
Ë|| \

	)

136 ((
PERIPH
Ë=
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI2
Ë|| \

	)

139 ((
PERIPH
Ë=
SPI3
) || \

140 ((
PERIPH
Ë=
I2S2ext
) || \

141 ((
PERIPH
Ë=
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2S2ext
Ë|| \

	)

144 ((
PERIPH
Ë=
I2S3ext
))

151 
	#SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
 ((
uöt16_t
)0x0000)

	)

152 
	#SPI_Dúe˘i⁄_2Löes_RxO∆y
 ((
uöt16_t
)0x0400)

	)

153 
	#SPI_Dúe˘i⁄_1Löe_Rx
 ((
uöt16_t
)0x8000)

	)

154 
	#SPI_Dúe˘i⁄_1Löe_Tx
 ((
uöt16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
Ë|| \

	)

156 ((
MODE
Ë=
SPI_Dúe˘i⁄_2Löes_RxO∆y
) || \

157 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Rx
) || \

158 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Tx
))

167 
	#SPI_Mode_Ma°î
 ((
uöt16_t
)0x0104)

	)

168 
	#SPI_Mode_Sœve
 ((
uöt16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_Mode_Ma°î
Ë|| \

	)

170 ((
MODE
Ë=
SPI_Mode_Sœve
))

179 
	#SPI_D©aSize_16b
 ((
uöt16_t
)0x0800)

	)

180 
	#SPI_D©aSize_8b
 ((
uöt16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_D©aSize_16b
Ë|| \

	)

182 ((
DATASIZE
Ë=
SPI_D©aSize_8b
))

191 
	#SPI_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
uöt16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_CPOL_Low
Ë|| \

	)

194 ((
CPOL
Ë=
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
uöt16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_CPHA_1Edge
Ë|| \

	)

206 ((
CPHA
Ë=
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_So·
 ((
uöt16_t
)0x0200)

	)

216 
	#SPI_NSS_H¨d
 ((
uöt16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_So·
Ë|| \

	)

218 ((
NSS
Ë=
SPI_NSS_H¨d
))

227 
	#SPI_BaudR©ePªsˇÀr_2
 ((
uöt16_t
)0x0000)

	)

228 
	#SPI_BaudR©ePªsˇÀr_4
 ((
uöt16_t
)0x0008)

	)

229 
	#SPI_BaudR©ePªsˇÀr_8
 ((
uöt16_t
)0x0010)

	)

230 
	#SPI_BaudR©ePªsˇÀr_16
 ((
uöt16_t
)0x0018)

	)

231 
	#SPI_BaudR©ePªsˇÀr_32
 ((
uöt16_t
)0x0020)

	)

232 
	#SPI_BaudR©ePªsˇÀr_64
 ((
uöt16_t
)0x0028)

	)

233 
	#SPI_BaudR©ePªsˇÀr_128
 ((
uöt16_t
)0x0030)

	)

234 
	#SPI_BaudR©ePªsˇÀr_256
 ((
uöt16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BaudR©ePªsˇÀr_2
Ë|| \

	)

236 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_4
) || \

237 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_8
) || \

238 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_16
) || \

239 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_32
) || \

240 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_64
) || \

241 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_128
) || \

242 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_256
))

251 
	#SPI_Fú°Bô_MSB
 ((
uöt16_t
)0x0000)

	)

252 
	#SPI_Fú°Bô_LSB
 ((
uöt16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_Fú°Bô_MSB
Ë|| \

	)

254 ((
BIT
Ë=
SPI_Fú°Bô_LSB
))

263 
	#I2S_Mode_SœveTx
 ((
uöt16_t
)0x0000)

	)

264 
	#I2S_Mode_SœveRx
 ((
uöt16_t
)0x0100)

	)

265 
	#I2S_Mode_Ma°îTx
 ((
uöt16_t
)0x0200)

	)

266 
	#I2S_Mode_Ma°îRx
 ((
uöt16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
Ë(((MODEË=
I2S_Mode_SœveTx
Ë|| \

	)

268 ((
MODE
Ë=
I2S_Mode_SœveRx
) || \

269 ((
MODE
Ë=
I2S_Mode_Ma°îTx
)|| \

270 ((
MODE
Ë=
I2S_Mode_Ma°îRx
))

280 
	#I2S_Sènd¨d_Phûlùs
 ((
uöt16_t
)0x0000)

	)

281 
	#I2S_Sènd¨d_MSB
 ((
uöt16_t
)0x0010)

	)

282 
	#I2S_Sènd¨d_LSB
 ((
uöt16_t
)0x0020)

	)

283 
	#I2S_Sènd¨d_PCMSh‹t
 ((
uöt16_t
)0x0030)

	)

284 
	#I2S_Sènd¨d_PCML⁄g
 ((
uöt16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
Ë(((STANDARDË=
I2S_Sènd¨d_Phûlùs
Ë|| \

	)

286 ((
STANDARD
Ë=
I2S_Sènd¨d_MSB
) || \

287 ((
STANDARD
Ë=
I2S_Sènd¨d_LSB
) || \

288 ((
STANDARD
Ë=
I2S_Sènd¨d_PCMSh‹t
) || \

289 ((
STANDARD
Ë=
I2S_Sènd¨d_PCML⁄g
))

298 
	#I2S_D©aF‹m©_16b
 ((
uöt16_t
)0x0000)

	)

299 
	#I2S_D©aF‹m©_16bexãnded
 ((
uöt16_t
)0x0001)

	)

300 
	#I2S_D©aF‹m©_24b
 ((
uöt16_t
)0x0003)

	)

301 
	#I2S_D©aF‹m©_32b
 ((
uöt16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
I2S_D©aF‹m©_16b
Ë|| \

	)

303 ((
FORMAT
Ë=
I2S_D©aF‹m©_16bexãnded
) || \

304 ((
FORMAT
Ë=
I2S_D©aF‹m©_24b
) || \

305 ((
FORMAT
Ë=
I2S_D©aF‹m©_32b
))

314 
	#I2S_MCLKOuçut_E«bÀ
 ((
uöt16_t
)0x0200)

	)

315 
	#I2S_MCLKOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
I2S_MCLKOuçut_E«bÀ
Ë|| \

	)

317 ((
OUTPUT
Ë=
I2S_MCLKOuçut_DißbÀ
))

326 
	#I2S_AudioFªq_192k
 ((
uöt32_t
)192000)

	)

327 
	#I2S_AudioFªq_96k
 ((
uöt32_t
)96000)

	)

328 
	#I2S_AudioFªq_48k
 ((
uöt32_t
)48000)

	)

329 
	#I2S_AudioFªq_44k
 ((
uöt32_t
)44100)

	)

330 
	#I2S_AudioFªq_32k
 ((
uöt32_t
)32000)

	)

331 
	#I2S_AudioFªq_22k
 ((
uöt32_t
)22050)

	)

332 
	#I2S_AudioFªq_16k
 ((
uöt32_t
)16000)

	)

333 
	#I2S_AudioFªq_11k
 ((
uöt32_t
)11025)

	)

334 
	#I2S_AudioFªq_8k
 ((
uöt32_t
)8000)

	)

335 
	#I2S_AudioFªq_DeÁu…
 ((
uöt32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
Ë((((FREQË>
I2S_AudioFªq_8k
Ë&& \

	)

338 ((
FREQ
Ë<
I2S_AudioFªq_192k
)) || \

339 ((
FREQ
Ë=
I2S_AudioFªq_DeÁu…
))

348 
	#I2S_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
uöt16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
Ë(((CPOLË=
I2S_CPOL_Low
Ë|| \

	)

351 ((
CPOL
Ë=
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
uöt16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
uöt16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFFFCË=0x00Ë&& ((DMAREQË!0x00))

	)

371 
	#SPI_NSSI¡î«lSo·_Së
 ((
uöt16_t
)0x0100)

	)

372 
	#SPI_NSSI¡î«lSo·_Re£t
 ((
uöt16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
Ë(((INTERNALË=
SPI_NSSI¡î«lSo·_Së
Ë|| \

	)

374 ((
INTERNAL
Ë=
SPI_NSSI¡î«lSo·_Re£t
))

383 
	#SPI_CRC_Tx
 ((
uöt8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
uöt8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
Ë(((CRCË=
SPI_CRC_Tx
Ë|| ((CRCË=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dúe˘i⁄_Rx
 ((
uöt16_t
)0xBFFF)

	)

395 
	#SPI_Dúe˘i⁄_Tx
 ((
uöt16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
SPI_Dúe˘i⁄_Rx
Ë|| \

	)

397 ((
DIRECTION
Ë=
SPI_Dúe˘i⁄_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
uöt8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
uöt8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
uöt8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
uöt8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
uöt8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_TXE
Ë|| \

	)

413 ((
IT
Ë=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
Ë=
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
uöt8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
uöt8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
uöt8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
Ë(((ITË=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_RXNE
)|| ((ITË=
SPI_I2S_IT_TXE
Ë|| \

	)

423 ((
IT
Ë=
SPI_IT_CRCERR
Ë|| ((ITË=
SPI_IT_MODF
) || \

424 ((
IT
Ë=
SPI_I2S_IT_OVR
Ë|| ((ITË=
I2S_IT_UDR
) ||\

425 ((
IT
Ë=
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
uöt16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
uöt16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
uöt16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
uöt16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
uöt16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
uöt16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
uöt16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
uöt16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
uöt16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
Ë(((FLAGË=
SPI_I2S_FLAG_BSY
Ë|| ((FLAGË=
SPI_I2S_FLAG_OVR
Ë|| \

	)

446 ((
FLAG
Ë=
SPI_FLAG_MODF
Ë|| ((FLAGË=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
Ë=
I2S_FLAG_UDR
Ë|| ((FLAGË=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
Ë=
SPI_I2S_FLAG_TXE
Ë|| ((FLAGË=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
Ë=
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë((POLYNOMIALË>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeInô
 
SPI_I2S_DeInô


	)

478 
	#SPI_ITC⁄fig
 
SPI_I2S_ITC⁄fig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SídD©a
 
SPI_I2S_SídD©a


	)

481 
	#SPI_Re˚iveD©a
 
SPI_I2S_Re˚iveD©a


	)

482 
	#SPI_GëFœgSètus
 
SPI_I2S_GëFœgSètus


	)

483 
	#SPI_CÀ¨Fœg
 
SPI_I2S_CÀ¨Fœg


	)

484 
	#SPI_GëITSètus
 
SPI_I2S_GëITSètus


	)

485 
	#SPI_CÀ¨ITPídögBô
 
SPI_I2S_CÀ¨ITPídögBô


	)

498 
SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
);

501 
SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

502 
I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

503 
SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

504 
I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

505 
SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

506 
I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

507 
SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
);

508 
SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
);

509 
SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
);

510 
SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

511 
SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

516 
SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
);

517 
uöt16_t
 
SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
);

520 
SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

521 
SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
);

522 
uöt16_t
 
SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
);

523 
uöt16_t
 
SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

529 
SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

530 
FœgSètus
 
SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

532 
ITSètus
 
SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

535 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h

30 #i‚de‡
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

53 #i‡
deföed
(
STM32F413_423xx
)

57 
	#BITSTREAM_CLOCK_DFSDM2
 
SYSCFG_MCHDLYCR_BSCKSEL


	)

58 
	#BITSTREAM_CLOCK_TIM2OC1
 (
uöt32_t
)0x00000000

	)

66 
	#MCHDLY_CLOCK_DFSDM2
 
SYSCFG_MCHDLYCR_MCHDLY2EN


	)

67 
	#MCHDLY_CLOCK_DFSDM1
 
SYSCFG_MCHDLYCR_MCHDLY1EN


	)

75 
	#DFSDM2_CKIN_PAD
 (
uöt32_t
)0x00000000

	)

76 
	#DFSDM2_CKIN_DM
 
SYSCFG_MCHDLYCR_DFSDM2CFG


	)

77 
	#DFSDM1_CKIN_PAD
 (
uöt32_t
)0x00000000

	)

78 
	#DFSDM1_CKIN_DM
 
SYSCFG_MCHDLYCR_DFSDM1CFG


	)

86 
	#DFSDM2_CKOUT_DFSDM2
 (
uöt32_t
)0x00000000

	)

87 
	#DFSDM2_CKOUT_M27
 
SYSCFG_MCHDLYCR_DFSDM2CKOSEL


	)

88 
	#DFSDM1_CKOUT_DFSDM1
 (
uöt32_t
)0x00000000U

	)

89 
	#DFSDM1_CKOUT_M27
 
SYSCFG_MCHDLYCR_DFSDM1CKOSEL


	)

97 
	#DATAIN0_DFSDM2_PAD
 (
uöt32_t
)0x00000000

	)

98 
	#DATAIN0_DFSDM2_DATAIN1
 
SYSCFG_MCHDLYCR_DFSDM2D0SEL


	)

99 
	#DATAIN0_DFSDM1_PAD
 (
uöt32_t
)0x00000000

	)

100 
	#DATAIN0_DFSDM1_DATAIN1
 
SYSCFG_MCHDLYCR_DFSDM1D0SEL


	)

108 
	#DATAIN2_DFSDM2_PAD
 (
uöt32_t
)0x00000000

	)

109 
	#DATAIN2_DFSDM2_DATAIN3
 
SYSCFG_MCHDLYCR_DFSDM2D2SEL


	)

110 
	#DATAIN2_DFSDM1_PAD
 (
uöt32_t
)0x00000000

	)

111 
	#DATAIN2_DFSDM1_DATAIN3
 
SYSCFG_MCHDLYCR_DFSDM1D2SEL


	)

119 
	#DATAIN4_DFSDM2_PAD
 (
uöt32_t
)0x00000000

	)

120 
	#DATAIN4_DFSDM2_DATAIN5
 
SYSCFG_MCHDLYCR_DFSDM2D4SEL


	)

128 
	#DATAIN6_DFSDM2_PAD
 (
uöt32_t
)0x00000000

	)

129 
	#DATAIN6_DFSDM2_DATAIN7
 
SYSCFG_MCHDLYCR_DFSDM2D6SEL


	)

137 
	#DFSDM1_CLKIN0_TIM4OC2
 (
uöt32_t
)0x00000000

	)

138 
	#DFSDM1_CLKIN2_TIM4OC2
 
SYSCFG_MCHDLYCR_DFSDM1CK02SEL


	)

139 
	#DFSDM1_CLKIN1_TIM4OC1
 (
uöt32_t
)0x00000000

	)

140 
	#DFSDM1_CLKIN3_TIM4OC1
 
SYSCFG_MCHDLYCR_DFSDM1CK13SEL


	)

148 
	#DFSDM2_CLKIN0_TIM3OC4
 (
uöt32_t
)0x00000000

	)

149 
	#DFSDM2_CLKIN4_TIM3OC4
 
SYSCFG_MCHDLYCR_DFSDM2CK04SEL


	)

150 
	#DFSDM2_CLKIN1_TIM3OC3
 (
uöt32_t
)0x00000000

	)

151 
	#DFSDM2_CLKIN5_TIM3OC3
 
SYSCFG_MCHDLYCR_DFSDM2CK15SEL


	)

152 
	#DFSDM2_CLKIN2_TIM3OC2
 (
uöt32_t
)0x00000000

	)

153 
	#DFSDM2_CLKIN6_TIM3OC2
 
SYSCFG_MCHDLYCR_DFSDM2CK26SEL


	)

154 
	#DFSDM2_CLKIN3_TIM3OC1
 (
uöt32_t
)0x00000000

	)

155 
	#DFSDM2_CLKIN7_TIM3OC1
 
SYSCFG_MCHDLYCR_DFSDM2CK37SEL


	)

164 
	#EXTI_P‹tSour˚GPIOA
 ((
uöt8_t
)0x00)

	)

165 
	#EXTI_P‹tSour˚GPIOB
 ((
uöt8_t
)0x01)

	)

166 
	#EXTI_P‹tSour˚GPIOC
 ((
uöt8_t
)0x02)

	)

167 
	#EXTI_P‹tSour˚GPIOD
 ((
uöt8_t
)0x03)

	)

168 
	#EXTI_P‹tSour˚GPIOE
 ((
uöt8_t
)0x04)

	)

169 
	#EXTI_P‹tSour˚GPIOF
 ((
uöt8_t
)0x05)

	)

170 
	#EXTI_P‹tSour˚GPIOG
 ((
uöt8_t
)0x06)

	)

171 
	#EXTI_P‹tSour˚GPIOH
 ((
uöt8_t
)0x07)

	)

172 
	#EXTI_P‹tSour˚GPIOI
 ((
uöt8_t
)0x08)

	)

173 
	#EXTI_P‹tSour˚GPIOJ
 ((
uöt8_t
)0x09)

	)

174 
	#EXTI_P‹tSour˚GPIOK
 ((
uöt8_t
)0x0A)

	)

176 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
EXTI_P‹tSour˚GPIOA
Ë|| \

	)

177 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOB
) || \

178 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOC
) || \

179 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOD
) || \

180 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOE
) || \

181 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOF
) || \

182 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOG
) || \

183 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOH
) || \

184 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOI
) || \

185 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOJ
) || \

186 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOK
))

196 
	#EXTI_PöSour˚0
 ((
uöt8_t
)0x00)

	)

197 
	#EXTI_PöSour˚1
 ((
uöt8_t
)0x01)

	)

198 
	#EXTI_PöSour˚2
 ((
uöt8_t
)0x02)

	)

199 
	#EXTI_PöSour˚3
 ((
uöt8_t
)0x03)

	)

200 
	#EXTI_PöSour˚4
 ((
uöt8_t
)0x04)

	)

201 
	#EXTI_PöSour˚5
 ((
uöt8_t
)0x05)

	)

202 
	#EXTI_PöSour˚6
 ((
uöt8_t
)0x06)

	)

203 
	#EXTI_PöSour˚7
 ((
uöt8_t
)0x07)

	)

204 
	#EXTI_PöSour˚8
 ((
uöt8_t
)0x08)

	)

205 
	#EXTI_PöSour˚9
 ((
uöt8_t
)0x09)

	)

206 
	#EXTI_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

207 
	#EXTI_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

208 
	#EXTI_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

209 
	#EXTI_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

210 
	#EXTI_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

211 
	#EXTI_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

212 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
EXTI_PöSour˚0
Ë|| \

	)

213 ((
PINSOURCE
Ë=
EXTI_PöSour˚1
) || \

214 ((
PINSOURCE
Ë=
EXTI_PöSour˚2
) || \

215 ((
PINSOURCE
Ë=
EXTI_PöSour˚3
) || \

216 ((
PINSOURCE
Ë=
EXTI_PöSour˚4
) || \

217 ((
PINSOURCE
Ë=
EXTI_PöSour˚5
) || \

218 ((
PINSOURCE
Ë=
EXTI_PöSour˚6
) || \

219 ((
PINSOURCE
Ë=
EXTI_PöSour˚7
) || \

220 ((
PINSOURCE
Ë=
EXTI_PöSour˚8
) || \

221 ((
PINSOURCE
Ë=
EXTI_PöSour˚9
) || \

222 ((
PINSOURCE
Ë=
EXTI_PöSour˚10
) || \

223 ((
PINSOURCE
Ë=
EXTI_PöSour˚11
) || \

224 ((
PINSOURCE
Ë=
EXTI_PöSour˚12
) || \

225 ((
PINSOURCE
Ë=
EXTI_PöSour˚13
) || \

226 ((
PINSOURCE
Ë=
EXTI_PöSour˚14
) || \

227 ((
PINSOURCE
Ë=
EXTI_PöSour˚15
))

236 
	#SYSCFG_Mem‹yRem≠_Fœsh
 ((
uöt8_t
)0x00)

	)

237 
	#SYSCFG_Mem‹yRem≠_Sy°emFœsh
 ((
uöt8_t
)0x01)

	)

238 
	#SYSCFG_Mem‹yRem≠_SRAM
 ((
uöt8_t
)0x03)

	)

239 
	#SYSCFG_Mem‹yRem≠_SDRAM
 ((
uöt8_t
)0x04)

	)

241 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

242 
	#SYSCFG_Mem‹yRem≠_FSMC
 ((
uöt8_t
)0x02)

	)

245 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

246 
	#SYSCFG_Mem‹yRem≠_FMC
 ((
uöt8_t
)0x02)

	)

249 #i‡
deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

250 
	#SYSCFG_Mem‹yRem≠_ExtMEM
 ((
uöt8_t
)0x02)

	)

253 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

254 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

255 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

256 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

257 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FSMC
))

260 #i‡
deföed
 (
STM32F401xx
Ë|| deföed (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

261 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

262 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

263 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
))

266 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

267 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

268 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

269 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

270 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SDRAM
) || \

271 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FMC
))

274 #i‡
deföed
 (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
)

275 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

276 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_ExtMEM
) || \

277 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

278 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

279 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SDRAM
))

282 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

283 
	#SYSCFG_Bªak_PVD
 
SYSCFG_CFGR2_PVDL


	)

284 
	#SYSCFG_Bªak_H¨dFau…
 
SYSCFG_CFGR2_CLL


	)

286 
	#IS_SYSCFG_LOCK_CONFIG
(
BREAK
Ë(((BREAKË=
SYSCFG_Bªak_PVD
Ë|| \

	)

287 ((
BREAK
Ë=
SYSCFG_Bªak_H¨dFau…
))

297 
	#SYSCFG_ETH_MedüI¡îÁ˚_MII
 ((
uöt32_t
)0x00000000)

	)

298 
	#SYSCFG_ETH_MedüI¡îÁ˚_RMII
 ((
uöt32_t
)0x00000001)

	)

300 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
SYSCFG_ETH_MedüI¡îÁ˚_MII
Ë|| \

	)

301 ((
INTERFACE
Ë=
SYSCFG_ETH_MedüI¡îÁ˚_RMII
))

313 
SYSCFG_DeInô
();

314 
SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
);

315 
SYSCFG_Mem‹ySw≠pögB™k
(
Fun˘i⁄ÆSèã
 
NewSèã
);

316 
SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
);

317 
SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
);

318 
SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

319 
FœgSètus
 
SYSCFG_GëCom≥nßti⁄CñlSètus
();

320 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

321 
SYSCFG_BªakC⁄fig
(
uöt32_t
 
SYSCFG_Bªak
);

323 #i‡
deföed
(
STM32F413_423xx
)

324 
DFSDM_Bô°ªamClock_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

325 
DFSDM_DißbÀDñayClock
(
uöt32_t
 
MCHDLY
);

326 
DFSDM_E«bÀDñayClock
(
uöt32_t
 
MCHDLY
);

327 
DFSDM_ClockIn_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

328 
DFSDM_ClockOut_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

329 
DFSDM_D©aIn0_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

330 
DFSDM_D©aIn2_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

331 
DFSDM_D©aIn4_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

332 
DFSDM_D©aIn6_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
);

333 
DFSDM1_BôSåómClk_C⁄fig
(
uöt32_t
 
sour˚
);

334 
DFSDM2_BôSåómClk_C⁄fig
(
uöt32_t
 
sour˚
);

336 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h

30 #i‚de‡
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

57 
uöt16_t
 
TIM_PªsˇÀr
;

60 
uöt16_t
 
TIM_Cou¡îMode
;

63 
uöt32_t
 
TIM_Pîiod
;

67 
uöt16_t
 
TIM_ClockDivisi⁄
;

70 
uöt8_t
 
TIM_Rïëôi⁄Cou¡î
;

78 } 
	tTIM_TimeBa£InôTy≥Def
;

86 
uöt16_t
 
TIM_OCMode
;

89 
uöt16_t
 
TIM_OuçutSèã
;

92 
uöt16_t
 
TIM_OuçutNSèã
;

96 
uöt32_t
 
TIM_Pul£
;

99 
uöt16_t
 
TIM_OCPﬁ¨ôy
;

102 
uöt16_t
 
TIM_OCNPﬁ¨ôy
;

106 
uöt16_t
 
TIM_OCIdÀSèã
;

110 
uöt16_t
 
TIM_OCNIdÀSèã
;

113 } 
	tTIM_OCInôTy≥Def
;

122 
uöt16_t
 
TIM_Ch™√l
;

125 
uöt16_t
 
TIM_ICPﬁ¨ôy
;

128 
uöt16_t
 
TIM_ICSñe˘i⁄
;

131 
uöt16_t
 
TIM_ICPªsˇÀr
;

134 
uöt16_t
 
TIM_ICFûãr
;

136 } 
	tTIM_ICInôTy≥Def
;

146 
uöt16_t
 
TIM_OSSRSèã
;

149 
uöt16_t
 
TIM_OSSISèã
;

152 
uöt16_t
 
TIM_LOCKLevñ
;

155 
uöt16_t
 
TIM_DódTime
;

159 
uöt16_t
 
TIM_Bªak
;

162 
uöt16_t
 
TIM_BªakPﬁ¨ôy
;

165 
uöt16_t
 
TIM_Autom©icOuçut
;

167 } 
	tTIM_BDTRInôTy≥Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

176 ((
PERIPH
Ë=
TIM2
) || \

177 ((
PERIPH
Ë=
TIM3
) || \

178 ((
PERIPH
Ë=
TIM4
) || \

179 ((
PERIPH
Ë=
TIM5
) || \

180 ((
PERIPH
Ë=
TIM6
) || \

181 ((
PERIPH
Ë=
TIM7
) || \

182 ((
PERIPH
Ë=
TIM8
) || \

183 ((
PERIPH
Ë=
TIM9
) || \

184 ((
PERIPH
Ë=
TIM10
) || \

185 ((
PERIPH
Ë=
TIM11
) || \

186 ((
PERIPH
Ë=
TIM12
) || \

187 (((
PERIPH
Ë=
TIM13
) || \

188 ((
PERIPH
Ë=
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

191 ((
PERIPH
Ë=
TIM2
) || \

192 ((
PERIPH
Ë=
TIM3
) || \

193 ((
PERIPH
Ë=
TIM4
) || \

194 ((
PERIPH
Ë=
TIM5
) || \

195 ((
PERIPH
Ë=
TIM8
) || \

196 ((
PERIPH
Ë=
TIM9
) || \

197 ((
PERIPH
Ë=
TIM10
) || \

198 ((
PERIPH
Ë=
TIM11
) || \

199 ((
PERIPH
Ë=
TIM12
) || \

200 ((
PERIPH
Ë=
TIM13
) || \

201 ((
PERIPH
Ë=
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

205 ((
PERIPH
Ë=
TIM2
) || \

206 ((
PERIPH
Ë=
TIM3
) || \

207 ((
PERIPH
Ë=
TIM4
) || \

208 ((
PERIPH
Ë=
TIM5
) || \

209 ((
PERIPH
Ë=
TIM8
) || \

210 ((
PERIPH
Ë=
TIM9
) || \

211 ((
PERIPH
Ë=
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

214 ((
PERIPH
Ë=
TIM2
) || \

215 ((
PERIPH
Ë=
TIM3
) || \

216 ((
PERIPH
Ë=
TIM4
) || \

217 ((
PERIPH
Ë=
TIM5
) || \

218 ((
PERIPH
Ë=
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

221 ((
PERIPH
Ë=
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

224 ((
PERIPH
Ë=
TIM2
) || \

225 ((
PERIPH
Ë=
TIM3
) || \

226 ((
PERIPH
Ë=
TIM4
) || \

227 ((
PERIPH
Ë=
TIM5
) || \

228 ((
PERIPH
Ë=
TIM6
) || \

229 ((
PERIPH
Ë=
TIM7
) || \

230 ((
PERIPH
Ë=
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxË=
TIM2
Ë|| \

	)

233 ((
TIMx
Ë=
TIM5
) || \

234 ((
TIMx
Ë=
TIM11
))

240 
	#TIM_OCMode_Timög
 ((
uöt16_t
)0x0000)

	)

241 
	#TIM_OCMode_A˘ive
 ((
uöt16_t
)0x0010)

	)

242 
	#TIM_OCMode_I«˘ive
 ((
uöt16_t
)0x0020)

	)

243 
	#TIM_OCMode_ToggÀ
 ((
uöt16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
uöt16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
uöt16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
Ë|| \

	)

247 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

248 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

249 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

250 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

251 ((
MODE
Ë=
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
Ë|| \

	)

253 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

254 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

255 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

256 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

257 ((
MODE
Ë=
TIM_OCMode_PWM2
) || \

258 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

259 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

268 
	#TIM_OPMode_SögÀ
 ((
uöt16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rïëôive
 ((
uöt16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
Ë(((MODEË=
TIM_OPMode_SögÀ
Ë|| \

	)

271 ((
MODE
Ë=
TIM_OPMode_Rïëôive
))

280 
	#TIM_Ch™√l_1
 ((
uöt16_t
)0x0000)

	)

281 
	#TIM_Ch™√l_2
 ((
uöt16_t
)0x0004)

	)

282 
	#TIM_Ch™√l_3
 ((
uöt16_t
)0x0008)

	)

283 
	#TIM_Ch™√l_4
 ((
uöt16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
Ë|| \

	)

286 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

287 ((
CHANNEL
Ë=
TIM_Ch™√l_3
) || \

288 ((
CHANNEL
Ë=
TIM_Ch™√l_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
Ë|| \

	)

291 ((
CHANNEL
Ë=
TIM_Ch™√l_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
Ë|| \

	)

293 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

294 ((
CHANNEL
Ë=
TIM_Ch™√l_3
))

303 
	#TIM_CKD_DIV1
 ((
uöt16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
uöt16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
uöt16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
Ë(((DIVË=
TIM_CKD_DIV1
Ë|| \

	)

307 ((
DIV
Ë=
TIM_CKD_DIV2
) || \

308 ((
DIV
Ë=
TIM_CKD_DIV4
))

317 
	#TIM_Cou¡îMode_Up
 ((
uöt16_t
)0x0000)

	)

318 
	#TIM_Cou¡îMode_Down
 ((
uöt16_t
)0x0010)

	)

319 
	#TIM_Cou¡îMode_CíãrAlig√d1
 ((
uöt16_t
)0x0020)

	)

320 
	#TIM_Cou¡îMode_CíãrAlig√d2
 ((
uöt16_t
)0x0040)

	)

321 
	#TIM_Cou¡îMode_CíãrAlig√d3
 ((
uöt16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
Ë(((MODEË=
TIM_Cou¡îMode_Up
Ë|| \

	)

323 ((
MODE
Ë=
TIM_Cou¡îMode_Down
) || \

324 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d1
) || \

325 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d2
) || \

326 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d3
))

335 
	#TIM_OCPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

336 
	#TIM_OCPﬁ¨ôy_Low
 ((
uöt16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCPﬁ¨ôy_High
Ë|| \

	)

338 ((
POLARITY
Ë=
TIM_OCPﬁ¨ôy_Low
))

347 
	#TIM_OCNPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

348 
	#TIM_OCNPﬁ¨ôy_Low
 ((
uöt16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCNPﬁ¨ôy_High
Ë|| \

	)

350 ((
POLARITY
Ë=
TIM_OCNPﬁ¨ôy_Low
))

359 
	#TIM_OuçutSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

360 
	#TIM_OuçutSèã_E«bÀ
 ((
uöt16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutSèã_DißbÀ
Ë|| \

	)

362 ((
STATE
Ë=
TIM_OuçutSèã_E«bÀ
))

371 
	#TIM_OuçutNSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

372 
	#TIM_OuçutNSèã_E«bÀ
 ((
uöt16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutNSèã_DißbÀ
Ë|| \

	)

374 ((
STATE
Ë=
TIM_OuçutNSèã_E«bÀ
))

383 
	#TIM_CCx_E«bÀ
 ((
uöt16_t
)0x0001)

	)

384 
	#TIM_CCx_DißbÀ
 ((
uöt16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
Ë(((CCXË=
TIM_CCx_E«bÀ
Ë|| \

	)

386 ((
CCX
Ë=
TIM_CCx_DißbÀ
))

395 
	#TIM_CCxN_E«bÀ
 ((
uöt16_t
)0x0004)

	)

396 
	#TIM_CCxN_DißbÀ
 ((
uöt16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
Ë(((CCXNË=
TIM_CCxN_E«bÀ
Ë|| \

	)

398 ((
CCXN
Ë=
TIM_CCxN_DißbÀ
))

407 
	#TIM_Bªak_E«bÀ
 ((
uöt16_t
)0x1000)

	)

408 
	#TIM_Bªak_DißbÀ
 ((
uöt16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
Ë(((STATEË=
TIM_Bªak_E«bÀ
Ë|| \

	)

410 ((
STATE
Ë=
TIM_Bªak_DißbÀ
))

419 
	#TIM_BªakPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000)

	)

420 
	#TIM_BªakPﬁ¨ôy_High
 ((
uöt16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_BªakPﬁ¨ôy_Low
Ë|| \

	)

422 ((
POLARITY
Ë=
TIM_BªakPﬁ¨ôy_High
))

431 
	#TIM_Autom©icOuçut_E«bÀ
 ((
uöt16_t
)0x4000)

	)

432 
	#TIM_Autom©icOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_Autom©icOuçut_E«bÀ
Ë|| \

	)

434 ((
STATE
Ë=
TIM_Autom©icOuçut_DißbÀ
))

443 
	#TIM_LOCKLevñ_OFF
 ((
uöt16_t
)0x0000)

	)

444 
	#TIM_LOCKLevñ_1
 ((
uöt16_t
)0x0100)

	)

445 
	#TIM_LOCKLevñ_2
 ((
uöt16_t
)0x0200)

	)

446 
	#TIM_LOCKLevñ_3
 ((
uöt16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
Ë(((LEVELË=
TIM_LOCKLevñ_OFF
Ë|| \

	)

448 ((
LEVEL
Ë=
TIM_LOCKLevñ_1
) || \

449 ((
LEVEL
Ë=
TIM_LOCKLevñ_2
) || \

450 ((
LEVEL
Ë=
TIM_LOCKLevñ_3
))

459 
	#TIM_OSSISèã_E«bÀ
 ((
uöt16_t
)0x0400)

	)

460 
	#TIM_OSSISèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
Ë(((STATEË=
TIM_OSSISèã_E«bÀ
Ë|| \

	)

462 ((
STATE
Ë=
TIM_OSSISèã_DißbÀ
))

471 
	#TIM_OSSRSèã_E«bÀ
 ((
uöt16_t
)0x0800)

	)

472 
	#TIM_OSSRSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
Ë(((STATEË=
TIM_OSSRSèã_E«bÀ
Ë|| \

	)

474 ((
STATE
Ë=
TIM_OSSRSèã_DißbÀ
))

483 
	#TIM_OCIdÀSèã_Së
 ((
uöt16_t
)0x0100)

	)

484 
	#TIM_OCIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCIdÀSèã_Së
Ë|| \

	)

486 ((
STATE
Ë=
TIM_OCIdÀSèã_Re£t
))

495 
	#TIM_OCNIdÀSèã_Së
 ((
uöt16_t
)0x0200)

	)

496 
	#TIM_OCNIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCNIdÀSèã_Së
Ë|| \

	)

498 ((
STATE
Ë=
TIM_OCNIdÀSèã_Re£t
))

507 
	#TIM_ICPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0000)

	)

508 
	#TIM_ICPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0002)

	)

509 
	#TIM_ICPﬁ¨ôy_BŸhEdge
 ((
uöt16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
Ë|| \

	)

511 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
)|| \

512 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_BŸhEdge
))

521 
	#TIM_ICSñe˘i⁄_Dúe˘TI
 ((
uöt16_t
)0x0001Ë

	)

523 
	#TIM_ICSñe˘i⁄_Indúe˘TI
 ((
uöt16_t
)0x0002Ë

	)

525 
	#TIM_ICSñe˘i⁄_TRC
 ((
uöt16_t
)0x0003Ë

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_ICSñe˘i⁄_Dúe˘TI
Ë|| \

	)

527 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_Indúe˘TI
) || \

528 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
uöt16_t
)0x0000Ë

	)

538 
	#TIM_ICPSC_DIV2
 ((
uöt16_t
)0x0004Ë

	)

539 
	#TIM_ICPSC_DIV4
 ((
uöt16_t
)0x0008Ë

	)

540 
	#TIM_ICPSC_DIV8
 ((
uöt16_t
)0x000CË

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ICPSC_DIV1
Ë|| \

	)

542 ((
PRESCALER
Ë=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
Ë=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
Ë=
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upd©e
 ((
uöt16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
uöt16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
uöt16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
uöt16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
uöt16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
uöt16_t
)0x0020)

	)

559 
	#TIM_IT_Triggî
 ((
uöt16_t
)0x0040)

	)

560 
	#TIM_IT_Bªak
 ((
uöt16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((ITË!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
Ë(((ITË=
TIM_IT_Upd©e
Ë|| \

	)

564 ((
IT
Ë=
TIM_IT_CC1
) || \

565 ((
IT
Ë=
TIM_IT_CC2
) || \

566 ((
IT
Ë=
TIM_IT_CC3
) || \

567 ((
IT
Ë=
TIM_IT_CC4
) || \

568 ((
IT
Ë=
TIM_IT_COM
) || \

569 ((
IT
Ë=
TIM_IT_Triggî
) || \

570 ((
IT
Ë=
TIM_IT_Bªak
))

579 
	#TIM_DMABa£_CR1
 ((
uöt16_t
)0x0000)

	)

580 
	#TIM_DMABa£_CR2
 ((
uöt16_t
)0x0001)

	)

581 
	#TIM_DMABa£_SMCR
 ((
uöt16_t
)0x0002)

	)

582 
	#TIM_DMABa£_DIER
 ((
uöt16_t
)0x0003)

	)

583 
	#TIM_DMABa£_SR
 ((
uöt16_t
)0x0004)

	)

584 
	#TIM_DMABa£_EGR
 ((
uöt16_t
)0x0005)

	)

585 
	#TIM_DMABa£_CCMR1
 ((
uöt16_t
)0x0006)

	)

586 
	#TIM_DMABa£_CCMR2
 ((
uöt16_t
)0x0007)

	)

587 
	#TIM_DMABa£_CCER
 ((
uöt16_t
)0x0008)

	)

588 
	#TIM_DMABa£_CNT
 ((
uöt16_t
)0x0009)

	)

589 
	#TIM_DMABa£_PSC
 ((
uöt16_t
)0x000A)

	)

590 
	#TIM_DMABa£_ARR
 ((
uöt16_t
)0x000B)

	)

591 
	#TIM_DMABa£_RCR
 ((
uöt16_t
)0x000C)

	)

592 
	#TIM_DMABa£_CCR1
 ((
uöt16_t
)0x000D)

	)

593 
	#TIM_DMABa£_CCR2
 ((
uöt16_t
)0x000E)

	)

594 
	#TIM_DMABa£_CCR3
 ((
uöt16_t
)0x000F)

	)

595 
	#TIM_DMABa£_CCR4
 ((
uöt16_t
)0x0010)

	)

596 
	#TIM_DMABa£_BDTR
 ((
uöt16_t
)0x0011)

	)

597 
	#TIM_DMABa£_DCR
 ((
uöt16_t
)0x0012)

	)

598 
	#TIM_DMABa£_OR
 ((
uöt16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
Ë(((BASEË=
TIM_DMABa£_CR1
Ë|| \

	)

600 ((
BASE
Ë=
TIM_DMABa£_CR2
) || \

601 ((
BASE
Ë=
TIM_DMABa£_SMCR
) || \

602 ((
BASE
Ë=
TIM_DMABa£_DIER
) || \

603 ((
BASE
Ë=
TIM_DMABa£_SR
) || \

604 ((
BASE
Ë=
TIM_DMABa£_EGR
) || \

605 ((
BASE
Ë=
TIM_DMABa£_CCMR1
) || \

606 ((
BASE
Ë=
TIM_DMABa£_CCMR2
) || \

607 ((
BASE
Ë=
TIM_DMABa£_CCER
) || \

608 ((
BASE
Ë=
TIM_DMABa£_CNT
) || \

609 ((
BASE
Ë=
TIM_DMABa£_PSC
) || \

610 ((
BASE
Ë=
TIM_DMABa£_ARR
) || \

611 ((
BASE
Ë=
TIM_DMABa£_RCR
) || \

612 ((
BASE
Ë=
TIM_DMABa£_CCR1
) || \

613 ((
BASE
Ë=
TIM_DMABa£_CCR2
) || \

614 ((
BASE
Ë=
TIM_DMABa£_CCR3
) || \

615 ((
BASE
Ë=
TIM_DMABa£_CCR4
) || \

616 ((
BASE
Ë=
TIM_DMABa£_BDTR
) || \

617 ((
BASE
Ë=
TIM_DMABa£_DCR
) || \

618 ((
BASE
Ë=
TIM_DMABa£_OR
))

627 
	#TIM_DMABur°Lígth_1Tøns„r
 ((
uöt16_t
)0x0000)

	)

628 
	#TIM_DMABur°Lígth_2Tøns„rs
 ((
uöt16_t
)0x0100)

	)

629 
	#TIM_DMABur°Lígth_3Tøns„rs
 ((
uöt16_t
)0x0200)

	)

630 
	#TIM_DMABur°Lígth_4Tøns„rs
 ((
uöt16_t
)0x0300)

	)

631 
	#TIM_DMABur°Lígth_5Tøns„rs
 ((
uöt16_t
)0x0400)

	)

632 
	#TIM_DMABur°Lígth_6Tøns„rs
 ((
uöt16_t
)0x0500)

	)

633 
	#TIM_DMABur°Lígth_7Tøns„rs
 ((
uöt16_t
)0x0600)

	)

634 
	#TIM_DMABur°Lígth_8Tøns„rs
 ((
uöt16_t
)0x0700)

	)

635 
	#TIM_DMABur°Lígth_9Tøns„rs
 ((
uöt16_t
)0x0800)

	)

636 
	#TIM_DMABur°Lígth_10Tøns„rs
 ((
uöt16_t
)0x0900)

	)

637 
	#TIM_DMABur°Lígth_11Tøns„rs
 ((
uöt16_t
)0x0A00)

	)

638 
	#TIM_DMABur°Lígth_12Tøns„rs
 ((
uöt16_t
)0x0B00)

	)

639 
	#TIM_DMABur°Lígth_13Tøns„rs
 ((
uöt16_t
)0x0C00)

	)

640 
	#TIM_DMABur°Lígth_14Tøns„rs
 ((
uöt16_t
)0x0D00)

	)

641 
	#TIM_DMABur°Lígth_15Tøns„rs
 ((
uöt16_t
)0x0E00)

	)

642 
	#TIM_DMABur°Lígth_16Tøns„rs
 ((
uöt16_t
)0x0F00)

	)

643 
	#TIM_DMABur°Lígth_17Tøns„rs
 ((
uöt16_t
)0x1000)

	)

644 
	#TIM_DMABur°Lígth_18Tøns„rs
 ((
uöt16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
Ë(((LENGTHË=
TIM_DMABur°Lígth_1Tøns„r
Ë|| \

	)

646 ((
LENGTH
Ë=
TIM_DMABur°Lígth_2Tøns„rs
) || \

647 ((
LENGTH
Ë=
TIM_DMABur°Lígth_3Tøns„rs
) || \

648 ((
LENGTH
Ë=
TIM_DMABur°Lígth_4Tøns„rs
) || \

649 ((
LENGTH
Ë=
TIM_DMABur°Lígth_5Tøns„rs
) || \

650 ((
LENGTH
Ë=
TIM_DMABur°Lígth_6Tøns„rs
) || \

651 ((
LENGTH
Ë=
TIM_DMABur°Lígth_7Tøns„rs
) || \

652 ((
LENGTH
Ë=
TIM_DMABur°Lígth_8Tøns„rs
) || \

653 ((
LENGTH
Ë=
TIM_DMABur°Lígth_9Tøns„rs
) || \

654 ((
LENGTH
Ë=
TIM_DMABur°Lígth_10Tøns„rs
) || \

655 ((
LENGTH
Ë=
TIM_DMABur°Lígth_11Tøns„rs
) || \

656 ((
LENGTH
Ë=
TIM_DMABur°Lígth_12Tøns„rs
) || \

657 ((
LENGTH
Ë=
TIM_DMABur°Lígth_13Tøns„rs
) || \

658 ((
LENGTH
Ë=
TIM_DMABur°Lígth_14Tøns„rs
) || \

659 ((
LENGTH
Ë=
TIM_DMABur°Lígth_15Tøns„rs
) || \

660 ((
LENGTH
Ë=
TIM_DMABur°Lígth_16Tøns„rs
) || \

661 ((
LENGTH
Ë=
TIM_DMABur°Lígth_17Tøns„rs
) || \

662 ((
LENGTH
Ë=
TIM_DMABur°Lígth_18Tøns„rs
))

671 
	#TIM_DMA_Upd©e
 ((
uöt16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
uöt16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
uöt16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
uöt16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
uöt16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
uöt16_t
)0x2000)

	)

677 
	#TIM_DMA_Triggî
 ((
uöt16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0x80FFË=0x0000Ë&& ((SOURCEË!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
uöt16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
uöt16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
uöt16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
uöt16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ExtTRGPSC_OFF
Ë|| \

	)

693 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
uöt16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
uöt16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
uöt16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
uöt16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
uöt16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
uöt16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
uöt16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
uöt16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
Ë|| \

	)

713 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

714 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

715 ((
SELECTION
Ë=
TIM_TS_ITR3
) || \

716 ((
SELECTION
Ë=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
Ë=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
Ë=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
Ë=
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
Ë|| \

	)

721 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

722 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

723 ((
SELECTION
Ë=
TIM_TS_ITR3
))

732 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1
 ((
uöt16_t
)0x0050)

	)

733 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI2
 ((
uöt16_t
)0x0060)

	)

734 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
 ((
uöt16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPﬁ¨ôy_Invîãd
 ((
uöt16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
 ((
uöt16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ExtTRGPﬁ¨ôy_Invîãd
Ë|| \

	)

746 ((
POLARITY
Ë=
TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
))

755 
	#TIM_PSCRñﬂdMode_Upd©e
 ((
uöt16_t
)0x0000)

	)

756 
	#TIM_PSCRñﬂdMode_Immedüã
 ((
uöt16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
Ë(((RELOADË=
TIM_PSCRñﬂdMode_Upd©e
Ë|| \

	)

758 ((
RELOAD
Ë=
TIM_PSCRñﬂdMode_Immedüã
))

767 
	#TIM_F‹˚dA˘i⁄_A˘ive
 ((
uöt16_t
)0x0050)

	)

768 
	#TIM_F‹˚dA˘i⁄_InA˘ive
 ((
uöt16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
Ë(((ACTIONË=
TIM_F‹˚dA˘i⁄_A˘ive
Ë|| \

	)

770 ((
ACTION
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

779 
	#TIM_EncodîMode_TI1
 ((
uöt16_t
)0x0001)

	)

780 
	#TIM_EncodîMode_TI2
 ((
uöt16_t
)0x0002)

	)

781 
	#TIM_EncodîMode_TI12
 ((
uöt16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
Ë(((MODEË=
TIM_EncodîMode_TI1
Ë|| \

	)

783 ((
MODE
Ë=
TIM_EncodîMode_TI2
) || \

784 ((
MODE
Ë=
TIM_EncodîMode_TI12
))

794 
	#TIM_EvítSour˚_Upd©e
 ((
uöt16_t
)0x0001)

	)

795 
	#TIM_EvítSour˚_CC1
 ((
uöt16_t
)0x0002)

	)

796 
	#TIM_EvítSour˚_CC2
 ((
uöt16_t
)0x0004)

	)

797 
	#TIM_EvítSour˚_CC3
 ((
uöt16_t
)0x0008)

	)

798 
	#TIM_EvítSour˚_CC4
 ((
uöt16_t
)0x0010)

	)

799 
	#TIM_EvítSour˚_COM
 ((
uöt16_t
)0x0020)

	)

800 
	#TIM_EvítSour˚_Triggî
 ((
uöt16_t
)0x0040)

	)

801 
	#TIM_EvítSour˚_Bªak
 ((
uöt16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((SOURCEË!0x0000))

	)

812 
	#TIM_Upd©eSour˚_GlobÆ
 ((
uöt16_t
)0x0000Ë

	)

815 
	#TIM_Upd©eSour˚_Reguœr
 ((
uöt16_t
)0x0001Ë

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_Upd©eSour˚_GlobÆ
Ë|| \

	)

817 ((
SOURCE
Ë=
TIM_Upd©eSour˚_Reguœr
))

826 
	#TIM_OCPªlﬂd_E«bÀ
 ((
uöt16_t
)0x0008)

	)

827 
	#TIM_OCPªlﬂd_DißbÀ
 ((
uöt16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
Ë(((STATEË=
TIM_OCPªlﬂd_E«bÀ
Ë|| \

	)

829 ((
STATE
Ë=
TIM_OCPªlﬂd_DißbÀ
))

838 
	#TIM_OCFa°_E«bÀ
 ((
uöt16_t
)0x0004)

	)

839 
	#TIM_OCFa°_DißbÀ
 ((
uöt16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
Ë(((STATEË=
TIM_OCFa°_E«bÀ
Ë|| \

	)

841 ((
STATE
Ë=
TIM_OCFa°_DißbÀ
))

851 
	#TIM_OCCÀ¨_E«bÀ
 ((
uöt16_t
)0x0080)

	)

852 
	#TIM_OCCÀ¨_DißbÀ
 ((
uöt16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
Ë(((STATEË=
TIM_OCCÀ¨_E«bÀ
Ë|| \

	)

854 ((
STATE
Ë=
TIM_OCCÀ¨_DißbÀ
))

863 
	#TIM_TRGOSour˚_Re£t
 ((
uöt16_t
)0x0000)

	)

864 
	#TIM_TRGOSour˚_E«bÀ
 ((
uöt16_t
)0x0010)

	)

865 
	#TIM_TRGOSour˚_Upd©e
 ((
uöt16_t
)0x0020)

	)

866 
	#TIM_TRGOSour˚_OC1
 ((
uöt16_t
)0x0030)

	)

867 
	#TIM_TRGOSour˚_OC1Ref
 ((
uöt16_t
)0x0040)

	)

868 
	#TIM_TRGOSour˚_OC2Ref
 ((
uöt16_t
)0x0050)

	)

869 
	#TIM_TRGOSour˚_OC3Ref
 ((
uöt16_t
)0x0060)

	)

870 
	#TIM_TRGOSour˚_OC4Ref
 ((
uöt16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TRGOSour˚_Re£t
Ë|| \

	)

872 ((
SOURCE
Ë=
TIM_TRGOSour˚_E«bÀ
) || \

873 ((
SOURCE
Ë=
TIM_TRGOSour˚_Upd©e
) || \

874 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1
) || \

875 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1Ref
) || \

876 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC2Ref
) || \

877 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC3Ref
) || \

878 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC4Ref
))

887 
	#TIM_SœveMode_Re£t
 ((
uöt16_t
)0x0004)

	)

888 
	#TIM_SœveMode_G©ed
 ((
uöt16_t
)0x0005)

	)

889 
	#TIM_SœveMode_Triggî
 ((
uöt16_t
)0x0006)

	)

890 
	#TIM_SœveMode_Exã∫Æ1
 ((
uöt16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
Ë(((MODEË=
TIM_SœveMode_Re£t
Ë|| \

	)

892 ((
MODE
Ë=
TIM_SœveMode_G©ed
) || \

893 ((
MODE
Ë=
TIM_SœveMode_Triggî
) || \

894 ((
MODE
Ë=
TIM_SœveMode_Exã∫Æ1
))

903 
	#TIM_Ma°îSœveMode_E«bÀ
 ((
uöt16_t
)0x0080)

	)

904 
	#TIM_Ma°îSœveMode_DißbÀ
 ((
uöt16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
Ë(((STATEË=
TIM_Ma°îSœveMode_E«bÀ
Ë|| \

	)

906 ((
STATE
Ë=
TIM_Ma°îSœveMode_DißbÀ
))

914 
	#TIM2_TIM8_TRGO
 ((
uöt16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
uöt16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
uöt16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
uöt16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
uöt16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
uöt16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
uöt16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
uöt16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
uöt16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
uöt16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
Ë(((TIM_REMAPË=
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
Ë=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
Ë=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
Ë=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
Ë=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
Ë=
TIM5_LSI
)||\

933 ((
TIM_REMAP
Ë=
TIM5_LSE
)||\

934 ((
TIM_REMAP
Ë=
TIM5_RTC
)||\

935 ((
TIM_REMAP
Ë=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
Ë=
TIM11_HSE
))

945 
	#TIM_FLAG_Upd©e
 ((
uöt16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
uöt16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
uöt16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
uöt16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
uöt16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
uöt16_t
)0x0020)

	)

951 
	#TIM_FLAG_Triggî
 ((
uöt16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bªak
 ((
uöt16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
uöt16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
uöt16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
uöt16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
uöt16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
TIM_FLAG_Upd©e
Ë|| \

	)

958 ((
FLAG
Ë=
TIM_FLAG_CC1
) || \

959 ((
FLAG
Ë=
TIM_FLAG_CC2
) || \

960 ((
FLAG
Ë=
TIM_FLAG_CC3
) || \

961 ((
FLAG
Ë=
TIM_FLAG_CC4
) || \

962 ((
FLAG
Ë=
TIM_FLAG_COM
) || \

963 ((
FLAG
Ë=
TIM_FLAG_Triggî
) || \

964 ((
FLAG
Ë=
TIM_FLAG_Bªak
) || \

965 ((
FLAG
Ë=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
Ë=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
Ë=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
Ë=
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
Ë((ICFILTERË<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
Ë((EXTFILTERË<0xF)

	)

996 
	#TIM_DMABur°Lígth_1Byã
 
TIM_DMABur°Lígth_1Tøns„r


	)

997 
	#TIM_DMABur°Lígth_2Byãs
 
TIM_DMABur°Lígth_2Tøns„rs


	)

998 
	#TIM_DMABur°Lígth_3Byãs
 
TIM_DMABur°Lígth_3Tøns„rs


	)

999 
	#TIM_DMABur°Lígth_4Byãs
 
TIM_DMABur°Lígth_4Tøns„rs


	)

1000 
	#TIM_DMABur°Lígth_5Byãs
 
TIM_DMABur°Lígth_5Tøns„rs


	)

1001 
	#TIM_DMABur°Lígth_6Byãs
 
TIM_DMABur°Lígth_6Tøns„rs


	)

1002 
	#TIM_DMABur°Lígth_7Byãs
 
TIM_DMABur°Lígth_7Tøns„rs


	)

1003 
	#TIM_DMABur°Lígth_8Byãs
 
TIM_DMABur°Lígth_8Tøns„rs


	)

1004 
	#TIM_DMABur°Lígth_9Byãs
 
TIM_DMABur°Lígth_9Tøns„rs


	)

1005 
	#TIM_DMABur°Lígth_10Byãs
 
TIM_DMABur°Lígth_10Tøns„rs


	)

1006 
	#TIM_DMABur°Lígth_11Byãs
 
TIM_DMABur°Lígth_11Tøns„rs


	)

1007 
	#TIM_DMABur°Lígth_12Byãs
 
TIM_DMABur°Lígth_12Tøns„rs


	)

1008 
	#TIM_DMABur°Lígth_13Byãs
 
TIM_DMABur°Lígth_13Tøns„rs


	)

1009 
	#TIM_DMABur°Lígth_14Byãs
 
TIM_DMABur°Lígth_14Tøns„rs


	)

1010 
	#TIM_DMABur°Lígth_15Byãs
 
TIM_DMABur°Lígth_15Tøns„rs


	)

1011 
	#TIM_DMABur°Lígth_16Byãs
 
TIM_DMABur°Lígth_16Tøns„rs


	)

1012 
	#TIM_DMABur°Lígth_17Byãs
 
TIM_DMABur°Lígth_17Tøns„rs


	)

1013 
	#TIM_DMABur°Lígth_18Byãs
 
TIM_DMABur°Lígth_18Tøns„rs


	)

1026 
TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
);

1027 
TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1028 
TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1029 
TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
);

1030 
TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
);

1031 
TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
);

1032 
TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
);

1033 
uöt32_t
 
TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
);

1034 
uöt16_t
 
TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
);

1035 
TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1036 
TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
);

1037 
TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1038 
TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
);

1039 
TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1043 
TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1044 
TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1045 
TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1046 
TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1047 
TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1048 
TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
);

1049 
TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
);

1050 
TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
);

1051 
TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
);

1052 
TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
);

1053 
TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1054 
TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1055 
TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1056 
TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1057 
TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1058 
TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1059 
TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1060 
TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1061 
TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1062 
TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1063 
TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1064 
TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1065 
TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1066 
TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1067 
TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1068 
TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1069 
TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1070 
TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1071 
TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1072 
TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1073 
TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1074 
TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1075 
TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1076 
TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
);

1080 
TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1081 
TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1082 
TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1083 
uöt32_t
 
TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
);

1084 
uöt32_t
 
TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
);

1085 
uöt32_t
 
TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
);

1086 
uöt32_t
 
TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
);

1087 
TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1088 
TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1089 
TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1090 
TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
);

1094 
TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
);

1095 
TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1096 
TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1097 
TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1100 
TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1101 
TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
);

1102 
FœgSètus
 
TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1103 
TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1104 
ITSètus
 
TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1105 
TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1106 
TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
);

1107 
TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1108 
TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1111 
TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
);

1112 
TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1113 
TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1114 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
);

1115 
TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1116 
uöt16_t
 
ExtTRGFûãr
);

1117 
TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1118 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
);

1121 
TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1122 
TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
);

1123 
TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
);

1124 
TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
);

1125 
TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1126 
uöt16_t
 
ExtTRGFûãr
);

1129 
TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1130 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
);

1131 
TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1134 
TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
);

1136 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h

30 #i‚de‡
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
USART_BaudR©e
;

62 
uöt16_t
 
USART_W‹dLígth
;

65 
uöt16_t
 
USART_St›Bôs
;

68 
uöt16_t
 
USART_P¨ôy
;

75 
uöt16_t
 
USART_Mode
;

78 
uöt16_t
 
USART_H¨dw¨eFlowC⁄åﬁ
;

81 } 
	tUSART_InôTy≥Def
;

90 
uöt16_t
 
USART_Clock
;

93 
uöt16_t
 
USART_CPOL
;

96 
uöt16_t
 
USART_CPHA
;

99 
uöt16_t
 
USART_La°Bô
;

102 } 
	tUSART_ClockInôTy≥Def
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
Ë|| \

	)

111 ((
PERIPH
Ë=
USART2
) || \

112 ((
PERIPH
Ë=
USART3
) || \

113 ((
PERIPH
Ë=
UART4
) || \

114 ((
PERIPH
Ë=
UART5
) || \

115 ((
PERIPH
Ë=
USART6
) || \

116 ((
PERIPH
Ë=
UART7
) || \

117 ((
PERIPH
Ë=
UART8
) || \

118 ((
PERIPH
Ë=
UART9
) || \

119 ((
PERIPH
Ë=
UART10
))

121 
	#IS_USART_1236_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
Ë|| \

	)

122 ((
PERIPH
Ë=
USART2
) || \

123 ((
PERIPH
Ë=
USART3
) || \

124 ((
PERIPH
Ë=
USART6
))

130 
	#USART_W‹dLígth_8b
 ((
uöt16_t
)0x0000)

	)

131 
	#USART_W‹dLígth_9b
 ((
uöt16_t
)0x1000)

	)

133 
	#IS_USART_WORD_LENGTH
(
LENGTH
Ë(((LENGTHË=
USART_W‹dLígth_8b
Ë|| \

	)

134 ((
LENGTH
Ë=
USART_W‹dLígth_9b
))

143 
	#USART_St›Bôs_1
 ((
uöt16_t
)0x0000)

	)

144 
	#USART_St›Bôs_0_5
 ((
uöt16_t
)0x1000)

	)

145 
	#USART_St›Bôs_2
 ((
uöt16_t
)0x2000)

	)

146 
	#USART_St›Bôs_1_5
 ((
uöt16_t
)0x3000)

	)

147 
	#IS_USART_STOPBITS
(
STOPBITS
Ë(((STOPBITSË=
USART_St›Bôs_1
Ë|| \

	)

148 ((
STOPBITS
Ë=
USART_St›Bôs_0_5
) || \

149 ((
STOPBITS
Ë=
USART_St›Bôs_2
) || \

150 ((
STOPBITS
Ë=
USART_St›Bôs_1_5
))

159 
	#USART_P¨ôy_No
 ((
uöt16_t
)0x0000)

	)

160 
	#USART_P¨ôy_Eví
 ((
uöt16_t
)0x0400)

	)

161 
	#USART_P¨ôy_Odd
 ((
uöt16_t
)0x0600)

	)

162 
	#IS_USART_PARITY
(
PARITY
Ë(((PARITYË=
USART_P¨ôy_No
Ë|| \

	)

163 ((
PARITY
Ë=
USART_P¨ôy_Eví
) || \

164 ((
PARITY
Ë=
USART_P¨ôy_Odd
))

173 
	#USART_Mode_Rx
 ((
uöt16_t
)0x0004)

	)

174 
	#USART_Mode_Tx
 ((
uöt16_t
)0x0008)

	)

175 
	#IS_USART_MODE
(
MODE
Ë((((MODEË& (
uöt16_t
)0xFFF3Ë=0x00Ë&& ((MODEË!(uöt16_t)0x00))

	)

183 
	#USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
 ((
uöt16_t
)0x0000)

	)

184 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS
 ((
uöt16_t
)0x0100)

	)

185 
	#USART_H¨dw¨eFlowC⁄åﬁ_CTS
 ((
uöt16_t
)0x0200)

	)

186 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
 ((
uöt16_t
)0x0300)

	)

187 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

188 (((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
) || \

189 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS
) || \

190 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_CTS
) || \

191 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
))

199 
	#USART_Clock_DißbÀ
 ((
uöt16_t
)0x0000)

	)

200 
	#USART_Clock_E«bÀ
 ((
uöt16_t
)0x0800)

	)

201 
	#IS_USART_CLOCK
(
CLOCK
Ë(((CLOCKË=
USART_Clock_DißbÀ
Ë|| \

	)

202 ((
CLOCK
Ë=
USART_Clock_E«bÀ
))

211 
	#USART_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

212 
	#USART_CPOL_High
 ((
uöt16_t
)0x0400)

	)

213 
	#IS_USART_CPOL
(
CPOL
Ë(((CPOLË=
USART_CPOL_Low
Ë|| ((CPOLË=
USART_CPOL_High
))

	)

223 
	#USART_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

224 
	#USART_CPHA_2Edge
 ((
uöt16_t
)0x0200)

	)

225 
	#IS_USART_CPHA
(
CPHA
Ë(((CPHAË=
USART_CPHA_1Edge
Ë|| ((CPHAË=
USART_CPHA_2Edge
))

	)

235 
	#USART_La°Bô_DißbÀ
 ((
uöt16_t
)0x0000)

	)

236 
	#USART_La°Bô_E«bÀ
 ((
uöt16_t
)0x0100)

	)

237 
	#IS_USART_LASTBIT
(
LASTBIT
Ë(((LASTBITË=
USART_La°Bô_DißbÀ
Ë|| \

	)

238 ((
LASTBIT
Ë=
USART_La°Bô_E«bÀ
))

247 
	#USART_IT_PE
 ((
uöt16_t
)0x0028)

	)

248 
	#USART_IT_TXE
 ((
uöt16_t
)0x0727)

	)

249 
	#USART_IT_TC
 ((
uöt16_t
)0x0626)

	)

250 
	#USART_IT_RXNE
 ((
uöt16_t
)0x0525)

	)

251 
	#USART_IT_ORE_RX
 ((
uöt16_t
)0x0325Ë

	)

252 
	#USART_IT_IDLE
 ((
uöt16_t
)0x0424)

	)

253 
	#USART_IT_LBD
 ((
uöt16_t
)0x0846)

	)

254 
	#USART_IT_CTS
 ((
uöt16_t
)0x096A)

	)

255 
	#USART_IT_ERR
 ((
uöt16_t
)0x0060)

	)

256 
	#USART_IT_ORE_ER
 ((
uöt16_t
)0x0360Ë

	)

257 
	#USART_IT_NE
 ((
uöt16_t
)0x0260)

	)

258 
	#USART_IT_FE
 ((
uöt16_t
)0x0160)

	)

263 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

268 
	#IS_USART_CONFIG_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
Ë|| \

	)

269 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

270 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

271 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ERR
))

272 
	#IS_USART_GET_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
Ë|| \

	)

273 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

274 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

275 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ORE
) || \

276 ((
IT
Ë=
USART_IT_ORE_RX
Ë|| ((ITË=
USART_IT_ORE_ER
) || \

277 ((
IT
Ë=
USART_IT_NE
Ë|| ((ITË=
USART_IT_FE
))

278 
	#IS_USART_CLEAR_IT
(
IT
Ë(((ITË=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
Ë|| \

	)

279 ((
IT
Ë=
USART_IT_LBD
Ë|| ((ITË=
USART_IT_CTS
))

288 
	#USART_DMAReq_Tx
 ((
uöt16_t
)0x0080)

	)

289 
	#USART_DMAReq_Rx
 ((
uöt16_t
)0x0040)

	)

290 
	#IS_USART_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFF3FË=0x00Ë&& ((DMAREQË!(uöt16_t)0x00))

	)

300 
	#USART_WakeUp_IdÀLöe
 ((
uöt16_t
)0x0000)

	)

301 
	#USART_WakeUp_AddªssM¨k
 ((
uöt16_t
)0x0800)

	)

302 
	#IS_USART_WAKEUP
(
WAKEUP
Ë(((WAKEUPË=
USART_WakeUp_IdÀLöe
Ë|| \

	)

303 ((
WAKEUP
Ë=
USART_WakeUp_AddªssM¨k
))

312 
	#USART_LINBªakDëe˘Lígth_10b
 ((
uöt16_t
)0x0000)

	)

313 
	#USART_LINBªakDëe˘Lígth_11b
 ((
uöt16_t
)0x0020)

	)

314 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
Ë\

	)

315 (((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_10b
) || \

316 ((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_11b
))

325 
	#USART_IrDAMode_LowPowî
 ((
uöt16_t
)0x0004)

	)

326 
	#USART_IrDAMode_N‹mÆ
 ((
uöt16_t
)0x0000)

	)

327 
	#IS_USART_IRDA_MODE
(
MODE
Ë(((MODEË=
USART_IrDAMode_LowPowî
Ë|| \

	)

328 ((
MODE
Ë=
USART_IrDAMode_N‹mÆ
))

337 
	#USART_FLAG_CTS
 ((
uöt16_t
)0x0200)

	)

338 
	#USART_FLAG_LBD
 ((
uöt16_t
)0x0100)

	)

339 
	#USART_FLAG_TXE
 ((
uöt16_t
)0x0080)

	)

340 
	#USART_FLAG_TC
 ((
uöt16_t
)0x0040)

	)

341 
	#USART_FLAG_RXNE
 ((
uöt16_t
)0x0020)

	)

342 
	#USART_FLAG_IDLE
 ((
uöt16_t
)0x0010)

	)

343 
	#USART_FLAG_ORE
 ((
uöt16_t
)0x0008)

	)

344 
	#USART_FLAG_NE
 ((
uöt16_t
)0x0004)

	)

345 
	#USART_FLAG_FE
 ((
uöt16_t
)0x0002)

	)

346 
	#USART_FLAG_PE
 ((
uöt16_t
)0x0001)

	)

347 
	#IS_USART_FLAG
(
FLAG
Ë(((FLAGË=
USART_FLAG_PE
Ë|| ((FLAGË=
USART_FLAG_TXE
Ë|| \

	)

348 ((
FLAG
Ë=
USART_FLAG_TC
Ë|| ((FLAGË=
USART_FLAG_RXNE
) || \

349 ((
FLAG
Ë=
USART_FLAG_IDLE
Ë|| ((FLAGË=
USART_FLAG_LBD
) || \

350 ((
FLAG
Ë=
USART_FLAG_CTS
Ë|| ((FLAGË=
USART_FLAG_ORE
) || \

351 ((
FLAG
Ë=
USART_FLAG_NE
Ë|| ((FLAGË=
USART_FLAG_FE
))

353 
	#IS_USART_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFC9FË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

355 
	#IS_USART_BAUDRATE
(
BAUDRATE
Ë(((BAUDRATEË> 0Ë&& ((BAUDRATEË< 7500001))

	)

356 
	#IS_USART_ADDRESS
(
ADDRESS
Ë((ADDRESSË<0xF)

	)

357 
	#IS_USART_DATA
(
DATA
Ë((DATAË<0x1FF)

	)

371 
USART_DeInô
(
USART_Ty≥Def
* 
USARTx
);

374 
USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

375 
USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
);

376 
USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

377 
USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

378 
USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

379 
USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
);

380 
USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

381 
USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

384 
USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
);

385 
uöt16_t
 
USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
);

388 
USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
);

389 
USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
);

390 
USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

393 
USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
);

394 
USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

395 
USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
);

398 
USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

401 
USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

402 
USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

403 
USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
);

406 
USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
);

407 
USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

410 
USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

413 
USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

414 
FœgSètus
 
USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

415 
USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

416 
ITSètus
 
USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

417 
USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

419 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h

30 #i‚de‡
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

59 
	#WWDG_PªsˇÀr_1
 ((
uöt32_t
)0x00000000)

	)

60 
	#WWDG_PªsˇÀr_2
 ((
uöt32_t
)0x00000080)

	)

61 
	#WWDG_PªsˇÀr_4
 ((
uöt32_t
)0x00000100)

	)

62 
	#WWDG_PªsˇÀr_8
 ((
uöt32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
WWDG_PªsˇÀr_1
Ë|| \

	)

64 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_2
) || \

65 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_4
) || \

66 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
Ë(((COUNTERË>0x40Ë&& ((COUNTERË<0x7F))

	)

82 
WWDG_DeInô
();

85 
WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
);

86 
WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
);

87 
WWDG_E«bÀIT
();

88 
WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
);

91 
WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
);

94 
FœgSètus
 
WWDG_GëFœgSètus
();

95 
WWDG_CÀ¨Fœg
();

97 #ifde‡
__˝lu•lus


	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

118 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

121 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

125 
	}
}

136 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

138 
uöt8_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

142 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

143 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

145 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

148 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

149 
tmµª
 = (0x4 - 
tmµri‹ôy
);

150 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

152 
tmµri‹ôy
 = 
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

153 
tmµri‹ôy
 |(
uöt8_t
)(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
);

155 
tmµri‹ôy
 =Åmppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

160 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

161 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

167 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

183 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

184 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

186 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

202 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 i‡(
NewSèã
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowîMode
;

211 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

213 
	}
}

223 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

226 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

227 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

235 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c

106 
	~"°m32f4xx_adc.h
"

107 
	~"°m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
uöt32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
uöt32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
uöt32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
uöt32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
uöt32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
uöt32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
uöt32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
uöt32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
uöt32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
uöt8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
uöt32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeInô
()

216 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
ENABLE
);

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

237 
uöt32_t
 
tm¥eg1
 = 0;

238 
uöt8_t
 
tm¥eg2
 = 0;

240 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as£π_∑øm
(
	`IS_ADC_RESOLUTION
(
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
));

242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
));

243 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
));

244 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
));

245 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
));

246 
	`as£π_∑øm
(
	`IS_ADC_DATA_ALIGN
(
ADC_InôSåu˘
->
ADC_D©aAlign
));

247 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
));

251 
tm¥eg1
 = 
ADCx
->
CR1
;

254 
tm¥eg1
 &
CR1_CLEAR_MASK
;

259 
tm¥eg1
 |(
uöt32_t
)(((uöt32_t)
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 << 8) | \

260 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
);

262 
ADCx
->
CR1
 = 
tm¥eg1
;

265 
tm¥eg1
 = 
ADCx
->
CR2
;

268 
tm¥eg1
 &
CR2_CLEAR_MASK
;

276 
tm¥eg1
 |(
uöt32_t
)(
ADC_InôSåu˘
->
ADC_D©aAlign
 | \

277 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 |

278 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 | \

279 ((
uöt32_t
)
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 << 1));

282 
ADCx
->
CR2
 = 
tm¥eg1
;

285 
tm¥eg1
 = 
ADCx
->
SQR1
;

288 
tm¥eg1
 &
SQR1_L_RESET
;

292 
tm¥eg2
 |(
uöt8_t
)(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 - (uint8_t)1);

293 
tm¥eg1
 |((
uöt32_t
)
tm¥eg2
 << 20);

296 
ADCx
->
SQR1
 = 
tm¥eg1
;

297 
	}
}

310 
	$ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

313 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
 = 
ADC_Resﬁuti⁄_12b
;

316 
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 = 
DISABLE
;

319 
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

322 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 = 
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
;

325 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_T1_CC1
;

328 
ADC_InôSåu˘
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

331 
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 = 1;

332 
	}
}

341 
	$ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

343 
uöt32_t
 
tm¥eg1
 = 0;

345 
	`as£π_∑øm
(
	`IS_ADC_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
));

346 
	`as£π_∑øm
(
	`IS_ADC_PRESCALER
(
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
));

347 
	`as£π_∑øm
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
));

348 
	`as£π_∑øm
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
));

351 
tm¥eg1
 = 
ADC
->
CCR
;

354 
tm¥eg1
 &
CR_CLEAR_MASK
;

362 
tm¥eg1
 |(
uöt32_t
)(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 |

363 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 |

364 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 |

365 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
);

368 
ADC
->
CCR
 = 
tm¥eg1
;

369 
	}
}

377 
	$ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

380 
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 = 
ADC_Mode_Indïídít
;

383 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 = 
ADC_PªsˇÀr_Div2
;

386 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 = 
ADC_DMAAc˚ssMode_DißbÀd
;

389 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
 = 
ADC_TwoSam∂ögDñay_5Cy˛es
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
)

457 
uöt32_t
 
tm¥eg
 = 0;

459 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as£π_∑øm
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_A«logW©chdog
));

463 
tm¥eg
 = 
ADCx
->
CR1
;

466 
tm¥eg
 &
CR1_AWDMode_RESET
;

469 
tm¥eg
 |
ADC_A«logW©chdog
;

472 
ADCx
->
CR1
 = 
tm¥eg
;

473 
	}
}

484 
	$ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,

485 
uöt16_t
 
LowThªshﬁd
)

488 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
HighThªshﬁd
));

490 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
LowThªshﬁd
));

493 
ADCx
->
HTR
 = 
HighThªshﬁd
;

496 
ADCx
->
LTR
 = 
LowThªshﬁd
;

497 
	}
}

525 
	$ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
)

527 
uöt32_t
 
tm¥eg
 = 0;

529 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

533 
tm¥eg
 = 
ADCx
->
CR1
;

536 
tm¥eg
 &
CR1_AWDCH_RESET
;

539 
tm¥eg
 |
ADC_Ch™√l
;

542 
ADCx
->
CR1
 = 
tm¥eg
;

543 
	}
}

589 
	$ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

592 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

593 i‡(
NewSèã
 !
DISABLE
)

596 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

618 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

619 i‡(
NewSèã
 !
DISABLE
)

622 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

717 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

719 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

721 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_RANK
(
R™k
));

722 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

725 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

728 
tm¥eg1
 = 
ADCx
->
SMPR1
;

731 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Ch™√l
 - 10));

734 
tm¥eg1
 &~
tm¥eg2
;

737 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * (
ADC_Ch™√l
 - 10));

740 
tm¥eg1
 |
tm¥eg2
;

743 
ADCx
->
SMPR1
 = 
tm¥eg1
;

748 
tm¥eg1
 = 
ADCx
->
SMPR2
;

751 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

754 
tm¥eg1
 &~
tm¥eg2
;

757 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

760 
tm¥eg1
 |
tm¥eg2
;

763 
ADCx
->
SMPR2
 = 
tm¥eg1
;

766 i‡(
R™k
 < 7)

769 
tm¥eg1
 = 
ADCx
->
SQR3
;

772 
tm¥eg2
 = 
SQR3_SQ_SET
 << (5 * (
R™k
 - 1));

775 
tm¥eg1
 &~
tm¥eg2
;

778 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 1));

781 
tm¥eg1
 |
tm¥eg2
;

784 
ADCx
->
SQR3
 = 
tm¥eg1
;

787 i‡(
R™k
 < 13)

790 
tm¥eg1
 = 
ADCx
->
SQR2
;

793 
tm¥eg2
 = 
SQR2_SQ_SET
 << (5 * (
R™k
 - 7));

796 
tm¥eg1
 &~
tm¥eg2
;

799 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 7));

802 
tm¥eg1
 |
tm¥eg2
;

805 
ADCx
->
SQR2
 = 
tm¥eg1
;

811 
tm¥eg1
 = 
ADCx
->
SQR1
;

814 
tm¥eg2
 = 
SQR1_SQ_SET
 << (5 * (
R™k
 - 13));

817 
tm¥eg1
 &~
tm¥eg2
;

820 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 13));

823 
tm¥eg1
 |
tm¥eg2
;

826 
ADCx
->
SQR1
 = 
tm¥eg1
;

828 
	}
}

835 
	$ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

838 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FœgSètus
 
	$ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
)

851 
FœgSètus
 
bô°©us
 = 
RESET
;

853 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i‡((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
Ë!(
uöt32_t
)
RESET
)

859 
bô°©us
 = 
SET
;

864 
bô°©us
 = 
RESET
;

868  
bô°©us
;

869 
	}
}

879 
	$ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

882 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

885 i‡(
NewSèã
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

907 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

910 i‡(
NewSèã
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
)

932 
uöt32_t
 
tm¥eg1
 = 0;

933 
uöt32_t
 
tm¥eg2
 = 0;

936 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numbî
));

940 
tm¥eg1
 = 
ADCx
->
CR1
;

943 
tm¥eg1
 &
CR1_DISCNUM_RESET
;

946 
tm¥eg2
 = 
Numbî
 - 1;

947 
tm¥eg1
 |
tm¥eg2
 << 13;

950 
ADCx
->
CR1
 = 
tm¥eg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

965 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

968 i‡(
NewSèã
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
uöt16_t
 
	$ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
)

988 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
uöt16_t
Ë
ADCx
->
DR
;

992 
	}
}

1006 
uöt32_t
 
	$ADC_GëMu…iModeC⁄vîsi⁄VÆue
()

1009  (*(
__IO
 
uöt32_t
 *Ë
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1055 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1057 i‡(
NewSèã
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1079 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1081 i‡(
NewSèã
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1106 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1107 i‡(
NewSèã
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

1192 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0, 
tm¥eg3
 = 0;

1194 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

1196 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_RANK
(
R™k
));

1197 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

1199 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

1202 
tm¥eg1
 = 
ADCx
->
SMPR1
;

1204 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Ch™√l
 - 10));

1206 
tm¥eg1
 &~
tm¥eg2
;

1208 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3*(
ADC_Ch™√l
 - 10));

1210 
tm¥eg1
 |
tm¥eg2
;

1212 
ADCx
->
SMPR1
 = 
tm¥eg1
;

1217 
tm¥eg1
 = 
ADCx
->
SMPR2
;

1219 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

1221 
tm¥eg1
 &~
tm¥eg2
;

1223 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

1225 
tm¥eg1
 |
tm¥eg2
;

1227 
ADCx
->
SMPR2
 = 
tm¥eg1
;

1231 
tm¥eg1
 = 
ADCx
->
JSQR
;

1233 
tm¥eg3
 = (
tm¥eg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tm¥eg2
 = 
JSQR_JSQ_SET
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1237 
tm¥eg1
 &~
tm¥eg2
;

1239 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1241 
tm¥eg1
 |
tm¥eg2
;

1243 
ADCx
->
JSQR
 = 
tm¥eg1
;

1244 
	}
}

1253 
	$ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
)

1255 
uöt32_t
 
tm¥eg1
 = 0;

1256 
uöt32_t
 
tm¥eg2
 = 0;

1258 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_LENGTH
(
Lígth
));

1262 
tm¥eg1
 = 
ADCx
->
JSQR
;

1265 
tm¥eg1
 &
JSQR_JL_RESET
;

1268 
tm¥eg2
 = 
Lígth
 - 1;

1269 
tm¥eg1
 |
tm¥eg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tm¥eg1
;

1273 
	}
}

1288 
	$ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
)

1290 
__IO
 
uöt32_t
 
tmp
 = 0;

1292 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1294 
	`as£π_∑øm
(
	`IS_ADC_OFFSET
(
Off£t
));

1296 
tmp
 = (
uöt32_t
)
ADCx
;

1297 
tmp
 +
ADC_Inje˘edCh™√l
;

1300 *(
__IO
 
uöt32_t
 *Ë
tmp
 = (uöt32_t)
Off£t
;

1301 
	}
}

1326 
	$ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
)

1328 
uöt32_t
 
tm¥eg
 = 0;

1330 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Exã∫ÆTrigInjecC⁄v
));

1334 
tm¥eg
 = 
ADCx
->
CR2
;

1337 
tm¥eg
 &
CR2_JEXTSEL_RESET
;

1340 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄v
;

1343 
ADCx
->
CR2
 = 
tm¥eg
;

1344 
	}
}

1360 
	$ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
)

1362 
uöt32_t
 
tm¥eg
 = 0;

1364 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Exã∫ÆTrigInjecC⁄vEdge
));

1367 
tm¥eg
 = 
ADCx
->
CR2
;

1369 
tm¥eg
 &
CR2_JEXTEN_RESET
;

1371 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄vEdge
;

1373 
ADCx
->
CR2
 = 
tm¥eg
;

1374 
	}
}

1381 
	$ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

1384 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FœgSètus
 
	$ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
)

1396 
FœgSètus
 
bô°©us
 = 
RESET
;

1398 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i‡((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
Ë!(
uöt32_t
)
RESET
)

1404 
bô°©us
 = 
SET
;

1409 
bô°©us
 = 
RESET
;

1412  
bô°©us
;

1413 
	}
}

1423 
	$ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1426 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1428 i‡(
NewSèã
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1452 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1454 i‡(
NewSèã
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
uöt16_t
 
	$ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
)

1479 
__IO
 
uöt32_t
 
tmp
 = 0;

1482 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1485 
tmp
 = (
uöt32_t
)
ADCx
;

1486 
tmp
 +
ADC_Inje˘edCh™√l
 + 
JDR_OFFSET
;

1489  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

1490 
	}
}

1584 
	$ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1586 
uöt32_t
 
ômask
 = 0;

1588 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1590 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
ômask
 = (
uöt8_t
)
ADC_IT
;

1594 
ômask
 = (
uöt32_t
)0x01 << itmask;

1596 i‡(
NewSèã
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
ômask
;

1604 
ADCx
->
CR1
 &(~(
uöt32_t
)
ômask
);

1606 
	}
}

1621 
FœgSètus
 
	$ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1623 
FœgSètus
 
bô°©us
 = 
RESET
;

1625 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as£π_∑øm
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i‡((
ADCx
->
SR
 & 
ADC_FLAG
Ë!(
uöt8_t
)
RESET
)

1632 
bô°©us
 = 
SET
;

1637 
bô°©us
 = 
RESET
;

1640  
bô°©us
;

1641 
	}
}

1656 
	$ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1659 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as£π_∑øm
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
uöt32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITSètus
 
	$ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1679 
ITSètus
 
bô°©us
 = 
RESET
;

1680 
uöt32_t
 
ômask
 = 0, 
íabÀ°©us
 = 0;

1683 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
ômask
 = 
ADC_IT
 >> 8;

1690 
íabÀ°©us
 = (
ADCx
->
CR1
 & ((
uöt32_t
)0x01 << (
uöt8_t
)
ADC_IT
)) ;

1693 i‡(((
ADCx
->
SR
 & 
ômask
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1696 
bô°©us
 = 
SET
;

1701 
bô°©us
 = 
RESET
;

1704  
bô°©us
;

1705 
	}
}

1718 
	$ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1720 
uöt8_t
 
ômask
 = 0;

1722 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
ômask
 = (
uöt8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
uöt32_t
)
ômask
;

1728 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c

84 
	~"°m32f4xx_ˇn.h
"

85 
	~"°m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
uöt32_t
)0x00010000Ë

	)

102 
	#TMIDxR_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

105 
	#FMR_FINIT
 ((
uöt32_t
)0x00000001Ë

	)

108 
	#INAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
uöt32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
uöt32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
uöt32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
uöt32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
uöt32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
uöt8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
uöt8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
uöt8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
uöt32_t
Ë0x00000003)

	)

134 
ITSètus
 
CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
);

167 
	$CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
)

170 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

172 i‡(
CANx
 =
CAN1
)

175 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
ENABLE
);

177 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
DISABLE
);

179 #i‡
	`deföed
(
STM32F413_423xx
)

180 if(
CANx
 =
CAN2
)

183 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

185 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

191 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN3
, 
ENABLE
);

193 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN3
, 
DISABLE
);

199 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

201 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

204 
	}
}

216 
uöt8_t
 
	$CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

218 
uöt8_t
 
InôSètus
 = 
CAN_InôSètus_Faûed
;

219 
uöt32_t
 
waô_ack
 = 0x00000000;

221 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

222 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TTCM
));

223 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_ABOM
));

224 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_AWUM
));

225 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_NART
));

226 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_RFLM
));

227 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TXFP
));

228 
	`as£π_∑øm
(
	`IS_CAN_MODE
(
CAN_InôSåu˘
->
CAN_Mode
));

229 
	`as£π_∑øm
(
	`IS_CAN_SJW
(
CAN_InôSåu˘
->
CAN_SJW
));

230 
	`as£π_∑øm
(
	`IS_CAN_BS1
(
CAN_InôSåu˘
->
CAN_BS1
));

231 
	`as£π_∑øm
(
	`IS_CAN_BS2
(
CAN_InôSåu˘
->
CAN_BS2
));

232 
	`as£π_∑øm
(
	`IS_CAN_PRESCALER
(
CAN_InôSåu˘
->
CAN_PªsˇÀr
));

235 
CANx
->
MCR
 &(~(
uöt32_t
)
CAN_MCR_SLEEP
);

238 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

241 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë!CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

243 
waô_ack
++;

247 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

249 
InôSètus
 = 
CAN_InôSètus_Faûed
;

254 i‡(
CAN_InôSåu˘
->
CAN_TTCM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

260 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TTCM
;

264 i‡(
CAN_InôSåu˘
->
CAN_ABOM
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

270 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_ABOM
;

274 i‡(
CAN_InôSåu˘
->
CAN_AWUM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

280 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_AWUM
;

284 i‡(
CAN_InôSåu˘
->
CAN_NART
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_NART
;

290 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_NART
;

294 i‡(
CAN_InôSåu˘
->
CAN_RFLM
 =
ENABLE
)

296 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

300 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_RFLM
;

304 i‡(
CAN_InôSåu˘
->
CAN_TXFP
 =
ENABLE
)

306 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

310 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TXFP
;

314 
CANx
->
BTR
 = (
uöt32_t
)((uöt32_t)
CAN_InôSåu˘
->
CAN_Mode
 << 30) | \

315 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_SJW
 << 24) | \

316 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS1
 << 16) | \

317 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS2
 << 20) | \

318 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_PªsˇÀr
 - 1);

321 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_INRQ
;

324 
waô_ack
 = 0;

326 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë=CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

328 
waô_ack
++;

332 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

334 
InôSètus
 = 
CAN_InôSètus_Faûed
;

338 
InôSètus
 = 
CAN_InôSètus_Suc˚ss
 ;

343  
InôSètus
;

344 
	}
}

346 #i‡
deföed
(
STM32F413_423xx
)

355 
	$CAN_FûãrInô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

357 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

359 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

360 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

361 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

362 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

363 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

365 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)1Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

368 
CANx
->
FMR
 |
FMR_FINIT
;

371 
CANx
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

374 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

377 
CANx
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

381 
CANx
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

382 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

383 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

387 
CANx
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

388 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

389 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

392 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

395 
CANx
->
FS1R
 |
fûãr_numbî_bô_pos
;

397 
CANx
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

398 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

399 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

401 
CANx
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

402 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

403 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

407 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

410 
CANx
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

415 
CANx
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

419 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO0
)

422 
CANx
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

425 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO1
)

428 
CANx
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

432 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

434 
CANx
->
FA1R
 |
fûãr_numbî_bô_pos
;

438 
CANx
->
FMR
 &~
FMR_FINIT
;

439 
	}
}

448 
	$CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

450 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

452 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

453 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

454 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

455 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

456 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

458 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)1Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

461 
CAN1
->
FMR
 |
FMR_FINIT
;

464 
CAN1
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

467 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

470 
CAN1
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

474 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

475 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

476 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

480 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

481 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

482 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

485 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

488 
CAN1
->
FS1R
 |
fûãr_numbî_bô_pos
;

490 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

491 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

492 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

494 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

495 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

496 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

500 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

503 
CAN1
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

508 
CAN1
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

512 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO0
)

515 
CAN1
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

518 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO1
)

521 
CAN1
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

525 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

527 
CAN1
->
FA1R
 |
fûãr_numbî_bô_pos
;

531 
CAN1
->
FMR
 &~
FMR_FINIT
;

532 
	}
}

540 
	$CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

545 
CAN_InôSåu˘
->
CAN_TTCM
 = 
DISABLE
;

548 
CAN_InôSåu˘
->
CAN_ABOM
 = 
DISABLE
;

551 
CAN_InôSåu˘
->
CAN_AWUM
 = 
DISABLE
;

554 
CAN_InôSåu˘
->
CAN_NART
 = 
DISABLE
;

557 
CAN_InôSåu˘
->
CAN_RFLM
 = 
DISABLE
;

560 
CAN_InôSåu˘
->
CAN_TXFP
 = 
DISABLE
;

563 
CAN_InôSåu˘
->
CAN_Mode
 = 
CAN_Mode_N‹mÆ
;

566 
CAN_InôSåu˘
->
CAN_SJW
 = 
CAN_SJW_1tq
;

569 
CAN_InôSåu˘
->
CAN_BS1
 = 
CAN_BS1_4tq
;

572 
CAN_InôSåu˘
->
CAN_BS2
 = 
CAN_BS2_3tq
;

575 
CAN_InôSåu˘
->
CAN_PªsˇÀr
 = 1;

576 
	}
}

578 #i‡
deföed
(
STM32F413_423xx
)

585 
	$CAN_SœveSèπB™k
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_B™kNumbî
)

588 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

591 
CANx
->
FMR
 |
FMR_FINIT
;

594 
CANx
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

595 
CANx
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

598 
CANx
->
FMR
 &~
FMR_FINIT
;

599 
	}
}

606 
	$CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
)

609 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

612 
CAN1
->
FMR
 |
FMR_FINIT
;

615 
CAN1
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

616 
CAN1
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

619 
CAN1
->
FMR
 &~
FMR_FINIT
;

620 
	}
}

632 
	$CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

635 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

636 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 i‡(
NewSèã
 !
DISABLE
)

641 
CANx
->
MCR
 |
MCR_DBF
;

646 
CANx
->
MCR
 &~
MCR_DBF
;

648 
	}
}

663 
	$CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

666 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

667 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

668 i‡(
NewSèã
 !
DISABLE
)

671 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

674 
CANx
->
sTxMaûBox
[0].
TDTR
 |((
uöt32_t
)
CAN_TDT0R_TGT
);

675 
CANx
->
sTxMaûBox
[1].
TDTR
 |((
uöt32_t
)
CAN_TDT1R_TGT
);

676 
CANx
->
sTxMaûBox
[2].
TDTR
 |((
uöt32_t
)
CAN_TDT2R_TGT
);

681 
CANx
->
MCR
 &(
uöt32_t
)(~(uöt32_t)
CAN_MCR_TTCM
);

684 
CANx
->
sTxMaûBox
[0].
TDTR
 &((
uöt32_t
)~
CAN_TDT0R_TGT
);

685 
CANx
->
sTxMaûBox
[1].
TDTR
 &((
uöt32_t
)~
CAN_TDT1R_TGT
);

686 
CANx
->
sTxMaûBox
[2].
TDTR
 &((
uöt32_t
)~
CAN_TDT2R_TGT
);

688 
	}
}

718 
uöt8_t
 
	$CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
)

720 
uöt8_t
 
å™smô_maûbox
 = 0;

722 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

723 
	`as£π_∑øm
(
	`IS_CAN_IDTYPE
(
TxMesßge
->
IDE
));

724 
	`as£π_∑øm
(
	`IS_CAN_RTR
(
TxMesßge
->
RTR
));

725 
	`as£π_∑øm
(
	`IS_CAN_DLC
(
TxMesßge
->
DLC
));

728 i‡((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

730 
å™smô_maûbox
 = 0;

732 i‡((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

734 
å™smô_maûbox
 = 1;

736 i‡((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

738 
å™smô_maûbox
 = 2;

742 
å™smô_maûbox
 = 
CAN_TxSètus_NoMaûBox
;

745 i‡(
å™smô_maûbox
 !
CAN_TxSètus_NoMaûBox
)

748 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 &
TMIDxR_TXRQ
;

749 i‡(
TxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

751 
	`as£π_∑øm
(
	`IS_CAN_STDID
(
TxMesßge
->
StdId
));

752 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
StdId
 << 21) | \

753 
TxMesßge
->
RTR
);

757 
	`as£π_∑øm
(
	`IS_CAN_EXTID
(
TxMesßge
->
ExtId
));

758 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
ExtId
 << 3) | \

759 
TxMesßge
->
IDE
 | \

760 
TxMesßge
->
RTR
);

764 
TxMesßge
->
DLC
 &(
uöt8_t
)0x0000000F;

765 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 &(
uöt32_t
)0xFFFFFFF0;

766 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 |
TxMesßge
->
DLC
;

769 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDLR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[3] << 24) |

770 ((
uöt32_t
)
TxMesßge
->
D©a
[2] << 16) |

771 ((
uöt32_t
)
TxMesßge
->
D©a
[1] << 8) |

772 ((
uöt32_t
)
TxMesßge
->
D©a
[0]));

773 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDHR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[7] << 24) |

774 ((
uöt32_t
)
TxMesßge
->
D©a
[6] << 16) |

775 ((
uöt32_t
)
TxMesßge
->
D©a
[5] << 8) |

776 ((
uöt32_t
)
TxMesßge
->
D©a
[4]));

778 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |
TMIDxR_TXRQ
;

780  
å™smô_maûbox
;

781 
	}
}

791 
uöt8_t
 
	$CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
TønsmôMaûbox
)

793 
uöt32_t
 
°©e
 = 0;

796 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

797 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
TønsmôMaûbox
));

799 
TønsmôMaûbox
)

801 (
CAN_TXMAILBOX_0
):

802 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

804 (
CAN_TXMAILBOX_1
):

805 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

807 (
CAN_TXMAILBOX_2
):

808 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

811 
°©e
 = 
CAN_TxSètus_Faûed
;

814 
°©e
)

817 (0x0): 
°©e
 = 
CAN_TxSètus_Pídög
;

820 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
°©e
 = 
CAN_TxSètus_Faûed
;

822 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
°©e
 = 
CAN_TxSètus_Faûed
;

824 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
°©e
 = 
CAN_TxSètus_Faûed
;

827 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
°©e
 = 
CAN_TxSètus_Ok
;

829 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
°©e
 = 
CAN_TxSètus_Ok
;

831 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
°©e
 = 
CAN_TxSètus_Ok
;

833 : 
°©e
 = 
CAN_TxSètus_Faûed
;

836  (
uöt8_t
Ë
°©e
;

837 
	}
}

846 
	$CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
)

849 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

850 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
Maûbox
));

852 
Maûbox
)

854 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

856 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

858 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

863 
	}
}

894 
	$CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
)

897 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

898 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

900 
RxMesßge
->
IDE
 = (
uöt8_t
)0x04 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

901 i‡(
RxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

903 
RxMesßge
->
StdId
 = (
uöt32_t
)0x000007FF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 21);

907 
RxMesßge
->
ExtId
 = (
uöt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 3);

910 
RxMesßge
->
RTR
 = (
uöt8_t
)0x02 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

912 
RxMesßge
->
DLC
 = (
uöt8_t
)0x0F & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
;

914 
RxMesßge
->
FMI
 = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
 >> 8);

916 
RxMesßge
->
D©a
[0] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
;

917 
RxMesßge
->
D©a
[1] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 8);

918 
RxMesßge
->
D©a
[2] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 16);

919 
RxMesßge
->
D©a
[3] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 24);

920 
RxMesßge
->
D©a
[4] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
;

921 
RxMesßge
->
D©a
[5] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 8);

922 
RxMesßge
->
D©a
[6] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 16);

923 
RxMesßge
->
D©a
[7] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 24);

926 i‡(
FIFONumbî
 =
CAN_FIFO0
)

928 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

933 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

935 
	}
}

944 
	$CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

947 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

948 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

950 i‡(
FIFONumbî
 =
CAN_FIFO0
)

952 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

957 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

959 
	}
}

968 
uöt8_t
 
	$CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

970 
uöt8_t
 
mesßge_≥ndög
=0;

972 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

973 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

974 i‡(
FIFONumbî
 =
CAN_FIFO0
)

976 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF0R
&(
uöt32_t
)0x03);

978 i‡(
FIFONumbî
 =
CAN_FIFO1
)

980 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF1R
&(
uöt32_t
)0x03);

984 
mesßge_≥ndög
 = 0;

986  
mesßge_≥ndög
;

987 
	}
}

1018 
uöt8_t
 
	$CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_O≥øtögMode
)

1020 
uöt8_t
 
°©us
 = 
CAN_ModeSètus_Faûed
;

1023 
uöt32_t
 
timeout
 = 
INAK_TIMEOUT
;

1026 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1027 
	`as£π_∑øm
(
	`IS_CAN_OPERATING_MODE
(
CAN_O≥øtögMode
));

1029 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_Inôüliz©i⁄
)

1032 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_SLEEP
)Ë| 
CAN_MCR_INRQ
);

1035 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
Ë&& (
timeout
 != 0))

1037 
timeout
--;

1039 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
)

1041 
°©us
 = 
CAN_ModeSètus_Faûed
;

1045 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

1048 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_N‹mÆ
)

1051 
CANx
->
MCR
 &(
uöt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

1054 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!0Ë&& (
timeout
!=0))

1056 
timeout
--;

1058 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

1060 
°©us
 = 
CAN_ModeSètus_Faûed
;

1064 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

1067 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_SÀï
)

1070 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

1073 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
Ë&& (
timeout
!=0))

1075 
timeout
--;

1077 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
)

1079 
°©us
 = 
CAN_ModeSètus_Faûed
;

1083 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

1088 
°©us
 = 
CAN_ModeSètus_Faûed
;

1091  (
uöt8_t
Ë
°©us
;

1092 
	}
}

1100 
uöt8_t
 
	$CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
)

1102 
uöt8_t
 
¶ìp°©us
 = 
CAN_SÀï_Faûed
;

1105 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1108 
CANx
->
MCR
 = (((CANx->MCRË& (
uöt32_t
)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

1111 i‡((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

1114 
¶ìp°©us
 = 
CAN_SÀï_Ok
;

1117  (
uöt8_t
)
¶ìp°©us
;

1118 
	}
}

1126 
uöt8_t
 
	$CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
)

1128 
uöt32_t
 
waô_¶ak
 = 
SLAK_TIMEOUT
;

1129 
uöt8_t
 
wakeup°©us
 = 
CAN_WakeUp_Faûed
;

1132 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1135 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_SLEEP
;

1138 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
Ë=CAN_MSR_SLAK)&&(
waô_¶ak
!=0x00))

1140 
waô_¶ak
--;

1142 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

1145 
wakeup°©us
 = 
CAN_WakeUp_Ok
;

1148  (
uöt8_t
)
wakeup°©us
;

1149 
	}
}

1188 
uöt8_t
 
	$CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
)

1190 
uöt8_t
 
îr‹code
=0;

1193 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1196 
îr‹code
 = (((
uöt8_t
)
CANx
->
ESR
Ë& (uöt8_t)
CAN_ESR_LEC
);

1199  
îr‹code
;

1200 
	}
}

1214 
uöt8_t
 
	$CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1216 
uöt8_t
 
cou¡î
=0;

1219 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1222 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1225  
cou¡î
;

1226 
	}
}

1235 
uöt8_t
 
	$CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1237 
uöt8_t
 
cou¡î
=0;

1240 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1243 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1246  
cou¡î
;

1247 
	}
}

1441 
	$CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1444 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1445 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1446 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1448 i‡(
NewSèã
 !
DISABLE
)

1451 
CANx
->
IER
 |
CAN_IT
;

1456 
CANx
->
IER
 &~
CAN_IT
;

1458 
	}
}

1482 
FœgSètus
 
	$CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1484 
FœgSètus
 
bô°©us
 = 
RESET
;

1487 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1488 
	`as£π_∑øm
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1491 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
Ë!(
uöt32_t
)
RESET
)

1494 i‡((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1497 
bô°©us
 = 
SET
;

1502 
bô°©us
 = 
RESET
;

1505 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
Ë!(
uöt32_t
)
RESET
)

1508 i‡((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1511 
bô°©us
 = 
SET
;

1516 
bô°©us
 = 
RESET
;

1519 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
Ë!(
uöt32_t
)
RESET
)

1522 i‡((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1525 
bô°©us
 = 
SET
;

1530 
bô°©us
 = 
RESET
;

1533 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
Ë!(
uöt32_t
)
RESET
)

1536 i‡((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1539 
bô°©us
 = 
SET
;

1544 
bô°©us
 = 
RESET
;

1550 i‡((
uöt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(uöt32_t)
RESET
)

1553 
bô°©us
 = 
SET
;

1558 
bô°©us
 = 
RESET
;

1562  
bô°©us
;

1563 
	}
}

1583 
	$CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1585 
uöt32_t
 
Êagtmp
=0;

1587 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1588 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1590 i‡(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1593 
CANx
->
ESR
 = (
uöt32_t
)
RESET
;

1597 
Êagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1599 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
uöt32_t
)
RESET
)

1602 
CANx
->
RF0R
 = (
uöt32_t
)(
Êagtmp
);

1604 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
uöt32_t
)
RESET
)

1607 
CANx
->
RF1R
 = (
uöt32_t
)(
Êagtmp
);

1609 i‡((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
uöt32_t
)
RESET
)

1612 
CANx
->
TSR
 = (
uöt32_t
)(
Êagtmp
);

1617 
CANx
->
MSR
 = (
uöt32_t
)(
Êagtmp
);

1620 
	}
}

1644 
ITSètus
 
	$CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1646 
ITSètus
 
ô°©us
 = 
RESET
;

1648 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1649 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1652 if((
CANx
->
IER
 & 
CAN_IT
Ë!
RESET
)

1655 
CAN_IT
)

1657 
CAN_IT_TME
:

1659 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1661 
CAN_IT_FMP0
:

1663 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1665 
CAN_IT_FF0
:

1667 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1669 
CAN_IT_FOV0
:

1671 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1673 
CAN_IT_FMP1
:

1675 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1677 
CAN_IT_FF1
:

1679 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1681 
CAN_IT_FOV1
:

1683 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1685 
CAN_IT_WKU
:

1687 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1689 
CAN_IT_SLK
:

1691 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1693 
CAN_IT_EWG
:

1695 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1697 
CAN_IT_EPV
:

1699 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1701 
CAN_IT_BOF
:

1703 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1705 
CAN_IT_LEC
:

1707 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1709 
CAN_IT_ERR
:

1711 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1715 
ô°©us
 = 
RESET
;

1722 
ô°©us
 = 
RESET
;

1726  
ô°©us
;

1727 
	}
}

1749 
	$CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1752 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1753 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1755 
CAN_IT
)

1757 
CAN_IT_TME
:

1759 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1761 
CAN_IT_FF0
:

1763 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1765 
CAN_IT_FOV0
:

1767 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1769 
CAN_IT_FF1
:

1771 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1773 
CAN_IT_FOV1
:

1775 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1777 
CAN_IT_WKU
:

1779 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1781 
CAN_IT_SLK
:

1783 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1785 
CAN_IT_EWG
:

1787 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1790 
CAN_IT_EPV
:

1792 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1795 
CAN_IT_BOF
:

1797 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1800 
CAN_IT_LEC
:

1802 
CANx
->
ESR
 = 
RESET
;

1804 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1806 
CAN_IT_ERR
:

1808 
CANx
->
ESR
 = 
RESET
;

1810 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1816 
	}
}

1827 
ITSètus
 
	$CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
)

1829 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

1831 i‡((
CAN_Reg
 & 
It_Bô
Ë!(
uöt32_t
)
RESET
)

1834 
≥ndögbô°©us
 = 
SET
;

1839 
≥ndögbô°©us
 = 
RESET
;

1841  
≥ndögbô°©us
;

1842 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cec.c

93 
	~"°m32f4xx_˚c.h
"

94 
	~"°m32f4xx_rcc.h
"

104 #i‡
deföed
(
STM32F446xx
)

107 
	#BROADCAST_ADDRESS
 ((
uöt32_t
)0x0000F)

	)

108 
	#CFGR_CLEAR_MASK
 ((
uöt32_t
)0x7000FE00Ë

	)

145 
	$CEC_DeInô
()

147 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CEC
, 
ENABLE
);

148 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CEC
, 
DISABLE
);

149 
	}
}

159 
	$CEC_Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
)

161 
uöt32_t
 
tm¥eg
 = 0;

164 
	`as£π_∑øm
(
	`IS_CEC_SIGNAL_FREE_TIME
(
CEC_InôSåu˘
->
CEC_Sig«lFªeTime
));

165 
	`as£π_∑øm
(
	`IS_CEC_RX_TOLERANCE
(
CEC_InôSåu˘
->
CEC_RxTﬁî™˚
));

166 
	`as£π_∑øm
(
	`IS_CEC_STOP_RECEPTION
(
CEC_InôSåu˘
->
CEC_St›Re˚±i⁄
));

167 
	`as£π_∑øm
(
	`IS_CEC_BIT_RISING_ERROR
(
CEC_InôSåu˘
->
CEC_BôRisögEº‹
));

168 
	`as£π_∑øm
(
	`IS_CEC_LONG_BIT_PERIOD_ERROR
(
CEC_InôSåu˘
->
CEC_L⁄gBôPîiodEº‹
));

169 
	`as£π_∑øm
(
	`IS_CEC_BDR_NO_GEN_ERROR
(
CEC_InôSåu˘
->
CEC_BRDNoGí
));

170 
	`as£π_∑øm
(
	`IS_CEC_SFT_OPTION
(
CEC_InôSåu˘
->
CEC_SFTO±i⁄
));

173 
tm¥eg
 = 
CEC
->
CFGR
;

176 
tm¥eg
 &
CFGR_CLEAR_MASK
;

179 
tm¥eg
 |(
CEC_InôSåu˘
->
CEC_Sig«lFªeTime
 | CEC_InôSåu˘->
CEC_RxTﬁî™˚
 |

180 
CEC_InôSåu˘
->
CEC_St›Re˚±i⁄
 | CEC_InôSåu˘->
CEC_BôRisögEº‹
 |

181 
CEC_InôSåu˘
->
CEC_L⁄gBôPîiodEº‹
| CEC_InôSåu˘->
CEC_BRDNoGí
 |

182 
CEC_InôSåu˘
->
CEC_SFTO±i⁄
);

185 
CEC
->
CFGR
 = 
tm¥eg
;

186 
	}
}

194 
	$CEC_Såu˘Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
)

196 
CEC_InôSåu˘
->
CEC_Sig«lFªeTime
 = 
CEC_Sig«lFªeTime_Sènd¨d
;

197 
CEC_InôSåu˘
->
CEC_RxTﬁî™˚
 = 
CEC_RxTﬁî™˚_Sènd¨d
;

198 
CEC_InôSåu˘
->
CEC_St›Re˚±i⁄
 = 
CEC_St›Re˚±i⁄_Off
;

199 
CEC_InôSåu˘
->
CEC_BôRisögEº‹
 = 
CEC_BôRisögEº‹_Off
;

200 
CEC_InôSåu˘
->
CEC_L⁄gBôPîiodEº‹
 = 
CEC_L⁄gBôPîiodEº‹_Off
;

201 
CEC_InôSåu˘
->
CEC_BRDNoGí
 = 
CEC_BRDNoGí_Off
;

202 
CEC_InôSåu˘
->
CEC_SFTO±i⁄
 = 
CEC_SFTO±i⁄_Off
;

203 
	}
}

211 
	$CEC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

213 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

215 i‡(
NewSèã
 !
DISABLE
)

218 
CEC
->
CR
 |
CEC_CR_CECEN
;

223 
CEC
->
CR
 &~
CEC_CR_CECEN
;

225 
	}
}

233 
	$CEC_Li°íModeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

235 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

237 i‡(
NewSèã
 !
DISABLE
)

240 
CEC
->
CFGR
 |
CEC_CFGR_LSTN
;

245 
CEC
->
CFGR
 &~
CEC_CFGR_LSTN
;

247 
	}
}

254 
	$CEC_OwnAddªssC⁄fig
(
uöt8_t
 
CEC_OwnAddªss
)

256 
uöt32_t
 
tmp
 =0x00;

258 
	`as£π_∑øm
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddªss
));

259 
tmp
 = 1 <<(
CEC_OwnAddªss
 + 16);

261 
CEC
->
CFGR
 |
tmp
;

262 
	}
}

269 
	$CEC_OwnAddªssCÀ¨
()

272 
CEC
->
CFGR
 = 0x0;

273 
	}
}

299 
	$CEC_SídD©a
(
uöt8_t
 
D©a
)

302 
CEC
->
TXDR
 = 
D©a
;

303 
	}
}

310 
uöt8_t
 
	$CEC_Re˚iveD©a
()

313  (
uöt8_t
)(
CEC
->
RXDR
);

314 
	}
}

321 
	$CEC_SèπOfMesßge
()

324 
CEC
->
CR
 |
CEC_CR_TXSOM
;

325 
	}
}

332 
	$CEC_EndOfMesßge
()

335 
CEC
->
CR
 |
CEC_CR_TXEOM
;

336 
	}
}

432 
	$CEC_ITC⁄fig
(
uöt16_t
 
CEC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

434 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

435 
	`as£π_∑øm
(
	`IS_CEC_IT
(
CEC_IT
));

437 i‡(
NewSèã
 !
DISABLE
)

440 
CEC
->
IER
 |
CEC_IT
;

444 
CEC_IT
 =~CEC_IT;

446 
CEC
->
IER
 &
CEC_IT
;

448 
	}
}

469 
FœgSètus
 
	$CEC_GëFœgSètus
(
uöt16_t
 
CEC_FLAG
)

471 
FœgSètus
 
bô°©us
 = 
RESET
;

473 
	`as£π_∑øm
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

476 i‡((
CEC
->
ISR
 & 
CEC_FLAG
Ë!(
uöt16_t
)
RESET
)

479 
bô°©us
 = 
SET
;

484 
bô°©us
 = 
RESET
;

488  
bô°©us
;

489 
	}
}

510 
	$CEC_CÀ¨Fœg
(
uöt32_t
 
CEC_FLAG
)

512 
	`as£π_∑øm
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

515 
CEC
->
ISR
 = 
CEC_FLAG
;

516 
	}
}

537 
ITSètus
 
	$CEC_GëITSètus
(
uöt16_t
 
CEC_IT
)

539 
ITSètus
 
bô°©us
 = 
RESET
;

540 
uöt32_t
 
íabÀ°©us
 = 0;

543 
	`as£π_∑øm
(
	`IS_CEC_GET_IT
(
CEC_IT
));

546 
íabÀ°©us
 = (
CEC
->
IER
 & 
CEC_IT
);

549 i‡(((
CEC
->
ISR
 & 
CEC_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

552 
bô°©us
 = 
SET
;

557 
bô°©us
 = 
RESET
;

561  
bô°©us
;

562 
	}
}

583 
	$CEC_CÀ¨ITPídögBô
(
uöt16_t
 
CEC_IT
)

585 
	`as£π_∑øm
(
	`IS_CEC_IT
(
CEC_IT
));

588 
CEC
->
ISR
 = 
CEC_IT
;

589 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c

29 
	~"°m32f4xx_¸c.h
"

56 
	$CRC_Re£tDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
uöt32_t
 
	$CRC_CÆcCRC
(
uöt32_t
 
D©a
)

69 
CRC
->
DR
 = 
D©a
;

71  (
CRC
->
DR
);

72 
	}
}

80 
uöt32_t
 
	$CRC_CÆcBlockCRC
(
uöt32_t
 
pBuf„r
[], uöt32_à
Buf„rLígth
)

82 
uöt32_t
 
ödex
 = 0;

84 
ödex
 = 0; index < 
Buf„rLígth
; index++)

86 
CRC
->
DR
 = 
pBuf„r
[
ödex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
uöt32_t
 
	$CRC_GëCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
)

108 
CRC
->
IDR
 = 
IDVÆue
;

109 
	}
}

116 
uöt8_t
 
	$CRC_GëIDRegi°î
()

118  (
CRC
->
IDR
);

119 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c

164 
	~"°m32f4xx_¸yp.h
"

165 
	~"°m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
uöt8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
uöt16_t
)0xFFFF)

	)

219 
	$CRYP_DeInô
()

222 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

238 
	`as£π_∑øm
(
	`IS_CRYP_ALGOMODE
(
CRYP_InôSåu˘
->
CRYP_AlgoMode
));

239 
	`as£π_∑øm
(
	`IS_CRYP_DATATYPE
(
CRYP_InôSåu˘
->
CRYP_D©aTy≥
));

240 
	`as£π_∑øm
(
	`IS_CRYP_ALGODIR
(
CRYP_InôSåu˘
->
CRYP_AlgoDú
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_D©aTy≥
;

251 i‡((
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as£π_∑øm
(
	`IS_CRYP_KEYSIZE
(
CRYP_InôSåu˘
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoDú
;

266 
	}
}

274 
	$CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

277 
CRYP_InôSåu˘
->
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

280 
CRYP_InôSåu˘
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InôSåu˘
->
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

286 
CRYP_InôSåu˘
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

317 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
 = 0;

318 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
 = 0;

320 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
 = 0;

322 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
 = 0;

324 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

349 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
 = 0;

350 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
 = 0;

352 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_Pha£C⁄fig
(
uöt32_t
 
CRYP_Pha£
)

367 { 
uöt32_t
 
ãmp¸
 = 0;

370 
	`as£π_∑øm
(
	`IS_CRYP_PHASE
(
CRYP_Pha£
));

373 
ãmp¸
 = 
CRYP
->
CR
;

376 
ãmp¸
 &(
uöt32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
ãmp¸
 |(
uöt32_t
)
CRYP_Pha£
;

381 
CRYP
->
CR
 = 
ãmp¸
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

406 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

408 i‡(
NewSèã
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_D©aIn
(
uöt32_t
 
D©a
)

448 
CRYP
->
DR
 = 
D©a
;

449 
	}
}

456 
uöt32_t
 
	$CRYP_D©aOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
Eº‹Sètus
 
	$CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

498 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

500 
__IO
 
uöt32_t
 
timeout
 = 0;

501 
uöt32_t
 
ckeckmask
 = 0, 
bô°©us
;

502 
Eº‹Sètus
 
°©us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DIEN
;

511 i‡((
CRYP
->
CR
 & (
uöt32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bô°©us
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
Ë&& (
bô°©us
 !
CRYP_SR_IFEM
));

527 i‡((
CRYP
->
SR
 & 
ckeckmask
Ë!
CRYP_SR_IFEM
)

529 
°©us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
uöt32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_C⁄ãxtSave
->
CR_CuºítC⁄fig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_C⁄ãxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_C⁄ãxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_C⁄ãxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_C⁄ãxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_C⁄ãxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

555 
CRYP_C⁄ãxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

556 
CRYP_C⁄ãxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

557 
CRYP_C⁄ãxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

558 
CRYP_C⁄ãxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

559 
CRYP_C⁄ãxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

560 
CRYP_C⁄ãxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

561 
CRYP_C⁄ãxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

564 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
°©us
 = 
SUCCESS
;

588  
°©us
;

589 
	}
}

602 
	$CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
)

606 
CRYP
->
CR
 = 
CRYP_C⁄ãxtRe°‹e
->
CR_CuºítC⁄fig
;

609 
CRYP
->
K0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

684 
	`as£π_∑øm
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

687 i‡(
NewSèã
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
uöt8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

802 
	`as£π_∑øm
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
uöt8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITSètus
 
	$CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
)

829 
ITSètus
 
bô°©us
 = 
RESET
;

831 
	`as£π_∑øm
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i‡((
CRYP
->
MISR
 & 
CRYP_IT
Ë!(
uöt8_t
)
RESET
)

837 
bô°©us
 = 
SET
;

842 
bô°©us
 = 
RESET
;

845  
bô°©us
;

846 
	}
}

853 
Fun˘i⁄ÆSèã
 
	$CRYP_GëCmdSètus
()

855 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

857 i‡((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
°©e
 = 
ENABLE
;

865 
°©e
 = 
DISABLE
;

867  
°©e
;

868 
	}
}

883 
FœgSètus
 
	$CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
)

885 
FœgSètus
 
bô°©us
 = 
RESET
;

886 
uöt32_t
 
ãm¥eg
 = 0;

889 
	`as£π_∑øm
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i‡((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
ãm¥eg
 = 
CRYP
->
RISR
;

898 
ãm¥eg
 = 
CRYP
->
SR
;

903 i‡((
ãm¥eg
 & 
CRYP_FLAG
 ) !(
uöt8_t
)
RESET
)

906 
bô°©us
 = 
SET
;

911 
bô°©us
 = 
RESET
;

915  
bô°©us
;

916 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c

55 
	~"°m32f4xx_¸yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

106 
Eº‹Sètus
 
	$CRYP_AES_ECB
(
uöt8_t
 
Mode
, uöt8_t* 
Key
, 
uöt16_t
 
Keysize
,

107 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_t* 
Ouçut
)

109 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

110 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

111 
__IO
 
uöt32_t
 
cou¡î
 = 0;

112 
uöt32_t
 
busy°©us
 = 0;

113 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

114 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

115 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

116 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

117 
uöt32_t
 
i
 = 0;

120 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

122 
Keysize
)

125 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

135 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

149 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

178 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

180 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

183 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

192 
cou¡î
++;

193 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

195 i‡(
busy°©us
 !
RESET
)

197 
°©us
 = 
ERROR
;

202 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

209 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

212 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

215 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

217 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

236 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

237 
öpuèddr
+=4;

238 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

239 
öpuèddr
+=4;

240 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

241 
öpuèddr
+=4;

242 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

243 
öpuèddr
+=4;

246 
cou¡î
 = 0;

249 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

250 
cou¡î
++;

251 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

253 i‡(
busy°©us
 !
RESET
)

255 
°©us
 = 
ERROR
;

261 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

262 
ouçuèddr
+=4;

263 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

264 
ouçuèddr
+=4;

265 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

266 
ouçuèddr
+=4;

267 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

268 
ouçuèddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
°©us
;

276 
	}
}

294 
Eº‹Sètus
 
	$CRYP_AES_CBC
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

295 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

296 
uöt8_t
 *
Ouçut
)

298 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

299 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

300 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

301 
__IO
 
uöt32_t
 
cou¡î
 = 0;

302 
uöt32_t
 
busy°©us
 = 0;

303 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

304 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

305 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

306 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

307 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

308 
uöt32_t
 
i
 = 0;

311 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

313 
Keysize
)

316 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

326 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

340 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

379 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

382 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

385 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

394 
cou¡î
++;

395 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

397 i‡(
busy°©us
 !
RESET
)

399 
°©us
 = 
ERROR
;

404 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

410 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

413 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

415 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

417 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

420 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

439 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

440 
öpuèddr
+=4;

441 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

442 
öpuèddr
+=4;

443 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

444 
öpuèddr
+=4;

445 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

446 
öpuèddr
+=4;

448 
cou¡î
 = 0;

451 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

452 
cou¡î
++;

453 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

455 i‡(
busy°©us
 !
RESET
)

457 
°©us
 = 
ERROR
;

463 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

464 
ouçuèddr
+=4;

465 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

466 
ouçuèddr
+=4;

467 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

468 
ouçuèddr
+=4;

469 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

470 
ouçuèddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
°©us
;

478 
	}
}

496 
Eº‹Sètus
 
	$CRYP_AES_CTR
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

497 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

498 
uöt8_t
 *
Ouçut
)

500 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

501 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

502 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

503 
__IO
 
uöt32_t
 
cou¡î
 = 0;

504 
uöt32_t
 
busy°©us
 = 0;

505 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

506 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

507 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

508 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

509 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

510 
uöt32_t
 
i
 = 0;

513 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

515 
Keysize
)

518 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

528 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

542 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

572 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

584 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

586 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

588 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

591 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

610 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

611 
öpuèddr
+=4;

612 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

613 
öpuèddr
+=4;

614 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

615 
öpuèddr
+=4;

616 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

617 
öpuèddr
+=4;

619 
cou¡î
 = 0;

622 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

623 
cou¡î
++;

624 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

626 i‡(
busy°©us
 !
RESET
)

628 
°©us
 = 
ERROR
;

634 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

635 
ouçuèddr
+=4;

636 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

637 
ouçuèddr
+=4;

638 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

639 
ouçuèddr
+=4;

640 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

641 
ouçuèddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
°©us
;

648 
	}
}

670 
Eº‹Sètus
 
	$CRYP_AES_GCM
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16],

671 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

672 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

673 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
,

674 
uöt8_t
 *
Ouçut
, uöt8_à*
AuthTAG
)

676 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

677 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

678 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

679 
__IO
 
uöt32_t
 
cou¡î
 = 0;

680 
uöt32_t
 
busy°©us
 = 0;

681 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

682 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

683 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

684 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

685 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

686 
uöt32_t
 
hódîaddr
 = (uöt32_t)
Hódî
;

687 
uöt32_t
 
ègaddr
 = (uöt32_t)
AuthTAG
;

688 
uöt64_t
 
hódîÀngth
 = 
HLígth
 * 8;

689 
uöt64_t
 
öpuéígth
 = 
ILígth
 * 8;

690 
uöt32_t
 
lo›cou¡î
 = 0;

693 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

695 
Keysize
)

698 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

708 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

722 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

762 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

765 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

766 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

768 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

772 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

783 if(
HLígth
 != 0)

786 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

795 (
ERROR
);

798 
lo›cou¡î
 = 0; (lo›cou¡î < 
HLígth
);Üoopcounter+=16)

801 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

806 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

807 
hódîaddr
+=4;

808 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

809 
hódîaddr
+=4;

810 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

811 
hódîaddr
+=4;

812 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

813 
hódîaddr
+=4;

817 
cou¡î
 = 0;

820 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

821 
cou¡î
++;

822 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

824 i‡(
busy°©us
 !
RESET
)

826 
°©us
 = 
ERROR
;

831 if(
ILígth
 != 0)

834 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

843 (
ERROR
);

846 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

849 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

853 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

854 
öpuèddr
+=4;

855 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

856 
öpuèddr
+=4;

857 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

858 
öpuèddr
+=4;

859 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

860 
öpuèddr
+=4;

863 
cou¡î
 = 0;

866 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

867 
cou¡î
++;

868 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

870 i‡(
busy°©us
 !
RESET
)

872 
°©us
 = 
ERROR
;

877 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

882 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

883 
ouçuèddr
+=4;

884 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

885 
ouçuèddr
+=4;

886 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

887 
ouçuèddr
+=4;

888 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

889 
ouçuèddr
+=4;

896 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
>>32));

910 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
));

911 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
>>32));

912 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
));

914 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

918 
ègaddr
 = (
uöt32_t
)
AuthTAG
;

920 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

921 
ègaddr
+=4;

922 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

923 
ègaddr
+=4;

924 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

925 
ègaddr
+=4;

926 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

927 
ègaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

939 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

942 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

943 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

945 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

949 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

960 if(
HLígth
 != 0)

963 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

972 (
ERROR
);

975 
lo›cou¡î
 = 0; (lo›cou¡î < 
HLígth
);Üoopcounter+=16)

978 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

983 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

984 
hódîaddr
+=4;

985 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

986 
hódîaddr
+=4;

987 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

988 
hódîaddr
+=4;

989 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

990 
hódîaddr
+=4;

994 
cou¡î
 = 0;

997 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

998 
cou¡î
++;

999 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1001 i‡(
busy°©us
 !
RESET
)

1003 
°©us
 = 
ERROR
;

1008 if(
ILígth
 != 0)

1011 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1020 (
ERROR
);

1023 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1026 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1030 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1031 
öpuèddr
+=4;

1032 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1033 
öpuèddr
+=4;

1034 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1035 
öpuèddr
+=4;

1036 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1037 
öpuèddr
+=4;

1040 
cou¡î
 = 0;

1043 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1044 
cou¡î
++;

1045 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1047 i‡(
busy°©us
 !
RESET
)

1049 
°©us
 = 
ERROR
;

1054 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1059 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1060 
ouçuèddr
+=4;

1061 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1062 
ouçuèddr
+=4;

1063 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1064 
ouçuèddr
+=4;

1065 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1066 
ouçuèddr
+=4;

1073 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
>>32));

1087 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
));

1088 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
>>32));

1089 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
));

1091 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1095 
ègaddr
 = (
uöt32_t
)
AuthTAG
;

1097 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1098 
ègaddr
+=4;

1099 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1100 
ègaddr
+=4;

1101 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1102 
ègaddr
+=4;

1103 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1104 
ègaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
°©us
;

1110 
	}
}

1135 
Eº‹Sètus
 
	$CRYP_AES_CCM
(
uöt8_t
 
Mode
,

1136 
uöt8_t
* 
N⁄˚
, 
uöt32_t
 
N⁄˚Size
,

1137 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

1138 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

1139 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
, uöt8_à*
HBuf„r
,

1140 
uöt8_t
 *
Ouçut
,

1141 
uöt8_t
 *
AuthTAG
, 
uöt32_t
 
TAGSize
)

1143 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

1144 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

1145 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

1146 
__IO
 
uöt32_t
 
cou¡î
 = 0;

1147 
uöt32_t
 
busy°©us
 = 0;

1148 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

1149 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

1150 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

1151 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

1152 
uöt32_t
 
hódîaddr
 = (uöt32_t)
Hódî
;

1153 
uöt32_t
 
ègaddr
 = (uöt32_t)
AuthTAG
;

1154 
uöt32_t
 
hódîsize
 = 
HLígth
;

1155 
uöt32_t
 
lo›cou¡î
 = 0;

1156 
uöt32_t
 
buf„ridx
 = 0;

1157 
uöt8_t
 
blockb0
[16] = {0};

1158 
uöt8_t
 
˘r
[16] = {0};

1159 
uöt32_t
 
ãm±ag
[4] = {0};

1160 
uöt32_t
 
˘øddr
 = (uöt32_t)
˘r
;

1161 
uöt32_t
 
b0addr
 = (uöt32_t)
blockb0
;

1164 if(
hódîsize
 != 0)

1167 if(
hódîsize
 < 65280)

1169 
HBuf„r
[
buf„ridx
++] = (
uöt8_t
Ë((
hódîsize
 >> 8) & 0xFF);

1170 
HBuf„r
[
buf„ridx
++] = (
uöt8_t
Ë((
hódîsize
) & 0xFF);

1171 
hódîsize
 += 2;

1176 
HBuf„r
[
buf„ridx
++] = 0xFF;

1177 
HBuf„r
[
buf„ridx
++] = 0xFE;

1178 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0xff000000;

1179 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x00ff0000;

1180 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x0000ff00;

1181 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x000000ff;

1182 
hódîsize
 += 6;

1185 
lo›cou¡î
 = 0;Üo›cou¡î < 
hódîsize
;Üoopcounter++)

1187 
HBuf„r
[
buf„ridx
++] = 
Hódî
[
lo›cou¡î
];

1190 i‡((
hódîsize
 % 16) != 0)

1193 
lo›cou¡î
 = 
hódîsize
;Üoopcounter <= ((headersize/16) + 1) * 16;Üoopcounter++)

1195 
HBuf„r
[
lo›cou¡î
] = 0;

1198 
hódîsize
 = ((headersize/16) + 1) * 16;

1201 
hódîaddr
 = (
uöt32_t
)
HBuf„r
;

1204 if(
hódîsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | (((–(
uöt8_t
Ë
TAGSize
 - 2Ë/ 2Ë& 0x07 ) << 3 ) | ( ( (uöt8_tË(15 - 
N⁄˚Size
) - 1) & 0x07);

1211 
lo›cou¡î
 = 0;Üo›cou¡î < 
N⁄˚Size
;Üoopcounter++)

1213 
blockb0
[
lo›cou¡î
+1] = 
N⁄˚
[loopcounter];

1215  ; 
lo›cou¡î
 < 13;Üoopcounter++)

1217 
blockb0
[
lo›cou¡î
+1] = 0;

1220 
blockb0
[14] = ((
ILígth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILígth
 & 0xFF);

1230 
˘r
[0] = 
blockb0
[0] & 0x07;

1232 
lo›cou¡î
 = 1;Üo›cou¡î < 
N⁄˚Size
 + 1;Üoopcounter++)

1234 
˘r
[
lo›cou¡î
] = 
blockb0
[loopcounter];

1237 
˘r
[15] |= 0x01;

1240 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

1242 
Keysize
)

1245 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1255 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1269 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = (
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1292 
˘øddr
+=4;

1293 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right
(
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1294 
˘øddr
+=4;

1295 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = (
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1296 
˘øddr
+=4;

1297 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right
(
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

1309 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

1312 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

1313 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

1315 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

1319 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

1321 
b0addr
 = (
uöt32_t
)
blockb0
;

1323 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

1339 if(
hódîsize
 != 0)

1342 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1351 (
ERROR
);

1354 
lo›cou¡î
 = 0; (lo›cou¡î < 
hódîsize
);Üoopcounter+=16)

1357 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1362 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1363 
hódîaddr
+=4;

1364 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1365 
hódîaddr
+=4;

1366 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1367 
hódîaddr
+=4;

1368 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1369 
hódîaddr
+=4;

1373 
cou¡î
 = 0;

1376 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1377 
cou¡î
++;

1378 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1380 i‡(
busy°©us
 !
RESET
)

1382 
°©us
 = 
ERROR
;

1387 if(
ILígth
 != 0)

1390 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1399 (
ERROR
);

1402 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1405 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1410 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1411 
öpuèddr
+=4;

1412 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1413 
öpuèddr
+=4;

1414 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1415 
öpuèddr
+=4;

1416 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1417 
öpuèddr
+=4;

1420 
cou¡î
 = 0;

1423 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1424 
cou¡î
++;

1425 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1427 i‡(
busy°©us
 !
RESET
)

1429 
°©us
 = 
ERROR
;

1434 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1439 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1440 
ouçuèddr
+=4;

1441 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1442 
ouçuèddr
+=4;

1443 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1444 
ouçuèddr
+=4;

1445 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1446 
ouçuèddr
+=4;

1453 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1462 (
ERROR
);

1465 
˘øddr
 = (
uöt32_t
)
˘r
;

1467 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1468 
˘øddr
+=4;

1469 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1470 
˘øddr
+=4;

1471 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1472 
˘øddr
+=4;

1474 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
) & 0xfeffffff);

1477 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1482 
ãm±ag
[0] = 
	`CRYP_D©aOut
();

1483 
ãm±ag
[1] = 
	`CRYP_D©aOut
();

1484 
ãm±ag
[2] = 
	`CRYP_D©aOut
();

1485 
ãm±ag
[3] = 
	`CRYP_D©aOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

1497 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

1500 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

1501 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

1503 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

1507 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

1509 
b0addr
 = (
uöt32_t
)
blockb0
;

1511 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

1528 if(
hódîsize
 != 0)

1531 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1540 (
ERROR
);

1543 
lo›cou¡î
 = 0; (lo›cou¡î < 
hódîsize
);Üoopcounter+=16)

1546 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1551 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1552 
hódîaddr
+=4;

1553 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1554 
hódîaddr
+=4;

1555 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1556 
hódîaddr
+=4;

1557 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1558 
hódîaddr
+=4;

1562 
cou¡î
 = 0;

1565 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1566 
cou¡î
++;

1567 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1569 i‡(
busy°©us
 !
RESET
)

1571 
°©us
 = 
ERROR
;

1576 if(
ILígth
 != 0)

1579 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1588 (
ERROR
);

1591 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1594 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1599 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1600 
öpuèddr
+=4;

1601 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1602 
öpuèddr
+=4;

1603 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1604 
öpuèddr
+=4;

1605 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1606 
öpuèddr
+=4;

1609 
cou¡î
 = 0;

1612 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1613 
cou¡î
++;

1614 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1616 i‡(
busy°©us
 !
RESET
)

1618 
°©us
 = 
ERROR
;

1623 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1628 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1629 
ouçuèddr
+=4;

1630 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1631 
ouçuèddr
+=4;

1632 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1633 
ouçuèddr
+=4;

1634 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1635 
ouçuèddr
+=4;

1642 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1651 (
ERROR
);

1654 
˘øddr
 = (
uöt32_t
)
˘r
;

1656 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1657 
˘øddr
+=4;

1658 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1659 
˘øddr
+=4;

1660 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1661 
˘øddr
+=4;

1663 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
) & 0xfeffffff);

1666 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1671 
ãm±ag
[0] = 
	`CRYP_D©aOut
();

1672 
ãm±ag
[1] = 
	`CRYP_D©aOut
();

1673 
ãm±ag
[2] = 
	`CRYP_D©aOut
();

1674 
ãm±ag
[3] = 
	`CRYP_D©aOut
();

1678 
lo›cou¡î
 = 0; (lo›cou¡î < 
TAGSize
);Üoopcounter++)

1681 *((
uöt8_t
*)
ègaddr
+
lo›cou¡î
Ë*((uöt8_t*)
ãm±ag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
°©us
;

1688 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c

48 
	~"°m32f4xx_¸yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

99 
Eº‹Sètus
 
	$CRYP_DES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à*
I≈ut
,

100 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

102 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

103 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

104 
__IO
 
uöt32_t
 
cou¡î
 = 0;

105 
uöt32_t
 
busy°©us
 = 0;

106 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

107 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

108 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

109 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

110 
uöt32_t
 
i
 = 0;

113 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

116 if–
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

122 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

125 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

127 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

130 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

133 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

145 
°©us
 = 
ERROR
;

149 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

153 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

154 
öpuèddr
+=4;

155 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

156 
öpuèddr
+=4;

159 
cou¡î
 = 0;

162 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

163 
cou¡î
++;

164 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

166 i‡(
busy°©us
 !
RESET
)

168 
°©us
 = 
ERROR
;

174 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

175 
ouçuèddr
+=4;

176 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

177 
ouçuèddr
+=4;

182 
	`CRYP_Cmd
(
DISABLE
);

184  
°©us
;

185 
	}
}

202 
Eº‹Sètus
 
	$CRYP_DES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à
InôVe˘‹s
[8],

203 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

205 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

206 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

207 
CRYP_IVInôTy≥Def
 
DES_CRYP_IVInôSåu˘uª
;

208 
__IO
 
uöt32_t
 
cou¡î
 = 0;

209 
uöt32_t
 
busy°©us
 = 0;

210 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

211 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

212 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

213 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

214 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

215 
uöt32_t
 
i
 = 0;

218 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

221 if(
Mode
 =
MODE_ENCRYPT
)

223 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

227 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

230 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

231 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

232 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

235 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

236 
keyaddr
+=4;

237 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

238 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

241 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

242 
ivaddr
+=4;

243 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

244 
	`CRYP_IVInô
(&
DES_CRYP_IVInôSåu˘uª
);

247 
	`CRYP_FIFOFlush
();

250 
	`CRYP_Cmd
(
ENABLE
);

252 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

256 
°©us
 = 
ERROR
;

260 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

263 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

264 
öpuèddr
+=4;

265 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

266 
öpuèddr
+=4;

269 
cou¡î
 = 0;

272 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

273 
cou¡î
++;

274 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

276 i‡(
busy°©us
 !
RESET
)

278 
°©us
 = 
ERROR
;

283 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

284 
ouçuèddr
+=4;

285 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

286 
ouçuèddr
+=4;

291 
	`CRYP_Cmd
(
DISABLE
);

293  
°©us
;

294 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c

48 
	~"°m32f4xx_¸yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

100 
Eº‹Sètus
 
	$CRYP_TDES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à*
I≈ut
,

101 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

103 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

104 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

105 
__IO
 
uöt32_t
 
cou¡î
 = 0;

106 
uöt32_t
 
busy°©us
 = 0;

107 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

108 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

109 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

110 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

111 
uöt32_t
 
i
 = 0;

114 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

123 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

126 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

128 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

131 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

142 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

154 
°©us
 = 
ERROR
;

158 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

161 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

162 
öpuèddr
+=4;

163 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

164 
öpuèddr
+=4;

167 
cou¡î
 = 0;

170 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

171 
cou¡î
++;

172 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

174 i‡(
busy°©us
 !
RESET
)

176 
°©us
 = 
ERROR
;

182 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

183 
ouçuèddr
+=4;

184 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

185 
ouçuèddr
+=4;

190 
	`CRYP_Cmd
(
DISABLE
);

192  
°©us
;

193 
	}
}

210 
Eº‹Sètus
 
	$CRYP_TDES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à
InôVe˘‹s
[8],

211 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

213 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

214 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

215 
CRYP_IVInôTy≥Def
 
TDES_CRYP_IVInôSåu˘uª
;

216 
__IO
 
uöt32_t
 
cou¡î
 = 0;

217 
uöt32_t
 
busy°©us
 = 0;

218 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

219 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

220 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

221 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

222 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

223 
uöt32_t
 
i
 = 0;

226 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

229 if(
Mode
 =
MODE_ENCRYPT
)

231 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

235 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

237 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

238 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

240 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

243 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

252 
keyaddr
+=4;

253 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

254 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

257 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

258 
ivaddr
+=4;

259 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

260 
	`CRYP_IVInô
(&
TDES_CRYP_IVInôSåu˘uª
);

263 
	`CRYP_FIFOFlush
();

266 
	`CRYP_Cmd
(
ENABLE
);

268 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

272 
°©us
 = 
ERROR
;

276 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

279 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

280 
öpuèddr
+=4;

281 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

282 
öpuèddr
+=4;

285 
cou¡î
 = 0;

288 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

289 
cou¡î
++;

290 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

292 i‡(
busy°©us
 !
RESET
)

294 
°©us
 = 
ERROR
;

300 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

301 
ouçuèddr
+=4;

302 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

303 
ouçuèddr
+=4;

308 
	`CRYP_Cmd
(
DISABLE
);

310  
°©us
;

311 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c

131 
	~"°m32f4xx_dac.h
"

132 
	~"°m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
uöt32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
uöt32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
uöt32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
uöt32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
uöt32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
uöt32_t
)0x0000002C)

	)

187 
	$DAC_DeInô
()

190 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
ENABLE
);

192 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

208 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

211 
	`as£π_∑øm
(
	`IS_DAC_TRIGGER
(
DAC_InôSåu˘
->
DAC_Triggî
));

212 
	`as£π_∑øm
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
));

213 
	`as£π_∑øm
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
));

214 
	`as£π_∑øm
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InôSåu˘
->
DAC_OuçutBuf„r
));

218 
tm¥eg1
 = 
DAC
->
CR
;

220 
tm¥eg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Ch™√l
);

227 
tm¥eg2
 = (
DAC_InôSåu˘
->
DAC_Triggî
 | DAC_InôSåu˘->
DAC_WaveGíî©i⁄
 |

228 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 | \

229 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
);

231 
tm¥eg1
 |
tm¥eg2
 << 
DAC_Ch™√l
;

233 
DAC
->
CR
 = 
tm¥eg1
;

234 
	}
}

242 
	$DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

246 
DAC_InôSåu˘
->
DAC_Triggî
 = 
DAC_Triggî_N⁄e
;

248 
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
 = 
DAC_WaveGíî©i⁄_N⁄e
;

250 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 = 
DAC_LFSRUnmask_Bô0
;

252 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
 = 
DAC_OuçutBuf„r_E«bÀ
;

253 
	}
}

266 
	$DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

269 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

270 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

272 i‡(
NewSèã
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Ch™√l
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Ch™√l
));

282 
	}
}

294 
	$DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

297 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

298 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

300 i‡(
NewSèã
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4));

310 
	}
}

318 
	$DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

321 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

323 i‡(
NewSèã
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

352 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

353 
	`as£π_∑øm
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

356 i‡(
NewSèã
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Ch™√l
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Ch™√l
);

366 
	}
}

378 
	$DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

380 
__IO
 
uöt32_t
 
tmp
 = 0;

383 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

386 
tmp
 = (
uöt32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
uöt32_t
 *Ë
tmp
 = 
D©a
;

391 
	}
}

403 
	$DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

405 
__IO
 
uöt32_t
 
tmp
 = 0;

408 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

411 
tmp
 = (
uöt32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
uöt32_t
 *)
tmp
 = 
D©a
;

416 
	}
}

431 
	$DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
)

433 
uöt32_t
 
d©a
 = 0, 
tmp
 = 0;

436 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a1
));

438 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a2
));

441 i‡(
DAC_Align
 =
DAC_Align_8b_R
)

443 
d©a
 = ((
uöt32_t
)
D©a2
 << 8Ë| 
D©a1
;

447 
d©a
 = ((
uöt32_t
)
D©a2
 << 16Ë| 
D©a1
;

450 
tmp
 = (
uöt32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
uöt32_t
 *)
tmp
 = 
d©a
;

455 
	}
}

465 
uöt16_t
 
	$DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
)

467 
__IO
 
uöt32_t
 
tmp
 = 0;

470 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

472 
tmp
 = (
uöt32_t
Ë
DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
uöt32_t
)
DAC_Ch™√l
 >> 2);

476  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

513 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

514 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

516 i‡(
NewSèã
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
));

526 
	}
}

558 
	$DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

561 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

562 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

563 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

565 i‡(
NewSèã
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Ch™√l
);

573 
DAC
->
CR
 &(~(
uöt32_t
)(
DAC_IT
 << 
DAC_Ch™√l
));

575 
	}
}

590 
FœgSètus
 
	$DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

592 
FœgSètus
 
bô°©us
 = 
RESET
;

594 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

595 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i‡((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Ch™√l
)Ë!(
uöt8_t
)
RESET
)

601 
bô°©us
 = 
SET
;

606 
bô°©us
 = 
RESET
;

609  
bô°©us
;

610 
	}
}

625 
	$DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

628 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

629 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Ch™√l
);

633 
	}
}

648 
ITSètus
 
	$DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

650 
ITSètus
 
bô°©us
 = 
RESET
;

651 
uöt32_t
 
íabÀ°©us
 = 0;

654 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

655 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

658 
íabÀ°©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Ch™√l
)) ;

661 i‡(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Ch™√l
)Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

664 
bô°©us
 = 
SET
;

669 
bô°©us
 = 
RESET
;

672  
bô°©us
;

673 
	}
}

688 
	$DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

691 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

692 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Ch™√l
);

696 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c

29 
	~"°m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
uöt32_t
)0x00000FFF)

	)

58 
uöt32_t
 
	$DBGMCU_GëREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
uöt32_t
 
	$DBGMCU_GëDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

87 
	`as£π_∑øm
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Pîùh
));

88 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

89 i‡(
NewSèã
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Pîùh
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Pîùh
;

97 
	}
}

123 
	$DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

126 
	`as£π_∑øm
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Pîùh
));

127 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

129 i‡(
NewSèã
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Pîùh
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Pîùh
;

137 
	}
}

152 
	$DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

155 
	`as£π_∑øm
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Pîùh
));

156 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

158 i‡(
NewSèã
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Pîùh
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Pîùh
;

166 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c

86 
	~"°m32f4xx_dcmi.h
"

87 
	~"°m32f4xx_rcc.h
"

126 
	$DCMI_DeInô
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

145 
uöt32_t
 
ãmp
 = 0x0;

148 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
));

149 
	`as£π_∑øm
(
	`IS_DCMI_SYNCHRO
(
DCMI_InôSåu˘
->
DCMI_SynchroMode
));

150 
	`as£π_∑øm
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
));

151 
	`as£π_∑øm
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
));

152 
	`as£π_∑øm
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
));

153 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
));

154 
	`as£π_∑øm
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
ãmp
 = 
DCMI
->
CR
;

163 
ãmp
 &~((
uöt32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
ãmp
 |((
uöt32_t
)
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 |

169 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 |

170 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 |

171 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 |

172 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 |

173 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 |

174 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
);

176 
DCMI
->
CR
 = 
ãmp
;

177 
	}
}

185 
	$DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

188 
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 = 
DCMI_C≠tuªMode_C⁄töuous
;

189 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_H¨dw¨e
;

190 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 = 
DCMI_PCKPﬁ¨ôy_FÆlög
;

191 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 = 
DCMI_VSPﬁ¨ôy_Low
;

192 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 = 
DCMI_HSPﬁ¨ôy_Low
;

193 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 = 
DCMI_C≠tuªR©e_AŒ_Føme
;

194 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
 = 
DCMI_ExãndedD©aMode_8b
;

195 
	}
}

205 
	$DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
)

208 
DCMI
->
CWSTRTR
 = (
uöt32_t
)((uöt32_t)
DCMI_CROPInôSåu˘
->
DCMI_H‹iz⁄èlOff£tCou¡
 |

209 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlSèπLöe
 << 16));

212 
DCMI
->
CWSIZER
 = (
uöt32_t
)(
DCMI_CROPInôSåu˘
->
DCMI_C≠tuªCou¡
 |

213 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlLöeCou¡
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

226 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

228 i‡(
NewSèã
 !
DISABLE
)

231 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
)

248 
DCMI
->
ESCR
 = (
uöt32_t
)(
DCMI_CodesInôSåu˘
->
DCMI_FømeSèπCode
 |

249 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeSèπCode
 << 8)|

250 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeEndCode
 << 16)|

251 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_FømeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

264 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

266 i‡(
NewSèã
 !
DISABLE
)

269 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

302 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

304 i‡(
NewSèã
 !
DISABLE
)

307 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

325 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

327 i‡(
NewSèã
 !
DISABLE
)

330 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
uöt32_t
 
	$DCMI_RódD©a
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

380 
	`as£π_∑øm
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

383 i‡(
NewSèã
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
uöt16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FœgSètus
 
	$DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
)

416 
FœgSètus
 
bô°©us
 = 
RESET
;

417 
uöt32_t
 
dcmúeg
, 
ãm¥eg
 = 0;

420 
	`as£π_∑øm
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmúeg
 = (((
uöt16_t
)
DCMI_FLAG
) >> 12);

425 i‡(
dcmúeg
 == 0x00)

427 
ãm¥eg

DCMI
->
RISR
;

429 i‡(
dcmúeg
 == 0x02)

431 
ãm¥eg
 = 
DCMI
->
SR
;

435 
ãm¥eg
 = 
DCMI
->
MISR
;

438 i‡((
ãm¥eg
 & 
DCMI_FLAG
Ë!(
uöt16_t
)
RESET
 )

440 
bô°©us
 = 
SET
;

444 
bô°©us
 = 
RESET
;

447  
bô°©us
;

448 
	}
}

461 
	$DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
)

464 
	`as£π_∑øm
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITSètus
 
	$DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
)

485 
ITSètus
 
bô°©us
 = 
RESET
;

486 
uöt32_t
 
ô°©us
 = 0;

489 
	`as£π_∑øm
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
ô°©us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i‡((
ô°©us
 !(
uöt16_t
)
RESET
))

495 
bô°©us
 = 
SET
;

499 
bô°©us
 = 
RESET
;

501  
bô°©us
;

502 
	}
}

515 
	$DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dfsdm.c

43 
	~"°m32f4xx_dfsdm.h
"

44 
	~"°m32f4xx_rcc.h
"

54 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

60 
	#CHCFGR_INIT_CLEAR_MASK
 (
uöt32_t
Ë0xFFFE0F10

	)

92 
	$DFSDM_DeInô
()

95 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DFSDM1
, 
ENABLE
);

96 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DFSDM1
, 
DISABLE
);

97 #i‡
	`deföed
(
STM32F413_423xx
)

98 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DFSDM2
, 
ENABLE
);

99 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DFSDM2
, 
DISABLE
);

101 
	}
}

125 
	$DFSDM_Tøns˚ivîInô
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
DFSDM_Tøns˚ivîInôTy≥Def
* 
DFSDM_Tøns˚ivîInôSåu˘
)

127 
uöt32_t
 
tm¥eg1
 = 0;

128 
uöt32_t
 
tm¥eg2
 = 0;

131 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

132 
	`as£π_∑øm
(
	`IS_DFSDM_INTERFACE
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_I¡îÁ˚
));

133 
	`as£π_∑øm
(
	`IS_DFSDM_I≈ut_MODE
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_I≈ut
));

134 
	`as£π_∑øm
(
	`IS_DFSDM_Redúe˘i⁄_STATE
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Redúe˘i⁄
));

135 
	`as£π_∑øm
(
	`IS_DFSDM_PACK_MODE
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_PackögMode
));

136 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Clock
));

137 
	`as£π_∑øm
(
	`IS_DFSDM_DATA_RIGHT_BIT_SHIFT
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_D©aRightShi·
));

138 
	`as£π_∑øm
(
	`IS_DFSDM_OFFSET
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Off£t
));

139 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_DETECTOR_STATE
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_CLKAb£n˚Dëe˘‹
));

140 
	`as£π_∑øm
(
	`IS_DFSDM_SC_DETECTOR_STATE
(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Sh‹tCúcuôDëe˘‹
));

143 
tm¥eg1
 = 
DFSDM_Ch™√lx
->
CHCFGR1
;

146 
tm¥eg1
 &
CHCFGR_INIT_CLEAR_MASK
;

155 
tm¥eg1
 |(
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_I¡îÁ˚
 |

156 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Clock
 |

157 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_I≈ut
 |

158 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Redúe˘i⁄
 |

159 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_PackögMode
 |

160 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_CLKAb£n˚Dëe˘‹
 |

161 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Sh‹tCúcuôDëe˘‹
);

164 
DFSDM_Ch™√lx
->
CHCFGR1
 = 
tm¥eg1
;

167 
tm¥eg2
 = 
DFSDM_Ch™√lx
->
CHCFGR2
;

170 
tm¥eg2
 &~(
DFSDM_CHCFGR2_DTRBS
 | 
DFSDM_CHCFGR2_OFFSET
);

174 
tm¥eg2
 |(((
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_D©aRightShi·
) <<3 ) |

175 ((
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Off£t
) <<8 ));

178 
DFSDM_Ch™√lx
->
CHCFGR2
 = 
tm¥eg2
;

179 
	}
}

187 
	$DFSDM_Tøns˚ivîSåu˘Inô
(
DFSDM_Tøns˚ivîInôTy≥Def
* 
DFSDM_Tøns˚ivîInôSåu˘
)

190 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_I¡îÁ˚
 = 
DFSDM_I¡îÁ˚_SPI_FÆlögEdge
;

193 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Clock
 = 
DFSDM_Clock_I¡î«l
;

196 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_D©aRightShi·
 = 0x0;

199 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_Off£t
 = 0x0;

202 
DFSDM_Tøns˚ivîInôSåu˘
->
DFSDM_CLKAb£n˚Dëe˘‹
 = 
DFSDM_CLKAb£n˚Dëe˘‹_E«bÀ
;

203 
	}
}

222 
	$DFSDM_FûãrInô
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
DFSDM_FûãrInôTy≥Def
* 
DFSDM_FûãrInôSåu˘
)

224 
uöt32_t
 
tm¥eg1
 = 0;

227 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

228 
	`as£π_∑øm
(
	`IS_DFSDM_SINC_ORDER
(
DFSDM_FûãrInôSåu˘
->
DFSDM_SöcOrdî
));

229 
	`as£π_∑øm
(
	`IS_DFSDM_SINC_OVRSMPL_RATIO
(
DFSDM_FûãrInôSåu˘
->
DFSDM_FûãrOvîßm∂ögR©io
));

230 
	`as£π_∑øm
(
	`IS_DFSDM_INTG_OVRSMPL_RATIO
(
DFSDM_FûãrInôSåu˘
->
DFSDM_I¡egøt‹Ovîßm∂ögR©io
));

233 
tm¥eg1
 = 
DFSDMx
->
FLTFCR
;

236 
tm¥eg1
 &~(
DFSDM_FLTFCR_FORD
 | 
DFSDM_FLTFCR_FOSR
 | 
DFSDM_FLTFCR_IOSR
);

241 
tm¥eg1
 |(
DFSDM_FûãrInôSåu˘
->
DFSDM_SöcOrdî
 |

242 ((
DFSDM_FûãrInôSåu˘
->
DFSDM_FûãrOvîßm∂ögR©io
 -1) << 16) |

243 (
DFSDM_FûãrInôSåu˘
->
DFSDM_I¡egøt‹Ovîßm∂ögR©io
 -1));

246 
DFSDMx
->
FLTFCR
 = 
tm¥eg1
;

247 
	}
}

255 
	$DFSDM_FûãrSåu˘Inô
(
DFSDM_FûãrInôTy≥Def
* 
DFSDM_FûãrInôSåu˘
)

258 
DFSDM_FûãrInôSåu˘
->
DFSDM_SöcOrdî
 = 
DFSDM_SöcOrdî_Söc3
;

261 
DFSDM_FûãrInôSåu˘
->
DFSDM_FûãrOvîßm∂ögR©io
 = 64 ;

264 
DFSDM_FûãrInôSåu˘
->
DFSDM_I¡egøt‹Ovîßm∂ögR©io
 = 4;

265 
	}
}

289 #i‡
deföed
(
STM32F412xG
)

296 
	$DFSDM_Comm™d
(
Fun˘i⁄ÆSèã
 
NewSèã
)

299 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

301 i‡(
NewSèã
 !
DISABLE
)

304 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 |
DFSDM_CHCFGR1_DFSDMEN
;

309 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 &~(
DFSDM_CHCFGR1_DFSDMEN
);

311 
	}
}

314 #i‡
deföed
(
STM32F413_423xx
)

323 
	$DFSDM_Cmd
(
uöt32_t
 
In°™˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

326 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

328 if(
In°™˚
 == 1)

330 i‡(
NewSèã
 !
DISABLE
)

333 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 |
DFSDM_CHCFGR1_DFSDMEN
;

338 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 &~(
DFSDM_CHCFGR1_DFSDMEN
);

343 i‡(
NewSèã
 !
DISABLE
)

346 
DFSDM2_Ch™√l0
 -> 
CHCFGR1
 |
DFSDM_CHCFGR1_DFSDMEN
;

351 
DFSDM2_Ch™√l0
 -> 
CHCFGR1
 &~(
DFSDM_CHCFGR1_DFSDMEN
);

354 
	}
}

376 
	$DFSDM_Ch™√lCmd
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

379 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

380 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

382 i‡(
NewSèã
 !
DISABLE
)

385 
DFSDM_Ch™√lx
->
CHCFGR1
 |
DFSDM_CHCFGR1_CHEN
;

390 
DFSDM_Ch™√lx
->
CHCFGR1
 &~(
DFSDM_CHCFGR1_CHEN
);

392 
	}
}

408 
	$DFSDM_FûãrCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

411 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

412 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

414 i‡(
NewSèã
 !
DISABLE
)

417 
DFSDMx
->
FLTCR1
 |
DFSDM_FLTCR1_DFEN
;

422 
DFSDMx
->
FLTCR1
 &~(
DFSDM_FLTCR1_DFEN
);

424 
	}
}

426 #i‡
deföed
(
STM32F412xG
)

435 
	$DFSDM_C⁄figClkOuçutDividî
(
uöt32_t
 
DFSDM_ClkOutDivisi⁄
)

437 
uöt32_t
 
tm¥eg1
 = 0;

440 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK_OUT_DIVIDER
(
DFSDM_ClkOutDivisi⁄
));

443 
tm¥eg1
 = 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
;

446 
tm¥eg1
 &(
uöt32_t
)(~
DFSDM_CHCFGR1_CKOUTDIV
);

449 
tm¥eg1
 |(
uöt32_t
)((
DFSDM_ClkOutDivisi⁄
 - 1) << 16);

452 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 = 
tm¥eg1
;

453 
	}
}

463 
	$DFSDM_C⁄figClkOuçutSour˚
(
uöt32_t
 
DFSDM_ClkOutSour˚
)

465 
uöt32_t
 
tm¥eg1
 = 0;

468 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK_OUT_SOURCE
(
DFSDM_ClkOutSour˚
));

471 
tm¥eg1
 = 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
;

474 
tm¥eg1
 &~(
DFSDM_CHCFGR1_CKOUTSRC
);

477 
tm¥eg1
 |
DFSDM_ClkOutSour˚
;

480 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 = 
tm¥eg1
;

481 
	}
}

483 #i‡
deföed
(
STM32F413_423xx
)

494 
	$DFSDM_C⁄figClkOuçutDividî
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_ClkOutDivisi⁄
)

496 
uöt32_t
 
tm¥eg1
 = 0;

498 if(
In°™˚
 == 1)

501 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK_OUT_DIVIDER
(
DFSDM_ClkOutDivisi⁄
));

504 
tm¥eg1
 = 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
;

507 
tm¥eg1
 &(
uöt32_t
)(~
DFSDM_CHCFGR1_CKOUTDIV
);

510 
tm¥eg1
 |(
uöt32_t
)((
DFSDM_ClkOutDivisi⁄
 - 1) << 16);

513 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 = 
tm¥eg1
;

518 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK_OUT_DIVIDER
(
DFSDM_ClkOutDivisi⁄
));

521 
tm¥eg1
 = 
DFSDM2_Ch™√l0
 -> 
CHCFGR1
;

524 
tm¥eg1
 &(
uöt32_t
)(~
DFSDM_CHCFGR1_CKOUTDIV
);

527 
tm¥eg1
 |(
uöt32_t
)((
DFSDM_ClkOutDivisi⁄
 - 1) << 16);

530 
DFSDM2_Ch™√l0
 -> 
CHCFGR1
 = 
tm¥eg1
;

532 
	}
}

544 
	$DFSDM_C⁄figClkOuçutSour˚
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_ClkOutSour˚
)

546 
uöt32_t
 
tm¥eg1
 = 0;

548 if(
In°™˚
 == 1)

551 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK_OUT_SOURCE
(
DFSDM_ClkOutSour˚
));

554 
tm¥eg1
 = 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
;

557 
tm¥eg1
 &~(
DFSDM_CHCFGR1_CKOUTSRC
);

560 
tm¥eg1
 |
DFSDM_ClkOutSour˚
;

563 
DFSDM1_Ch™√l0
 -> 
CHCFGR1
 = 
tm¥eg1
;

568 
	`as£π_∑øm
(
	`IS_DFSDM_CLOCK_OUT_SOURCE
(
DFSDM_ClkOutSour˚
));

571 
tm¥eg1
 = 
DFSDM2_Ch™√l0
 -> 
CHCFGR1
;

574 
tm¥eg1
 &~(
DFSDM_CHCFGR1_CKOUTSRC
);

577 
tm¥eg1
 |
DFSDM_ClkOutSour˚
;

580 
DFSDM2_Ch™√l0
 -> 
CHCFGR1
 = 
tm¥eg1
;

582 
	}
}

605 
	$DFSDM_C⁄figBRKA«logW©chDog
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_SCDBªak_i
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

608 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

609 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_BREAK_SIGNAL
(
DFSDM_SCDBªak_i
));

610 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

612 i‡(
NewSèã
 !
DISABLE
)

615 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
 |
DFSDM_SCDBªak_i
;

620 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
 &~(
DFSDM_SCDBªak_i
);

622 
	}
}

645 
	$DFSDM_C⁄figBRKSh‹tCúcuôDëe˘‹
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_SCDBªak_i
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

648 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

649 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_BREAK_SIGNAL
(
DFSDM_SCDBªak_i
));

650 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

652 i‡(
NewSèã
 !
DISABLE
)

655 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
 |
DFSDM_SCDBªak_i
;

660 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
 &~(
DFSDM_SCDBªak_i
);

662 
	}
}

683 
	$DFSDM_C⁄figSh‹tCúcuôThªshﬁd
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_SCDThªshﬁd
)

685 
uöt32_t
 
tm¥eg1
 = 0;

688 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

689 
	`as£π_∑øm
(
	`IS_DFSDM_CSD_THRESHOLD_VALUE
(
DFSDM_SCDThªshﬁd
));

692 
tm¥eg1
 = 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
;

695 
tm¥eg1
 &~(
DFSDM_CHAWSCDR_SCDT
);

698 
tm¥eg1
 |
DFSDM_SCDThªshﬁd
;

701 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
 = 
tm¥eg1
;

702 
	}
}

720 
	$DFSDM_C⁄figA«logW©chdog
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_AWDCh™√lx
, uöt32_à
DFSDM_AWDFa°Mode
)

722 
uöt32_t
 
tm¥eg1
 = 0;

723 
uöt32_t
 
tm¥eg2
 = 0;

726 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

727 
	`as£π_∑øm
(
	`IS_DFSDM_AWD_CHANNEL
(
DFSDM_AWDCh™√lx
));

728 
	`as£π_∑øm
(
	`IS_DFSDM_AWD_MODE
(
DFSDM_AWDFa°Mode
));

731 
tm¥eg1
 = 
DFSDMx
 -> 
FLTCR2
;

734 
tm¥eg1
 &~(
DFSDM_FLTCR2_AWDCH
);

737 
tm¥eg1
 |
DFSDM_AWDCh™√lx
;

740 
DFSDMx
 -> 
FLTCR2
 |
tm¥eg1
;

743 
tm¥eg2
 = 
DFSDMx
->
FLTCR1
;

746 
tm¥eg2
 &~(
DFSDM_FLTCR1_AWFSEL
);

749 
tm¥eg2
 |
DFSDM_AWDFa°Mode
;

752 
DFSDMx
->
FLTCR1
 = 
tm¥eg2
;

753 
	}
}

769 
	$DFSDM_Sñe˘ExåemesDëe˘‹Ch™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_ExåemCh™√lx
)

771 
uöt32_t
 
tm¥eg1
 = 0;

774 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

775 
	`as£π_∑øm
(
	`IS_DFSDM_EXTREM_CHANNEL
(
DFSDM_ExåemCh™√lx
));

778 
tm¥eg1
 = 
DFSDMx
 -> 
FLTCR2
;

781 
tm¥eg1
 &~(
DFSDM_FLTCR2_EXCH
);

784 
tm¥eg1
 |
DFSDM_ExåemCh™√lx
;

787 
DFSDMx
 -> 
FLTCR2
 = 
tm¥eg1
;

788 
	}
}

803 
öt32_t
 
	$DFSDM_GëReguœrC⁄vîsi⁄D©a
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

805 
uöt32_t
 
ªg
 = 0;

806 
öt32_t
 
vÆue
 = 0;

809 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

812 
ªg
 = 
DFSDMx
 -> 
FLTRDATAR
;

815 
vÆue
 = (((
ªg
 & 0xFFFFFF00) >> 8));

818  
vÆue
;

819 
	}
}

834 
öt32_t
 
	$DFSDM_GëInje˘edC⁄vîsi⁄D©a
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

836 
uöt32_t
 
ªg
 = 0;

837 
öt32_t
 
vÆue
 = 0;

840 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

843 
ªg
 = 
DFSDMx
 -> 
FLTJDATAR
;

846 
vÆue
 = ((
ªg
 & 0xFFFFFF00) >> 8);

849  
vÆue
;

850 
	}
}

865 
öt32_t
 
	$DFSDM_GëMaxVÆue
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

867 
öt32_t
 
vÆue
 = 0;

870 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

872 
vÆue
 = ((
DFSDMx
 -> 
FLTEXMAX
) >> 8);

874  
vÆue
;

875 
	}
}

890 
öt32_t
 
	$DFSDM_GëMöVÆue
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

892 
öt32_t
 
vÆue
 = 0;

895 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

897 
vÆue
 = ((
DFSDMx
 -> 
FLTEXMIN
) >> 8);

899  
vÆue
;

900 
	}
}

914 
öt32_t
 
	$DFSDM_GëMaxVÆueCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

917 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

920  ((
DFSDMx
 -> 
FLTEXMAX
Ë& (~
DFSDM_FLTEXMAX_EXMAXCH
));

921 
	}
}

935 
öt32_t
 
	$DFSDM_GëMöVÆueCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

938 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

941  ((
DFSDMx
 -> 
FLTEXMIN
Ë& (~
DFSDM_FLTEXMIN_EXMINCH
));

942 
	}
}

956 
uöt32_t
 
	$DFSDM_GëC⁄vîsi⁄Time
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

959 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

962  ((
DFSDMx
 -> 
FLTCNVTIMR
 >> 4) & 0x0FFFFFFF);

963 
	}
}

986 
	$DFSDM_C⁄figAWDFûãr
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
, 
uöt32_t
 
DFSDM_AWDSöcOrdî
, uöt32_à
DFSDM_AWDSöcOvîSam∂eR©io
)

988 
uöt32_t
 
tm¥eg1
 = 0;

991 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

992 
	`as£π_∑øm
(
	`IS_DFSDM_AWD_SINC_ORDER
(
DFSDM_AWDSöcOrdî
));

993 
	`as£π_∑øm
(
	`IS_DFSDM_AWD_OVRSMPL_RATIO
(
DFSDM_AWDSöcOvîSam∂eR©io
));

996 
tm¥eg1
 = 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
;

999 
tm¥eg1
 &~(
DFSDM_CHAWSCDR_AWFORD
 | 
DFSDM_CHAWSCDR_AWFOSR
);

1002 
tm¥eg1
 |(
DFSDM_AWDSöcOrdî
 | ((
DFSDM_AWDSöcOvîSam∂eR©io
 -1) << 16)) ;

1005 
DFSDM_Ch™√lx
 -> 
CHAWSCDR
 = 
tm¥eg1
;

1006 
	}
}

1026 
uöt32_t
 
	$DFSDM_GëAWDC⁄vîsi⁄VÆue
(
DFSDM_Ch™√l_Ty≥Def
* 
DFSDM_Ch™√lx
)

1029 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Ch™√lx
));

1032  
DFSDM_Ch™√lx
 -> 
CHWDATAR
;

1033 
	}
}

1053 
	$DFSDM_SëAWDThªshﬁd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_HighThªshﬁd
, uöt32_à
DFSDM_LowThªshﬁd
)

1055 
uöt32_t
 
tm¥eg1
 = 0;

1056 
uöt32_t
 
tm¥eg2
 = 0;

1059 
	`as£π_∑øm
(
	`IS_DFSDM_HIGH_THRESHOLD
(
DFSDM_HighThªshﬁd
));

1060 
	`as£π_∑øm
(
	`IS_DFSDM_LOW_THRESHOLD
(
DFSDM_LowThªshﬁd
));

1063 
tm¥eg1
 = 
DFSDMx
 -> 
FLTAWHTR
;

1066 
tm¥eg1
 &~(
DFSDM_FLTAWHTR_AWHT
);

1069 
tm¥eg1
 |(
DFSDM_HighThªshﬁd
 << 8 );

1072 
DFSDMx
 -> 
FLTAWHTR
 = 
tm¥eg1
;

1075 
tm¥eg2
 = 
DFSDMx
 -> 
FLTAWLTR
;

1078 
tm¥eg2
 &~(
DFSDM_FLTAWLTR_AWLT
);

1081 
tm¥eg2
 |(
DFSDM_LowThªshﬁd
 << 8 );

1084 
DFSDMx
 -> 
FLTAWLTR
 = 
tm¥eg2
;

1085 
	}
}

1102 
	$DFSDM_Sñe˘Inje˘edCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_Inje˘edCh™√lx
)

1104 
uöt32_t
 
tm¥eg1
 = 0;

1107 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1108 
	`as£π_∑øm
(
	`IS_DFSDM_INJECT_CHANNEL
(
DFSDM_Inje˘edCh™√lx
));

1111 
tm¥eg1
 = 
DFSDMx
 -> 
FLTJCHGR
;

1114 
tm¥eg1
 &~(
DFSDM_FLTJCHGR_JCHG
);

1117 
tm¥eg1
 |
DFSDM_Inje˘edCh™√lx
;

1120 
DFSDMx
 -> 
FLTJCHGR
 |
tm¥eg1
;

1121 
	}
}

1138 
	$DFSDM_Sñe˘ReguœrCh™√l
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_ReguœrCh™√lx
)

1140 
uöt32_t
 
tm¥eg1
 = 0;

1143 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1144 
	`as£π_∑øm
(
	`IS_DFSDM_REGULAR_CHANNEL
(
DFSDM_ReguœrCh™√lx
));

1147 
tm¥eg1
 = 
DFSDMx
 -> 
FLTCR1
;

1150 
tm¥eg1
 &~(
DFSDM_FLTCR1_RCH
);

1153 
tm¥eg1
 |
DFSDM_ReguœrCh™√lx
;

1156 
DFSDMx
 -> 
FLTCR1
 = 
tm¥eg1
;

1157 
	}
}

1171 
	$DFSDM_SèπSo·w¨eInje˘edC⁄vîsi⁄
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

1174 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1177 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_JSWSTART
;

1178 
	}
}

1192 
	$DFSDM_SèπSo·w¨eReguœrC⁄vîsi⁄
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

1195 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1198 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_RSWSTART
;

1199 
	}
}

1219 
	$DFSDM_C⁄figInje˘edTriggî
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_Triggî
, uöt32_à
DFSDM_TriggîEdge
)

1221 
uöt32_t
 
tm¥eg1
 = 0;

1224 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1226 i‡(
DFSDMx
 =
DFSDM0
)

1228 
	`as£π_∑øm
(
	`IS_DFSDM0_INJ_TRIGGER
(
DFSDM_Triggî
));

1232 
	`as£π_∑øm
(
	`IS_DFSDM1_INJ_TRIGGER
(
DFSDM_Triggî
));

1235 
	`as£π_∑øm
(
	`IS_DFSDM_TRIGGER_EDGE
(
DFSDM_TriggîEdge
));

1238 
tm¥eg1
 = 
DFSDMx
 -> 
FLTCR1
;

1241 
tm¥eg1
 &~(
DFSDM_FLTCR1_JEXTSEL
 | 
DFSDM_FLTCR1_JEXTEN
);

1244 
tm¥eg1
 |(
DFSDM_Triggî
 | 
DFSDM_TriggîEdge
);

1247 
DFSDMx
 -> 
FLTCR1
 = 
tm¥eg1
;

1248 
	}
}

1265 
	$DFSDM_Synchr⁄ousFûãr0Inje˘edSèπ
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

1268 
	`as£π_∑øm
(
	`IS_DFSDM_SYNC_FILTER
(
DFSDMx
));

1271 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_JSYNC
;

1272 
	}
}

1289 
	$DFSDM_Synchr⁄ousFûãr0ReguœrSèπ
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
)

1292 
	`as£π_∑øm
(
	`IS_DFSDM_SYNC_FILTER
(
DFSDMx
));

1295 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_RSYNC
;

1296 
	}
}

1312 
	$DFSDM_ReguœrC⁄töuousModeCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1315 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1316 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1318 i‡(
NewSèã
 !
DISABLE
)

1321 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_RCONT
;

1326 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_RCONT
);

1328 
	}
}

1349 
	$DFSDM_Fa°ModeCmd
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1352 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1353 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1355 i‡(
NewSèã
 !
DISABLE
)

1358 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_FAST
;

1363 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_FAST
);

1365 
	}
}

1385 
	$DFSDM_Sñe˘Inje˘edC⁄vîsi⁄Mode
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_Inje˘C⁄vMode
)

1388 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1389 
	`as£π_∑øm
(
	`IS_DFSDM_INJ_CONV_MODE
(
DFSDM_Inje˘C⁄vMode
));

1392 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_JSCAN
);

1395 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_Inje˘C⁄vMode
;

1396 
	}
}

1417 
	$DFSDM_DMATøns„rC⁄fig
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_DMAC⁄vîsi⁄Mode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1420 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1421 
	`as£π_∑øm
(
	`IS_DFSDM_CONVERSION_MODE
(
DFSDM_DMAC⁄vîsi⁄Mode
));

1422 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1424 i‡(
NewSèã
 !
DISABLE
)

1427 
DFSDMx
 -> 
FLTCR1
 |(
DFSDM_FLTCR1_JDMAEN
 << 
DFSDM_DMAC⁄vîsi⁄Mode
) ;

1432 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_JDMAEN
 << 
DFSDM_DMAC⁄vîsi⁄Mode
);

1434 
	}
}

1494 
	$DFSDM_ITC⁄fig
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1497 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1498 
	`as£π_∑øm
(
	`IS_DFSDM_IT
(
DFSDM_IT
));

1499 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1501 i‡(
NewSèã
 !
DISABLE
)

1504 
DFSDMx
->
FLTCR2
 |
DFSDM_IT
;

1509 
DFSDMx
->
FLTCR2
 &~(
DFSDM_IT
);

1511 
	}
}

1513 #i‡
deföed
(
STM32F412xG
)

1520 
	$DFSDM_ITClockAb£n˚Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1523 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1525 i‡(
NewSèã
 !
DISABLE
)

1528 
DFSDM1_0
->
FLTCR2
 |
DFSDM_IT_CKAB
;

1533 
DFSDM1_0
->
FLTCR2
 &~(
DFSDM_IT_CKAB
);

1535 
	}
}

1543 
	$DFSDM_ITSh‹tCúcuôDëe˘‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1546 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1548 i‡(
NewSèã
 !
DISABLE
)

1551 
DFSDM1_0
->
FLTCR2
 |
DFSDM_IT_SCD
;

1556 
DFSDM1_0
->
FLTCR2
 &~(
DFSDM_IT_SCD
);

1558 
	}
}

1561 #i‡
deföed
(
STM32F413_423xx
)

1570 
	$DFSDM_ITClockAb£n˚Cmd
(
uöt32_t
 
In°™˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1573 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1574 if(
In°™˚
 == 1)

1576 i‡(
NewSèã
 !
DISABLE
)

1579 
DFSDM1_0
->
FLTCR2
 |
DFSDM_IT_CKAB
;

1584 
DFSDM1_0
->
FLTCR2
 &~(
DFSDM_IT_CKAB
);

1589 i‡(
NewSèã
 !
DISABLE
)

1592 
DFSDM2_0
->
FLTCR2
 |
DFSDM_IT_CKAB
;

1597 
DFSDM2_0
->
FLTCR2
 &~(
DFSDM_IT_CKAB
);

1600 
	}
}

1610 
	$DFSDM_ITSh‹tCúcuôDëe˘‹Cmd
(
uöt32_t
 
In°™˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1613 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1615 if(
In°™˚
 == 1)

1617 i‡(
NewSèã
 !
DISABLE
)

1620 
DFSDM1_0
->
FLTCR2
 |
DFSDM_IT_SCD
;

1625 
DFSDM1_0
->
FLTCR2
 &~(
DFSDM_IT_SCD
);

1630 i‡(
NewSèã
 !
DISABLE
)

1633 
DFSDM2_0
->
FLTCR2
 |
DFSDM_IT_SCD
;

1638 
DFSDM2_0
->
FLTCR2
 &~(
DFSDM_IT_SCD
);

1642 
	}
}

1666 
FœgSètus
 
	$DFSDM_GëFœgSètus
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_FLAG
)

1668 
ITSètus
 
bô°©us
 = 
RESET
;

1671 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1672 
	`as£π_∑øm
(
	`IS_DFSDM_FLAG
(
DFSDM_FLAG
));

1674 i‡((
DFSDMx
->
FLTISR
 & 
DFSDM_FLAG
Ë!
RESET
 )

1676 
bô°©us
 = 
SET
;

1680 
bô°©us
 = 
RESET
;

1682  
bô°©us
;

1683 
	}
}

1685 #i‡
deföed
(
STM32F412xG
)

1692 
FœgSètus
 
	$DFSDM_GëClockAb£n˚FœgSètus
(
uöt32_t
 
DFSDM_FLAG_CLKAb£n˚
)

1694 
ITSètus
 
bô°©us
 = 
RESET
;

1697 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_FLAG
(
DFSDM_FLAG_CLKAb£n˚
));

1699 if((
DFSDM1_0
->
FLTISR
 & 
DFSDM_FLAG_CLKAb£n˚
Ë!
RESET
)

1701 
bô°©us
 = 
SET
;

1705 
bô°©us
 = 
RESET
;

1707  
bô°©us
;

1708 
	}
}

1716 
FœgSètus
 
	$DFSDM_GëSh‹tCúcuôFœgSètus
(
uöt32_t
 
DFSDM_FLAG_SCD
)

1718 
ITSètus
 
bô°©us
 = 
RESET
;

1721 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_FLAG
(
DFSDM_FLAG_SCD
));

1723 i‡((
DFSDM1_0
->
FLTISR
 & 
DFSDM_FLAG_SCD
Ë!
RESET
)

1725 
bô°©us
 = 
SET
;

1729 
bô°©us
 = 
RESET
;

1732  
bô°©us
;

1733 
	}
}

1735 #i‡
deföed
(
STM32F413_423xx
)

1744 
FœgSètus
 
	$DFSDM_GëClockAb£n˚FœgSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_FLAG_CLKAb£n˚
)

1746 
ITSètus
 
bô°©us
 = 
RESET
;

1749 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_FLAG
(
DFSDM_FLAG_CLKAb£n˚
));

1751 if(
In°™˚
 == 1)

1753 if((
DFSDM1_0
->
FLTISR
 & 
DFSDM_FLAG_CLKAb£n˚
Ë!
RESET
)

1755 
bô°©us
 = 
SET
;

1759 
bô°©us
 = 
RESET
;

1765 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_FLAG
(
DFSDM_FLAG_CLKAb£n˚
));

1767 if((
DFSDM2_0
->
FLTISR
 & 
DFSDM_FLAG_CLKAb£n˚
Ë!
RESET
)

1769 
bô°©us
 = 
SET
;

1773 
bô°©us
 = 
RESET
;

1776  
bô°©us
;

1777 
	}
}

1787 
FœgSètus
 
	$DFSDM_GëSh‹tCúcuôFœgSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_FLAG_SCD
)

1789 
ITSètus
 
bô°©us
 = 
RESET
;

1792 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_FLAG
(
DFSDM_FLAG_SCD
));

1794 if(
In°™˚
 == 1)

1796 i‡((
DFSDM1_0
->
FLTISR
 & 
DFSDM_FLAG_SCD
Ë!
RESET
)

1798 
bô°©us
 = 
SET
;

1802 
bô°©us
 = 
RESET
;

1807 i‡((
DFSDM2_0
->
FLTISR
 & 
DFSDM_FLAG_SCD
Ë!
RESET
)

1809 
bô°©us
 = 
SET
;

1813 
bô°©us
 = 
RESET
;

1816  
bô°©us
;

1817 
	}
}

1834 
FœgSètus
 
	$DFSDM_GëW©chdogFœgSètus
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_AWDCh™√lx
, 
uöt8_t
 
DFSDM_Thªshﬁd
)

1836 
ITSètus
 
bô°©us
 = 
RESET
;

1839 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1840 
	`as£π_∑øm
(
	`IS_DFSDM_Thªshﬁd
(
DFSDM_Thªshﬁd
));

1841 
	`as£π_∑øm
(
	`IS_DFSDM_AWD_CHANNEL
(
DFSDM_AWDCh™√lx
));

1843 i‡((
DFSDMx
->
FLTAWSR
 & ((
DFSDM_AWDCh™√lx
 >> 16Ë<< 
DFSDM_Thªshﬁd
ËË!
RESET
)

1845 
bô°©us
 = 
SET
;

1849 
bô°©us
 = 
RESET
;

1851  
bô°©us
;

1852 
	}
}

1870 
	$DFSDM_CÀ¨Fœg
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_CLEARF
)

1873 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1874 
	`as£π_∑øm
(
	`IS_DFSDM_CLEAR_FLAG
(
DFSDM_CLEARF
));

1877 
DFSDMx
->
FLTICR
 |
DFSDM_CLEARF
;

1878 
	}
}

1880 #i‡
deföed
(
STM32F412xG
)

1887 
	$DFSDM_CÀ¨ClockAb£n˚Fœg
(
uöt32_t
 
DFSDM_CLEARF_CLKAb£n˚
)

1890 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_CLEARF
(
DFSDM_CLEARF_CLKAb£n˚
));

1893 
DFSDM1_0
->
FLTICR
 |
DFSDM_CLEARF_CLKAb£n˚
;

1894 
	}
}

1902 
	$DFSDM_CÀ¨Sh‹tCúcuôFœg
(
uöt32_t
 
DFSDM_CLEARF_SCD
)

1905 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_CHANNEL_FLAG
(
DFSDM_CLEARF_SCD
));

1908 
DFSDM1_0
->
FLTICR
 |
DFSDM_CLEARF_SCD
;

1909 
	}
}

1912 #i‡
deföed
(
STM32F413_423xx
)

1921 
	$DFSDM_CÀ¨ClockAb£n˚Fœg
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_CLEARF_CLKAb£n˚
)

1924 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_CLEARF
(
DFSDM_CLEARF_CLKAb£n˚
));

1926 if(
In°™˚
 == 1)

1929 
DFSDM1_0
->
FLTICR
 |
DFSDM_CLEARF_CLKAb£n˚
;

1934 
DFSDM2_0
->
FLTICR
 |
DFSDM_CLEARF_CLKAb£n˚
;

1936 
	}
}

1946 
	$DFSDM_CÀ¨Sh‹tCúcuôFœg
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_CLEARF_SCD
)

1949 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_CHANNEL_FLAG
(
DFSDM_CLEARF_SCD
));

1951 if(
In°™˚
 == 1)

1954 
DFSDM1_0
->
FLTICR
 |
DFSDM_CLEARF_SCD
;

1959 
DFSDM2_0
->
FLTICR
 |
DFSDM_CLEARF_SCD
;

1961 
	}
}

1978 
	$DFSDM_CÀ¨A«logW©chdogFœg
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_AWDCh™√lx
, 
uöt8_t
 
DFSDM_Thªshﬁd
)

1981 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1982 
	`as£π_∑øm
(
	`IS_DFSDM_Thªshﬁd
(
DFSDM_Thªshﬁd
));

1983 
	`as£π_∑øm
(
	`IS_DFSDM_AWD_CHANNEL
(
DFSDM_AWDCh™√lx
));

1985 i‡((
DFSDMx
->
FLTAWSR
 & ((
DFSDM_AWDCh™√lx
 >> 16Ë<< 
DFSDM_Thªshﬁd
ËË!
RESET
)

1988 
DFSDMx
->
FLTAWCFR
 |(
DFSDM_AWDCh™√lx
 >> 16Ë<< 
DFSDM_Thªshﬁd
;

1990 
	}
}

2010 
ITSètus
 
	$DFSDM_GëITSètus
(
DFSDM_Fûãr_Ty≥Def
* 
DFSDMx
, 
uöt32_t
 
DFSDM_IT
)

2012 
ITSètus
 
bô°©us
 = 
RESET
;

2013 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2016 
	`as£π_∑øm
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

2017 
	`as£π_∑øm
(
	`IS_DFSDM_IT
(
DFSDM_IT
));

2020 
ô°©us
 = 
DFSDMx
->
FLTISR
 & 
DFSDM_IT
;

2023 
ôíabÀ
 = 
DFSDMx
->
FLTCR2
 & 
DFSDM_IT
;

2025 i‡((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

2027 
bô°©us
 = 
SET
;

2031 
bô°©us
 = 
RESET
;

2033  
bô°©us
;

2034 
	}
}

2036 #i‡
deföed
(
STM32F412xG
)

2044 
ITSètus
 
	$DFSDM_GëClockAb£n˚ITSètus
(
uöt32_t
 
DFSDM_IT_CLKAb£n˚
)

2046 
ITSètus
 
bô°©us
 = 
RESET
;

2047 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2050 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_IT
(
DFSDM_IT_CLKAb£n˚
));

2053 
ô°©us
 = 
DFSDM0
->
FLTISR
 & 
DFSDM_IT_CLKAb£n˚
;

2056 
ôíabÀ
 = 
DFSDM0
->
FLTCR2
 & 
DFSDM_IT_CKAB
;

2058 i‡((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

2060 
bô°©us
 = 
SET
;

2064 
bô°©us
 = 
RESET
;

2066  
bô°©us
;

2067 
	}
}

2076 
ITSètus
 
	$DFSDM_GëSh‹tCúcuôITSètus
(
uöt32_t
 
DFSDM_IT_SCR
)

2078 
ITSètus
 
bô°©us
 = 
RESET
;

2079 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2082 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_IT
(
DFSDM_IT_SCR
));

2085 
ô°©us
 = 
DFSDM0
->
FLTISR
 & 
DFSDM_IT_SCR
;

2088 
ôíabÀ
 = 
DFSDM0
->
FLTCR2
 & 
DFSDM_IT_SCD
;

2090 i‡((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

2092 
bô°©us
 = 
SET
;

2096 
bô°©us
 = 
RESET
;

2098  
bô°©us
;

2099 
	}
}

2102 #i‡
deföed
(
STM32F413_423xx
)

2112 
ITSètus
 
	$DFSDM_GëClockAb£n˚ITSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_IT_CLKAb£n˚
)

2114 
ITSètus
 
bô°©us
 = 
RESET
;

2115 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2118 
	`as£π_∑øm
(
	`IS_DFSDM_CLK_ABS_IT
(
DFSDM_IT_CLKAb£n˚
));

2120 if(
In°™˚
 == 1)

2123 
ô°©us
 = 
DFSDM1_0
->
FLTISR
 & 
DFSDM_IT_CLKAb£n˚
;

2125 
ôíabÀ
 = 
DFSDM1_0
->
FLTCR2
 & 
DFSDM_IT_CKAB
;

2130 
ô°©us
 = 
DFSDM2_0
->
FLTISR
 & 
DFSDM_IT_CLKAb£n˚
;

2132 
ôíabÀ
 = 
DFSDM1_0
->
FLTCR2
 & 
DFSDM_IT_CKAB
;

2135 i‡((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

2137 
bô°©us
 = 
SET
;

2141 
bô°©us
 = 
RESET
;

2143  
bô°©us
;

2144 
	}
}

2155 
ITSètus
 
	$DFSDM_GëSh‹tCúcuôITSètus
(
uöt32_t
 
In°™˚
, uöt32_à
DFSDM_IT_SCR
)

2157 
ITSètus
 
bô°©us
 = 
RESET
;

2158 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2161 
	`as£π_∑øm
(
	`IS_DFSDM_SCD_IT
(
DFSDM_IT_SCR
));

2163 if(
In°™˚
 == 1)

2166 
ô°©us
 = 
DFSDM1_0
->
FLTISR
 & 
DFSDM_IT_SCR
;

2169 
ôíabÀ
 = 
DFSDM1_0
->
FLTCR2
 & 
DFSDM_IT_SCD
;

2174 
ô°©us
 = 
DFSDM2_0
->
FLTISR
 & 
DFSDM_IT_SCR
;

2177 
ôíabÀ
 = 
DFSDM2_0
->
FLTCR2
 & 
DFSDM_IT_SCD
;

2180 i‡((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

2182 
bô°©us
 = 
SET
;

2186 
bô°©us
 = 
RESET
;

2188  
bô°©us
;

2189 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c

124 
	~"°m32f4xx_dma.h
"

125 
	~"°m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
uöt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_Såóm0_IT_MASK
 (
uöt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_Såóm1_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 6)

	)

148 
	#DMA_Såóm2_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 16)

	)

149 
	#DMA_Såóm3_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 22)

	)

150 
	#DMA_Såóm4_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 | (uöt32_t)0x20000000)

	)

151 
	#DMA_Såóm5_IT_MASK
 (
uöt32_t
)(
DMA_Såóm1_IT_MASK
 | (uöt32_t)0x20000000)

	)

152 
	#DMA_Såóm6_IT_MASK
 (
uöt32_t
)(
DMA_Såóm2_IT_MASK
 | (uöt32_t)0x20000000)

	)

153 
	#DMA_Såóm7_IT_MASK
 (
uöt32_t
)(
DMA_Såóm3_IT_MASK
 | (uöt32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
uöt32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
uöt32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
uöt32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

199 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

202 
DMAy_Såómx
->
CR
 &~((
uöt32_t
)
DMA_SxCR_EN
);

205 
DMAy_Såómx
->
CR
 = 0;

208 
DMAy_Såómx
->
NDTR
 = 0;

211 
DMAy_Såómx
->
PAR
 = 0;

214 
DMAy_Såómx
->
M0AR
 = 0;

217 
DMAy_Såómx
->
M1AR
 = 0;

220 
DMAy_Såómx
->
FCR
 = (
uöt32_t
)0x00000021;

223 i‡(
DMAy_Såómx
 =
DMA1_Såóm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

228 i‡(
DMAy_Såómx
 =
DMA1_Såóm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

233 i‡(
DMAy_Såómx
 =
DMA1_Såóm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

238 i‡(
DMAy_Såómx
 =
DMA1_Såóm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

243 i‡(
DMAy_Såómx
 =
DMA1_Såóm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

248 i‡(
DMAy_Såómx
 =
DMA1_Såóm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

253 i‡(
DMAy_Såómx
 =
DMA1_Såóm6
)

256 
DMA1
->
HIFCR
 = (
uöt32_t
)
DMA_Såóm6_IT_MASK
;

258 i‡(
DMAy_Såómx
 =
DMA1_Såóm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

263 i‡(
DMAy_Såómx
 =
DMA2_Såóm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

268 i‡(
DMAy_Såómx
 =
DMA2_Såóm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

273 i‡(
DMAy_Såómx
 =
DMA2_Såóm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

278 i‡(
DMAy_Såómx
 =
DMA2_Såóm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

283 i‡(
DMAy_Såómx
 =
DMA2_Såóm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

288 i‡(
DMAy_Såómx
 =
DMA2_Såóm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

293 i‡(
DMAy_Såómx
 =
DMA2_Såóm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Såóm6_IT_MASK
;

300 i‡(
DMAy_Såómx
 =
DMA2_Såóm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

306 
	}
}

319 
	$DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

321 
uöt32_t
 
tm¥eg
 = 0;

324 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

325 
	`as£π_∑øm
(
	`IS_DMA_CHANNEL
(
DMA_InôSåu˘
->
DMA_Ch™√l
));

326 
	`as£π_∑øm
(
	`IS_DMA_DIRECTION
(
DMA_InôSåu˘
->
DMA_DIR
));

327 
	`as£π_∑øm
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InôSåu˘
->
DMA_Buf„rSize
));

328 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InôSåu˘
->
DMA_PîùhîÆInc
));

329 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InôSåu˘
->
DMA_Mem‹yInc
));

330 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
));

331 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
));

332 
	`as£π_∑øm
(
	`IS_DMA_MODE
(
DMA_InôSåu˘
->
DMA_Mode
));

333 
	`as£π_∑øm
(
	`IS_DMA_PRIORITY
(
DMA_InôSåu˘
->
DMA_Pri‹ôy
));

334 
	`as£π_∑øm
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InôSåu˘
->
DMA_FIFOMode
));

335 
	`as£π_∑øm
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
));

336 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_BURST
(
DMA_InôSåu˘
->
DMA_Mem‹yBur°
));

337 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
));

341 
tm¥eg
 = 
DMAy_Såómx
->
CR
;

344 
tm¥eg
 &((
uöt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_Ch™√l
 | DMA_InôSåu˘->
DMA_DIR
 |

361 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 | DMA_InôSåu˘->
DMA_Mem‹yInc
 |

362 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 | DMA_InôSåu˘->
DMA_Mem‹yD©aSize
 |

363 
DMA_InôSåu˘
->
DMA_Mode
 | DMA_InôSåu˘->
DMA_Pri‹ôy
 |

364 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 | DMA_InôSåu˘->
DMA_PîùhîÆBur°
;

367 
DMAy_Såómx
->
CR
 = 
tm¥eg
;

371 
tm¥eg
 = 
DMAy_Såómx
->
FCR
;

374 
tm¥eg
 &(
uöt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_FIFOMode
 | DMA_InôSåu˘->
DMA_FIFOThªshﬁd
;

382 
DMAy_Såómx
->
FCR
 = 
tm¥eg
;

386 
DMAy_Såómx
->
NDTR
 = 
DMA_InôSåu˘
->
DMA_Buf„rSize
;

390 
DMAy_Såómx
->
PAR
 = 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
;

394 
DMAy_Såómx
->
M0AR
 = 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
;

395 
	}
}

403 
	$DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

407 
DMA_InôSåu˘
->
DMA_Ch™√l
 = 0;

410 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
 = 0;

413 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
 = 0;

416 
DMA_InôSåu˘
->
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

419 
DMA_InôSåu˘
->
DMA_Buf„rSize
 = 0;

422 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

425 
DMA_InôSåu˘
->
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_DißbÀ
;

428 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

431 
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

434 
DMA_InôSåu˘
->
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

437 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

440 
DMA_InôSåu˘
->
DMA_FIFOMode
 = 
DMA_FIFOMode_DißbÀ
;

443 
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
;

446 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

449 
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

484 i‡(
NewSèã
 !
DISABLE
)

487 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_EN
;

492 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
)

517 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

518 
	`as£π_∑øm
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pöcos
));

521 if(
DMA_Pöcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
)

553 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

554 
	`as£π_∑øm
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCål
));

557 if(
DMA_FlowCål
 !
DMA_FlowCål_Mem‹y
)

560 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
)

635 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

638 
DMAy_Såómx
->
NDTR
 = (
uöt16_t
)
Cou¡î
;

639 
	}
}

647 
uöt16_t
 
	$DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

650 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

653  ((
uöt16_t
)(
DMAy_Såómx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

731 
uöt32_t
 
DMA_CuºítMem‹y
)

734 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

735 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_CuºítMem‹y
));

737 i‡(
DMA_CuºítMem‹y
 !
DMA_Mem‹y_0
)

740 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Såómx
->
M1AR
 = 
Mem‹y1Ba£Addr
;

750 
	}
}

761 
	$DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

764 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

765 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

768 i‡(
NewSèã
 !
DISABLE
)

771 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

803 
uöt32_t
 
DMA_Mem‹yT¨gë
)

806 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

807 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_Mem‹yT¨gë
));

810 i‡(
DMA_Mem‹yT¨gë
 !
DMA_Mem‹y_0
)

813 
DMAy_Såómx
->
M1AR
 = 
Mem‹yBa£Addr
;

818 
DMAy_Såómx
->
M0AR
 = 
Mem‹yBa£Addr
;

820 
	}
}

828 
uöt32_t
 
	$DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

830 
uöt32_t
 
tmp
 = 0;

833 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

836 i‡((
DMAy_Såómx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
Fun˘i⁄ÆSèã
 
	$DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

945 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

948 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

950 i‡((
DMAy_Såómx
->
CR
 & (
uöt32_t
)
DMA_SxCR_EN
) != 0)

953 
°©e
 = 
ENABLE
;

959 
°©e
 = 
DISABLE
;

961  
°©e
;

962 
	}
}

977 
uöt32_t
 
	$DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

979 
uöt32_t
 
tm¥eg
 = 0;

982 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

985 
tm¥eg
 = (
uöt32_t
)((
DMAy_Såómx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tm¥eg
;

988 
	}
}

1004 
FœgSètus
 
	$DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1006 
FœgSètus
 
bô°©us
 = 
RESET
;

1007 
DMA_Ty≥Def
* 
DMAy
;

1008 
uöt32_t
 
tm¥eg
 = 0;

1011 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1012 
	`as£π_∑øm
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1030 
tm¥eg
 = 
DMAy
->
HISR
;

1035 
tm¥eg
 = 
DMAy
->
LISR
;

1039 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1042 i‡((
tm¥eg
 & 
DMA_FLAG
Ë!(
uöt32_t
)
RESET
)

1045 
bô°©us
 = 
SET
;

1050 
bô°©us
 = 
RESET
;

1054  
bô°©us
;

1055 
	}
}

1071 
	$DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1073 
DMA_Ty≥Def
* 
DMAy
;

1076 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1077 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1121 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1122 
	`as£π_∑øm
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1126 i‡((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i‡(
NewSèã
 !
DISABLE
)

1131 
DMAy_Såómx
->
FCR
 |(
uöt32_t
)
DMA_IT_FE
;

1136 
DMAy_Såómx
->
FCR
 &~(
uöt32_t
)
DMA_IT_FE
;

1141 i‡(
DMA_IT
 !
DMA_IT_FE
)

1143 i‡(
NewSèã
 !
DISABLE
)

1146 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITSètus
 
	$DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1172 
ITSètus
 
bô°©us
 = 
RESET
;

1173 
DMA_Ty≥Def
* 
DMAy
;

1174 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

1177 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1178 
	`as£π_∑øm
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i‡((
DMA_IT
 & 
TRANSFER_IT_MASK
Ë!(
uöt32_t
)
RESET
)

1196 
tm¥eg
 = (
uöt32_t
)((
DMA_IT
 >> 11Ë& 
TRANSFER_IT_ENABLE_MASK
);

1199 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
CR
 & 
tm¥eg
);

1204 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
FCR
 & 
DMA_IT_FE
);

1208 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1211 
tm¥eg
 = 
DMAy
->
HISR
 ;

1216 
tm¥eg
 = 
DMAy
->
LISR
 ;

1220 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1223 i‡(((
tm¥eg
 & 
DMA_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

1226 
bô°©us
 = 
SET
;

1231 
bô°©us
 = 
RESET
;

1235  
bô°©us
;

1236 
	}
}

1252 
	$DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1254 
DMA_Ty≥Def
* 
DMAy
;

1257 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1258 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c

58 
	~"°m32f4xx_dma2d.h
"

59 
	~"°m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
uöt32_t
)0xFFFCE0FCË

	)

78 
	#PFCCR_MASK
 ((
uöt32_t
)0x00FC00C0Ë

	)

79 
	#DEAD_MASK
 ((
uöt32_t
)0xFFFF00FEË

	)

111 
	$DMA2D_DeInô
()

114 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
)

131 
uöt32_t
 
outgªí
 = 0;

132 
uöt32_t
 
ouåed
 = 0;

133 
uöt32_t
 
ouèÕha
 = 0;

134 
uöt32_t
 
pixlöe
 = 0;

137 
	`as£π_∑øm
(
	`IS_DMA2D_MODE
(
DMA2D_InôSåu˘
->
DMA2D_Mode
));

138 
	`as£π_∑øm
(
	`IS_DMA2D_CMODE
(
DMA2D_InôSåu˘
->
DMA2D_CMode
));

139 
	`as£π_∑øm
(
	`IS_DMA2D_OGREEN
(
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
));

140 
	`as£π_∑øm
(
	`IS_DMA2D_ORED
(
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
));

141 
	`as£π_∑øm
(
	`IS_DMA2D_OBLUE
(
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
));

142 
	`as£π_∑øm
(
	`IS_DMA2D_OALPHA
(
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
));

143 
	`as£π_∑øm
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
));

144 
	`as£π_∑øm
(
	`IS_DMA2D_LINE
(
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
));

145 
	`as£π_∑øm
(
	`IS_DMA2D_PIXEL
(
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
));

148 
DMA2D
->
CR
 &(
uöt32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InôSåu˘
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
uöt32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InôSåu˘
->
DMA2D_CMode
);

157 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 8;

160 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 16;

161 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 24;

165 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 8;

168 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 16;

169 
ouèÕha
 = (
uöt32_t
)0x00000000;

174 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 5;

177 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 11;

178 
ouèÕha
 = (
uöt32_t
)0x00000000;

183 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 5;

186 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 10;

187 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 15;

192 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 4;

193 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 8;

194 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outgªí
Ë| (
ouåed
Ë| (
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
Ë| (
ouèÕha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InôSåu˘
->
DMA2D_OuçutMem‹yAdd
);

202 
DMA2D
->
OOR
 &~(
uöt32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
);

206 
pixlöe
 = 
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
Ë| (
pixlöe
));

216 
	}
}

217 
	$DMA2D_Såu˘Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
)

220 
DMA2D_InôSåu˘
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InôSåu˘
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 = 0x00;

227 
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
 = 0x00;

228 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 = 0x00;

229 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 = 0x00;

232 
DMA2D_InôSåu˘
->
DMA2D_OuçutMem‹yAdd
 = 0x00;

235 
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
 = 0x00;

238 
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
 = 0x00;

239 
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
 = 0x00;

240 
	}
}

248 
	$DMA2D_SèπTøns„r
()

251 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_Ab‹tTøns„r
()

263 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Su•íd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

276 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

278 i‡(
NewSèã
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
uöt32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGC⁄fig
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
)

301 
uöt32_t
 
fg_˛utcﬁ‹mode
 = 0;

302 
uöt32_t
 
fg_˛utsize
 = 0;

303 
uöt32_t
 
fg_Æpha_mode
 = 0;

304 
uöt32_t
 
fg_ÆphavÆue
 = 0;

305 
uöt32_t
 
fg_cﬁ‹gªí
 = 0;

306 
uöt32_t
 
fg_cﬁ‹ªd
 = 0;

308 
	`as£π_∑øm
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
));

309 
	`as£π_∑øm
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
));

310 
	`as£π_∑øm
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
));

311 
	`as£π_∑øm
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as£π_∑øm
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as£π_∑øm
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
));

315 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
));

316 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InôSåu˘
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
uöt32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
uöt32_t
)
PFCCR_MASK
;

327 
fg_˛utcﬁ‹mode
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_˛utsize
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_Æpha_mode
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_ÆphavÆue
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
 | 
fg_˛utcﬁ‹mode
 | 
fg_˛utsize
 | \

332 
fg_Æpha_mode
 | 
fg_ÆphavÆue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cﬁ‹gªí
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cﬁ‹ªd
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
 | 
fg_cﬁ‹gªí
 | 
fg_cﬁ‹ªd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_Såu˘Inô
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
)

353 
DMA2D_FG_InôSåu˘
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGC⁄fig
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
)

398 
uöt32_t
 
bg_˛utcﬁ‹mode
 = 0;

399 
uöt32_t
 
bg_˛utsize
 = 0;

400 
uöt32_t
 
bg_Æpha_mode
 = 0;

401 
uöt32_t
 
bg_ÆphavÆue
 = 0;

402 
uöt32_t
 
bg_cﬁ‹gªí
 = 0;

403 
uöt32_t
 
bg_cﬁ‹ªd
 = 0;

405 
	`as£π_∑øm
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
));

406 
	`as£π_∑øm
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
));

407 
	`as£π_∑øm
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
));

408 
	`as£π_∑øm
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as£π_∑øm
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as£π_∑øm
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
));

412 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
));

413 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InôSåu˘
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
uöt32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
uöt32_t
)
PFCCR_MASK
;

424 
bg_˛utcﬁ‹mode
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_˛utsize
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_Æpha_mode
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_ÆphavÆue
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
 | 
bg_˛utcﬁ‹mode
 | 
bg_˛utsize
 | \

429 
bg_Æpha_mode
 | 
bg_ÆphavÆue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cﬁ‹gªí
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cﬁ‹ªd
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
 | 
bg_cﬁ‹gªí
 | 
bg_cﬁ‹ªd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_Såu˘Inô
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
)

451 
DMA2D_BG_InôSåu˘
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
)

494 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

496 i‡(
NewSèã
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
uöt32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
)

518 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

520 i‡(
NewSèã
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
uöt32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DódTimeC⁄fig
(
uöt32_t
 
DMA2D_DódTime
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

540 
uöt32_t
 
DódTime
;

543 
	`as£π_∑øm
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DódTime
));

544 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

546 i‡(
NewSèã
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
uöt32_t
)
DEAD_MASK
;

550 
DódTime
 = 
DMA2D_DódTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DódTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
uöt32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LöeW©îm¨kC⁄fig
(
uöt32_t
 
DMA2D_LW©îm¨kC⁄fig
)

568 
	`as£π_∑øm
(
	`IS_DMA2D_LöeW©îm¨k
(
DMA2D_LW©îm¨kC⁄fig
));

571 
DMA2D
->
LWR
 = (
uöt32_t
)
DMA2D_LW©îm¨kC⁄fig
;

572 
	}
}

632 
	$DMA2D_ITC⁄fig
(
uöt32_t
 
DMA2D_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

635 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 i‡(
NewSèã
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
uöt32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FœgSètus
 
	$DMA2D_GëFœgSètus
(
uöt32_t
 
DMA2D_FLAG
)

665 
FœgSètus
 
bô°©us
 = 
RESET
;

668 
	`as£π_∑øm
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i‡(((
DMA2D
->
ISR
Ë& 
DMA2D_FLAG
Ë!(
uöt32_t
)
RESET
)

674 
bô°©us
 = 
SET
;

679 
bô°©us
 = 
RESET
;

682  
bô°©us
;

683 
	}
}

697 
	$DMA2D_CÀ¨Fœg
(
uöt32_t
 
DMA2D_FLAG
)

700 
	`as£π_∑øm
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
uöt32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITSètus
 
	$DMA2D_GëITSètus
(
uöt32_t
 
DMA2D_IT
)

720 
ITSètus
 
bô°©us
 = 
RESET
;

721 
uöt32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i‡((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
Ë!(
uöt32_t
)
RESET
)

728 
bô°©us
 = 
SET
;

732 
bô°©us
 = 
RESET
;

735 i‡(((
DMA2D
->
CR
 & 
DMA2D_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
bô°©us
 != (uint32_t)RESET))

737 
bô°©us
 = 
SET
;

741 
bô°©us
 = 
RESET
;

743  
bô°©us
;

744 
	}
}

758 
	$DMA2D_CÀ¨ITPídögBô
(
uöt32_t
 
DMA2D_IT
)

761 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
uöt32_t
)
DMA2D_IT
;

766 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dsi.c

44 
	~"°m32f4xx_dsi.h
"

53 #i‡
deföed
(
STM32F469_479xx
)

60 
	#DSI_TIMEOUT_VALUE
 ((
uöt32_t
)1000Ë

	)

62 
	#DSI_ERROR_ACK_MASK
 (
DSI_ISR0_AE0
 | 
DSI_ISR0_AE1
 | 
DSI_ISR0_AE2
 | 
DSI_ISR0_AE3
 | \

	)

63 
	gDSI_ISR0_AE4
 | 
	gDSI_ISR0_AE5
 | 
	gDSI_ISR0_AE6
 | 
	gDSI_ISR0_AE7
 | \

64 
	gDSI_ISR0_AE8
 | 
	gDSI_ISR0_AE9
 | 
	gDSI_ISR0_AE10
 | 
	gDSI_ISR0_AE11
 | \

65 
	gDSI_ISR0_AE12
 | 
	gDSI_ISR0_AE13
 | 
	gDSI_ISR0_AE14
 | 
	gDSI_ISR0_AE15
)

66 
	#DSI_ERROR_PHY_MASK
 (
DSI_ISR0_PE0
 | 
DSI_ISR0_PE1
 | 
DSI_ISR0_PE2
 | 
DSI_ISR0_PE3
 | 
DSI_ISR0_PE4
)

	)

67 
	#DSI_ERROR_TX_MASK
 
DSI_ISR1_TOHSTX


	)

68 
	#DSI_ERROR_RX_MASK
 
DSI_ISR1_TOLPRX


	)

69 
	#DSI_ERROR_ECC_MASK
 (
DSI_ISR1_ECCSE
 | 
DSI_ISR1_ECCME
)

	)

70 
	#DSI_ERROR_CRC_MASK
 
DSI_ISR1_CRCE


	)

71 
	#DSI_ERROR_PSE_MASK
 
DSI_ISR1_PSE


	)

72 
	#DSI_ERROR_EOT_MASK
 
DSI_ISR1_EOTPE


	)

73 
	#DSI_ERROR_OVF_MASK
 
DSI_ISR1_LPWRE


	)

74 
	#DSI_ERROR_GEN_MASK
 (
DSI_ISR1_GCWRE
 | 
DSI_ISR1_GPWRE
 | 
DSI_ISR1_GPTXE
 | 
DSI_ISR1_GPRDE
 | 
DSI_ISR1_GPRXE
)

	)

76 
	#DSI_MAX_RETURN_PKT_SIZE
 ((
uöt32_t
)0x00000037Ë

	)

85 
DSI_C⁄figPackëHódî
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Ch™√lID
, uöt32_à
D©aTy≥
, uöt32_à
D©a0
, uöt32_à
D©a1
);

113 
	$DSI_DeInô
(
DSI_Ty≥Def
 *
DSIx
)

116 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

119 
DSIx
->
CR
 &~
DSI_CR_EN
;

122 
DSIx
->
PCTLR
 &~(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

125 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

128 
DSIx
->
WRPCR
 &~
DSI_WRPCR_REGEN
;

131 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

132 if(
DSIx
 =
DSI
)

135 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DSI
, 
ENABLE
);

137 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_DSI
, 
DISABLE
);

139 
	}
}

150 
	$DSI_Inô
(
DSI_Ty≥Def
 *
DSIx
,
DSI_InôTy≥Def
* 
DSI_InôSåu˘
, 
DSI_PLLInôTy≥Def
 *
PLLInô
)

152 
uöt32_t
 
unôI¡îvÆx4
 = 0;

153 
uöt32_t
 
ãmpIDF
 = 0;

156 
	`as£π_∑øm
(
	`IS_DSI_PLL_NDIV
(
PLLInô
->
PLLNDIV
));

157 
	`as£π_∑øm
(
	`IS_DSI_PLL_IDF
(
PLLInô
->
PLLIDF
));

158 
	`as£π_∑øm
(
	`IS_DSI_PLL_ODF
(
PLLInô
->
PLLODF
));

159 
	`as£π_∑øm
(
	`IS_DSI_AUTO_CLKLANE_CONTROL
(
DSI_InôSåu˘
->
Autom©icClockL™eC⁄åﬁ
));

160 
	`as£π_∑øm
(
	`IS_DSI_NUMBER_OF_LANES
(
DSI_InôSåu˘
->
NumbîOfL™es
));

165 
DSIx
->
WRPCR
 |
DSI_WRPCR_REGEN
;

168 
	`DSI_GëFœgSètus
(
DSIx
, 
DSI_FLAG_RRS
Ë=
RESET
 )

172 
DSIx
->
WRPCR
 &~(
DSI_WRPCR_PLL_NDIV
 | 
DSI_WRPCR_PLL_IDF
 | 
DSI_WRPCR_PLL_ODF
);

173 
DSIx
->
WRPCR
 |(((
PLLInô
->
PLLNDIV
)<<2Ë| ((PLLInô->
PLLIDF
)<<11Ë| ((PLLInô->
PLLODF
)<<16));

176 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

179 
	`DSI_GëFœgSètus
(
DSIx
, 
DSI_FLAG_PLLLS
Ë=
RESET
)

185 
DSIx
->
PCTLR
 |(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

188 
DSIx
->
CLCR
 &~(
DSI_CLCR_DPCC
 | 
DSI_CLCR_ACR
);

189 
DSIx
->
CLCR
 |(
DSI_CLCR_DPCC
 | 
DSI_InôSåu˘
->
Autom©icClockL™eC⁄åﬁ
);

192 
DSIx
->
PCONFR
 &~
DSI_PCONFR_NL
;

193 
DSIx
->
PCONFR
 |
DSI_InôSåu˘
->
NumbîOfL™es
;

197 
DSIx
->
CCR
 &~
DSI_CCR_TXECKDIV
;

198 
DSIx
->
CCR
 = 
DSI_InôSåu˘
->
TXEsˇ≥Ckdiv
;

203 
ãmpIDF
 = (
PLLInô
->
PLLIDF
 > 0) ? PLLInit->PLLIDF : 1;

204 
unôI¡îvÆx4
 = (4000000 * 
ãmpIDF
 * (1 << 
PLLInô
->
PLLODF
)Ë/ ((
HSE_VALUE
/1000Ë* PLLInô->
PLLNDIV
);

207 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_UIX4
;

208 
DSIx
->
WPCR
[0] |
unôI¡îvÆx4
;

212 
DSIx
->
IER
[0] = 0;

213 
DSIx
->
IER
[1] = 0;

214 
	}
}

221 
	$DSI_Såu˘Inô
(
DSI_InôTy≥Def
* 
DSI_InôSåu˘
, 
DSI_HOST_TimeoutTy≥Def
* 
DSI_HOST_TimeoutInôSåu˘
)

225 
DSI_InôSåu˘
->
Autom©icClockL™eC⁄åﬁ
 = 
DSI_AUTO_CLK_LANE_CTRL_DISABLE
;

227 
DSI_InôSåu˘
->
NumbîOfL™es
 = 
DSI_ONE_DATA_LANE
;

229 
DSI_InôSåu˘
->
TXEsˇ≥Ckdiv
 = 0;

233 
DSI_HOST_TimeoutInôSåu˘
->
TimeoutCkdiv
 = 0;

235 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edTønsmissi⁄Timeout
 = 0;

237 
DSI_HOST_TimeoutInôSåu˘
->
LowPowîRe˚±i⁄Timeout
 = 0;

239 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edRódTimeout
 = 0;

241 
DSI_HOST_TimeoutInôSåu˘
->
LowPowîRódTimeout
 = 0;

243 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edWrôeTimeout
 = 0;

245 
DSI_HOST_TimeoutInôSåu˘
->
HighS≥edWrôePª•Mode
 = 0;

247 
DSI_HOST_TimeoutInôSåu˘
->
LowPowîWrôeTimeout
 = 0;

249 
DSI_HOST_TimeoutInôSåu˘
->
BTATimeout
 = 0;

250 
	}
}

258 
	$DSI_SëGíîicVCID
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
VútuÆCh™√lID
)

261 
DSIx
->
GVCIDR
 &~
DSI_GVCIDR_VCID
;

262 
DSIx
->
GVCIDR
 |
VútuÆCh™√lID
;

263 
	}
}

272 
	$DSI_C⁄figVideoMode
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_VidCfgTy≥Def
 *
VidCfg
)

275 
	`as£π_∑øm
(
	`IS_DSI_COLOR_CODING
(
VidCfg
->
Cﬁ‹Codög
));

276 
	`as£π_∑øm
(
	`IS_DSI_VIDEO_MODE_TYPE
(
VidCfg
->
Mode
));

277 
	`as£π_∑øm
(
	`IS_DSI_LP_COMMAND
(
VidCfg
->
LPComm™dE«bÀ
));

278 
	`as£π_∑øm
(
	`IS_DSI_LP_HFP
(
VidCfg
->
LPH‹iz⁄èlFr⁄tP‹chE«bÀ
));

279 
	`as£π_∑øm
(
	`IS_DSI_LP_HBP
(
VidCfg
->
LPH‹iz⁄èlBackP‹chE«bÀ
));

280 
	`as£π_∑øm
(
	`IS_DSI_LP_VACTIVE
(
VidCfg
->
LPVîtiˇlA˘iveE«bÀ
));

281 
	`as£π_∑øm
(
	`IS_DSI_LP_VFP
(
VidCfg
->
LPVîtiˇlFr⁄tP‹chE«bÀ
));

282 
	`as£π_∑øm
(
	`IS_DSI_LP_VBP
(
VidCfg
->
LPVîtiˇlBackP‹chE«bÀ
));

283 
	`as£π_∑øm
(
	`IS_DSI_LP_VSYNC
(
VidCfg
->
LPVîtiˇlSyncA˘iveE«bÀ
));

284 
	`as£π_∑øm
(
	`IS_DSI_FBTAA
(
VidCfg
->
FømeBTAAcknowÀdgeE«bÀ
));

285 
	`as£π_∑øm
(
	`IS_DSI_DE_POLARITY
(
VidCfg
->
DEPﬁ¨ôy
));

286 
	`as£π_∑øm
(
	`IS_DSI_VSYNC_POLARITY
(
VidCfg
->
VSPﬁ¨ôy
));

287 
	`as£π_∑øm
(
	`IS_DSI_HSYNC_POLARITY
(
VidCfg
->
HSPﬁ¨ôy
));

289 if(
VidCfg
->
Cﬁ‹Codög
 =
DSI_RGB666
)

291 
	`as£π_∑øm
(
	`IS_DSI_LOOSELY_PACKED
(
VidCfg
->
Loo£lyPacked
));

295 
DSIx
->
MCR
 &~
DSI_MCR_CMDM
;

296 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

299 
DSIx
->
VMCR
 &~
DSI_VMCR_VMT
;

300 
DSIx
->
VMCR
 |
VidCfg
->
Mode
;

303 
DSIx
->
VPCR
 &~
DSI_VPCR_VPSIZE
;

304 
DSIx
->
VPCR
 |
VidCfg
->
PackëSize
;

307 
DSIx
->
VCCR
 &~
DSI_VCCR_NUMC
;

308 
DSIx
->
VCCR
 |
VidCfg
->
NumbîOfChunks
;

311 
DSIx
->
VNPCR
 &~
DSI_VNPCR_NPSIZE
;

312 
DSIx
->
VNPCR
 |
VidCfg
->
NuŒPackëSize
;

315 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

316 
DSIx
->
LVCIDR
 |
VidCfg
->
VútuÆCh™√lID
;

319 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

320 
DSIx
->
LPCR
 |(
VidCfg
->
DEPﬁ¨ôy
 | VidCfg->
VSPﬁ¨ôy
 | VidCfg->
HSPﬁ¨ôy
);

323 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

324 
DSIx
->
LCOLCR
 |
VidCfg
->
Cﬁ‹Codög
;

327 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

328 
DSIx
->
WCFGR
 |((
VidCfg
->
Cﬁ‹Codög
)<<1);

331 if(
VidCfg
->
Cﬁ‹Codög
 =
DSI_RGB666
)

333 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_LPE
;

334 
DSIx
->
LCOLCR
 |
VidCfg
->
Loo£lyPacked
;

338 
DSIx
->
VHSACR
 &~
DSI_VHSACR_HSA
;

339 
DSIx
->
VHSACR
 |
VidCfg
->
H‹iz⁄èlSyncA˘ive
;

342 
DSIx
->
VHBPCR
 &~
DSI_VHBPCR_HBP
;

343 
DSIx
->
VHBPCR
 |
VidCfg
->
H‹iz⁄èlBackP‹ch
;

346 
DSIx
->
VLCR
 &~
DSI_VLCR_HLINE
;

347 
DSIx
->
VLCR
 |
VidCfg
->
H‹iz⁄èlLöe
;

350 
DSIx
->
VVSACR
 &~
DSI_VVSACR_VSA
;

351 
DSIx
->
VVSACR
 |
VidCfg
->
VîtiˇlSyncA˘ive
;

354 
DSIx
->
VVBPCR
 &~
DSI_VVBPCR_VBP
;

355 
DSIx
->
VVBPCR
 |
VidCfg
->
VîtiˇlBackP‹ch
;

358 
DSIx
->
VVFPCR
 &~
DSI_VVFPCR_VFP
;

359 
DSIx
->
VVFPCR
 |
VidCfg
->
VîtiˇlFr⁄tP‹ch
;

362 
DSIx
->
VVACR
 &~
DSI_VVACR_VA
;

363 
DSIx
->
VVACR
 |
VidCfg
->
VîtiˇlA˘ive
;

366 
DSIx
->
VMCR
 &~
DSI_VMCR_LPCE
;

367 
DSIx
->
VMCR
 |
VidCfg
->
LPComm™dE«bÀ
;

370 
DSIx
->
LPMCR
 &~
DSI_LPMCR_LPSIZE
;

371 
DSIx
->
LPMCR
 |((
VidCfg
->
LPL¨ge°PackëSize
)<<16);

374 
DSIx
->
LPMCR
 &~
DSI_LPMCR_VLPSIZE
;

375 
DSIx
->
LPMCR
 |
VidCfg
->
LPVACTL¨ge°PackëSize
;

378 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHFPE
;

379 
DSIx
->
VMCR
 |
VidCfg
->
LPH‹iz⁄èlFr⁄tP‹chE«bÀ
;

382 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHBPE
;

383 
DSIx
->
VMCR
 |
VidCfg
->
LPH‹iz⁄èlBackP‹chE«bÀ
;

386 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVAE
;

387 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlA˘iveE«bÀ
;

390 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVFPE
;

391 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlFr⁄tP‹chE«bÀ
;

394 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVBPE
;

395 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlBackP‹chE«bÀ
;

398 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVSAE
;

399 
DSIx
->
VMCR
 |
VidCfg
->
LPVîtiˇlSyncA˘iveE«bÀ
;

402 
DSIx
->
VMCR
 &~
DSI_VMCR_FBTAAE
;

403 
DSIx
->
VMCR
 |
VidCfg
->
FømeBTAAcknowÀdgeE«bÀ
;

404 
	}
}

413 
	$DSI_C⁄figAd≠ãdComm™dMode
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_CmdCfgTy≥Def
 *
CmdCfg
)

416 
	`as£π_∑øm
(
	`IS_DSI_COLOR_CODING
(
CmdCfg
->
Cﬁ‹Codög
));

417 
	`as£π_∑øm
(
	`IS_DSI_TE_SOURCE
(
CmdCfg
->
TórögEf„˘Sour˚
));

418 
	`as£π_∑øm
(
	`IS_DSI_TE_POLARITY
(
CmdCfg
->
TórögEf„˘Pﬁ¨ôy
));

419 
	`as£π_∑øm
(
	`IS_DSI_AUTOMATIC_REFRESH
(
CmdCfg
->
Autom©icRe‰esh
));

420 
	`as£π_∑øm
(
	`IS_DSI_VS_POLARITY
(
CmdCfg
->
VSyncPﬁ
));

421 
	`as£π_∑øm
(
	`IS_DSI_TE_ACK_REQUEST
(
CmdCfg
->
TEAcknowÀdgeReque°
));

422 
	`as£π_∑øm
(
	`IS_DSI_DE_POLARITY
(
CmdCfg
->
DEPﬁ¨ôy
));

423 
	`as£π_∑øm
(
	`IS_DSI_VSYNC_POLARITY
(
CmdCfg
->
VSPﬁ¨ôy
));

424 
	`as£π_∑øm
(
	`IS_DSI_HSYNC_POLARITY
(
CmdCfg
->
HSPﬁ¨ôy
));

427 
DSIx
->
MCR
 |
DSI_MCR_CMDM
;

428 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

429 
DSIx
->
WCFGR
 |
DSI_WCFGR_DSIM
;

432 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

433 
DSIx
->
LVCIDR
 |
CmdCfg
->
VútuÆCh™√lID
;

436 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

437 
DSIx
->
LPCR
 |(
CmdCfg
->
DEPﬁ¨ôy
 | CmdCfg->
VSPﬁ¨ôy
 | CmdCfg->
HSPﬁ¨ôy
);

440 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

441 
DSIx
->
LCOLCR
 |
CmdCfg
->
Cﬁ‹Codög
;

444 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

445 
DSIx
->
WCFGR
 |((
CmdCfg
->
Cﬁ‹Codög
)<<1);

448 
DSIx
->
LCCR
 &~
DSI_LCCR_CMDSIZE
;

449 
DSIx
->
LCCR
 |
CmdCfg
->
Comm™dSize
;

452 
DSIx
->
WCFGR
 &~(
DSI_WCFGR_TESRC
 | 
DSI_WCFGR_TEPOL
 | 
DSI_WCFGR_AR
 | 
DSI_WCFGR_VSPOL
);

453 
DSIx
->
WCFGR
 |(
CmdCfg
->
TórögEf„˘Sour˚
 | CmdCfg->
TórögEf„˘Pﬁ¨ôy
 | CmdCfg->
Autom©icRe‰esh
 | CmdCfg->
VSyncPﬁ
);

456 
DSIx
->
CMCR
 &~
DSI_CMCR_TEARE
;

457 
DSIx
->
CMCR
 |
CmdCfg
->
TEAcknowÀdgeReque°
;

460 
	`DSI_ITC⁄fig
(
DSIx
, 
DSI_IT_TE
, 
ENABLE
);

462 
	`DSI_ITC⁄fig
(
DSIx
, 
DSI_IT_ER
, 
ENABLE
);

463 
	}
}

473 
	$DSI_C⁄figComm™d
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_LPCmdTy≥Def
 *
LPCmd
)

475 
	`as£π_∑øm
(
	`IS_DSI_LP_GSW0P
(
LPCmd
->
LPGíSh‹tWrôeNoP
));

476 
	`as£π_∑øm
(
	`IS_DSI_LP_GSW1P
(
LPCmd
->
LPGíSh‹tWrôeO√P
));

477 
	`as£π_∑øm
(
	`IS_DSI_LP_GSW2P
(
LPCmd
->
LPGíSh‹tWrôeTwoP
));

478 
	`as£π_∑øm
(
	`IS_DSI_LP_GSR0P
(
LPCmd
->
LPGíSh‹tRódNoP
));

479 
	`as£π_∑øm
(
	`IS_DSI_LP_GSR1P
(
LPCmd
->
LPGíSh‹tRódO√P
));

480 
	`as£π_∑øm
(
	`IS_DSI_LP_GSR2P
(
LPCmd
->
LPGíSh‹tRódTwoP
));

481 
	`as£π_∑øm
(
	`IS_DSI_LP_GLW
(
LPCmd
->
LPGíL⁄gWrôe
));

482 
	`as£π_∑øm
(
	`IS_DSI_LP_DSW0P
(
LPCmd
->
LPDcsSh‹tWrôeNoP
));

483 
	`as£π_∑øm
(
	`IS_DSI_LP_DSW1P
(
LPCmd
->
LPDcsSh‹tWrôeO√P
));

484 
	`as£π_∑øm
(
	`IS_DSI_LP_DSR0P
(
LPCmd
->
LPDcsSh‹tRódNoP
));

485 
	`as£π_∑øm
(
	`IS_DSI_LP_DLW
(
LPCmd
->
LPDcsL⁄gWrôe
));

486 
	`as£π_∑øm
(
	`IS_DSI_LP_MRDP
(
LPCmd
->
LPMaxRódPackë
));

487 
	`as£π_∑øm
(
	`IS_DSI_ACK_REQUEST
(
LPCmd
->
AcknowÀdgeReque°
));

490 
DSIx
->
CMCR
 &~(
DSI_CMCR_GSW0TX
 |\

491 
DSI_CMCR_GSW1TX
 |\

492 
DSI_CMCR_GSW2TX
 |\

493 
DSI_CMCR_GSR0TX
 |\

494 
DSI_CMCR_GSR1TX
 |\

495 
DSI_CMCR_GSR2TX
 |\

496 
DSI_CMCR_GLWTX
 |\

497 
DSI_CMCR_DSW0TX
 |\

498 
DSI_CMCR_DSW1TX
 |\

499 
DSI_CMCR_DSR0TX
 |\

500 
DSI_CMCR_DLWTX
 |\

501 
DSI_CMCR_MRDPS
);

502 
DSIx
->
CMCR
 |(
LPCmd
->
LPGíSh‹tWrôeNoP
 |\

503 
LPCmd
->
LPGíSh‹tWrôeO√P
 |\

504 
LPCmd
->
LPGíSh‹tWrôeTwoP
 |\

505 
LPCmd
->
LPGíSh‹tRódNoP
 |\

506 
LPCmd
->
LPGíSh‹tRódO√P
 |\

507 
LPCmd
->
LPGíSh‹tRódTwoP
 |\

508 
LPCmd
->
LPGíL⁄gWrôe
 |\

509 
LPCmd
->
LPDcsSh‹tWrôeNoP
 |\

510 
LPCmd
->
LPDcsSh‹tWrôeO√P
 |\

511 
LPCmd
->
LPDcsSh‹tRódNoP
 |\

512 
LPCmd
->
LPDcsL⁄gWrôe
 |\

513 
LPCmd
->
LPMaxRódPackë
);

516 
DSIx
->
CMCR
 &~
DSI_CMCR_ARE
;

517 
DSIx
->
CMCR
 |
LPCmd
->
AcknowÀdgeReque°
;

518 
	}
}

527 
	$DSI_C⁄figFlowC⁄åﬁ
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
FlowC⁄åﬁ
)

530 
	`as£π_∑øm
(
	`IS_DSI_FLOW_CONTROL
(
FlowC⁄åﬁ
));

533 
DSIx
->
PCR
 &~
DSI_FLOW_CONTROL_ALL
;

534 
DSIx
->
PCR
 |
FlowC⁄åﬁ
;

535 
	}
}

544 
	$DSI_C⁄figPhyTimî
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_PHY_TimîTy≥Def
 *
PhyTimîs
)

546 
uöt32_t
 
maxTime
 = 0;

548 
maxTime
 = (
PhyTimîs
->
ClockL™eLP2HSTime
 > PhyTimîs->
ClockL™eHS2LPTime
)? PhyTimers->ClockLaneLP2HSTime: PhyTimers->ClockLaneHS2LPTime;

560 
DSIx
->
CLTCR
 &~(
DSI_CLTCR_LP2HS_TIME
 | 
DSI_CLTCR_HS2LP_TIME
);

561 
DSIx
->
CLTCR
 |(
maxTime
 | ((maxTime)<<16));

564 
DSIx
->
DLTCR
 &~(
DSI_DLTCR_MRD_TIME
 | 
DSI_DLTCR_LP2HS_TIME
 | 
DSI_DLTCR_HS2LP_TIME
);

565 
DSIx
->
DLTCR
 |(
PhyTimîs
->
D©aL™eMaxRódTime
 | ((PhyTimîs->
D©aL™eLP2HSTime
)<<16Ë| ((PhyTimîs->
D©aL™eHS2LPTime
)<<24));

568 
DSIx
->
PCONFR
 &~
DSI_PCONFR_SW_TIME
;

569 
DSIx
->
PCONFR
 |((
PhyTimîs
->
St›WaôTime
)<<8);

570 
	}
}

579 
	$DSI_C⁄figHo°Timeouts
(
DSI_Ty≥Def
 *
DSIx
, 
DSI_HOST_TimeoutTy≥Def
 *
Ho°Timeouts
)

582 
DSIx
->
CCR
 &~
DSI_CCR_TOCKDIV
;

583 
DSIx
->
CCR
 = ((
Ho°Timeouts
->
TimeoutCkdiv
)<<8);

586 
DSIx
->
TCCR
[0] &~
DSI_TCCR0_HSTX_TOCNT
;

587 
DSIx
->
TCCR
[0] |((
Ho°Timeouts
->
HighS≥edTønsmissi⁄Timeout
)<<16);

590 
DSIx
->
TCCR
[0] &~
DSI_TCCR0_LPRX_TOCNT
;

591 
DSIx
->
TCCR
[0] |
Ho°Timeouts
->
LowPowîRe˚±i⁄Timeout
;

594 
DSIx
->
TCCR
[1] &~
DSI_TCCR1_HSRD_TOCNT
;

595 
DSIx
->
TCCR
[1] |
Ho°Timeouts
->
HighS≥edRódTimeout
;

598 
DSIx
->
TCCR
[2] &~
DSI_TCCR2_LPRD_TOCNT
;

599 
DSIx
->
TCCR
[2] |
Ho°Timeouts
->
LowPowîRódTimeout
;

602 
DSIx
->
TCCR
[3] &~
DSI_TCCR3_HSWR_TOCNT
;

603 
DSIx
->
TCCR
[3] |
Ho°Timeouts
->
HighS≥edWrôeTimeout
;

606 
DSIx
->
TCCR
[3] &~
DSI_TCCR3_PM
;

607 
DSIx
->
TCCR
[3] |
Ho°Timeouts
->
HighS≥edWrôePª•Mode
;

610 
DSIx
->
TCCR
[4] &~
DSI_TCCR4_LPWR_TOCNT
;

611 
DSIx
->
TCCR
[4] |
Ho°Timeouts
->
LowPowîWrôeTimeout
;

614 
DSIx
->
TCCR
[5] &~
DSI_TCCR5_BTA_TOCNT
;

615 
DSIx
->
TCCR
[5] |
Ho°Timeouts
->
BTATimeout
;

616 
	}
}

624 
	$DSI_Sèπ
(
DSI_Ty≥Def
 *
DSIx
)

627 
DSIx
->
CR
 |
DSI_CR_EN
;

629 
DSIx
->
WCR
 |
DSI_WCR_DSIEN
;

630 
	}
}

637 
	$DSI_St›
(
DSI_Ty≥Def
 *
DSIx
)

640 
DSIx
->
CR
 &~
DSI_CR_EN
;

643 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

644 
	}
}

652 
	$DSI_Re‰esh
(
DSI_Ty≥Def
 *
DSIx
)

655 
DSIx
->
WCR
 |
DSI_WCR_LTDCEN
;

656 
	}
}

665 
	$DSI_Cﬁ‹Mode
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Cﬁ‹Mode
)

668 
	`as£π_∑øm
(
	`IS_DSI_COLOR_MODE
(
Cﬁ‹Mode
));

671 
DSIx
->
WCR
 &~
DSI_WCR_COLM
;

672 
DSIx
->
WCR
 |
Cﬁ‹Mode
;

673 
	}
}

682 
	$DSI_Shutdown
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Shutdown
)

685 
	`as£π_∑øm
(
	`IS_DSI_SHUT_DOWN
(
Shutdown
));

688 
DSIx
->
WCR
 &~
DSI_WCR_SHTDN
;

689 
DSIx
->
WCR
 |
Shutdown
;

690 
	}
}

719 
	$DSI_Sh‹tWrôe
(
DSI_Ty≥Def
 *
DSIx
,

720 
uöt32_t
 
Ch™√lID
,

721 
uöt32_t
 
Mode
,

722 
uöt32_t
 
P¨am1
,

723 
uöt32_t
 
P¨am2
)

726 
	`as£π_∑øm
(
	`IS_DSI_SHORT_WRITE_PACKET_TYPE
(
Mode
));

729 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

733 
	`DSI_C⁄figPackëHódî
(
DSIx
,

734 
Ch™√lID
,

735 
Mode
,

736 
P¨am1
,

737 
P¨am2
);

738 
	}
}

753 
	$DSI_L⁄gWrôe
(
DSI_Ty≥Def
 *
DSIx
,

754 
uöt32_t
 
Ch™√lID
,

755 
uöt32_t
 
Mode
,

756 
uöt32_t
 
NbP¨ams
,

757 
uöt32_t
 
P¨am1
,

758 
uöt8_t
* 
P¨amëîsTabÀ
)

760 
uöt32_t
 
uicou¡î
 = 0;

763 
	`as£π_∑øm
(
	`IS_DSI_LONG_WRITE_PACKET_TYPE
(
Mode
));

766 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

770 
uicou¡î
 < 
NbP¨ams
)

772 if(
uicou¡î
 == 0x00)

774 
DSIx
->
GPDR
=(
P¨am1
 | \

775 ((
uöt32_t
)(*(
P¨amëîsTabÀ
+
uicou¡î
))<<8) | \

776 ((
uöt32_t
)(*(
P¨amëîsTabÀ
+
uicou¡î
+1))<<16) | \

777 ((
uöt32_t
)(*(
P¨amëîsTabÀ
+
uicou¡î
+2))<<24));

778 
uicou¡î
 += 3;

782 
DSIx
->
GPDR
=((*(
P¨amëîsTabÀ
+
uicou¡î
)) | \

783 ((
uöt32_t
)(*(
P¨amëîsTabÀ
+
uicou¡î
+1))<<8) | \

784 ((
uöt32_t
)(*(
P¨amëîsTabÀ
+
uicou¡î
+2))<<16) | \

785 ((
uöt32_t
)(*(
P¨amëîsTabÀ
+
uicou¡î
+3))<<24));

786 
uicou¡î
+=4;

791 
	`DSI_C⁄figPackëHódî
(
DSIx
,

792 
Ch™√lID
,

793 
Mode
,

794 ((
NbP¨ams
+1)&0x00FF),

795 (((
NbP¨ams
+1)&0xFF00)>>8));

796 
	}
}

810 
	$DSI_Ród
(
DSI_Ty≥Def
 *
DSIx
,

811 
uöt32_t
 
Ch™√lNbr
,

812 
uöt8_t
* 
Aºay
,

813 
uöt32_t
 
Size
,

814 
uöt32_t
 
Mode
,

815 
uöt32_t
 
DCSCmd
,

816 
uöt8_t
* 
P¨amëîsTabÀ
)

820 
	`as£π_∑øm
(
	`IS_DSI_READ_PACKET_TYPE
(
Mode
));

822 if(
Size
 > 2)

825 
	`DSI_Sh‹tWrôe
(
DSIx
, 
Ch™√lNbr
, 
DSI_MAX_RETURN_PKT_SIZE
, ((
Size
)&0xFF), (((Size)>>8)&0xFF));

829 i‡(
Mode
 =
DSI_DCS_SHORT_PKT_READ
)

831 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 
DCSCmd
, 0);

833 i‡(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P0
)

835 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 0, 0);

837 i‡(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P1
)

839 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 
P¨amëîsTabÀ
[0], 0);

843 
	`DSI_C⁄figPackëHódî
(
DSIx
, 
Ch™√lNbr
, 
Mode
, 
P¨amëîsTabÀ
[0], ParametersTable[1]);

847 (
DSIx
->
GPSR
 & 
DSI_GPSR_PRDFE
) == DSI_GPSR_PRDFE)

851 *((
uöt32_t
 *)
Aºay
Ë(
DSIx
->
GPDR
);

852 i‡(
Size
 > 4)

854 
Size
 -= 4;

855 
Aºay
 += 4;

859 (()(
Size
)) > 0)

861 if((
DSIx
->
GPSR
 & 
DSI_GPSR_PRDFE
) == 0)

863 *((
uöt32_t
 *)
Aºay
Ë(
DSIx
->
GPDR
);

864 
Size
 -= 4;

865 
Aºay
 += 4;

868 
	}
}

884 
	$DSI_C⁄figPackëHódî
(
DSI_Ty≥Def
 *
DSIx
,

885 
uöt32_t
 
Ch™√lID
,

886 
uöt32_t
 
D©aTy≥
,

887 
uöt32_t
 
D©a0
,

888 
uöt32_t
 
D©a1
)

891 
DSIx
->
GHCR
 = (
D©aTy≥
 | (
Ch™√lID
<<6Ë| (
D©a0
<<8Ë| (
D©a1
<<16));

892 
	}
}

916 
	$DSI_E¡îULPMD©a
(
DSI_Ty≥Def
 *
DSIx
)

919 
DSIx
->
PUCR
 |
DSI_PUCR_URDL
;

923 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

925 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != 0)

930 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != 0)

933 
	}
}

941 
	$DSI_ExôULPMD©a
(
DSI_Ty≥Def
 *
DSIx
)

944 
DSIx
->
PUCR
 |
DSI_PUCR_UEDL
;

947 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

949 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != DSI_PSR_UAN0)

954 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1))

959 
DSIx
->
PUCR
 = 0;

960 
	}
}

968 
	$DSI_E¡îULPM
(
DSI_Ty≥Def
 *
DSIx
)

971 
DSIx
->
CLCR
 &~
DSI_CLCR_DPCC
;

974 
	`RCC_DSIClockSour˚C⁄fig
(
RCC_DSICLKSour˚_PLLR
);

977 
DSIx
->
PUCR
 |(
DSI_PUCR_URCL
 | 
DSI_PUCR_URDL
);

980 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

982 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != 0)

987 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != 0)

992 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

993 
	}
}

1001 
	$DSI_ExôULPM
(
DSI_Ty≥Def
 *
DSIx
)

1004 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

1007 
	`DSI_GëFœgSètus
(
DSIx
, 
DSI_FLAG_PLLLS
Ë=
RESET
)

1011 
DSIx
->
PUCR
 |(
DSI_PUCR_UECL
 | 
DSI_PUCR_UEDL
);

1014 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
Ë=
DSI_ONE_DATA_LANE
)

1016 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UANC))

1021 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC))

1026 
DSIx
->
PUCR
 = 0;

1029 
	`RCC_DSIClockSour˚C⁄fig
(
RCC_DSICLKSour˚_PHY
);

1032 
DSIx
->
CLCR
 |
DSI_CLCR_DPCC
;

1033 
	}
}

1048 
	$DSI_P©ã∫Gíî©‹Sèπ
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Mode
, uöt32_à
Orõ¡©i⁄
)

1052 
DSIx
->
VMCR
 &~(
DSI_VMCR_PGM
 | 
DSI_VMCR_PGO
);

1053 
DSIx
->
VMCR
 |((
Mode
<<20Ë| (
Orõ¡©i⁄
<<24));

1056 
DSIx
->
VMCR
 |
DSI_VMCR_PGE
;

1058 
	}
}

1065 
	$DSI_P©ã∫Gíî©‹St›
(
DSI_Ty≥Def
 *
DSIx
)

1068 
DSIx
->
VMCR
 &~
DSI_VMCR_PGE
;

1069 
	}
}

1081 
	$DSI_SëSÀwR©eAndDñayTunög
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
CommDñay
, uöt32_à
L™e
, uöt32_à
VÆue
)

1084 
	`as£π_∑øm
(
	`IS_DSI_COMMUNICATION_DELAY
(
CommDñay
));

1085 
	`as£π_∑øm
(
	`IS_DSI_LANE_GROUP
(
L™e
));

1087 
CommDñay
)

1089 
DSI_SLEW_RATE_HSTX
:

1090 if(
L™e
 =
DSI_CLOCK_LANE
)

1093 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXSRCCL
;

1094 
DSIx
->
WPCR
[1] |
VÆue
<<16;

1099 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXSRCDL
;

1100 
DSIx
->
WPCR
[1] |
VÆue
<<18;

1103 
DSI_SLEW_RATE_LPTX
:

1104 if(
L™e
 =
DSI_CLOCK_LANE
)

1107 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_LPSRCCL
;

1108 
DSIx
->
WPCR
[1] |
VÆue
<<6;

1113 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_LPSRCDL
;

1114 
DSIx
->
WPCR
[1] |
VÆue
<<8;

1117 
DSI_HS_DELAY
:

1118 if(
L™e
 =
DSI_CLOCK_LANE
)

1121 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXDCL
;

1122 
DSIx
->
WPCR
[1] |
VÆue
;

1127 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXDDL
;

1128 
DSIx
->
WPCR
[1] |
VÆue
<<2;

1134 
	}
}

1142 
	$DSI_SëLowPowîRXFûãr
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Fªquícy
)

1145 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_LPRXFT
;

1146 
DSIx
->
WPCR
[1] |
Fªquícy
<<25;

1147 
	}
}

1157 
	$DSI_SëSDD
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1160 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1163 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_SDDC
;

1164 
DSIx
->
WPCR
[1] |((
uöt32_t
)
Sèã
<<12);

1165 
	}
}

1177 
	$DSI_SëL™ePösC⁄figuøti⁄
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Cu°omL™e
, uöt32_à
L™e
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1180 
	`as£π_∑øm
(
	`IS_DSI_CUSTOM_LANE
(
Cu°omL™e
));

1181 
	`as£π_∑øm
(
	`IS_DSI_LANE
(
L™e
));

1182 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1184 
Cu°omL™e
)

1186 
DSI_SWAP_LANE_PINS
:

1187 if(
L™e
 =
DSI_CLOCK_LANE
)

1190 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_SWCL
;

1191 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<6);

1193 if(
L™e
 =
DSI_DATA_LANE0
)

1196 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_SWDL0
;

1197 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<7);

1202 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_SWDL1
;

1203 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<8);

1206 
DSI_INVERT_HS_SIGNAL
:

1207 if(
L™e
 =
DSI_CLOCK_LANE
)

1210 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_HSICL
;

1211 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<9);

1213 if(
L™e
 =
DSI_DATA_LANE0
)

1216 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_HSIDL0
;

1217 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<10);

1222 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_HSIDL1
;

1223 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<11);

1229 
	}
}

1240 
	$DSI_SëPHYTimögs
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
Timög
, 
Fun˘i⁄ÆSèã
 
Sèã
, uöt32_à
VÆue
)

1243 
	`as£π_∑øm
(
	`IS_DSI_PHY_TIMING
(
Timög
));

1244 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1246 
Timög
)

1248 
DSI_TCLK_POST
:

1250 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TCLKPOSTEN
;

1251 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<27);

1253 if(
Sèã
)

1256 
DSIx
->
WPCR
[4] &~
DSI_WPCR4_TCLKPOST
;

1257 
DSIx
->
WPCR
[4] |
VÆue
;

1261 
DSI_TLPX_CLK
:

1263 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TLPXCEN
;

1264 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<26);

1266 if(
Sèã
)

1269 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_TLPXC
;

1270 
DSIx
->
WPCR
[3] |
VÆue
;

1274 
DSI_THS_EXIT
:

1276 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSEXITEN
;

1277 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<25);

1279 if(
Sèã
)

1282 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_THSEXIT
;

1283 
DSIx
->
WPCR
[3] |
VÆue
;

1287 
DSI_TLPX_DATA
:

1289 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TLPXDEN
;

1290 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<24);

1292 if(
Sèã
)

1295 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_TLPXD
;

1296 
DSIx
->
WPCR
[3] |
VÆue
;

1300 
DSI_THS_ZERO
:

1302 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSZEROEN
;

1303 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<23);

1305 if(
Sèã
)

1308 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_THSZERO
;

1309 
DSIx
->
WPCR
[3] |
VÆue
;

1313 
DSI_THS_TRAIL
:

1315 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSTRAILEN
;

1316 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<22);

1318 if(
Sèã
)

1321 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_THSTRAIL
;

1322 
DSIx
->
WPCR
[2] |
VÆue
;

1326 
DSI_THS_PREPARE
:

1328 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSPREPEN
;

1329 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<21);

1331 if(
Sèã
)

1334 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_THSPREP
;

1335 
DSIx
->
WPCR
[2] |
VÆue
;

1339 
DSI_TCLK_ZERO
:

1341 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TCLKZEROEN
;

1342 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<20);

1344 if(
Sèã
)

1347 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_TCLKZERO
;

1348 
DSIx
->
WPCR
[2] |
VÆue
;

1352 
DSI_TCLK_PREPARE
:

1354 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TCLKPREPEN
;

1355 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<19);

1357 if(
Sèã
)

1360 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_TCLKPREP
;

1361 
DSIx
->
WPCR
[2] |
VÆue
;

1368 
	}
}

1378 
	$DSI_F‹˚TXSt›Mode
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
L™e
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1381 
	`as£π_∑øm
(
	`IS_DSI_LANE_GROUP
(
L™e
));

1382 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1384 if(
L™e
 =
DSI_CLOCK_LANE
)

1387 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_FTXSMCL
;

1388 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<12);

1393 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_FTXSMDL
;

1394 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<13);

1396 
	}
}

1405 
	$DSI_F‹˚RXLowPowî
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1408 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1411 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_FLPRXLPM
;

1412 
DSIx
->
WPCR
[1] |((
uöt32_t
)
Sèã
<<22);

1413 
	}
}

1422 
	$DSI_F‹˚D©aL™esInRX
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1425 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1428 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TDDL
;

1429 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<16);

1430 
	}
}

1439 
	$DSI_SëPuŒDown
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1442 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1445 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_PDEN
;

1446 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<18);

1447 
	}
}

1456 
	$DSI_SëC⁄ã¡i⁄Dëe˘i⁄Off
(
DSI_Ty≥Def
 *
DSIx
, 
Fun˘i⁄ÆSèã
 
Sèã
)

1459 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
Sèã
));

1462 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_CDOFFDL
;

1463 
DSIx
->
WPCR
[0] |((
uöt32_t
)
Sèã
<<14);

1464 
	}
}

1541 
	$DSI_ITC⁄fig
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1544 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1545 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1546 
	`as£π_∑øm
(
	`IS_DSI_IT
(
DSI_IT
));

1548 if(
NewSèã
 !
DISABLE
)

1551 
DSIx
->
WIER
 |
DSI_IT
;

1556 
DSIx
->
WIER
 &~
DSI_IT
;

1558 
	}
}

1575 
FœgSètus
 
	$DSI_GëFœgSètus
(
DSI_Ty≥Def
* 
DSIx
, 
uöt16_t
 
DSI_FLAG
)

1577 
FœgSètus
 
bô°©us
 = 
RESET
;

1579 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1580 
	`as£π_∑øm
(
	`IS_DSI_GET_FLAG
(
DSI_FLAG
));

1583 if((
DSIx
->
WISR
 & 
DSI_FLAG
Ë!(
uöt32_t
)
RESET
)

1586 
bô°©us
 = 
SET
;

1591 
bô°©us
 = 
RESET
;

1594  
bô°©us
;

1595 
	}
}

1609 
	$DSI_CÀ¨Fœg
(
DSI_Ty≥Def
* 
DSIx
, 
uöt16_t
 
DSI_FLAG
)

1612 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1613 
	`as£π_∑øm
(
	`IS_DSI_CLEAR_FLAG
(
DSI_FLAG
));

1616 
DSIx
->
WIFCR
 = (
uöt32_t
)
DSI_FLAG
;

1617 
	}
}

1631 
ITSètus
 
	$DSI_GëITSètus
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
)

1633 
ITSètus
 
bô°©us
 = 
RESET
;

1634 
uöt32_t
 
íabÀ°©us
 = 0;

1637 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1638 
	`as£π_∑øm
(
	`IS_DSI_IT
(
DSI_IT
));

1641 
íabÀ°©us
 = (
DSIx
->
WIER
 & 
DSI_IT
);

1644 i‡(((
DSIx
->
WISR
 & 
DSI_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1647 
bô°©us
 = 
SET
;

1652 
bô°©us
 = 
RESET
;

1656  
bô°©us
;

1657 
	}
}

1671 
	$DSI_CÀ¨ITPídögBô
(
DSI_Ty≥Def
* 
DSIx
, 
uöt32_t
 
DSI_IT
)

1674 
	`as£π_∑øm
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1675 
	`as£π_∑øm
(
	`IS_DSI_IT
(
DSI_IT
));

1678 
DSIx
->
WIFCR
 = (
uöt32_t
)
DSI_IT
;

1679 
	}
}

1688 
	$DSI_C⁄figEº‹M⁄ô‹
(
DSI_Ty≥Def
 *
DSIx
, 
uöt32_t
 
A˘iveEº‹s
)

1690 
DSIx
->
IER
[0] = 0;

1691 
DSIx
->
IER
[1] = 0;

1693 if((
A˘iveEº‹s
 & 
DSI_ERROR_ACK
Ë!
RESET
)

1696 
DSIx
->
IER
[0] |
DSI_ERROR_ACK_MASK
;

1699 if((
A˘iveEº‹s
 & 
DSI_ERROR_PHY
Ë!
RESET
)

1702 
DSIx
->
IER
[0] |
DSI_ERROR_PHY_MASK
;

1705 if((
A˘iveEº‹s
 & 
DSI_ERROR_TX
Ë!
RESET
)

1708 
DSIx
->
IER
[1] |
DSI_ERROR_TX_MASK
;

1711 if((
A˘iveEº‹s
 & 
DSI_ERROR_RX
Ë!
RESET
)

1714 
DSIx
->
IER
[1] |
DSI_ERROR_RX_MASK
;

1717 if((
A˘iveEº‹s
 & 
DSI_ERROR_ECC
Ë!
RESET
)

1720 
DSIx
->
IER
[1] |
DSI_ERROR_ECC_MASK
;

1723 if((
A˘iveEº‹s
 & 
DSI_ERROR_CRC
Ë!
RESET
)

1726 
DSIx
->
IER
[1] |
DSI_ERROR_CRC_MASK
;

1729 if((
A˘iveEº‹s
 & 
DSI_ERROR_PSE
Ë!
RESET
)

1732 
DSIx
->
IER
[1] |
DSI_ERROR_PSE_MASK
;

1735 if((
A˘iveEº‹s
 & 
DSI_ERROR_EOT
Ë!
RESET
)

1738 
DSIx
->
IER
[1] |
DSI_ERROR_EOT_MASK
;

1741 if((
A˘iveEº‹s
 & 
DSI_ERROR_OVF
Ë!
RESET
)

1744 
DSIx
->
IER
[1] |
DSI_ERROR_OVF_MASK
;

1747 if((
A˘iveEº‹s
 & 
DSI_ERROR_GEN
Ë!
RESET
)

1750 
DSIx
->
IER
[1] |
DSI_ERROR_GEN_MASK
;

1752 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c

68 
	~"°m32f4xx_exti.h
"

82 
	#EXTI_LINENONE
 ((
uöt32_t
)0x00000Ë

	)

110 
	$EXTI_DeInô
()

112 
EXTI
->
IMR
 = 0x00000000;

113 
EXTI
->
EMR
 = 0x00000000;

114 
EXTI
->
RTSR
 = 0x00000000;

115 
EXTI
->
FTSR
 = 0x00000000;

116 
EXTI
->
PR
 = 0x007FFFFF;

117 
	}
}

126 
	$EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

128 
uöt32_t
 
tmp
 = 0;

131 
	`as£π_∑øm
(
	`IS_EXTI_MODE
(
EXTI_InôSåu˘
->
EXTI_Mode
));

132 
	`as£π_∑øm
(
	`IS_EXTI_TRIGGER
(
EXTI_InôSåu˘
->
EXTI_Triggî
));

133 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_InôSåu˘
->
EXTI_Löe
));

134 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InôSåu˘
->
EXTI_LöeCmd
));

136 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

138 i‡(
EXTI_InôSåu˘
->
EXTI_LöeCmd
 !
DISABLE
)

141 
EXTI
->
IMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

142 
EXTI
->
EMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

144 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

146 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

149 
EXTI
->
RTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

150 
EXTI
->
FTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

153 i‡(
EXTI_InôSåu˘
->
EXTI_Triggî
 =
EXTI_Triggî_Risög_FÆlög
)

156 
EXTI
->
RTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

157 
EXTI
->
FTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

161 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

162 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Triggî
;

164 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

169 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

172 *(
__IO
 
uöt32_t
 *Ë
tmp
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

174 
	}
}

182 
	$EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

184 
EXTI_InôSåu˘
->
EXTI_Löe
 = 
EXTI_LINENONE
;

185 
EXTI_InôSåu˘
->
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

186 
EXTI_InôSåu˘
->
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

187 
EXTI_InôSåu˘
->
EXTI_LöeCmd
 = 
DISABLE
;

188 
	}
}

197 
	$EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
)

200 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

202 
EXTI
->
SWIER
 |
EXTI_Löe
;

203 
	}
}

227 
FœgSètus
 
	$EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
)

229 
FœgSètus
 
bô°©us
 = 
RESET
;

231 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

233 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

235 
bô°©us
 = 
SET
;

239 
bô°©us
 = 
RESET
;

241  
bô°©us
;

242 
	}
}

250 
	$EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
)

253 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

255 
EXTI
->
PR
 = 
EXTI_Löe
;

256 
	}
}

264 
ITSètus
 
	$EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
)

266 
FœgSètus
 
bô°©us
 = 
RESET
;

268 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

270 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

272 
bô°©us
 = 
SET
;

276 
bô°©us
 = 
RESET
;

278  
bô°©us
;

280 
	}
}

288 
	$EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
)

291 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

293 
EXTI
->
PR
 = 
EXTI_Löe
;

294 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c

72 
	~"°m32f4xx_Êash.h
"

85 
	#SECTOR_MASK
 ((
uöt32_t
)0xFFFFFF07)

	)

277 
	$FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
)

280 
	`as£π_∑øm
(
	`IS_FLASH_LATENCY
(
FLASH_L©ícy
));

283 *(
__IO
 
uöt8_t
 *)
ACR_BYTE0_ADDRESS
 = (uöt8_t)
FLASH_L©ícy
;

284 
	}
}

292 
	$FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

295 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

298 if(
NewSèã
 !
DISABLE
)

300 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

304 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

306 
	}
}

314 
	$FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

317 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

319 if(
NewSèã
 !
DISABLE
)

321 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

325 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

327 
	}
}

335 
	$FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

338 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

340 if(
NewSèã
 !
DISABLE
)

342 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

346 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

348 
	}
}

356 
	$FLASH_In°ru˘i⁄CacheRe£t
()

358 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

359 
	}
}

367 
	$FLASH_D©aCacheRe£t
()

369 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

370 
	}
}

414 
	$FLASH_U∆ock
()

416 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
Ë!
RESET
)

419 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

420 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

422 
	}
}

429 
	$FLASH_Lock
()

432 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

433 
	}
}

475 
FLASH_Sètus
 
	$FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
)

477 
uöt32_t
 
tmp_psize
 = 0x0;

478 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

481 
	`as£π_∑øm
(
	`IS_FLASH_SECTOR
(
FLASH_Se˘‹
));

482 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

484 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

486 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

488 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

490 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

492 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

494 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

498 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

501 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

503 if(
°©us
 =
FLASH_COMPLETE
)

506 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

507 
FLASH
->
CR
 |
tmp_psize
;

508 
FLASH
->
CR
 &
SECTOR_MASK
;

509 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se˘‹
;

510 
FLASH
->
CR
 |
FLASH_CR_STRT
;

513 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

516 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

517 
FLASH
->
CR
 &
SECTOR_MASK
;

520  
°©us
;

521 
	}
}

543 
FLASH_Sètus
 
	$FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

545 
uöt32_t
 
tmp_psize
 = 0x0;

546 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

549 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

550 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

552 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

554 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

556 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

558 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

560 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

562 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

566 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

568 if(
°©us
 =
FLASH_COMPLETE
)

571 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

572 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

573 
FLASH
->
CR
 |
tmp_psize
;

574 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

575 
FLASH
->
CR
 |
FLASH_CR_STRT
;

578 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

581 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

584 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

585 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

586 
FLASH
->
CR
 |
tmp_psize
;

587 
FLASH
->
CR
 |
FLASH_CR_MER
;

588 
FLASH
->
CR
 |
FLASH_CR_STRT
;

591 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

594 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

599  
°©us
;

600 
	}
}

624 
FLASH_Sètus
 
	$FLASH_Eø£AŒB™k1Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

626 
uöt32_t
 
tmp_psize
 = 0x0;

627 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

630 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

631 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

633 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

635 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

637 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

639 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

641 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

643 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

647 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

649 if(
°©us
 =
FLASH_COMPLETE
)

652 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

653 
FLASH
->
CR
 |
tmp_psize
;

654 
FLASH
->
CR
 |
FLASH_CR_MER1
;

655 
FLASH
->
CR
 |
FLASH_CR_STRT
;

658 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

661 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

665  
°©us
;

666 
	}
}

691 
FLASH_Sètus
 
	$FLASH_Eø£AŒB™k2Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

693 
uöt32_t
 
tmp_psize
 = 0x0;

694 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

697 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

698 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

700 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

702 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

704 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

706 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

708 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

710 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

714 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

716 if(
°©us
 =
FLASH_COMPLETE
)

719 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

720 
FLASH
->
CR
 |
tmp_psize
;

721 
FLASH
->
CR
 |
FLASH_CR_MER2
;

722 
FLASH
->
CR
 |
FLASH_CR_STRT
;

725 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

728 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

732  
°©us
;

733 
	}
}

748 
FLASH_Sètus
 
	$FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
)

750 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

753 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

756 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

758 if(
°©us
 =
FLASH_COMPLETE
)

761 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

762 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

763 
FLASH
->
CR
 |
FLASH_CR_PG
;

765 *(
__IO
 
uöt64_t
*)
Addªss
 = 
D©a
;

768 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

771 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

774  
°©us
;

775 
	}
}

791 
FLASH_Sètus
 
	$FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
)

793 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

796 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

799 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

801 if(
°©us
 =
FLASH_COMPLETE
)

804 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

805 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

806 
FLASH
->
CR
 |
FLASH_CR_PG
;

808 *(
__IO
 
uöt32_t
*)
Addªss
 = 
D©a
;

811 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

814 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

817  
°©us
;

818 
	}
}

833 
FLASH_Sètus
 
	$FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
)

835 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

838 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

841 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

843 if(
°©us
 =
FLASH_COMPLETE
)

846 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

847 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

848 
FLASH
->
CR
 |
FLASH_CR_PG
;

850 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

853 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

856 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

859  
°©us
;

860 
	}
}

875 
FLASH_Sètus
 
	$FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
)

877 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

880 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

883 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

885 if(
°©us
 =
FLASH_COMPLETE
)

888 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

889 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

890 
FLASH
->
CR
 |
FLASH_CR_PG
;

892 *(
__IO
 
uöt8_t
*)
Addªss
 = 
D©a
;

895 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

898 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

902  
°©us
;

903 
	}
}

974 
	$FLASH_OB_U∆ock
()

976 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
Ë!
RESET
)

979 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

980 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

982 
	}
}

989 
	$FLASH_OB_Lock
()

992 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

993 
	}
}

1012 
	$FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1014 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1017 
	`as£π_∑øm
(
	`IS_OB_WRP
(
OB_WRP
));

1018 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1020 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1022 if(
°©us
 =
FLASH_COMPLETE
)

1024 if(
NewSèã
 !
DISABLE
)

1026 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

1030 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 |(uöt16_t)
OB_WRP
;

1033 
	}
}

1054 
	$FLASH_OB_WRP1C⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1056 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1059 
	`as£π_∑øm
(
	`IS_OB_WRP
(
OB_WRP
));

1060 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1062 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1064 if(
°©us
 =
FLASH_COMPLETE
)

1066 if(
NewSèã
 !
DISABLE
)

1068 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1072 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(uöt16_t)
OB_WRP
;

1075 
	}
}

1104 
	$FLASH_OB_PCROPSñe˘i⁄C⁄fig
(
uöt8_t
 
OB_PcROP
)

1106 
uöt8_t
 
›ti⁄tmp
 = 0xFF;

1109 
	`as£π_∑øm
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1112 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1114 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (uöt8_t)(
OB_PcROP
 | 
›ti⁄tmp
);

1116 
	}
}

1135 
	$FLASH_OB_PCROPC⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1137 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1140 
	`as£π_∑øm
(
	`IS_OB_PCROP
(
OB_PCROP
));

1141 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1143 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1145 if(
°©us
 =
FLASH_COMPLETE
)

1147 if(
NewSèã
 !
DISABLE
)

1149 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 |(uöt16_t)
OB_PCROP
;

1153 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1156 
	}
}

1172 
	$FLASH_OB_PCROP1C⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1174 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1177 
	`as£π_∑øm
(
	`IS_OB_PCROP
(
OB_PCROP
));

1178 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1180 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1182 if(
°©us
 =
FLASH_COMPLETE
)

1184 if(
NewSèã
 !
DISABLE
)

1186 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(uöt16_t)
OB_PCROP
;

1190 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1193 
	}
}

1208 
	$FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
)

1210 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1213 
	`as£π_∑øm
(
	`IS_OB_RDP
(
OB_RDP
));

1215 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1217 if(
°©us
 =
FLASH_COMPLETE
)

1219 *(
__IO
 
uöt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1222 
	}
}

1240 
	$FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
)

1242 
uöt8_t
 
›ti⁄tmp
 = 0xFF;

1243 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1246 
	`as£π_∑øm
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1247 
	`as£π_∑øm
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1248 
	`as£π_∑øm
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1251 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1253 if(
°©us
 =
FLASH_COMPLETE
)

1255 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

1257 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1260 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F446xx
)

1262 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1266 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (uöt8_t)(
OB_STDBY
 | (uöt8_t)(
OB_STOP
 | ((uöt8_t)
›ti⁄tmp
)));

1268 
	}
}

1281 
	$FLASH_OB_BoŸC⁄fig
(
uöt8_t
 
OB_BOOT
)

1284 
	`as£π_∑øm
(
	`IS_OB_BOOT
(
OB_BOOT
));

1287 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1288 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1290 
	}
}

1302 
	$FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
)

1305 
	`as£π_∑øm
(
	`IS_OB_BOR
(
OB_BOR
));

1308 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1309 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1311 
	}
}

1319 
FLASH_Sètus
 
	$FLASH_OB_Launch
()

1321 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1324 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1327 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1329  
°©us
;

1330 
	}
}

1338 
uöt8_t
 
	$FLASH_OB_GëU£r
()

1341  (
uöt8_t
)(
FLASH
->
OPTCR
 >> 5);

1342 
	}
}

1349 
uöt16_t
 
	$FLASH_OB_GëWRP
()

1352  (*(
__IO
 
uöt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1353 
	}
}

1363 
uöt16_t
 
	$FLASH_OB_GëWRP1
()

1366  (*(
__IO
 
uöt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1367 
	}
}

1377 
uöt16_t
 
	$FLASH_OB_GëPCROP
()

1380  (*(
__IO
 
uöt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1381 
	}
}

1391 
uöt16_t
 
	$FLASH_OB_GëPCROP1
()

1394  (*(
__IO
 
uöt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1395 
	}
}

1404 
FœgSètus
 
	$FLASH_OB_GëRDP
()

1406 
FœgSètus
 
ªad°©us
 = 
RESET
;

1408 i‡((*(
__IO
 
uöt8_t
*)(
OPTCR_BYTE1_ADDRESS
Ë!(uöt8_t)
OB_RDP_Levñ_0
))

1410 
ªad°©us
 = 
SET
;

1414 
ªad°©us
 = 
RESET
;

1416  
ªad°©us
;

1417 
	}
}

1428 
uöt8_t
 
	$FLASH_OB_GëBOR
()

1431  (
uöt8_t
)(*(
__IO
 uöt8_à*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1432 
	}
}

1457 
	$FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1460 
	`as£π_∑øm
(
	`IS_FLASH_IT
(
FLASH_IT
));

1461 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1463 if(
NewSèã
 !
DISABLE
)

1466 
FLASH
->
CR
 |
FLASH_IT
;

1471 
FLASH
->
CR
 &~(
uöt32_t
)
FLASH_IT
;

1473 
	}
}

1489 
FœgSètus
 
	$FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
)

1491 
FœgSètus
 
bô°©us
 = 
RESET
;

1493 
	`as£π_∑øm
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1495 if((
FLASH
->
SR
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

1497 
bô°©us
 = 
SET
;

1501 
bô°©us
 = 
RESET
;

1504  
bô°©us
;

1505 
	}
}

1520 
	$FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
)

1523 
	`as£π_∑øm
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1526 
FLASH
->
SR
 = 
FLASH_FLAG
;

1527 
	}
}

1535 
FLASH_Sètus
 
	$FLASH_GëSètus
()

1537 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

1539 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1541 
Êash°©us
 = 
FLASH_BUSY
;

1545 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
Ë!(
uöt32_t
)0x00)

1547 
Êash°©us
 = 
FLASH_ERROR_WRP
;

1551 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
Ë!(
uöt32_t
)0x00)

1553 
Êash°©us
 = 
FLASH_ERROR_RD
;

1557 if((
FLASH
->
SR
 & (
uöt32_t
)0xE0) != (uint32_t)0x00)

1559 
Êash°©us
 = 
FLASH_ERROR_PROGRAM
;

1563 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
Ë!(
uöt32_t
)0x00)

1565 
Êash°©us
 = 
FLASH_ERROR_OPERATION
;

1569 
Êash°©us
 = 
FLASH_COMPLETE
;

1576  
Êash°©us
;

1577 
	}
}

1585 
FLASH_Sètus
 
	$FLASH_WaôF‹La°O≥øti⁄
()

1587 
__IO
 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1590 
°©us
 = 
	`FLASH_GëSètus
();

1595 
°©us
 =
FLASH_BUSY
)

1597 
°©us
 = 
	`FLASH_GëSètus
();

1600  
°©us
;

1601 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash_ramfunc.c

58 
	~"°m32f4xx_Êash_ømfunc.h
"

105 
__RAM_FUNC
 
	$FLASH_FœshI¡îÁ˚Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

107 i‡(
NewSèã
 !
DISABLE
)

110 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

115 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

117 
	}
}

128 
__RAM_FUNC
 
	$FLASH_FœshSÀïModeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

130 i‡(
NewSèã
 !
DISABLE
)

133 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

138 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

140 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c

36 
	~"°m32f4xx_fmc.h
"

37 
	~"°m32f4xx_rcc.h
"

49 c⁄° 
FMC_NORSRAMTimögInôTy≥Def
 
	gFMC_DeÁu…TimögSåu˘
 = {0x0F,

55 
FMC_Ac˚ssMode_A


59 
	#BCR_MBKEN_SET
 ((
uöt32_t
)0x00000001)

	)

60 
	#BCR_MBKEN_RESET
 ((
uöt32_t
)0x000FFFFE)

	)

61 
	#BCR_FACCEN_SET
 ((
uöt32_t
)0x00000040)

	)

64 
	#PCR_PBKEN_SET
 ((
uöt32_t
)0x00000004)

	)

65 
	#PCR_PBKEN_RESET
 ((
uöt32_t
)0x000FFFFB)

	)

66 
	#PCR_ECCEN_SET
 ((
uöt32_t
)0x00000040)

	)

67 
	#PCR_ECCEN_RESET
 ((
uöt32_t
)0x000FFFBF)

	)

68 
	#PCR_MEMORYTYPE_NAND
 ((
uöt32_t
)0x00000008)

	)

71 
	#SDCR_WrôePrŸe˘i⁄_RESET
 ((
uöt32_t
)0x00007DFF)

	)

74 
	#SDCMR_CTB1_RESET
 ((
uöt32_t
)0x003FFFEF)

	)

75 
	#SDCMR_CTB2_RESET
 ((
uöt32_t
)0x003FFFF7)

	)

76 
	#SDCMR_CTB1_2_RESET
 ((
uöt32_t
)0x003FFFE7)

	)

136 
	$FMC_NORSRAMDeInô
(
uöt32_t
 
FMC_B™k
)

139 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_BANK
(
FMC_B™k
));

142 if(
FMC_B™k
 =
FMC_B™k1_NORSRAM1
)

144 
FMC_B™k1
->
BTCR
[
FMC_B™k
] = 0x000030DB;

149 
FMC_B™k1
->
BTCR
[
FMC_B™k
] = 0x000030D2;

151 
FMC_B™k1
->
BTCR
[
FMC_B™k
 + 1] = 0x0FFFFFFF;

152 
FMC_B™k1E
->
BWTR
[
FMC_B™k
] = 0x0FFFFFFF;

153 
	}
}

163 
	$FMC_NORSRAMInô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
)

165 
uöt32_t
 
tm¥
 = 0, 
tmpb¸
 = 0, 
tmpbwr
 = 0;

168 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_BANK
(
FMC_NORSRAMInôSåu˘
->
FMC_B™k
));

169 
	`as£π_∑øm
(
	`IS_FMC_MUX
(
FMC_NORSRAMInôSåu˘
->
FMC_D©aAddªssMux
));

170 
	`as£π_∑øm
(
	`IS_FMC_MEMORY
(
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
));

171 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yD©aWidth
));

172 
	`as£π_∑øm
(
	`IS_FMC_BURSTMODE
(
FMC_NORSRAMInôSåu˘
->
FMC_Bur°Ac˚ssMode
));

173 
	`as£π_∑øm
(
	`IS_FMC_WAIT_POLARITY
(
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lPﬁ¨ôy
));

174 
	`as£π_∑øm
(
	`IS_FMC_WRAP_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_WøpMode
));

175 
	`as£π_∑øm
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lA˘ive
));

176 
	`as£π_∑øm
(
	`IS_FMC_WRITE_OPERATION
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeO≥øti⁄
));

177 
	`as£π_∑øm
(
	`IS_FMC_WAITE_SIGNAL
(
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«l
));

178 
	`as£π_∑øm
(
	`IS_FMC_EXTENDED_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
));

179 
	`as£π_∑øm
(
	`IS_FMC_ASYNWAIT
(
FMC_NORSRAMInôSåu˘
->
FMC_Asynchr⁄ousWaô
));

180 
	`as£π_∑øm
(
	`IS_FMC_WRITE_BURST
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeBur°
));

181 
	`as£π_∑øm
(
	`IS_FMC_CONTINOUS_CLOCK
(
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
));

182 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssSëupTime
));

183 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
));

184 
	`as£π_∑øm
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aSëupTime
));

185 
	`as£π_∑øm
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
));

186 
	`as£π_∑øm
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
));

187 
	`as£π_∑øm
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aL©ícy
));

188 
	`as£π_∑øm
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_Ac˚ssMode
));

191 
tmpb¸
 = 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
];

195 
tmpb¸
 &((
uöt32_t
)~(
FMC_BCR1_MBKEN
 | 
FMC_BCR1_MUXEN
 | 
FMC_BCR1_MTYP
 | \

196 
FMC_BCR1_MWID
 | 
FMC_BCR1_FACCEN
 | 
FMC_BCR1_BURSTEN
 | \

197 
FMC_BCR1_WAITPOL
 | 
FMC_BCR1_WRAPMOD
 | 
FMC_BCR1_WAITCFG
 | \

198 
FMC_BCR1_WREN
 | 
FMC_BCR1_WAITEN
 | 
FMC_BCR1_EXTMOD
 | \

199 
FMC_BCR1_ASYNCWAIT
| 
FMC_BCR1_CBURSTRW
 | 
FMC_BCR1_CCLKEN
));

202 
tmpb¸
 |(
uöt32_t
)
FMC_NORSRAMInôSåu˘
->
FMC_D©aAddªssMux
 |

203 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
 |

204 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yD©aWidth
 |

205 
FMC_NORSRAMInôSåu˘
->
FMC_Bur°Ac˚ssMode
 |

206 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lPﬁ¨ôy
 |

207 
FMC_NORSRAMInôSåu˘
->
FMC_WøpMode
 |

208 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lA˘ive
 |

209 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeO≥øti⁄
 |

210 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«l
 |

211 
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
 |

212 
FMC_NORSRAMInôSåu˘
->
FMC_Asynchr⁄ousWaô
 |

213 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeBur°
 |

214 
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
;

216 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] = 
tmpb¸
;

218 if(
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
 =
FMC_Mem‹yTy≥_NOR
)

220 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] |(
uöt32_t
)
BCR_FACCEN_SET
;

224 if((
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
 =
FMC_CClock_SyncAsync
Ë&& (FMC_NORSRAMInôSåu˘->
FMC_B™k
 !
FMC_B™k1_NORSRAM1
))

226 
tm¥
 = (
uöt32_t
)((
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
+1]) & ~(((uint32_t)0x0F) << 20));

228 
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
] |
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
;

229 
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
] |
FMC_Bur°Ac˚ssMode_E«bÀ
;

230 
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
+1] = (
uöt32_t
)(
tm¥
 | (((
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
)-1) << 20));

234 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
+1] =

235 (
uöt32_t
)
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssSëupTime
 |

236 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
 << 4) |

237 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aSëupTime
 << 8) |

238 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
 << 16) |

239 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
 << 20) |

240 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aL©ícy
 << 24) |

241 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_Ac˚ssMode
;

244 if(
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
 =
FMC_ExãndedMode_E«bÀ
)

246 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssSëupTime
));

247 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
));

248 
	`as£π_∑øm
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aSëupTime
));

249 
	`as£π_∑øm
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
));

250 
	`as£π_∑øm
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_Ac˚ssMode
));

253 
tmpbwr
 = 
FMC_B™k1E
->
BWTR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
];

256 
tmpbwr
 &((
uöt32_t
)~(
FMC_BWTR1_ADDSET
 | 
FMC_BWTR1_ADDHLD
 | 
FMC_BWTR1_DATAST
 | \

257 
FMC_BWTR1_BUSTURN
 | 
FMC_BWTR1_ACCMOD
));

259 
tmpbwr
 |(
uöt32_t
)(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssSëupTime
 |

260 (
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
 << 4)|

261 (
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aSëupTime
 << 8) |

262 (
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
 << 16) |

263 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_Ac˚ssMode
);

265 
FMC_B™k1E
->
BWTR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] = 
tmpbwr
;

269 
FMC_B™k1E
->
BWTR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] = 0x0FFFFFFF;

272 
	}
}

280 
	$FMC_NORSRAMSåu˘Inô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
)

283 
FMC_NORSRAMInôSåu˘
->
FMC_B™k
 = 
FMC_B™k1_NORSRAM1
;

284 
FMC_NORSRAMInôSåu˘
->
FMC_D©aAddªssMux
 = 
FMC_D©aAddªssMux_E«bÀ
;

285 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
 = 
FMC_Mem‹yTy≥_SRAM
;

286 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yD©aWidth
 = 
FMC_NORSRAM_Mem‹yD©aWidth_16b
;

287 
FMC_NORSRAMInôSåu˘
->
FMC_Bur°Ac˚ssMode
 = 
FMC_Bur°Ac˚ssMode_DißbÀ
;

288 
FMC_NORSRAMInôSåu˘
->
FMC_Asynchr⁄ousWaô
 = 
FMC_Asynchr⁄ousWaô_DißbÀ
;

289 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lPﬁ¨ôy
 = 
FMC_WaôSig«lPﬁ¨ôy_Low
;

290 
FMC_NORSRAMInôSåu˘
->
FMC_WøpMode
 = 
FMC_WøpMode_DißbÀ
;

291 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lA˘ive
 = 
FMC_WaôSig«lA˘ive_Bef‹eWaôSèã
;

292 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeO≥øti⁄
 = 
FMC_WrôeO≥øti⁄_E«bÀ
;

293 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«l
 = 
FMC_WaôSig«l_E«bÀ
;

294 
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
 = 
FMC_ExãndedMode_DißbÀ
;

295 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeBur°
 = 
FMC_WrôeBur°_DißbÀ
;

296 
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
 = 
FMC_CClock_SyncO∆y
;

298 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
 = (
FMC_NORSRAMTimögInôTy≥Def
*)((
uöt32_t
)&
FMC_DeÁu…TimögSåu˘
);

299 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
 = (
FMC_NORSRAMTimögInôTy≥Def
*)((
uöt32_t
)&
FMC_DeÁu…TimögSåu˘
);

300 
	}
}

313 
	$FMC_NORSRAMCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

315 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_BANK
(
FMC_B™k
));

316 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

318 i‡(
NewSèã
 !
DISABLE
)

321 
FMC_B™k1
->
BTCR
[
FMC_B™k
] |
BCR_MBKEN_SET
;

326 
FMC_B™k1
->
BTCR
[
FMC_B™k
] &
BCR_MBKEN_RESET
;

328 
	}
}

386 
	$FMC_NANDDeInô
(
uöt32_t
 
FMC_B™k
)

389 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_B™k
));

391 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

394 
FMC_B™k2
->
PCR2
 = 0x00000018;

395 
FMC_B™k2
->
SR2
 = 0x00000040;

396 
FMC_B™k2
->
PMEM2
 = 0xFCFCFCFC;

397 
FMC_B™k2
->
PATT2
 = 0xFCFCFCFC;

403 
FMC_B™k3
->
PCR3
 = 0x00000018;

404 
FMC_B™k3
->
SR3
 = 0x00000040;

405 
FMC_B™k3
->
PMEM3
 = 0xFCFCFCFC;

406 
FMC_B™k3
->
PATT3
 = 0xFCFCFCFC;

408 
	}
}

417 
	$FMC_NANDInô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
)

419 
uöt32_t
 
tmµ¸
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

422 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_NANDInôSåu˘
->
FMC_B™k
));

423 
	`as£π_∑øm
(
	`IS_FMC_WAIT_FEATURE
(
FMC_NANDInôSåu˘
->
FMC_Waô„©uª
));

424 
	`as£π_∑øm
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
FMC_NANDInôSåu˘
->
FMC_Mem‹yD©aWidth
));

425 
	`as£π_∑øm
(
	`IS_FMC_ECC_STATE
(
FMC_NANDInôSåu˘
->
FMC_ECC
));

426 
	`as£π_∑øm
(
	`IS_FMC_ECCPAGE_SIZE
(
FMC_NANDInôSåu˘
->
FMC_ECCPageSize
));

427 
	`as£π_∑øm
(
	`IS_FMC_TCLR_TIME
(
FMC_NANDInôSåu˘
->
FMC_TCLRSëupTime
));

428 
	`as£π_∑øm
(
	`IS_FMC_TAR_TIME
(
FMC_NANDInôSåu˘
->
FMC_TARSëupTime
));

429 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
));

430 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

431 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

432 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

433 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
));

434 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

435 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

436 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

438 if(
FMC_NANDInôSåu˘
->
FMC_B™k
 =
FMC_B™k2_NAND
)

441 
tmµ¸
 = 
FMC_B™k2
->
PCR2
;

446 
tmµ¸
 = 
FMC_B™k3
->
PCR3
;

450 
tmµ¸
 &((
uöt32_t
)~(
FMC_PCR2_PWAITEN
 | 
FMC_PCR2_PBKEN
 | 
FMC_PCR2_PTYP
 | \

451 
FMC_PCR2_PWID
 | 
FMC_PCR2_ECCEN
 | 
FMC_PCR2_TCLR
 | \

452 
FMC_PCR2_TAR
 | 
FMC_PCR2_ECCPS
));

455 
tmµ¸
 |(
uöt32_t
)
FMC_NANDInôSåu˘
->
FMC_Waô„©uª
 |

456 
PCR_MEMORYTYPE_NAND
 |

457 
FMC_NANDInôSåu˘
->
FMC_Mem‹yD©aWidth
 |

458 
FMC_NANDInôSåu˘
->
FMC_ECC
 |

459 
FMC_NANDInôSåu˘
->
FMC_ECCPageSize
 |

460 (
FMC_NANDInôSåu˘
->
FMC_TCLRSëupTime
 << 9 )|

461 (
FMC_NANDInôSåu˘
->
FMC_TARSëupTime
 << 13);

463 if(
FMC_NANDInôSåu˘
->
FMC_B™k
 =
FMC_B™k2_NAND
)

466 
tmµmem
 = 
FMC_B™k2
->
PMEM2
;

471 
tmµmem
 = 
FMC_B™k3
->
PMEM3
;

475 
tmµmem
 &((
uöt32_t
)~(
FMC_PMEM2_MEMSET2
 | 
FMC_PMEM2_MEMWAIT2
 | 
FMC_PMEM2_MEMHOLD2
 | \

476 
FMC_PMEM2_MEMHIZ2
));

479 
tmµmem
 |(
uöt32_t
)
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 |

480 (
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

481 (
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

482 (
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

484 if(
FMC_NANDInôSåu˘
->
FMC_B™k
 =
FMC_B™k2_NAND
)

487 
tmµ©t
 = 
FMC_B™k2
->
PATT2
;

492 
tmµ©t
 = 
FMC_B™k3
->
PATT3
;

496 
tmµ©t
 &((
uöt32_t
)~(
FMC_PATT2_ATTSET2
 | 
FMC_PATT2_ATTWAIT2
 | 
FMC_PATT2_ATTHOLD2
 | \

497 
FMC_PATT2_ATTHIZ2
));

500 
tmµ©t
 |(
uöt32_t
)
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 |

501 (
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

502 (
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

503 (
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

505 if(
FMC_NANDInôSåu˘
->
FMC_B™k
 =
FMC_B™k2_NAND
)

508 
FMC_B™k2
->
PCR2
 = 
tmµ¸
;

509 
FMC_B™k2
->
PMEM2
 = 
tmµmem
;

510 
FMC_B™k2
->
PATT2
 = 
tmµ©t
;

515 
FMC_B™k3
->
PCR3
 = 
tmµ¸
;

516 
FMC_B™k3
->
PMEM3
 = 
tmµmem
;

517 
FMC_B™k3
->
PATT3
 = 
tmµ©t
;

519 
	}
}

528 
	$FMC_NANDSåu˘Inô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
)

531 
FMC_NANDInôSåu˘
->
FMC_B™k
 = 
FMC_B™k2_NAND
;

532 
FMC_NANDInôSåu˘
->
FMC_Waô„©uª
 = 
FMC_Waô„©uª_DißbÀ
;

533 
FMC_NANDInôSåu˘
->
FMC_Mem‹yD©aWidth
 = 
FMC_NAND_Mem‹yD©aWidth_16b
;

534 
FMC_NANDInôSåu˘
->
FMC_ECC
 = 
FMC_ECC_DißbÀ
;

535 
FMC_NANDInôSåu˘
->
FMC_ECCPageSize
 = 
FMC_ECCPageSize_256Byãs
;

536 
FMC_NANDInôSåu˘
->
FMC_TCLRSëupTime
 = 0x0;

537 
FMC_NANDInôSåu˘
->
FMC_TARSëupTime
 = 0x0;

538 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

539 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

540 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

541 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

542 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

543 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

544 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

545 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

546 
	}
}

557 
	$FMC_NANDCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

559 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_B™k
));

560 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

562 i‡(
NewSèã
 !
DISABLE
)

565 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

567 
FMC_B™k2
->
PCR2
 |
PCR_PBKEN_SET
;

571 
FMC_B™k3
->
PCR3
 |
PCR_PBKEN_SET
;

577 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

579 
FMC_B™k2
->
PCR2
 &
PCR_PBKEN_RESET
;

583 
FMC_B™k3
->
PCR3
 &
PCR_PBKEN_RESET
;

586 
	}
}

597 
	$FMC_NANDECCCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

599 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_B™k
));

600 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

602 i‡(
NewSèã
 !
DISABLE
)

605 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

607 
FMC_B™k2
->
PCR2
 |
PCR_ECCEN_SET
;

611 
FMC_B™k3
->
PCR3
 |
PCR_ECCEN_SET
;

617 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

619 
FMC_B™k2
->
PCR2
 &
PCR_ECCEN_RESET
;

623 
FMC_B™k3
->
PCR3
 &
PCR_ECCEN_RESET
;

626 
	}
}

636 
uöt32_t
 
	$FMC_GëECC
(
uöt32_t
 
FMC_B™k
)

638 
uöt32_t
 
eccvÆ
 = 0x00000000;

640 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

643 
eccvÆ
 = 
FMC_B™k2
->
ECCR2
;

648 
eccvÆ
 = 
FMC_B™k3
->
ECCR3
;

651 (
eccvÆ
);

652 
	}
}

700 
	$FMC_PCCARDDeInô
()

703 
FMC_B™k4
->
PCR4
 = 0x00000018;

704 
FMC_B™k4
->
SR4
 = 0x00000000;

705 
FMC_B™k4
->
PMEM4
 = 0xFCFCFCFC;

706 
FMC_B™k4
->
PATT4
 = 0xFCFCFCFC;

707 
FMC_B™k4
->
PIO4
 = 0xFCFCFCFC;

708 
	}
}

717 
	$FMC_PCCARDInô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
)

720 
uöt32_t
 
tmµ¸
 = 0, 
tmpmem
 = 0, 
tmµ©t
 = 0, 
tmµio
 = 0;

723 
	`as£π_∑øm
(
	`IS_FMC_WAIT_FEATURE
(
FMC_PCCARDInôSåu˘
->
FMC_Waô„©uª
));

724 
	`as£π_∑øm
(
	`IS_FMC_TCLR_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_TCLRSëupTime
));

725 
	`as£π_∑øm
(
	`IS_FMC_TAR_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_TARSëupTime
));

727 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
));

728 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

729 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

730 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

732 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
));

733 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

734 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

735 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

736 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_SëupTime
));

737 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

738 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

739 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

742 
tmµ¸
 = 
FMC_B™k4
->
PCR4
;

745 
tmµ¸
 &((
uöt32_t
)~(
FMC_PCR4_TAR
 | 
FMC_PCR4_TCLR
 | 
FMC_PCR4_PWAITEN
 | \

746 
FMC_PCR4_PWID
));

749 
tmµ¸
 |(
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_Waô„©uª
 |

750 
FMC_NAND_Mem‹yD©aWidth_16b
 |

751 (
FMC_PCCARDInôSåu˘
->
FMC_TCLRSëupTime
 << 9) |

752 (
FMC_PCCARDInôSåu˘
->
FMC_TARSëupTime
 << 13);

754 
FMC_B™k4
->
PCR4
 = 
tmµ¸
;

757 
tmpmem
 = 
FMC_B™k4
->
PMEM4
;

760 
tmpmem
 &((
uöt32_t
)~(
FMC_PMEM4_MEMSET4
 | 
FMC_PMEM4_MEMWAIT4
 | 
FMC_PMEM4_MEMHOLD4
 | \

761 
FMC_PMEM4_MEMHIZ4
));

764 
tmpmem
 |(
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 |

765 (
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

766 (
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

767 (
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

769 
FMC_B™k4
->
PMEM4
 = 
tmpmem
;

772 
tmµ©t
 = 
FMC_B™k4
->
PATT4
;

775 
tmµ©t
 &((
uöt32_t
)~(
FMC_PATT4_ATTSET4
 | 
FMC_PATT4_ATTWAIT4
 | 
FMC_PATT4_ATTHOLD4
 | \

776 
FMC_PATT4_ATTHIZ4
));

779 
tmµ©t
 |(
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 |

780 (
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

781 (
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

782 (
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

784 
FMC_B™k4
->
PATT4
 = 
tmµ©t
;

787 
tmµio
 = 
FMC_B™k4
->
PIO4
;

790 
tmµio
 &((
uöt32_t
)~(
FMC_PIO4_IOSET4
 | 
FMC_PIO4_IOWAIT4
 | 
FMC_PIO4_IOHOLD4
 | \

791 
FMC_PIO4_IOHIZ4
));

794 
tmµio
 |(
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_SëupTime
 |

795 (
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

796 (
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

797 (
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

799 
FMC_B™k4
->
PIO4
 = 
tmµio
;

800 
	}
}

808 
	$FMC_PCCARDSåu˘Inô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
)

811 
FMC_PCCARDInôSåu˘
->
FMC_Waô„©uª
 = 
FMC_Waô„©uª_DißbÀ
;

812 
FMC_PCCARDInôSåu˘
->
FMC_TCLRSëupTime
 = 0;

813 
FMC_PCCARDInôSåu˘
->
FMC_TARSëupTime
 = 0;

814 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

815 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

816 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

817 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

818 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

819 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

820 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

821 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

822 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

823 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

824 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

825 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

826 
	}
}

834 
	$FMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

836 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

838 i‡(
NewSèã
 !
DISABLE
)

841 
FMC_B™k4
->
PCR4
 |
PCR_PBKEN_SET
;

846 
FMC_B™k4
->
PCR4
 &
PCR_PBKEN_RESET
;

848 
	}
}

906 
	$FMC_SDRAMDeInô
(
uöt32_t
 
FMC_B™k
)

909 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
FMC_B™k
));

911 
FMC_B™k5_6
->
SDCR
[
FMC_B™k
] = 0x000002D0;

912 
FMC_B™k5_6
->
SDTR
[
FMC_B™k
] = 0x0FFFFFFF;

913 
FMC_B™k5_6
->
SDCMR
 = 0x00000000;

914 
FMC_B™k5_6
->
SDRTR
 = 0x00000000;

915 
FMC_B™k5_6
->
SDSR
 = 0x00000000;

916 
	}
}

926 
	$FMC_SDRAMInô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
)

929 
uöt32_t
 
tm¥1
 = 0, 
tm¥2
 = 0, 
tm¥3
 = 0, 
tm¥4
 = 0;

934 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
FMC_SDRAMInôSåu˘
->
FMC_B™k
));

935 
	`as£π_∑øm
(
	`IS_FMC_COLUMNBITS_NUMBER
(
FMC_SDRAMInôSåu˘
->
FMC_CﬁumnBôsNumbî
));

936 
	`as£π_∑øm
(
	`IS_FMC_ROWBITS_NUMBER
(
FMC_SDRAMInôSåu˘
->
FMC_RowBôsNumbî
));

937 
	`as£π_∑øm
(
	`IS_FMC_SDMEMORY_WIDTH
(
FMC_SDRAMInôSåu˘
->
FMC_SDMem‹yD©aWidth
));

938 
	`as£π_∑øm
(
	`IS_FMC_INTERNALBANK_NUMBER
(
FMC_SDRAMInôSåu˘
->
FMC_I¡î«lB™kNumbî
));

939 
	`as£π_∑øm
(
	`IS_FMC_CAS_LATENCY
(
FMC_SDRAMInôSåu˘
->
FMC_CASL©ícy
));

940 
	`as£π_∑øm
(
	`IS_FMC_WRITE_PROTECTION
(
FMC_SDRAMInôSåu˘
->
FMC_WrôePrŸe˘i⁄
));

941 
	`as£π_∑øm
(
	`IS_FMC_SDCLOCK_PERIOD
(
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
));

942 
	`as£π_∑øm
(
	`IS_FMC_READ_BURST
(
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
));

943 
	`as£π_∑øm
(
	`IS_FMC_READPIPE_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
));

946 
	`as£π_∑øm
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
));

947 
	`as£π_∑øm
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
));

948 
	`as£π_∑øm
(
	`IS_FMC_SELFREFRESH_TIME
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
));

949 
	`as£π_∑øm
(
	`IS_FMC_ROWCYCLE_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
));

950 
	`as£π_∑øm
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
));

951 
	`as£π_∑øm
(
	`IS_FMC_RP_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
));

952 
	`as£π_∑øm
(
	`IS_FMC_RCD_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RCDDñay
));

955 
tm¥1
 = 
FMC_B™k5_6
->
SDCR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
];

958 
tm¥1
 &((
uöt32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

959 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

960 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

963 
tm¥1
 |(
uöt32_t
)
FMC_SDRAMInôSåu˘
->
FMC_CﬁumnBôsNumbî
 |

964 
FMC_SDRAMInôSåu˘
->
FMC_RowBôsNumbî
 |

965 
FMC_SDRAMInôSåu˘
->
FMC_SDMem‹yD©aWidth
 |

966 
FMC_SDRAMInôSåu˘
->
FMC_I¡î«lB™kNumbî
 |

967 
FMC_SDRAMInôSåu˘
->
FMC_CASL©ícy
 |

968 
FMC_SDRAMInôSåu˘
->
FMC_WrôePrŸe˘i⁄
 |

969 
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
 |

970 
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
 |

971 
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
;

973 if(
FMC_SDRAMInôSåu˘
->
FMC_B™k
 =
FMC_B™k1_SDRAM
 )

975 
FMC_B™k5_6
->
SDCR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥1
;

980 
tm¥3
 = 
FMC_B™k5_6
->
SDCR
[
FMC_B™k1_SDRAM
];

983 
tm¥3
 &((
uöt32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

984 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

985 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

987 
tm¥3
 |(
uöt32_t
)
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
 |

988 
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
 |

989 
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
;

991 
FMC_B™k5_6
->
SDCR
[
FMC_B™k1_SDRAM
] = 
tm¥3
;

992 
FMC_B™k5_6
->
SDCR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥1
;

995 if(
FMC_SDRAMInôSåu˘
->
FMC_B™k
 =
FMC_B™k1_SDRAM
 )

998 
tm¥2
 = 
FMC_B™k5_6
->
SDTR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
];

1001 
tm¥2
 &((
uöt32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1002 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1003 
FMC_SDTR1_TRCD
));

1005 
tm¥2
 |(
uöt32_t
)((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
)-1) |

1006 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
)-1) << 4) |

1007 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
)-1) << 8) |

1008 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
)-1) << 12) |

1009 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
)-1) << 16) |

1010 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
)-1) << 20) |

1011 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RCDDñay
)-1) << 24);

1013 
FMC_B™k5_6
->
SDTR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥2
;

1018 
tm¥2
 = 
FMC_B™k5_6
->
SDTR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
];

1021 
tm¥2
 &((
uöt32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1022 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1023 
FMC_SDTR1_TRCD
));

1025 
tm¥2
 |(
uöt32_t
)((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
)-1) |

1026 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
)-1) << 4) |

1027 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
)-1) << 8) |

1028 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
)-1) << 16);

1031 
tm¥4
 = 
FMC_B™k5_6
->
SDTR
[
FMC_B™k1_SDRAM
];

1034 
tm¥4
 &((
uöt32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1035 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1036 
FMC_SDTR1_TRCD
));

1038 
tm¥4
 |(
uöt32_t
)(((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
)-1) << 12) |

1039 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
)-1) << 20);

1041 
FMC_B™k5_6
->
SDTR
[
FMC_B™k1_SDRAM
] = 
tm¥4
;

1042 
FMC_B™k5_6
->
SDTR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥2
;

1045 
	}
}

1053 
	$FMC_SDRAMSåu˘Inô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
)

1056 
FMC_SDRAMInôSåu˘
->
FMC_B™k
 = 
FMC_B™k1_SDRAM
;

1057 
FMC_SDRAMInôSåu˘
->
FMC_CﬁumnBôsNumbî
 = 
FMC_CﬁumnBôs_Numbî_8b
;

1058 
FMC_SDRAMInôSåu˘
->
FMC_RowBôsNumbî
 = 
FMC_RowBôs_Numbî_11b
;

1059 
FMC_SDRAMInôSåu˘
->
FMC_SDMem‹yD©aWidth
 = 
FMC_SDMem‹y_Width_16b
;

1060 
FMC_SDRAMInôSåu˘
->
FMC_I¡î«lB™kNumbî
 = 
FMC_I¡î«lB™k_Numbî_4
;

1061 
FMC_SDRAMInôSåu˘
->
FMC_CASL©ícy
 = 
FMC_CAS_L©ícy_1
;

1062 
FMC_SDRAMInôSåu˘
->
FMC_WrôePrŸe˘i⁄
 = 
FMC_Wrôe_PrŸe˘i⁄_E«bÀ
;

1063 
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
 = 
FMC_SDClock_DißbÀ
;

1064 
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
 = 
FMC_Ród_Bur°_DißbÀ
;

1065 
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
 = 
FMC_RódPùe_Dñay_0
;

1067 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
 = 16;

1068 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
 = 16;

1069 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
 = 16;

1070 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
 = 16;

1071 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
 = 16;

1072 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
 = 16;

1073 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RCDDñay
 = 16;

1075 
	}
}

1083 
	$FMC_SDRAMCmdC⁄fig
(
FMC_SDRAMComm™dTy≥Def
* 
FMC_SDRAMComm™dSåu˘
)

1085 
uöt32_t
 
tm¥
 = 0x0;

1088 
	`as£π_∑øm
(
	`IS_FMC_COMMAND_MODE
(
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dMode
));

1089 
	`as£π_∑øm
(
	`IS_FMC_COMMAND_TARGET
(
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dT¨gë
));

1090 
	`as£π_∑øm
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_SDRAMComm™dSåu˘
->
FMC_AutoRe‰eshNumbî
));

1091 
	`as£π_∑øm
(
	`IS_FMC_MODE_REGISTER
(
FMC_SDRAMComm™dSåu˘
->
FMC_ModeRegi°îDeföôi⁄
));

1093 
tm¥
 = (
uöt32_t
)(
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dMode
 |

1094 
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dT¨gë
 |

1095 (((
FMC_SDRAMComm™dSåu˘
->
FMC_AutoRe‰eshNumbî
)-1)<<5) |

1096 ((
FMC_SDRAMComm™dSåu˘
->
FMC_ModeRegi°îDeföôi⁄
)<<9));

1098 
FMC_B™k5_6
->
SDCMR
 = 
tm¥
;

1100 
	}
}

1109 
uöt32_t
 
	$FMC_GëModeSètus
(
uöt32_t
 
SDRAM_B™k
)

1111 
uöt32_t
 
tm¥eg
 = 0;

1114 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_B™k
));

1117 if(
SDRAM_B™k
 =
FMC_B™k1_SDRAM
)

1119 
tm¥eg
 = (
uöt32_t
)(
FMC_B™k5_6
->
SDSR
 & 
FMC_SDSR_MODES1
);

1123 
tm¥eg
 = ((
uöt32_t
)(
FMC_B™k5_6
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

1127  
tm¥eg
;

1128 
	}
}

1135 
	$FMC_SëRe‰eshCou¡
(
uöt32_t
 
FMC_Cou¡
)

1138 
	`as£π_∑øm
(
	`IS_FMC_REFRESH_COUNT
(
FMC_Cou¡
));

1140 
FMC_B™k5_6
->
SDRTR
 |(
FMC_Cou¡
<<1);

1142 
	}
}

1149 
	$FMC_SëAutoRe‰esh_Numbî
(
uöt32_t
 
FMC_Numbî
)

1152 
	`as£π_∑øm
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_Numbî
));

1154 
FMC_B™k5_6
->
SDCMR
 |(
FMC_Numbî
 << 5);

1155 
	}
}

1165 
	$FMC_SDRAMWrôePrŸe˘i⁄C⁄fig
(
uöt32_t
 
SDRAM_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1168 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1169 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_B™k
));

1171 i‡(
NewSèã
 !
DISABLE
)

1173 
FMC_B™k5_6
->
SDCR
[
SDRAM_B™k
] |
FMC_Wrôe_PrŸe˘i⁄_E«bÀ
;

1177 
FMC_B™k5_6
->
SDCR
[
SDRAM_B™k
] &
SDCR_WrôePrŸe˘i⁄_RESET
;

1180 
	}
}

1217 
	$FMC_ITC⁄fig
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1219 
	`as£π_∑øm
(
	`IS_FMC_IT_BANK
(
FMC_B™k
));

1220 
	`as£π_∑øm
(
	`IS_FMC_IT
(
FMC_IT
));

1221 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1223 i‡(
NewSèã
 !
DISABLE
)

1226 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1228 
FMC_B™k2
->
SR2
 |
FMC_IT
;

1231 i‡(
FMC_B™k
 =
FMC_B™k3_NAND
)

1233 
FMC_B™k3
->
SR3
 |
FMC_IT
;

1236 i‡(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1238 
FMC_B™k4
->
SR4
 |
FMC_IT
;

1244 
FMC_B™k5_6
->
SDRTR
 |
FMC_IT
;

1250 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1253 
FMC_B™k2
->
SR2
 &(
uöt32_t
)~
FMC_IT
;

1256 i‡(
FMC_B™k
 =
FMC_B™k3_NAND
)

1258 
FMC_B™k3
->
SR3
 &(
uöt32_t
)~
FMC_IT
;

1261 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1263 
FMC_B™k4
->
SR4
 &(
uöt32_t
)~
FMC_IT
;

1269 
FMC_B™k5_6
->
SDRTR
 &(
uöt32_t
)~
FMC_IT
;

1272 
	}
}

1294 
FœgSètus
 
	$FMC_GëFœgSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
)

1296 
FœgSètus
 
bô°©us
 = 
RESET
;

1297 
uöt32_t
 
tmp§
 = 0x00000000;

1300 
	`as£π_∑øm
(
	`IS_FMC_GETFLAG_BANK
(
FMC_B™k
));

1301 
	`as£π_∑øm
(
	`IS_FMC_GET_FLAG
(
FMC_FLAG
));

1303 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1305 
tmp§
 = 
FMC_B™k2
->
SR2
;

1307 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1309 
tmp§
 = 
FMC_B™k3
->
SR3
;

1311 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1313 
tmp§
 = 
FMC_B™k4
->
SR4
;

1317 
tmp§
 = 
FMC_B™k5_6
->
SDSR
;

1321 i‡((
tmp§
 & 
FMC_FLAG
) != FMC_FLAG )

1323 
bô°©us
 = 
RESET
;

1327 
bô°©us
 = 
SET
;

1330  
bô°©us
;

1331 
	}
}

1350 
	$FMC_CÀ¨Fœg
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
)

1353 
	`as£π_∑øm
(
	`IS_FMC_GETFLAG_BANK
(
FMC_B™k
));

1354 
	`as£π_∑øm
(
	`IS_FMC_CLEAR_FLAG
(
FMC_FLAG
)) ;

1356 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1358 
FMC_B™k2
->
SR2
 &(~
FMC_FLAG
);

1360 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1362 
FMC_B™k3
->
SR3
 &(~
FMC_FLAG
);

1364 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1366 
FMC_B™k4
->
SR4
 &(~
FMC_FLAG
);

1371 
FMC_B™k5_6
->
SDRTR
 &(~
FMC_FLAG
);

1374 
	}
}

1393 
ITSètus
 
	$FMC_GëITSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
)

1395 
ITSètus
 
bô°©us
 = 
RESET
;

1396 
uöt32_t
 
tmp§
 = 0x0;

1397 
uöt32_t
 
tmp§2
 = 0x0;

1398 
uöt32_t
 
ô°©us
 = 0x0;

1399 
uöt32_t
 
ôíabÀ
 = 0x0;

1402 
	`as£π_∑øm
(
	`IS_FMC_IT_BANK
(
FMC_B™k
));

1403 
	`as£π_∑øm
(
	`IS_FMC_GET_IT
(
FMC_IT
));

1405 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1407 
tmp§
 = 
FMC_B™k2
->
SR2
;

1409 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1411 
tmp§
 = 
FMC_B™k3
->
SR3
;

1413 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1415 
tmp§
 = 
FMC_B™k4
->
SR4
;

1420 
tmp§
 = 
FMC_B™k5_6
->
SDRTR
;

1421 
tmp§2
 = 
FMC_B™k5_6
->
SDSR
;

1425 
ôíabÀ
 = 
tmp§
 & 
FMC_IT
;

1428 if((
FMC_B™k
 =
FMC_B™k1_SDRAM
Ë|| (FMC_B™k =
FMC_B™k2_SDRAM
))

1430 
ô°©us
 = 
tmp§2
 & 
FMC_SDSR_RE
;

1434 
ô°©us
 = 
tmp§
 & (
FMC_IT
 >> 3);

1437 i‡((
ô°©us
 !(
uöt32_t
)
RESET
Ë&& (
ôíabÀ
 != (uint32_t)RESET))

1439 
bô°©us
 = 
SET
;

1443 
bô°©us
 = 
RESET
;

1445  
bô°©us
;

1446 
	}
}

1465 
	$FMC_CÀ¨ITPídögBô
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
)

1468 
	`as£π_∑øm
(
	`IS_FMC_IT_BANK
(
FMC_B™k
));

1469 
	`as£π_∑øm
(
	`IS_FMC_IT
(
FMC_IT
));

1471 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1473 
FMC_B™k2
->
SR2
 &~(
FMC_IT
 >> 3);

1475 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1477 
FMC_B™k3
->
SR3
 &~(
FMC_IT
 >> 3);

1479 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1481 
FMC_B™k4
->
SR4
 &~(
FMC_IT
 >> 3);

1486 
FMC_B™k5_6
->
SDRTR
 |
FMC_SDRTR_CRE
;

1488 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmpi2c.c

79 
	~"°m32f4xx_fmpi2c.h
"

80 
	~"°m32f4xx_rcc.h
"

90 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
)|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

94 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0x00CFE0FFË

	)

95 
	#CR2_CLEAR_MASK
 ((
uöt32_t
)0x07FF7FFFË

	)

96 
	#TIMING_CLEAR_MASK
 ((
uöt32_t
)0xF0FFFFFFË

	)

97 
	#ERROR_IT_MASK
 ((
uöt32_t
)0x00003F00Ë

	)

98 
	#TC_IT_MASK
 ((
uöt32_t
)0x000000C0Ë

	)

145 
	$FMPI2C_DeInô
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
)

148 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

150 i‡(
FMPI2Cx
 =
FMPI2C1
)

153 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_FMPI2C1
, 
ENABLE
);

155 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_FMPI2C1
, 
DISABLE
);

157 
	}
}

167 
	$FMPI2C_Inô
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
FMPI2C_InôTy≥Def
* 
FMPI2C_InôSåu˘
)

169 
uöt32_t
 
tm¥eg
 = 0;

172 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

173 
	`as£π_∑øm
(
	`IS_FMPI2C_ANALOG_FILTER
(
FMPI2C_InôSåu˘
->
FMPI2C_A«logFûãr
));

174 
	`as£π_∑øm
(
	`IS_FMPI2C_DIGITAL_FILTER
(
FMPI2C_InôSåu˘
->
FMPI2C_DigôÆFûãr
));

175 
	`as£π_∑øm
(
	`IS_FMPI2C_MODE
(
FMPI2C_InôSåu˘
->
FMPI2C_Mode
));

176 
	`as£π_∑øm
(
	`IS_FMPI2C_OWN_ADDRESS1
(
FMPI2C_InôSåu˘
->
FMPI2C_OwnAddªss1
));

177 
	`as£π_∑øm
(
	`IS_FMPI2C_ACK
(
FMPI2C_InôSåu˘
->
FMPI2C_Ack
));

178 
	`as£π_∑øm
(
	`IS_FMPI2C_ACKNOWLEDGE_ADDRESS
(
FMPI2C_InôSåu˘
->
FMPI2C_AcknowÀdgedAddªss
));

181 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_PE
);

185 
tm¥eg
 = 
FMPI2Cx
->
CR1
;

187 
tm¥eg
 &
CR1_CLEAR_MASK
;

191 
tm¥eg
 |(
uöt32_t
)
FMPI2C_InôSåu˘
->
FMPI2C_A«logFûãr
 |(FMPI2C_InôSåu˘->
FMPI2C_DigôÆFûãr
 << 8);

194 
FMPI2Cx
->
CR1
 = 
tm¥eg
;

200 
FMPI2Cx
->
TIMINGR
 = 
FMPI2C_InôSåu˘
->
FMPI2C_Timög
 & 
TIMING_CLEAR_MASK
;

203 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PE
;

207 
tm¥eg
 = 0;

209 
FMPI2Cx
->
OAR1
 = (
uöt32_t
)
tm¥eg
;

211 
FMPI2Cx
->
OAR2
 = (
uöt32_t
)
tm¥eg
;

215 
tm¥eg
 = (
uöt32_t
)((uöt32_t)
FMPI2C_InôSåu˘
->
FMPI2C_AcknowÀdgedAddªss
 | \

216 (
uöt32_t
)
FMPI2C_InôSåu˘
->
FMPI2C_OwnAddªss1
);

218 
FMPI2Cx
->
OAR1
 = 
tm¥eg
;

220 
FMPI2Cx
->
OAR1
 |
FMPI2C_OAR1_OA1EN
;

225 
tm¥eg
 = 
FMPI2C_InôSåu˘
->
FMPI2C_Mode
;

227 
FMPI2Cx
->
CR1
 |
tm¥eg
;

231 
tm¥eg
 = 
FMPI2Cx
->
CR2
;

233 
tm¥eg
 &
CR2_CLEAR_MASK
;

236 
tm¥eg
 |
FMPI2C_InôSåu˘
->
FMPI2C_Ack
;

238 
FMPI2Cx
->
CR2
 = 
tm¥eg
;

239 
	}
}

246 
	$FMPI2C_Såu˘Inô
(
FMPI2C_InôTy≥Def
* 
FMPI2C_InôSåu˘
)

250 
FMPI2C_InôSåu˘
->
FMPI2C_Timög
 = 0;

252 
FMPI2C_InôSåu˘
->
FMPI2C_A«logFûãr
 = 
FMPI2C_A«logFûãr_E«bÀ
;

254 
FMPI2C_InôSåu˘
->
FMPI2C_DigôÆFûãr
 = 0;

256 
FMPI2C_InôSåu˘
->
FMPI2C_Mode
 = 
FMPI2C_Mode_FMPI2C
;

258 
FMPI2C_InôSåu˘
->
FMPI2C_OwnAddªss1
 = 0;

260 
FMPI2C_InôSåu˘
->
FMPI2C_Ack
 = 
FMPI2C_Ack_DißbÀ
;

262 
FMPI2C_InôSåu˘
->
FMPI2C_AcknowÀdgedAddªss
 = 
FMPI2C_AcknowÀdgedAddªss_7bô
;

263 
	}
}

272 
	$FMPI2C_Cmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

275 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

276 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

277 i‡(
NewSèã
 !
DISABLE
)

280 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PE
;

285 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_PE
);

287 
	}
}

295 
	$FMPI2C_So·w¨eRe£tCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
)

298 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

301 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_PE
);

305 *(
__IO
 
uöt32_t
 *)(uöt32_t)
FMPI2Cx
;

308 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PE
;

309 
	}
}

327 
	$FMPI2C_ITC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

330 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

331 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

332 
	`as£π_∑øm
(
	`IS_FMPI2C_CONFIG_IT
(
FMPI2C_IT
));

334 i‡(
NewSèã
 !
DISABLE
)

337 
FMPI2Cx
->
CR1
 |
FMPI2C_IT
;

342 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_IT
);

344 
	}
}

353 
	$FMPI2C_SåëchClockCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

356 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

357 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

359 i‡(
NewSèã
 !
DISABLE
)

362 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_NOSTRETCH
);

367 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_NOSTRETCH
;

369 
	}
}

378 
	$FMPI2C_DuÆAddªssCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

381 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

382 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

384 i‡(
NewSèã
 !
DISABLE
)

387 
FMPI2Cx
->
OAR2
 |
FMPI2C_OAR2_OA2EN
;

392 
FMPI2Cx
->
OAR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_OAR2_OA2EN
);

394 
	}
}

412 
	$FMPI2C_OwnAddªss2C⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Addªss
, 
uöt8_t
 
Mask
)

414 
uöt32_t
 
tm¥eg
 = 0;

417 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

418 
	`as£π_∑øm
(
	`IS_FMPI2C_OWN_ADDRESS2
(
Addªss
));

419 
	`as£π_∑øm
(
	`IS_FMPI2C_OWN_ADDRESS2_MASK
(
Mask
));

422 
tm¥eg
 = 
FMPI2Cx
->
OAR2
;

425 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)(
FMPI2C_OAR2_OA2
 | 
FMPI2C_OAR2_OA2MSK
));

428 
tm¥eg
 |(
uöt32_t
)(((uöt32_t)
Addªss
 & 
FMPI2C_OAR2_OA2
) | \

429 (((
uöt32_t
)
Mask
 << 8Ë& 
FMPI2C_OAR2_OA2MSK
)) ;

432 
FMPI2Cx
->
OAR2
 = 
tm¥eg
;

433 
	}
}

442 
	$FMPI2C_GíîÆCÆlCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

445 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

446 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

448 i‡(
NewSèã
 !
DISABLE
)

451 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_GCEN
;

456 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_GCEN
);

458 
	}
}

467 
	$FMPI2C_SœveByãC⁄åﬁCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

470 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

471 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

473 i‡(
NewSèã
 !
DISABLE
)

476 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_SBC
;

481 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_SBC
);

483 
	}
}

492 
	$FMPI2C_SœveAddªssC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Addªss
)

494 
uöt32_t
 
tm¥eg
 = 0;

497 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

498 
	`as£π_∑øm
(
	`IS_FMPI2C_SLAVE_ADDRESS
(
Addªss
));

501 
tm¥eg
 = 
FMPI2Cx
->
CR2
;

504 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_SADD
);

507 
tm¥eg
 |(
uöt32_t
)((uöt32_t)
Addªss
 & 
FMPI2C_CR2_SADD
);

510 
FMPI2Cx
->
CR2
 = 
tm¥eg
;

511 
	}
}

521 
	$FMPI2C_10BôAddªssögModeCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

524 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

525 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

527 i‡(
NewSèã
 !
DISABLE
)

530 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_ADD10
;

535 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_ADD10
);

537 
	}
}

586 
	$FMPI2C_AutoEndCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

589 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

590 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

592 i‡(
NewSèã
 !
DISABLE
)

595 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_AUTOEND
;

600 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_AUTOEND
);

602 
	}
}

611 
	$FMPI2C_RñﬂdCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

614 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

615 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

617 i‡(
NewSèã
 !
DISABLE
)

620 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_RELOAD
;

625 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_RELOAD
);

627 
	}
}

635 
	$FMPI2C_NumbîOfByãsC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt8_t
 
Numbî_Byãs
)

637 
uöt32_t
 
tm¥eg
 = 0;

640 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

643 
tm¥eg
 = 
FMPI2Cx
->
CR2
;

646 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_NBYTES
);

649 
tm¥eg
 |(
uöt32_t
)(((uöt32_t)
Numbî_Byãs
 << 16 ) & 
FMPI2C_CR2_NBYTES
);

652 
FMPI2Cx
->
CR2
 = 
tm¥eg
;

653 
	}
}

664 
	$FMPI2C_Ma°îReque°C⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
FMPI2C_Dúe˘i⁄
)

667 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

668 
	`as£π_∑øm
(
	`IS_FMPI2C_DIRECTION
(
FMPI2C_Dúe˘i⁄
));

671 i‡(
FMPI2C_Dúe˘i⁄
 =
FMPI2C_Dúe˘i⁄_Tønsmôãr
)

674 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_RD_WRN
);

679 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_RD_WRN
;

681 
	}
}

690 
	$FMPI2C_Gíî©eSTART
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

693 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

694 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

696 i‡(
NewSèã
 !
DISABLE
)

699 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_START
;

704 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_START
);

706 
	}
}

715 
	$FMPI2C_Gíî©eSTOP
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

718 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

719 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

721 i‡(
NewSèã
 !
DISABLE
)

724 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_STOP
;

729 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_STOP
);

731 
	}
}

742 
	$FMPI2C_10BôAddªssHódîCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

745 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

746 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

748 i‡(
NewSèã
 !
DISABLE
)

751 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_HEAD10R
;

756 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_HEAD10R
);

758 
	}
}

767 
	$FMPI2C_AcknowÀdgeC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

770 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

771 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

773 i‡(
NewSèã
 !
DISABLE
)

776 
FMPI2Cx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_NACK
);

781 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_NACK
;

783 
	}
}

790 
uöt8_t
 
	$FMPI2C_GëAddªssM©ched
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
)

793 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

796  (
uöt8_t
)(((
uöt32_t
)
FMPI2Cx
->
ISR
 & 
FMPI2C_ISR_ADDCODE
) >> 16) ;

797 
	}
}

804 
uöt16_t
 
	$FMPI2C_GëTøns„rDúe˘i⁄
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
)

806 
uöt32_t
 
tm¥eg
 = 0;

807 
uöt16_t
 
dúe˘i⁄
 = 0;

810 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

813 
tm¥eg
 = (
uöt32_t
)(
FMPI2Cx
->
ISR
 & 
FMPI2C_ISR_DIR
);

816 i‡(
tm¥eg
 == 0)

819 
dúe˘i⁄
 = 
FMPI2C_Dúe˘i⁄_Tønsmôãr
;

824 
dúe˘i⁄
 = 
FMPI2C_Dúe˘i⁄_Re˚ivî
;

826  
dúe˘i⁄
;

827 
	}
}

848 
	$FMPI2C_Tøns„rH™dlög
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Addªss
, 
uöt8_t
 
Numbî_Byãs
, 
uöt32_t
 
RñﬂdEndMode
, uöt32_à
SèπSt›Mode
)

850 
uöt32_t
 
tm¥eg
 = 0;

853 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

854 
	`as£π_∑øm
(
	`IS_FMPI2C_SLAVE_ADDRESS
(
Addªss
));

855 
	`as£π_∑øm
(
	`IS_RELOAD_END_MODE
(
RñﬂdEndMode
));

856 
	`as£π_∑øm
(
	`IS_START_STOP_MODE
(
SèπSt›Mode
));

859 
tm¥eg
 = 
FMPI2Cx
->
CR2
;

862 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)(
FMPI2C_CR2_SADD
 | 
FMPI2C_CR2_NBYTES
 | 
FMPI2C_CR2_RELOAD
 | 
FMPI2C_CR2_AUTOEND
 | 
FMPI2C_CR2_RD_WRN
 | 
FMPI2C_CR2_START
 | 
FMPI2C_CR2_STOP
));

865 
tm¥eg
 |(
uöt32_t
)(((uöt32_t)
Addªss
 & 
FMPI2C_CR2_SADD
Ë| (((uöt32_t)
Numbî_Byãs
 << 16 ) & 
FMPI2C_CR2_NBYTES
) | \

866 (
uöt32_t
)
RñﬂdEndMode
 | (uöt32_t)
SèπSt›Mode
);

869 
FMPI2Cx
->
CR2
 = 
tm¥eg
;

870 
	}
}

919 
	$FMPI2C_SMBusAÀπCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

922 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

923 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

925 i‡(
NewSèã
 !
DISABLE
)

928 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_ALERTEN
;

933 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_ALERTEN
);

935 
	}
}

944 
	$FMPI2C_ClockTimeoutCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

947 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

948 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

950 i‡(
NewSèã
 !
DISABLE
)

953 
FMPI2Cx
->
TIMEOUTR
 |
FMPI2C_TIMEOUTR_TIMOUTEN
;

958 
FMPI2Cx
->
TIMEOUTR
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_TIMEOUTR_TIMOUTEN
);

960 
	}
}

969 
	$FMPI2C_ExãndedClockTimeoutCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

972 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

973 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

975 i‡(
NewSèã
 !
DISABLE
)

978 
FMPI2Cx
->
TIMEOUTR
 |
FMPI2C_TIMEOUTR_TEXTEN
;

983 
FMPI2Cx
->
TIMEOUTR
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_TIMEOUTR_TEXTEN
);

985 
	}
}

995 
	$FMPI2C_IdÀClockTimeoutCmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

998 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

999 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1001 i‡(
NewSèã
 !
DISABLE
)

1004 
FMPI2Cx
->
TIMEOUTR
 |
FMPI2C_TIMEOUTR_TIDLE
;

1009 
FMPI2Cx
->
TIMEOUTR
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_TIMEOUTR_TIDLE
);

1011 
	}
}

1020 
	$FMPI2C_TimeoutAC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Timeout
)

1022 
uöt32_t
 
tm¥eg
 = 0;

1025 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1026 
	`as£π_∑øm
(
	`IS_FMPI2C_TIMEOUT
(
Timeout
));

1029 
tm¥eg
 = 
FMPI2Cx
->
TIMEOUTR
;

1032 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_TIMEOUTR_TIMEOUTA
);

1035 
tm¥eg
 |(
uöt32_t
)((uöt32_t)
Timeout
 & 
FMPI2C_TIMEOUTR_TIMEOUTA
) ;

1038 
FMPI2Cx
->
TIMEOUTR
 = 
tm¥eg
;

1039 
	}
}

1047 
	$FMPI2C_TimeoutBC⁄fig
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt16_t
 
Timeout
)

1049 
uöt32_t
 
tm¥eg
 = 0;

1052 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1053 
	`as£π_∑øm
(
	`IS_FMPI2C_TIMEOUT
(
Timeout
));

1056 
tm¥eg
 = 
FMPI2Cx
->
TIMEOUTR
;

1059 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_TIMEOUTR_TIMEOUTB
);

1062 
tm¥eg
 |(
uöt32_t
)(((uöt32_t)
Timeout
 << 16Ë& 
FMPI2C_TIMEOUTR_TIMEOUTB
) ;

1065 
FMPI2Cx
->
TIMEOUTR
 = 
tm¥eg
;

1066 
	}
}

1075 
	$FMPI2C_CÆcuœãPEC
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1078 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1079 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1081 i‡(
NewSèã
 !
DISABLE
)

1084 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PECEN
;

1089 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR1_PECEN
);

1091 
	}
}

1100 
	$FMPI2C_PECReque°Cmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1103 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1104 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1106 i‡(
NewSèã
 !
DISABLE
)

1109 
FMPI2Cx
->
CR1
 |
FMPI2C_CR2_PECBYTE
;

1114 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
FMPI2C_CR2_PECBYTE
);

1116 
	}
}

1123 
uöt8_t
 
	$FMPI2C_GëPEC
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
)

1126 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1129  (
uöt8_t
)((
uöt32_t
)
FMPI2Cx
->
PECR
 & 
FMPI2C_PECR_PEC
);

1130 
	}
}

1169 
uöt32_t
 
	$FMPI2C_RódRegi°î
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt8_t
 
FMPI2C_Regi°î
)

1171 
__IO
 
uöt32_t
 
tmp
 = 0;

1174 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1175 
	`as£π_∑øm
(
	`IS_FMPI2C_REGISTER
(
FMPI2C_Regi°î
));

1177 
tmp
 = (
uöt32_t
)
FMPI2Cx
;

1178 
tmp
 +
FMPI2C_Regi°î
;

1181  (*(
__IO
 
uöt32_t
 *Ë
tmp
);

1182 
	}
}

1212 
	$FMPI2C_SídD©a
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt8_t
 
D©a
)

1215 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1218 
FMPI2Cx
->
TXDR
 = (
uöt8_t
)
D©a
;

1219 
	}
}

1226 
uöt8_t
 
	$FMPI2C_Re˚iveD©a
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
)

1229 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1232  (
uöt8_t
)
FMPI2Cx
->
RXDR
;

1233 
	}
}

1269 
	$FMPI2C_DMACmd
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1272 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1273 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1274 
	`as£π_∑øm
(
	`IS_FMPI2C_DMA_REQ
(
FMPI2C_DMAReq
));

1276 i‡(
NewSèã
 !
DISABLE
)

1279 
FMPI2Cx
->
CR1
 |
FMPI2C_DMAReq
;

1284 
FMPI2Cx
->
CR1
 &(
uöt32_t
)~
FMPI2C_DMAReq
;

1286 
	}
}

1389 
FœgSètus
 
	$FMPI2C_GëFœgSètus
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_FLAG
)

1391 
uöt32_t
 
tm¥eg
 = 0;

1392 
FœgSètus
 
bô°©us
 = 
RESET
;

1395 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1396 
	`as£π_∑øm
(
	`IS_FMPI2C_GET_FLAG
(
FMPI2C_FLAG
));

1399 
tm¥eg
 = 
FMPI2Cx
->
ISR
;

1402 
tm¥eg
 &
FMPI2C_FLAG
;

1404 if(
tm¥eg
 != 0)

1407 
bô°©us
 = 
SET
;

1412 
bô°©us
 = 
RESET
;

1414  
bô°©us
;

1415 
	}
}

1433 
	$FMPI2C_CÀ¨Fœg
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_FLAG
)

1436 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1437 
	`as£π_∑øm
(
	`IS_FMPI2C_CLEAR_FLAG
(
FMPI2C_FLAG
));

1440 
FMPI2Cx
->
ICR
 = 
FMPI2C_FLAG
;

1441 
	}
}

1463 
ITSètus
 
	$FMPI2C_GëITSètus
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_IT
)

1465 
uöt32_t
 
tm¥eg
 = 0;

1466 
ITSètus
 
bô°©us
 = 
RESET
;

1467 
uöt32_t
 
íabÀ°©us
 = 0;

1470 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1471 
	`as£π_∑øm
(
	`IS_FMPI2C_GET_IT
(
FMPI2C_IT
));

1475 if((
uöt32_t
)(
FMPI2C_IT
 & 
ERROR_IT_MASK
))

1477 
íabÀ°©us
 = (
uöt32_t
)((
FMPI2C_CR1_ERRIE
Ë& (
FMPI2Cx
->
CR1
));

1480 if((
uöt32_t
)(
FMPI2C_IT
 & 
TC_IT_MASK
))

1482 
íabÀ°©us
 = (
uöt32_t
)((
FMPI2C_CR1_TCIE
Ë& (
FMPI2Cx
->
CR1
));

1486 
íabÀ°©us
 = (
uöt32_t
)((
FMPI2C_IT
Ë& (
FMPI2Cx
->
CR1
));

1490 
tm¥eg
 = 
FMPI2Cx
->
ISR
;

1493 
tm¥eg
 &
FMPI2C_IT
;

1496 if((
tm¥eg
 !
RESET
Ë&& 
íabÀ°©us
)

1499 
bô°©us
 = 
SET
;

1504 
bô°©us
 = 
RESET
;

1508  
bô°©us
;

1509 
	}
}

1527 
	$FMPI2C_CÀ¨ITPídögBô
(
FMPI2C_Ty≥Def
* 
FMPI2Cx
, 
uöt32_t
 
FMPI2C_IT
)

1530 
	`as£π_∑øm
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1531 
	`as£π_∑øm
(
	`IS_FMPI2C_CLEAR_IT
(
FMPI2C_IT
));

1534 
FMPI2Cx
->
ICR
 = 
FMPI2C_IT
;

1535 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c

35 
	~"°m32f4xx_fsmc.h
"

36 
	~"°m32f4xx_rcc.h
"

48 c⁄° 
FSMC_NORSRAMTimögInôTy≥Def
 
	gFSMC_DeÁu…TimögSåu˘
 = {0x0F,

54 
FSMC_Ac˚ssMode_A


60 
	#BCR_MBKEN_SET
 ((
uöt32_t
)0x00000001)

	)

61 
	#BCR_MBKEN_RESET
 ((
uöt32_t
)0x000FFFFE)

	)

62 
	#BCR_FACCEN_SET
 ((
uöt32_t
)0x00000040)

	)

65 
	#PCR_PBKEN_SET
 ((
uöt32_t
)0x00000004)

	)

66 
	#PCR_PBKEN_RESET
 ((
uöt32_t
)0x000FFFFB)

	)

67 
	#PCR_ECCEN_SET
 ((
uöt32_t
)0x00000040)

	)

68 
	#PCR_ECCEN_RESET
 ((
uöt32_t
)0x000FFFBF)

	)

69 
	#PCR_MEMORYTYPE_NAND
 ((
uöt32_t
)0x00000008)

	)

129 
	$FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
)

132 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

135 if(
FSMC_B™k
 =
FSMC_B™k1_NORSRAM1
)

137 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030DB;

142 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030D2;

144 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
 + 1] = 0x0FFFFFFF;

145 
FSMC_B™k1E
->
BWTR
[
FSMC_B™k
] = 0x0FFFFFFF;

146 
	}
}

156 
	$FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

158 
uöt32_t
 
tmpb¸
 = 0, 
tmpbå
 = 0, 
tmpbwr
 = 0;

161 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
));

162 
	`as£π_∑øm
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
));

163 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
));

164 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

165 
	`as£π_∑øm
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
));

166 
	`as£π_∑øm
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
));

167 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
));

168 
	`as£π_∑øm
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
));

169 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
));

170 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
));

171 
	`as£π_∑øm
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
));

172 
	`as£π_∑øm
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
));

173 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
));

174 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

175 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

176 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

177 
	`as£π_∑øm
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
));

178 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

179 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

180 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

183 
tmpb¸
 = 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
];

187 
tmpb¸
 &((
uöt32_t
)~(
FSMC_BCR1_MBKEN
 | 
FSMC_BCR1_MUXEN
 | 
FSMC_BCR1_MTYP
 | \

188 
FSMC_BCR1_MWID
 | 
FSMC_BCR1_FACCEN
 | 
FSMC_BCR1_BURSTEN
 | \

189 
FSMC_BCR1_WAITPOL
 | 
FSMC_BCR1_WRAPMOD
 | 
FSMC_BCR1_WAITCFG
 | \

190 
FSMC_BCR1_WREN
 | 
FSMC_BCR1_WAITEN
 | 
FSMC_BCR1_EXTMOD
 | \

191 
FSMC_BCR1_ASYNCWAIT
 | 
FSMC_BCR1_CBURSTRW
));

194 
tmpb¸
 |(
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 |

195 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 |

196 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

197 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 |

198 
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
 |

199 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 |

200 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 |

201 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 |

202 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 |

203 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 |

204 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 |

205 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
;

207 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] = 
tmpb¸
;

209 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 =
FSMC_Mem‹yTy≥_NOR
)

211 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] |(
uöt32_t
)
BCR_FACCEN_SET
;

215 
tmpbå
 = 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
+1];

218 
tmpbå
 &((
uöt32_t
)~(
FSMC_BTR1_ADDSET
 | 
FSMC_BTR1_ADDHLD
 | 
FSMC_BTR1_DATAST
 | \

219 
FSMC_BTR1_BUSTURN
 | 
FSMC_BTR1_CLKDIV
 | 
FSMC_BTR1_DATLAT
 | \

220 
FSMC_BTR1_ACCMOD
));

223 
tmpbå
 |(
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

224 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4) |

225 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

226 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 << 16) |

227 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

228 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

229 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

231 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
+1] = 
tmpbå
;

234 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 =
FSMC_ExãndedMode_E«bÀ
)

236 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

237 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

238 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

239 
	`as£π_∑øm
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
));

240 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

243 
tmpbwr
 = 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
];

246 
tmpbwr
 &((
uöt32_t
)~(
FSMC_BWTR1_ADDSET
 | 
FSMC_BWTR1_ADDHLD
 | 
FSMC_BWTR1_DATAST
 | \

247 
FSMC_BWTR1_BUSTURN
 | 
FSMC_BWTR1_ACCMOD
));

249 
tmpbwr
 |(
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

250 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4 )|

251 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

252 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 << 16) |

253 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

255 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] = 
tmpbwr
;

259 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] = 0x0FFFFFFF;

261 
	}
}

269 
	$FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

272 
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k1_NORSRAM1
;

273 
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 = 
FSMC_D©aAddªssMux_E«bÀ
;

274 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 = 
FSMC_Mem‹yTy≥_SRAM
;

275 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

276 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 = 
FSMC_Bur°Ac˚ssMode_DißbÀ
;

277 
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
 = 
FSMC_Asynchr⁄ousWaô_DißbÀ
;

278 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 = 
FSMC_WaôSig«lPﬁ¨ôy_Low
;

279 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 = 
FSMC_WøpMode_DißbÀ
;

280 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 = 
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
;

281 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 = 
FSMC_WrôeO≥øti⁄_E«bÀ
;

282 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 = 
FSMC_WaôSig«l_E«bÀ
;

283 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 = 
FSMC_ExãndedMode_DißbÀ
;

284 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
 = 
FSMC_WrôeBur°_DißbÀ
;

285 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
 = (
FSMC_NORSRAMTimögInôTy≥Def
*)((
uöt32_t
)&
FSMC_DeÁu…TimögSåu˘
);

286 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
 = (
FSMC_NORSRAMTimögInôTy≥Def
*)((
uöt32_t
)&
FSMC_DeÁu…TimögSåu˘
);

287 
	}
}

300 
	$FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

302 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

303 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

305 i‡(
NewSèã
 !
DISABLE
)

308 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] |
BCR_MBKEN_SET
;

313 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] &
BCR_MBKEN_RESET
;

315 
	}
}

373 
	$FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
)

376 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

378 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

381 
FSMC_B™k2
->
PCR2
 = 0x00000018;

382 
FSMC_B™k2
->
SR2
 = 0x00000040;

383 
FSMC_B™k2
->
PMEM2
 = 0xFCFCFCFC;

384 
FSMC_B™k2
->
PATT2
 = 0xFCFCFCFC;

390 
FSMC_B™k3
->
PCR3
 = 0x00000018;

391 
FSMC_B™k3
->
SR3
 = 0x00000040;

392 
FSMC_B™k3
->
PMEM3
 = 0xFCFCFCFC;

393 
FSMC_B™k3
->
PATT3
 = 0xFCFCFCFC;

395 
	}
}

404 
	$FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

406 
uöt32_t
 
tmµ¸
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

409 
	`as£π_∑øm
–
	`IS_FSMC_NAND_BANK
(
FSMC_NANDInôSåu˘
->
FSMC_B™k
));

410 
	`as£π_∑øm
–
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
));

411 
	`as£π_∑øm
–
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

412 
	`as£π_∑øm
–
	`IS_FSMC_ECC_STATE
(
FSMC_NANDInôSåu˘
->
FSMC_ECC
));

413 
	`as£π_∑øm
–
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
));

414 
	`as£π_∑øm
–
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
));

415 
	`as£π_∑øm
–
	`IS_FSMC_TAR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
));

416 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

417 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

418 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

419 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

420 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

421 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

422 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

423 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

425 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

428 
tmµ¸
 = 
FSMC_B™k2
->
PCR2
;

433 
tmµ¸
 = 
FSMC_B™k3
->
PCR3
;

437 
tmµ¸
 &((
uöt32_t
)~(
FSMC_PCR2_PWAITEN
 | 
FSMC_PCR2_PBKEN
 | 
FSMC_PCR2_PTYP
 | \

438 
FSMC_PCR2_PWID
 | 
FSMC_PCR2_ECCEN
 | 
FSMC_PCR2_TCLR
 | \

439 
FSMC_PCR2_TAR
 | 
FSMC_PCR2_ECCPS
));

442 
tmµ¸
 |(
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 |

443 
PCR_MEMORYTYPE_NAND
 |

444 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

445 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 |

446 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 |

447 (
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9 )|

448 (
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

450 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

453 
tmµmem
 = 
FSMC_B™k2
->
PMEM2
;

458 
tmµmem
 = 
FSMC_B™k3
->
PMEM3
;

462 
tmµmem
 &((
uöt32_t
)~(
FSMC_PMEM2_MEMSET2
 | 
FSMC_PMEM2_MEMWAIT2
 | 
FSMC_PMEM2_MEMHOLD2
 | \

463 
FSMC_PMEM2_MEMHIZ2
));

466 
tmµmem
 |(
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

467 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

468 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

469 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

471 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

474 
tmµ©t
 = 
FSMC_B™k2
->
PATT2
;

479 
tmµ©t
 = 
FSMC_B™k2
->
PATT2
;

483 
tmµ©t
 &((
uöt32_t
)~(
FSMC_PATT2_ATTSET2
 | 
FSMC_PATT2_ATTWAIT2
 | 
FSMC_PATT2_ATTHOLD2
 | \

484 
FSMC_PATT2_ATTHIZ2
));

487 
tmµ©t
 |(
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

488 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

489 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

490 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

492 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

495 
FSMC_B™k2
->
PCR2
 = 
tmµ¸
;

496 
FSMC_B™k2
->
PMEM2
 = 
tmµmem
;

497 
FSMC_B™k2
->
PATT2
 = 
tmµ©t
;

502 
FSMC_B™k3
->
PCR3
 = 
tmµ¸
;

503 
FSMC_B™k3
->
PMEM3
 = 
tmµmem
;

504 
FSMC_B™k3
->
PATT3
 = 
tmµ©t
;

506 
	}
}

515 
	$FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

518 
FSMC_NANDInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k2_NAND
;

519 
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

520 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

521 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 = 
FSMC_ECC_DißbÀ
;

522 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Byãs
;

523 
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

524 
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

525 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

526 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

527 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

528 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

529 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

530 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

531 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

532 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

533 
	}
}

544 
	$FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

546 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

547 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

549 i‡(
NewSèã
 !
DISABLE
)

552 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

554 
FSMC_B™k2
->
PCR2
 |
PCR_PBKEN_SET
;

558 
FSMC_B™k3
->
PCR3
 |
PCR_PBKEN_SET
;

564 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

566 
FSMC_B™k2
->
PCR2
 &
PCR_PBKEN_RESET
;

570 
FSMC_B™k3
->
PCR3
 &
PCR_PBKEN_RESET
;

573 
	}
}

584 
	$FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

586 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

587 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

589 i‡(
NewSèã
 !
DISABLE
)

592 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

594 
FSMC_B™k2
->
PCR2
 |
PCR_ECCEN_SET
;

598 
FSMC_B™k3
->
PCR3
 |
PCR_ECCEN_SET
;

604 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

606 
FSMC_B™k2
->
PCR2
 &
PCR_ECCEN_RESET
;

610 
FSMC_B™k3
->
PCR3
 &
PCR_ECCEN_RESET
;

613 
	}
}

623 
uöt32_t
 
	$FSMC_GëECC
(
uöt32_t
 
FSMC_B™k
)

625 
uöt32_t
 
eccvÆ
 = 0x00000000;

627 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

630 
eccvÆ
 = 
FSMC_B™k2
->
ECCR2
;

635 
eccvÆ
 = 
FSMC_B™k3
->
ECCR3
;

638 (
eccvÆ
);

639 
	}
}

687 
	$FSMC_PCCARDDeInô
()

690 
FSMC_B™k4
->
PCR4
 = 0x00000018;

691 
FSMC_B™k4
->
SR4
 = 0x00000000;

692 
FSMC_B™k4
->
PMEM4
 = 0xFCFCFCFC;

693 
FSMC_B™k4
->
PATT4
 = 0xFCFCFCFC;

694 
FSMC_B™k4
->
PIO4
 = 0xFCFCFCFC;

695 
	}
}

704 
	$FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

706 
uöt32_t
 
tmµ¸4
 = 0, 
tmµmem4
 = 0, 
tmµ©t4
 = 0, 
tmµio4
 = 0;

709 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
));

710 
	`as£π_∑øm
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
));

711 
	`as£π_∑øm
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
));

713 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

714 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

715 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

716 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

718 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

719 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

720 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

721 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

722 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
));

723 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

724 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

725 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

728 
tmµ¸4
 = 
FSMC_B™k4
->
PCR4
;

731 
tmµ¸4
 &((
uöt32_t
)~(
FSMC_PCR4_TAR
 | 
FSMC_PCR4_TCLR
 | 
FSMC_PCR4_PWAITEN
 | \

732 
FSMC_PCR4_PWID
));

735 
tmµ¸4
 |(
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 |

736 
FSMC_Mem‹yD©aWidth_16b
 |

737 (
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9) |

738 (
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

740 
FSMC_B™k4
->
PCR4
 = 
tmµ¸4
;

743 
tmµmem4
 = 
FSMC_B™k4
->
PMEM4
;

746 
tmµmem4
 &((
uöt32_t
)~(
FSMC_PMEM4_MEMSET4
 | 
FSMC_PMEM4_MEMWAIT4
 | 
FSMC_PMEM4_MEMHOLD4
 | \

747 
FSMC_PMEM4_MEMHIZ4
));

750 
tmµmem4
 |(
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

751 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

752 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

753 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

755 
FSMC_B™k4
->
PMEM4
 = 
tmµmem4
;

758 
tmµ©t4
 = 
FSMC_B™k4
->
PATT4
;

761 
tmµ©t4
 &((
uöt32_t
)~(
FSMC_PATT4_ATTSET4
 | 
FSMC_PATT4_ATTWAIT4
 | 
FSMC_PATT4_ATTHOLD4
 | \

762 
FSMC_PATT4_ATTHIZ4
));

765 
tmµ©t4
 |(
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

766 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

767 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

768 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

770 
FSMC_B™k4
->
PATT4
 = 
tmµ©t4
;

773 
tmµio4
 = 
FSMC_B™k4
->
PIO4
;

776 
tmµio4
 &((
uöt32_t
)~(
FSMC_PIO4_IOSET4
 | 
FSMC_PIO4_IOWAIT4
 | 
FSMC_PIO4_IOHOLD4
 | \

777 
FSMC_PIO4_IOHIZ4
));

780 
tmµio4
 |(
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

781 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

782 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

783 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

785 
FSMC_B™k4
->
PIO4
 = 
tmµio4
;

786 
	}
}

794 
	$FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

797 
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

798 
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

799 
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

800 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

801 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

802 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

803 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

804 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

805 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

806 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

807 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

808 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

809 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

810 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

811 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

812 
	}
}

820 
	$FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

822 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

824 i‡(
NewSèã
 !
DISABLE
)

827 
FSMC_B™k4
->
PCR4
 |
PCR_PBKEN_SET
;

832 
FSMC_B™k4
->
PCR4
 &
PCR_PBKEN_RESET
;

834 
	}
}

867 
	$FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

869 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

870 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

871 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

873 i‡(
NewSèã
 !
DISABLE
)

876 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

878 
FSMC_B™k2
->
SR2
 |
FSMC_IT
;

881 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

883 
FSMC_B™k3
->
SR3
 |
FSMC_IT
;

888 
FSMC_B™k4
->
SR4
 |
FSMC_IT
;

894 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

897 
FSMC_B™k2
->
SR2
 &(
uöt32_t
)~
FSMC_IT
;

900 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

902 
FSMC_B™k3
->
SR3
 &(
uöt32_t
)~
FSMC_IT
;

907 
FSMC_B™k4
->
SR4
 &(
uöt32_t
)~
FSMC_IT
;

910 
	}
}

927 
FœgSètus
 
	$FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

929 
FœgSètus
 
bô°©us
 = 
RESET
;

930 
uöt32_t
 
tmp§
 = 0x00000000;

933 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

934 
	`as£π_∑øm
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

936 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

938 
tmp§
 = 
FSMC_B™k2
->
SR2
;

940 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

942 
tmp§
 = 
FSMC_B™k3
->
SR3
;

947 
tmp§
 = 
FSMC_B™k4
->
SR4
;

951 i‡((
tmp§
 & 
FSMC_FLAG
Ë!(
uöt16_t
)
RESET
 )

953 
bô°©us
 = 
SET
;

957 
bô°©us
 = 
RESET
;

960  
bô°©us
;

961 
	}
}

977 
	$FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

980 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

981 
	`as£π_∑øm
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

983 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

985 
FSMC_B™k2
->
SR2
 &~
FSMC_FLAG
;

987 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

989 
FSMC_B™k3
->
SR3
 &~
FSMC_FLAG
;

994 
FSMC_B™k4
->
SR4
 &~
FSMC_FLAG
;

996 
	}
}

1012 
ITSètus
 
	$FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

1014 
ITSètus
 
bô°©us
 = 
RESET
;

1015 
uöt32_t
 
tmp§
 = 0x0, 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

1018 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

1019 
	`as£π_∑øm
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

1021 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

1023 
tmp§
 = 
FSMC_B™k2
->
SR2
;

1025 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

1027 
tmp§
 = 
FSMC_B™k3
->
SR3
;

1032 
tmp§
 = 
FSMC_B™k4
->
SR4
;

1035 
ô°©us
 = 
tmp§
 & 
FSMC_IT
;

1037 
ôíabÀ
 = 
tmp§
 & (
FSMC_IT
 >> 3);

1038 i‡((
ô°©us
 !(
uöt32_t
)
RESET
Ë&& (
ôíabÀ
 != (uint32_t)RESET))

1040 
bô°©us
 = 
SET
;

1044 
bô°©us
 = 
RESET
;

1046  
bô°©us
;

1047 
	}
}

1063 
	$FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

1066 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

1067 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

1069 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

1071 
FSMC_B™k2
->
SR2
 &~(
FSMC_IT
 >> 3);

1073 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

1075 
FSMC_B™k3
->
SR3
 &~(
FSMC_IT
 >> 3);

1080 
FSMC_B™k4
->
SR4
 &~(
FSMC_IT
 >> 3);

1082 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c

84 
	~"°m32f4xx_gpio.h
"

85 
	~"°m32f4xx_rcc.h
"

127 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

130 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i‡(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
DISABLE
);

137 i‡(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
DISABLE
);

142 i‡(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
DISABLE
);

147 i‡(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
DISABLE
);

152 i‡(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
DISABLE
);

157 i‡(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
DISABLE
);

162 i‡(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
DISABLE
);

167 i‡(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
DISABLE
);

173 i‡(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
DISABLE
);

178 i‡(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOJ
, 
DISABLE
);

185 i‡(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

204 
uöt32_t
 
pöpos
 = 0x00, 
pos
 = 0x00 , 
cuºíçö
 = 0x00;

207 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

209 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

210 
	`as£π_∑øm
(
	`IS_GPIO_PUPD
(
GPIO_InôSåu˘
->
GPIO_PuPd
));

214 
pöpos
 = 0x00;Öinpos < 0x10;Öinpos++)

216 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

218 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

220 i‡(
cuºíçö
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
pöpos
 * 2));

223 
GPIOx
->
MODER
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
Ë<< (
pöpos
 * 2));

225 i‡((
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_OUT
Ë|| (GPIO_InôSåu˘->GPIO_Modê=
GPIO_Mode_AF
))

228 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pöpos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
uöt32_t
)(
GPIO_InôSåu˘
->
GPIO_S≥ed
Ë<< (
pöpos
 * 2));

235 
	`as£π_∑øm
(
	`IS_GPIO_OTYPE
(
GPIO_InôSåu˘
->
GPIO_OTy≥
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
Ë<< ((
uöt16_t
)
pöpos
)) ;

239 
GPIOx
->
OTYPER
 |(
uöt16_t
)(((uöt16_t)
GPIO_InôSåu˘
->
GPIO_OTy≥
Ë<< ((uöt16_t)
pöpos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
uöt16_t
)
pöpos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_PuPd
Ë<< (
pöpos
 * 2));

247 
	}
}

254 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

257 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

258 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

260 
GPIO_InôSåu˘
->
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

261 
GPIO_InôSåu˘
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

279 
__IO
 
uöt32_t
 
tmp
 = 0x00010000;

282 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

285 
tmp
 |
GPIO_Pö
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

325 
uöt8_t
 
bô°©us
 = 0x00;

328 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

331 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

333 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

337 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

339  
bô°©us
;

340 
	}
}

349 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

352 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
uöt16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

368 
uöt8_t
 
bô°©us
 = 0x00;

371 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

374 i‡(((
GPIOx
->
ODR
Ë& 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

376 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

380 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

382  
bô°©us
;

383 
	}
}

392 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

395 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
uöt16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

415 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

418 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

419 
	}
}

433 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

436 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

439 
GPIOx
->
BSRRH
 = 
GPIO_Pö
;

440 
	}
}

455 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

458 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

460 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

462 i‡(
BôVÆ
 !
Bô_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

468 
GPIOx
->
BSRRH
 = 
GPIO_Pö
 ;

470 
	}
}

480 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

483 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
P‹tVÆ
;

486 
	}
}

496 
	$GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

499 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_Pö
;

502 
	}
}

579 
	$GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
)

581 
uöt32_t
 
ãmp
 = 0x00;

582 
uöt32_t
 
ãmp_2
 = 0x00;

585 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

587 
	`as£π_∑øm
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
ãmp
 = ((
uöt32_t
)(
GPIO_AF
Ë<< ((uöt32_t)((uöt32_t)
GPIO_PöSour˚
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] &~((
uöt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
ãmp_2
 = 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] | 
ãmp
;

592 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] = 
ãmp_2
;

593 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c

123 
	~"°m32f4xx_hash.h
"

124 
	~"°m32f4xx_rcc.h
"

171 
	$HASH_DeInô
()

174 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

194 
	`as£π_∑øm
(
	`IS_HASH_ALGOSELECTION
(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
));

195 
	`as£π_∑øm
(
	`IS_HASH_DATATYPE
(
HASH_InôSåu˘
->
HASH_D©aTy≥
));

196 
	`as£π_∑øm
(
	`IS_HASH_ALGOMODE
(
HASH_InôSåu˘
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 | \

201 
HASH_InôSåu˘
->
HASH_D©aTy≥
 | \

202 
HASH_InôSåu˘
->
HASH_AlgoMode
);

205 if(
HASH_InôSåu˘
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as£π_∑øm
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

228 
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

231 
HASH_InôSåu˘
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InôSåu˘
->
HASH_D©aTy≥
 = 
HASH_D©aTy≥_32b
;

237 
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

238 
	}
}

249 
	$HASH_Re£t
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
)

294 
	`as£π_∑øm
(
	`IS_HASH_VALIDBITSNUMBER
(
VÆidNumbî
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VÆidNumbî
;

299 
	}
}

306 
	$HASH_D©aIn
(
uöt32_t
 
D©a
)

309 
HASH
->
DIN
 = 
D©a
;

310 
	}
}

317 
uöt8_t
 
	$HASH_GëInFIFOW‹dsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
)

338 
HASH_MesßgeDige°
->
D©a
[0] = 
HASH
->
HR
[0];

339 
HASH_MesßgeDige°
->
D©a
[1] = 
HASH
->
HR
[1];

340 
HASH_MesßgeDige°
->
D©a
[2] = 
HASH
->
HR
[2];

341 
HASH_MesßgeDige°
->
D©a
[3] = 
HASH
->
HR
[3];

342 
HASH_MesßgeDige°
->
D©a
[4] = 
HASH
->
HR
[4];

343 
HASH_MesßgeDige°
->
D©a
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesßgeDige°
->
D©a
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesßgeDige°
->
D©a
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SèπDige°
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
)

398 
uöt8_t
 
i
 = 0;

401 
HASH_C⁄ãxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_C⁄ãxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_C⁄ãxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_C⁄ãxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
)

420 
uöt8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_C⁄ãxtRe°‹e
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSèπDige°
(
Fun˘i⁄ÆSèã
 
NewSèã
)

468 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

470 i‡(
NewSèã
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

492 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

494 i‡(
NewSèã
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITC⁄fig
(
uöt32_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

584 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

587 i‡(
NewSèã
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
uöt32_t
)(~
HASH_IT
);

597 
	}
}

610 
FœgSètus
 
	$HASH_GëFœgSètus
(
uöt32_t
 
HASH_FLAG
)

612 
FœgSètus
 
bô°©us
 = 
RESET
;

613 
uöt32_t
 
ãm¥eg
 = 0;

616 
	`as£π_∑øm
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i‡((
HASH_FLAG
 & 
HASH_FLAG_DINNE
Ë!(
uöt32_t
)
RESET
 )

621 
ãm¥eg
 = 
HASH
->
CR
;

625 
ãm¥eg
 = 
HASH
->
SR
;

629 i‡((
ãm¥eg
 & 
HASH_FLAG
Ë!(
uöt32_t
)
RESET
)

632 
bô°©us
 = 
SET
;

637 
bô°©us
 = 
RESET
;

641  
bô°©us
;

642 
	}
}

651 
	$HASH_CÀ¨Fœg
(
uöt32_t
 
HASH_FLAG
)

654 
	`as£π_∑øm
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
uöt32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITSètus
 
	$HASH_GëITSètus
(
uöt32_t
 
HASH_IT
)

669 
ITSètus
 
bô°©us
 = 
RESET
;

670 
uöt32_t
 
tm¥eg
 = 0;

673 
	`as£π_∑øm
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tm¥eg
 = 
HASH
->
SR
;

679 i‡(((
HASH
->
IMR
 & 
tm¥eg
Ë& 
HASH_IT
Ë!
RESET
)

682 
bô°©us
 = 
SET
;

687 
bô°©us
 = 
RESET
;

690  
bô°©us
;

691 
	}
}

701 
	$HASH_CÀ¨ITPídögBô
(
uöt32_t
 
HASH_IT
)

704 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
uöt32_t
)(~
HASH_IT
);

708 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c

47 
	~"°m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16])

95 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

107 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

110 
	`HASH_DeInô
();

113 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

114 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

116 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

119 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

122 
i
=0; i<
IÀn
; i+=4)

124 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

125 
öpuèddr
+=4;

129 
	`HASH_SèπDige°
();

134 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

135 
cou¡î
++;

136 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

138 i‡(
busy°©us
 !
RESET
)

140 
°©us
 = 
ERROR
;

145 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

146 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

147 
ouçuèddr
+=4;

148 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

149 
ouçuèddr
+=4;

150 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

151 
ouçuèddr
+=4;

152 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

154  
°©us
;

155 
	}
}

168 
Eº‹Sètus
 
	$HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

169 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[16])

171 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

172 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

173 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

174 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

175 
uöt32_t
 
i
 = 0;

176 
__IO
 
uöt32_t
 
cou¡î
 = 0;

177 
uöt32_t
 
busy°©us
 = 0;

178 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

179 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

180 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

181 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

184 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

187 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

190 
	`HASH_DeInô
();

193 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

194 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

196 if(
KeyÀn
 > 64)

199 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

204 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

206 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

209 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

212 
i
=0; i<
KeyÀn
; i+=4)

214 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SèπDige°
();

224 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

225 
cou¡î
++;

226 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

228 i‡(
busy°©us
 !
RESET
)

230 
°©us
 = 
ERROR
;

235 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

238 
i
=0; i<
IÀn
; i+=4)

240 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

241 
öpuèddr
+=4;

245 
	`HASH_SèπDige°
();

248 
cou¡î
 =0;

251 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

252 
cou¡î
++;

253 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

255 i‡(
busy°©us
 !
RESET
)

257 
°©us
 = 
ERROR
;

262 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

265 
keyaddr
 = (
uöt32_t
)
Key
;

266 
i
=0; i<
KeyÀn
; i+=4)

268 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SèπDige°
();

276 
cou¡î
 =0;

279 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

280 
cou¡î
++;

281 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

283 i‡(
busy°©us
 !
RESET
)

285 
°©us
 = 
ERROR
;

290 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

291 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

292 
ouçuèddr
+=4;

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

301  
°©us
;

302 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c

47 
	~"°m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20])

95 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

106 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

109 
	`HASH_DeInô
();

112 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

113 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

115 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

118 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

121 
i
=0; i<
IÀn
; i+=4)

123 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

124 
öpuèddr
+=4;

128 
	`HASH_SèπDige°
();

133 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

134 
cou¡î
++;

135 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

137 i‡(
busy°©us
 !
RESET
)

139 
°©us
 = 
ERROR
;

144 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

145 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

146 
ouçuèddr
+=4;

147 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

148 
ouçuèddr
+=4;

149 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

150 
ouçuèddr
+=4;

151 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

152 
ouçuèddr
+=4;

153 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

155  
°©us
;

156 
	}
}

169 
Eº‹Sètus
 
	$HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

170 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[20])

172 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

173 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

174 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

175 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

176 
uöt32_t
 
i
 = 0;

177 
__IO
 
uöt32_t
 
cou¡î
 = 0;

178 
uöt32_t
 
busy°©us
 = 0;

179 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

180 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

181 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

182 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

185 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

188 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

191 
	`HASH_DeInô
();

194 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

195 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

197 if(
KeyÀn
 > 64)

200 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

205 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

207 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

210 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

213 
i
=0; i<
KeyÀn
; i+=4)

215 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SèπDige°
();

225 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

226 
cou¡î
++;

227 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

229 i‡(
busy°©us
 !
RESET
)

231 
°©us
 = 
ERROR
;

236 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

239 
i
=0; i<
IÀn
; i+=4)

241 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

242 
öpuèddr
+=4;

246 
	`HASH_SèπDige°
();

250 
cou¡î
 =0;

253 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

254 
cou¡î
++;

255 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

257 i‡(
busy°©us
 !
RESET
)

259 
°©us
 = 
ERROR
;

264 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

267 
keyaddr
 = (
uöt32_t
)
Key
;

268 
i
=0; i<
KeyÀn
; i+=4)

270 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SèπDige°
();

278 
cou¡î
 =0;

281 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

282 
cou¡î
++;

283 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

285 i‡(
busy°©us
 !
RESET
)

287 
°©us
 = 
ERROR
;

292 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

298 
ouçuèddr
+=4;

299 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

300 
ouçuèddr
+=4;

301 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

305  
°©us
;

306 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c

92 
	~"°m32f4xx_i2c.h
"

93 
	~"°m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0xFBF5Ë

	)

108 
	#FLAG_MASK
 ((
uöt32_t
)0x00FFFFFFË

	)

109 
	#ITEN_MASK
 ((
uöt32_t
)0x07000000Ë

	)

137 
	$I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
)

140 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i‡(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
DISABLE
);

149 i‡(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
DISABLE
);

158 i‡(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

182 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

183 
uöt16_t
 
ªsu…
 = 0x04;

184 
uöt32_t
 
p˛k1
 = 8000000;

185 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

187 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as£π_∑øm
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InôSåu˘
->
I2C_ClockS≥ed
));

189 
	`as£π_∑øm
(
	`IS_I2C_MODE
(
I2C_InôSåu˘
->
I2C_Mode
));

190 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InôSåu˘
->
I2C_DutyCy˛e
));

191 
	`as£π_∑øm
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InôSåu˘
->
I2C_OwnAddªss1
));

192 
	`as£π_∑øm
(
	`IS_I2C_ACK_STATE
(
I2C_InôSåu˘
->
I2C_Ack
));

193 
	`as£π_∑øm
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
));

197 
tm¥eg
 = 
I2Cx
->
CR2
;

199 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

202 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

204 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

205 
tm¥eg
 |
‰eqønge
;

207 
I2Cx
->
CR2
 = 
tm¥eg
;

211 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

214 
tm¥eg
 = 0;

217 i‡(
I2C_InôSåu˘
->
I2C_ClockS≥ed
 <= 100000)

220 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 << 1));

222 i‡(
ªsu…
 < 0x04)

225 
ªsu…
 = 0x04;

228 
tm¥eg
 |
ªsu…
;

230 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

237 i‡(
I2C_InôSåu˘
->
I2C_DutyCy˛e
 =
I2C_DutyCy˛e_2
)

240 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 3));

245 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 25));

247 
ªsu…
 |
I2C_DutyCy˛e_16_9
;

251 i‡((
ªsu…
 & 
I2C_CCR_CCR
) == 0)

254 
ªsu…
 |(
uöt16_t
)0x0001;

257 
tm¥eg
 |(
uöt16_t
)(
ªsu…
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
uöt16_t
)(((
‰eqønge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tm¥eg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tm¥eg
 = 
I2Cx
->
CR1
;

271 
tm¥eg
 &
CR1_CLEAR_MASK
;

275 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_InôSåu˘
->
I2C_Mode
 | I2C_InôSåu˘->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tm¥eg
;

281 
I2Cx
->
OAR1
 = (
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 | I2C_InôSåu˘->
I2C_OwnAddªss1
);

282 
	}
}

289 
	$I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

293 
I2C_InôSåu˘
->
I2C_ClockS≥ed
 = 5000;

295 
I2C_InôSåu˘
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InôSåu˘
->
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

299 
I2C_InôSåu˘
->
I2C_OwnAddªss1
 = 0;

301 
I2C_InôSåu˘
->
I2C_Ack
 = 
I2C_Ack_DißbÀ
;

303 
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

316 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

318 i‡(
NewSèã
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

345 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

347 i‡(
NewSèã
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
)

373 
uöt16_t
 
tm¥eg
 = 0;

376 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as£π_∑øm
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigôÆFûãr
));

380 
tm¥eg
 = 
I2Cx
->
FLTR
;

383 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_DNF
);

386 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
I2C_DigôÆFûãr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tm¥eg
;

390 
	}
}

399 
	$I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

426 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

428 i‡(
NewSèã
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

454 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

457 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

460 
Addªss
 |
I2C_OAR1_ADD0
;

465 
Addªss
 &(
uöt8_t
)~((uöt8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addªss
;

469 
	}
}

478 
	$I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

483 i‡(
NewSèã
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
)

503 
uöt16_t
 
tm¥eg
 = 0;

506 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tm¥eg
 = 
I2Cx
->
OAR2
;

512 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ADD2
);

515 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
Addªss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tm¥eg
;

519 
	}
}

528 
	$I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 i‡(
NewSèã
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

581 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

583 i‡(
NewSèã
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

605 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

607 i‡(
NewSèã
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
)

631 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCy˛e
));

633 i‡(
I2C_DutyCy˛e
 !
I2C_DutyCy˛e_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCy˛e_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCy˛e_16_9
;

643 
	}
}

666 
	$I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
)

669 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as£π_∑øm
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosôi⁄
));

673 i‡(
I2C_NACKPosôi⁄
 =
I2C_NACKPosôi⁄_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosôi⁄_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosôi⁄_Cuºít
;

683 
	}
}

694 
	$I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
)

697 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as£π_∑øm
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAÀπ
));

699 i‡(
I2C_SMBusAÀπ
 =
I2C_SMBusAÀπ_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusAÀπ_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusAÀπ_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

721 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

723 i‡(
NewSèã
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

759 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
D©a
;

762 
	}
}

769 
uöt8_t
 
	$I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
)

772 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
uöt8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

803 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
)

834 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as£π_∑øm
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosôi⁄
));

836 i‡(
I2C_PECPosôi⁄
 =
I2C_PECPosôi⁄_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosôi⁄_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosôi⁄_Cuºít
;

846 
	}
}

855 
	$I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

858 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

860 i‡(
NewSèã
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
uöt8_t
 
	$I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
)

880 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

913 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

915 i‡(
NewSèã
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

937 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

939 i‡(
NewSèã
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
uöt16_t
 
	$I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
)

1074 
__IO
 
uöt32_t
 
tmp
 = 0;

1077 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as£π_∑øm
(
	`IS_I2C_REGISTER
(
I2C_Regi°î
));

1080 
tmp
 = (
uöt32_t
Ë
I2Cx
;

1081 
tmp
 +
I2C_Regi°î
;

1084  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

1085 
	}
}

1099 
	$I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1104 
	`as£π_∑øm
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i‡(
NewSèã
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
uöt16_t
)~
I2C_IT
;

1116 
	}
}

1158 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

1160 
uöt32_t
 
œ°evít
 = 0;

1161 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1162 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1165 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
Êag1
 = 
I2Cx
->
SR1
;

1170 
Êag2
 = 
I2Cx
->
SR2
;

1171 
Êag2
 = flag2 << 16;

1174 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1177 i‡((
œ°evít
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
°©us
 = 
SUCCESS
;

1185 
°©us
 = 
ERROR
;

1188  
°©us
;

1189 
	}
}

1206 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

1208 
uöt32_t
 
œ°evít
 = 0;

1209 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1212 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
Êag1
 = 
I2Cx
->
SR1
;

1216 
Êag2
 = 
I2Cx
->
SR2
;

1217 
Êag2
 = flag2 << 16;

1220 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1223  
œ°evít
;

1224 
	}
}

1261 
FœgSètus
 
	$I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1263 
FœgSètus
 
bô°©us
 = 
RESET
;

1264 
__IO
 
uöt32_t
 
i2¸eg
 = 0, 
i2cxba£
 = 0;

1267 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as£π_∑øm
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba£
 = (
uöt32_t
)
I2Cx
;

1274 
i2¸eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2¸eg
 != 0)

1282 
i2cxba£
 += 0x14;

1287 
I2C_FLAG
 = (
uöt32_t
)(I2C_FLAG >> 16);

1289 
i2cxba£
 += 0x18;

1292 if(((*(
__IO
 
uöt32_t
 *)
i2cxba£
Ë& 
I2C_FLAG
Ë!(uöt32_t)
RESET
)

1295 
bô°©us
 = 
SET
;

1300 
bô°©us
 = 
RESET
;

1304  
bô°©us
;

1305 
	}
}

1338 
	$I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1340 
uöt32_t
 
Êagpos
 = 0;

1342 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
Êagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1348 
	}
}

1372 
ITSètus
 
	$I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1374 
ITSètus
 
bô°©us
 = 
RESET
;

1375 
uöt32_t
 
íabÀ°©us
 = 0;

1378 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as£π_∑øm
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
íabÀ°©us
 = (
uöt32_t
)(((
I2C_IT
 & 
ITEN_MASK
Ë>> 16Ë& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i‡(((
I2Cx
->
SR1
 & 
I2C_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1391 
bô°©us
 = 
SET
;

1396 
bô°©us
 = 
RESET
;

1399  
bô°©us
;

1400 
	}
}

1432 
	$I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1434 
uöt32_t
 
Êagpos
 = 0;

1436 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
Êagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1444 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c

85 
	~"°m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
uöt16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
uöt16_t
)0xCCCC)

	)

132 
	$IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
)

135 
	`as£π_∑øm
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WrôeAc˚ss
));

136 
IWDG
->
KR
 = 
IWDG_WrôeAc˚ss
;

137 
	}
}

152 
	$IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
)

155 
	`as£π_∑øm
(
	`IS_IWDG_PRESCALER
(
IWDG_PªsˇÀr
));

156 
IWDG
->
PR
 = 
IWDG_PªsˇÀr
;

157 
	}
}

165 
	$IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
)

168 
	`as£π_∑øm
(
	`IS_IWDG_RELOAD
(
Rñﬂd
));

169 
IWDG
->
RLR
 = 
Rñﬂd
;

170 
	}
}

178 
	$IWDG_RñﬂdCou¡î
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_E«bÀ
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FœgSètus
 
	$IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
)

235 
FœgSètus
 
bô°©us
 = 
RESET
;

237 
	`as£π_∑øm
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i‡((
IWDG
->
SR
 & 
IWDG_FLAG
Ë!(
uöt32_t
)
RESET
)

240 
bô°©us
 = 
SET
;

244 
bô°©us
 = 
RESET
;

247  
bô°©us
;

248 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_lptim.c

96 
	~"°m32f4xx_Õtim.h
"

107 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

112 
	#CFGR_INIT_CLEAR_MASK
 ((
uöt32_t
Ë0xFFCFF1FE)

	)

113 
	#CFGR_TRIG_AND_POL_CLEAR_MASK
 ((
uöt32_t
Ë0xFFF91FFF)

	)

145 
	$LPTIM_DeInô
(
LPTIM_Ty≥Def
* 
LPTIMx
)

148 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

151 if(
LPTIMx
 =
LPTIM1
)

153 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_LPTIM1
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_LPTIM1
, 
DISABLE
);

156 
	}
}

168 
	$LPTIM_Inô
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
LPTIM_InôTy≥Def
* 
LPTIM_InôSåu˘
)

170 
uöt32_t
 
tm¥eg1
 = 0;

173 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

174 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_InôSåu˘
->
LPTIM_ClockSour˚
));

175 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_InôSåu˘
->
LPTIM_PªsˇÀr
));

176 
	`as£π_∑øm
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_InôSåu˘
->
LPTIM_Wavef‹m
));

177 
	`as£π_∑øm
(
	`IS_LPTIM_OUTPUT_POLARITY
(
LPTIM_InôSåu˘
->
LPTIM_OuçutPﬁ¨ôy
));

180 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

183 
tm¥eg1
 &
CFGR_INIT_CLEAR_MASK
;

189 
tm¥eg1
 |(
LPTIM_InôSåu˘
->
LPTIM_ClockSour˚
 | LPTIM_InôSåu˘->
LPTIM_PªsˇÀr


190 |
LPTIM_InôSåu˘
->
LPTIM_Wavef‹m
 | LPTIM_InôSåu˘->
LPTIM_OuçutPﬁ¨ôy
);

193 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

194 
	}
}

201 
	$LPTIM_Såu˘Inô
(
LPTIM_InôTy≥Def
* 
LPTIM_InôSåu˘
)

204 
LPTIM_InôSåu˘
->
LPTIM_ClockSour˚
 = 
LPTIM_ClockSour˚_APBClock_LPosc
;

207 
LPTIM_InôSåu˘
->
LPTIM_OuçutPﬁ¨ôy
 = 
LPTIM_OuçutPﬁ¨ôy_High
;

210 
LPTIM_InôSåu˘
->
LPTIM_PªsˇÀr
 = 
LPTIM_PªsˇÀr_DIV1
;

213 
LPTIM_InôSåu˘
->
LPTIM_Wavef‹m
 = 
LPTIM_Wavef‹m_PWM_O√Pul£
;

214 
	}
}

251 
	$LPTIM_Cmd
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

254 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

255 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

257 if(
NewSèã
 !
DISABLE
)

260 
LPTIMx
->
CR
 |
LPTIM_CR_ENABLE
;

265 
LPTIMx
->
CR
 &~(
LPTIM_CR_ENABLE
);

267 
	}
}

280 
	$LPTIM_Sñe˘ClockSour˚
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockSour˚
)

283 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

284 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_ClockSour˚
));

287 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKSEL
);

290 
LPTIMx
->
CFGR
 |
LPTIM_ClockSour˚
;

291 
	}
}

306 
	$LPTIM_Sñe˘ULPTIMClockPﬁ¨ôy
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockPﬁ¨ôy
)

308 
uöt32_t
 
tm¥eg1
 = 0;

311 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

312 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_POLARITY
(
LPTIM_ClockPﬁ¨ôy
));

315 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

318 
tm¥eg1
 &~(
LPTIM_CFGR_CKPOL
);

321 
tm¥eg1
 |
LPTIM_ClockPﬁ¨ôy
;

324 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

325 
	}
}

344 
	$LPTIM_C⁄figPªsˇÀr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_PªsˇÀr
)

346 
uöt32_t
 
tm¥eg1
 = 0;

349 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

350 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_PªsˇÀr
));

353 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

356 
tm¥eg1
 &~(
LPTIM_CFGR_PRESC
);

359 
tm¥eg1
 |
LPTIM_PªsˇÀr
;

362 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

363 
	}
}

387 
	$LPTIM_C⁄figExã∫ÆTriggî
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ExtTRGSour˚
, uöt32_à
LPTIM_ExtTRGPﬁ¨ôy
)

389 
uöt32_t
 
tm¥eg1
 = 0;

392 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

393 
	`as£π_∑øm
(
	`IS_LPTIM_EXT_TRG_SOURCE
(
LPTIM_ExtTRGSour˚
));

394 
	`as£π_∑øm
(
	`IS_LPTIM_EXT_TRG_POLARITY
(
LPTIM_ExtTRGPﬁ¨ôy
));

397 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

400 
tm¥eg1
 &
CFGR_TRIG_AND_POL_CLEAR_MASK
;

403 
tm¥eg1
 |(
LPTIM_ExtTRGSour˚
 | 
LPTIM_ExtTRGPﬁ¨ôy
);

406 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

407 
	}
}

416 
	$LPTIM_Sñe˘So·w¨eSèπ
(
LPTIM_Ty≥Def
* 
LPTIMx
)

419 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

422 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TRIGEN
);

423 
	}
}

440 
	$LPTIM_C⁄figTriggîGlôchFûãr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_TrigSam∂eTime
)

442 
uöt32_t
 
tm¥eg1
 = 0;

445 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

446 
	`as£π_∑øm
(
	`IS_LPTIM_TRIG_SAMPLE_TIME
(
LPTIM_TrigSam∂eTime
));

449 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

452 
tm¥eg1
 &~(
LPTIM_CFGR_TRGFLT
);

455 
tm¥eg1
 |(
LPTIM_TrigSam∂eTime
);

458 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

459 
	}
}

476 
	$LPTIM_C⁄figClockGlôchFûãr
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_ClockSam∂eTime
)

478 
uöt32_t
 
tm¥eg1
 = 0;

481 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

482 
	`as£π_∑øm
(
	`IS_LPTIM_CLOCK_SAMPLE_TIME
(
LPTIM_ClockSam∂eTime
));

485 
tm¥eg1
 = 
LPTIMx
->
CFGR
;

488 
tm¥eg1
 &~(
LPTIM_CFGR_CKFLT
);

491 
tm¥eg1
 |
LPTIM_ClockSam∂eTime
;

494 
LPTIMx
->
CFGR
 = 
tm¥eg1
;

495 
	}
}

506 
	$LPTIM_Sñe˘O≥øtögMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Mode
)

509 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

510 
	`as£π_∑øm
(
	`IS_LPTIM_MODE
(
LPTIM_Mode
));

513 if(
LPTIM_Mode
 =
LPTIM_Mode_C⁄töuous
)

516 
LPTIMx
->
CR
 |
LPTIM_Mode_C⁄töuous
;

521 
LPTIMx
->
CR
 |
LPTIM_Mode_SögÀ
;

523 
	}
}

534 
	$LPTIM_TimoutCmd
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

537 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

538 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

540 if(
NewSèã
 !
DISABLE
)

543 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_TIMOUT
;

548 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TIMOUT
);

550 
	}
}

563 
	$LPTIM_C⁄figWavef‹m
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Wavef‹m
)

566 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

567 
	`as£π_∑øm
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_Wavef‹m
));

570 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKFLT
);

573 
LPTIMx
->
CFGR
 |(
LPTIM_Wavef‹m
);

574 
	}
}

587 
	$LPTIM_C⁄figUpd©e
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Upd©e
)

590 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

591 
	`as£π_∑øm
(
	`IS_LPTIM_UPDATE
(
LPTIM_Upd©e
));

594 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_PRELOAD
);

597 
LPTIMx
->
CFGR
 |(
LPTIM_Upd©e
);

598 
	}
}

607 
	$LPTIM_SëAut‹ñﬂdVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Aut‹ñﬂd
)

610 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

611 
	`as£π_∑øm
(
	`IS_LPTIM_AUTORELOAD
(
LPTIM_Aut‹ñﬂd
));

614 
LPTIMx
->
ARR
 = 
LPTIM_Aut‹ñﬂd
;

615 
	}
}

624 
	$LPTIM_SëCom∑ªVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_Com∑ª
)

627 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

628 
	`as£π_∑øm
(
	`IS_LPTIM_COMPARE
(
LPTIM_Com∑ª
));

631 
LPTIMx
->
CMP
 = 
LPTIM_Com∑ª
;

632 
	}
}

644 
	$LPTIM_Sñe˘Cou¡îMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

647 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

648 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

650 if(
NewSèã
 !
DISABLE
)

653 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_COUNTMODE
;

658 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_COUNTMODE
);

660 
	}
}

671 
	$LPTIM_Sñe˘EncodîMode
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

674 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

675 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

677 if(
NewSèã
 !
DISABLE
)

680 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_ENC
;

685 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_ENC
);

687 
	}
}

694 
uöt32_t
 
	$LPTIM_GëCou¡îVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
)

697 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

700  
LPTIMx
->
CNT
;

701 
	}
}

708 
uöt32_t
 
	$LPTIM_GëAut‹ñﬂdVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
)

711 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

714  
LPTIMx
->
ARR
;

715 
	}
}

722 
uöt32_t
 
	$LPTIM_GëCom∑ªVÆue
(
LPTIM_Ty≥Def
* 
LPTIMx
)

725 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

728  
LPTIMx
->
CMP
;

729 
	}
}

742 
	$LPTIM_Rem≠C⁄fig
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_OPTR
)

745 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

748 
LPTIMx
->
OR
 = 
LPTIM_OPTR
;

749 
	}
}

812 
	$LPTIM_ITC⁄fig
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

815 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

816 
	`as£π_∑øm
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

817 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

819 if(
NewSèã
 !
DISABLE
)

822 
LPTIMx
->
IER
 |
LPTIM_IT
;

827 
LPTIMx
->
IER
 &~(
LPTIM_IT
);

829 
	}
}

849 
FœgSètus
 
	$LPTIM_GëFœgSètus
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_FLAG
)

851 
ITSètus
 
bô°©us
 = 
RESET
;

854 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

855 
	`as£π_∑øm
(
	`IS_LPTIM_GET_FLAG
(
LPTIM_FLAG
));

857 if((
LPTIMx
->
ISR
 & 
LPTIM_FLAG
Ë!(
RESET
))

859 
bô°©us
 = 
SET
;

863 
bô°©us
 = 
RESET
;

865  
bô°©us
;

866 
	}
}

884 
	$LPTIM_CÀ¨Fœg
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_CLEARF
)

887 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

888 
	`as£π_∑øm
(
	`IS_LPTIM_CLEAR_FLAG
(
LPTIM_CLEARF
));

891 
LPTIMx
->
ICR
 |
LPTIM_CLEARF
;

892 
	}
}

907 
ITSètus
 
	$LPTIM_GëITSètus
(
LPTIM_Ty≥Def
* 
LPTIMx
, 
uöt32_t
 
LPTIM_IT
)

909 
ITSètus
 
bô°©us
 = 
RESET
;

910 
uöt32_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

913 
	`as£π_∑øm
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

914 
	`as£π_∑øm
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

917 
ô°©us
 = 
LPTIMx
->
ISR
 & 
LPTIM_IT
;

920 
ôíabÀ
 = 
LPTIMx
->
IER
 & 
LPTIM_IT
;

922 if((
ô°©us
 !
RESET
Ë&& (
ôíabÀ
 != RESET))

924 
bô°©us
 = 
SET
;

928 
bô°©us
 = 
RESET
;

930  
bô°©us
;

931 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c

76 
	~"°m32f4xx_…dc.h
"

77 
	~"°m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
uöt32_t
)0x0FFE888FË

	)

129 
	$LTDC_DeInô
()

132 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
)

148 
uöt32_t
 
h‹iz⁄èlsync
 = 0;

149 
uöt32_t
 
accumuœãdHBP
 = 0;

150 
uöt32_t
 
accumuœãda˘iveW
 = 0;

151 
uöt32_t
 
tŸÆwidth
 = 0;

152 
uöt32_t
 
backgªí
 = 0;

153 
uöt32_t
 
backªd
 = 0;

156 
	`as£π_∑øm
(
	`IS_LTDC_HSYNC
(
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
));

157 
	`as£π_∑øm
(
	`IS_LTDC_VSYNC
(
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
));

158 
	`as£π_∑øm
(
	`IS_LTDC_AHBP
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
));

159 
	`as£π_∑øm
(
	`IS_LTDC_AVBP
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
));

160 
	`as£π_∑øm
(
	`IS_LTDC_AAH
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
));

161 
	`as£π_∑øm
(
	`IS_LTDC_AAW
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
));

162 
	`as£π_∑øm
(
	`IS_LTDC_TOTALH
(
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
));

163 
	`as£π_∑øm
(
	`IS_LTDC_TOTALW
(
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
));

164 
	`as£π_∑øm
(
	`IS_LTDC_HSPOL
(
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
));

165 
	`as£π_∑øm
(
	`IS_LTDC_VSPOL
(
LTDC_InôSåu˘
->
LTDC_VSPﬁ¨ôy
));

166 
	`as£π_∑øm
(
	`IS_LTDC_DEPOL
(
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
));

167 
	`as£π_∑øm
(
	`IS_LTDC_PCPOL
(
LTDC_InôSåu˘
->
LTDC_PCPﬁ¨ôy
));

168 
	`as£π_∑øm
(
	`IS_LTDC_BackBlueVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
));

169 
	`as£π_∑øm
(
	`IS_LTDC_BackGªíVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
));

170 
	`as£π_∑øm
(
	`IS_LTDC_BackRedVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
h‹iz⁄èlsync
 = (
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
 << 16);

175 
LTDC
->
SSCR
 |(
h‹iz⁄èlsync
 | 
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuœãdHBP
 = (
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuœãdHBP
 | 
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuœãda˘iveW
 = (
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuœãda˘iveW
 | 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tŸÆwidth
 = (
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tŸÆwidth
 | 
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
);

192 
LTDC
->
GCR
 &(
uöt32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
uöt32_t
)(
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
 | LTDC_InôSåu˘->
LTDC_VSPﬁ¨ôy
 | \

194 
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
 | LTDC_InôSåu˘->
LTDC_PCPﬁ¨ôy
);

197 
backgªí
 = (
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
 << 8);

198 
backªd
 = (
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backªd
 | 
backgªí
 | 
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
);

202 
	}
}

211 
	$LTDC_Såu˘Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
)

214 
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
 = 
LTDC_HSPﬁ¨ôy_AL
;

215 
LTDC_InôSåu˘
->
LTDC_VSPﬁ¨ôy
 = 
LTDC_VSPﬁ¨ôy_AL
;

216 
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
 = 
LTDC_DEPﬁ¨ôy_AL
;

217 
LTDC_InôSåu˘
->
LTDC_PCPﬁ¨ôy
 = 
LTDC_PCPﬁ¨ôy_IPC
;

218 
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
 = 0x00;

219 
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
 = 0x00;

220 
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
 = 0x00;

221 
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
 = 0x00;

222 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
 = 0x00;

223 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
 = 0x00;

224 
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
 = 0x00;

225 
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
 = 0x00;

226 
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
 = 0x00;

227 
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
 = 0x00;

228 
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

241 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

243 i‡(
NewSèã
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
uöt32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
uöt32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DôhîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

265 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

267 i‡(
NewSèã
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
uöt32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
uöt32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTy≥Def
 
	$LTDC_GëRGBWidth
()

288 
LTDC_RGBTy≥Def
 
LTDC_RGB_InôSåu˘
;

290 
LTDC
->
GCR
 &(
uöt32_t
)
GCR_MASK
;

292 
LTDC_RGB_InôSåu˘
.
LTDC_BlueWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InôSåu˘
.
LTDC_GªíWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InôSåu˘
.
LTDC_RedWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InôSåu˘
;

297 
	}
}

306 
	$LTDC_RGBSåu˘Inô
(
LTDC_RGBTy≥Def
* 
LTDC_RGB_InôSåu˘
)

308 
LTDC_RGB_InôSåu˘
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InôSåu˘
->
LTDC_GªíWidth
 = 0x02;

310 
LTDC_RGB_InôSåu˘
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPC⁄fig
(
uöt32_t
 
LTDC_LIPosôi⁄C⁄fig
)

323 
	`as£π_∑øm
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosôi⁄C⁄fig
));

326 
LTDC
->
LIPCR
 = (
uöt32_t
)
LTDC_LIPosôi⁄C⁄fig
;

327 
	}
}

338 
	$LTDC_RñﬂdC⁄fig
(
uöt32_t
 
LTDC_Rñﬂd
)

341 
	`as£π_∑øm
(
	`IS_LTDC_RELOAD
(
LTDC_Rñﬂd
));

344 
LTDC
->
SRCR
 = (
uöt32_t
)
LTDC_Rñﬂd
;

345 
	}
}

359 
	$LTDC_LayîInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Layî_InôTy≥Def
* 
LTDC_Layî_InôSåu˘
)

362 
uöt32_t
 
wh•pos
 = 0;

363 
uöt32_t
 
wv•pos
 = 0;

364 
uöt32_t
 
dcgªí
 = 0;

365 
uöt32_t
 
d¸ed
 = 0;

366 
uöt32_t
 
dˇÕha
 = 0;

367 
uöt32_t
 
cfbp
 = 0;

370 
	`as£π_∑øm
(
	`IS_LTDC_Pixñf‹m©
(
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
));

371 
	`as£π_∑øm
(
	`IS_LTDC_BÀndögFa˘‹1
(
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
));

372 
	`as£π_∑øm
(
	`IS_LTDC_BÀndögFa˘‹2
(
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_2
));

373 
	`as£π_∑øm
(
	`IS_LTDC_HCONFIGST
(
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
));

374 
	`as£π_∑øm
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
));

375 
	`as£π_∑øm
(
	`IS_LTDC_VCONFIGST
(
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
));

376 
	`as£π_∑øm
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
));

377 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
));

378 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
));

379 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
));

380 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
));

381 
	`as£π_∑øm
(
	`IS_LTDC_CFBP
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
));

382 
	`as£π_∑øm
(
	`IS_LTDC_CFBLL
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
));

383 
	`as£π_∑øm
(
	`IS_LTDC_CFBLNBR
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
));

386 
wh•pos
 = 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
 << 16;

387 
LTDC_Layîx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layîx
->
WHPCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
 | 
wh•pos
);

391 
wv•pos
 = 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
 << 16;

392 
LTDC_Layîx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layîx
->
WVPCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
 | 
wv•pos
);

396 
LTDC_Layîx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layîx
->
PFCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
);

400 
dcgªí
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
 << 8);

401 
d¸ed
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
 << 16);

402 
dˇÕha
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
 << 24);

403 
LTDC_Layîx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layîx
->
DCCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
 | 
dcgªí
 | \

405 
d¸ed
 | 
dˇÕha
);

408 
LTDC_Layîx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layîx
->
CACR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_C⁄°™tAÕha
);

412 
LTDC_Layîx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layîx
->
BFCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
 | LTDC_Layî_InôSåu˘->
LTDC_BÀndögFa˘‹_2
);

416 
LTDC_Layîx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layîx
->
CFBAR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBSèπAdªss
);

420 
cfbp
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
 << 16);

421 
LTDC_Layîx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layîx
->
CFBLR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
 | 
cfbp
);

425 
LTDC_Layîx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layîx
->
CFBLNR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
);

428 
	}
}

437 
	$LTDC_LayîSåu˘Inô
(
LTDC_Layî_InôTy≥Def
 * 
LTDC_Layî_InôSåu˘
)

442 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
 = 0x00;

443 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
 = 0x00;

446 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
 = 0x00;

447 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
 = 0x00;

450 
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
 = 
LTDC_Pixñf‹m©_ARGB8888
;

453 
LTDC_Layî_InôSåu˘
->
LTDC_C⁄°™tAÕha
 = 0xFF;

456 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
 = 0x00;

457 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
 = 0x00;

458 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
 = 0x00;

459 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
 = 0x00;

462 
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
 = 
LTDC_BÀndögFa˘‹1_PAxCA
;

463 
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_2
 = 
LTDC_BÀndögFa˘‹2_PAxCA
;

466 
LTDC_Layî_InôSåu˘
->
LTDC_CFBSèπAdªss
 = 0x00;

469 
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
 = 0x00;

470 
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
 = 0x00;

473 
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
 = 0x00;

474 
	}
}

486 
	$LTDC_LayîCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

489 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

491 i‡(
NewSèã
 !
DISABLE
)

494 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTy≥Def
 
	$LTDC_GëPosSètus
()

513 
LTDC_PosTy≥Def
 
LTDC_Pos_InôSåu˘
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InôSåu˘
.
LTDC_POSX
 = (
uöt32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InôSåu˘
.
LTDC_POSY
 = (
uöt32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InôSåu˘
;

521 
	}
}

530 
	$LTDC_PosSåu˘Inô
(
LTDC_PosTy≥Def
* 
LTDC_Pos_InôSåu˘
)

532 
LTDC_Pos_InôSåu˘
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InôSåu˘
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FœgSètus
 
	$LTDC_GëCDSètus
(
uöt32_t
 
LTDC_CD
)

549 
FœgSètus
 
bô°©us
;

552 
	`as£π_∑øm
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i‡((
LTDC
->
CDSR
 & 
LTDC_CD
Ë!(
uöt32_t
)
RESET
)

556 
bô°©us
 = 
SET
;

560 
bô°©us
 = 
RESET
;

562  
bô°©us
;

563 
	}
}

574 
	$LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

576 
uöt32_t
 
ckgªí
 = 0;

577 
uöt32_t
 
ckªd
 = 0;

580 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

581 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
));

582 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
));

583 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
));

585 i‡(
NewSèã
 !
DISABLE
)

588 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_COLKEN
;

591 
ckgªí
 = (
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
 << 8);

592 
ckªd
 = (
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
 << 16);

593 
LTDC_Layîx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layîx
->
CKCR
 |(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
 | 
ckgªí
 | 
ckªd
);

599 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRñﬂd
;

604 
	}
}

613 
	$LTDC_Cﬁ‹KeyögSåu˘Inô
(
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
)

616 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
 = 0x00;

617 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
 = 0x00;

618 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

634 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

636 i‡(
NewSèã
 !
DISABLE
)

639 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRñﬂd
;

649 
	}
}

660 
	$LTDC_CLUTInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
)

662 
uöt32_t
 
gªí
 = 0;

663 
uöt32_t
 
ªd
 = 0;

664 
uöt32_t
 
˛uèdd
 = 0;

667 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
));

668 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
));

669 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
));

670 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
));

673 
gªí
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
 << 8);

674 
ªd
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
 << 16);

675 
˛uèdd
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
 << 24);

676 
LTDC_Layîx
->
CLUTWR
 = (
˛uèdd
 | 
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
 | \

677 
gªí
 | 
ªd
);

678 
	}
}

687 
	$LTDC_CLUTSåu˘Inô
(
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
)

690 
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
 = 0x00;

691 
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
 = 0x00;

692 
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
 = 0x00;

693 
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayîPosôi⁄
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt16_t
 
Off£tX
, uöt16_à
Off£tY
)

710 
uöt32_t
 
ãm¥eg
, 
ãmp
;

711 
uöt32_t
 
h‹iz⁄èl_°¨t
;

712 
uöt32_t
 
h‹iz⁄èl_°›
;

713 
uöt32_t
 
vîtiˇl_°¨t
;

714 
uöt32_t
 
vîtiˇl_°›
;

716 
LTDC_Layîx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layîx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
ãm¥eg
 = 
LTDC
->
BPCR
;

721 
h‹iz⁄èl_°¨t
 = (
ãm¥eg
 >> 16Ë+ 1 + 
Off£tX
;

722 
vîtiˇl_°¨t
 = (
ãm¥eg
 & 0xFFFFË+ 1 + 
Off£tY
;

727 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

729 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

731 
ãmp
 = 4;

733 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

735 
ãmp
 = 3;

737 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) ||

738 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) ||

739 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) ||

740 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

742 
ãmp
 = 2;

746 
ãmp
 = 1;

749 
ãm¥eg
 = 
LTDC_Layîx
->
CFBLR
;

750 
h‹iz⁄èl_°›
 = (((
ãm¥eg
 & 0x1FFFË- 3)/
ãmp
Ë+ 
h‹iz⁄èl_°¨t
 - 1;

752 
ãm¥eg
 = 
LTDC_Layîx
->
CFBLNR
;

753 
vîtiˇl_°›
 = (
ãm¥eg
 & 0x7FFË+ 
vîtiˇl_°¨t
 - 1;

755 
LTDC_Layîx
->
WHPCR
 = 
h‹iz⁄èl_°¨t
 | (
h‹iz⁄èl_°›
 << 16);

756 
LTDC_Layîx
->
WVPCR
 = 
vîtiˇl_°¨t
 | (
vîtiˇl_°›
 << 16);

757 
	}
}

768 
	$LTDC_LayîAÕha
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt8_t
 
C⁄°™tAÕha
)

771 
LTDC_Layîx
->
CACR
 = 
C⁄°™tAÕha
;

772 
	}
}

783 
	$LTDC_LayîAddªss
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Addªss
)

786 
LTDC_Layîx
->
CFBAR
 = 
Addªss
;

787 
	}
}

799 
	$LTDC_LayîSize
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Width
, uöt32_à
Height
)

802 
uöt8_t
 
ãmp
;

803 
uöt32_t
 
ãm¥eg
;

804 
uöt32_t
 
h‹iz⁄èl_°¨t
;

805 
uöt32_t
 
h‹iz⁄èl_°›
;

806 
uöt32_t
 
vîtiˇl_°¨t
;

807 
uöt32_t
 
vîtiˇl_°›
;

809 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

811 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

813 
ãmp
 = 4;

815 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

817 
ãmp
 = 3;

819 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

820 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) || \

821 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

822 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

824 
ãmp
 = 2;

828 
ãmp
 = 1;

832 
ãm¥eg
 = 
LTDC_Layîx
->
WHPCR
;

833 
h‹iz⁄èl_°¨t
 = (
ãm¥eg
 & 0x1FFF);

834 
h‹iz⁄èl_°›
 = 
Width
 + 
h‹iz⁄èl_°¨t
 - 1;

836 
ãm¥eg
 = 
LTDC_Layîx
->
WVPCR
;

837 
vîtiˇl_°¨t
 = (
ãm¥eg
 & 0x1FFF);

838 
vîtiˇl_°›
 = 
Height
 + 
vîtiˇl_°¨t
 - 1;

840 
LTDC_Layîx
->
WHPCR
 = 
h‹iz⁄èl_°¨t
 | (
h‹iz⁄èl_°›
 << 16);

841 
LTDC_Layîx
->
WVPCR
 = 
vîtiˇl_°¨t
 | (
vîtiˇl_°›
 << 16);

844 
LTDC_Layîx
->
CFBLR
 = ((
Width
 * 
ãmp
) << 16) | ((Width *Åemp) + 3);

847 
LTDC_Layîx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayîPixñF‹m©
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
PixñF‹m©
)

864 
uöt8_t
 
ãmp
;

865 
uöt32_t
 
ãm¥eg
;

867 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

869 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

871 
ãmp
 = 4;

873 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

875 
ãmp
 = 3;

877 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

878 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) || \

879 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

880 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

882 
ãmp
 = 2;

886 
ãmp
 = 1;

889 
ãm¥eg
 = (
LTDC_Layîx
->
CFBLR
 >> 16);

890 
ãm¥eg
 = (ãm¥eg / 
ãmp
);

892 i‡(
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB8888
)

894 
ãmp
 = 4;

896 i‡(
PixñF‹m©
 =
LTDC_Pixñf‹m©_RGB888
)

898 
ãmp
 = 3;

900 i‡((
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

901 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_RGB565
) || \

902 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

903 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_AL88
))

905 
ãmp
 = 2;

909 
ãmp
 = 1;

913 
LTDC_Layîx
->
CFBLR
 = ((
ãm¥eg
 * 
ãmp
) << 16) | ((tempreg *Åemp) + 3);

916 
LTDC_Layîx
->
PFCR
 = 
PixñF‹m©
;

918 
	}
}

975 
	$LTDC_ITC⁄fig
(
uöt32_t
 
LTDC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

978 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

981 i‡(
NewSèã
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
uöt32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FœgSètus
 
	$LTDC_GëFœgSètus
(
uöt32_t
 
LTDC_FLAG
)

1003 
FœgSètus
 
bô°©us
 = 
RESET
;

1006 
	`as£π_∑øm
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i‡((
LTDC
->
ISR
 & 
LTDC_FLAG
Ë!(
uöt32_t
)
RESET
)

1010 
bô°©us
 = 
SET
;

1014 
bô°©us
 = 
RESET
;

1016  
bô°©us
;

1017 
	}
}

1029 
	$LTDC_CÀ¨Fœg
(
uöt32_t
 
LTDC_FLAG
)

1032 
	`as£π_∑øm
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
uöt32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITSètus
 
	$LTDC_GëITSètus
(
uöt32_t
 
LTDC_IT
)

1050 
ITSètus
 
bô°©us
 = 
RESET
;

1053 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i‡((
LTDC
->
ISR
 & 
LTDC_IT
Ë!(
uöt32_t
)
RESET
)

1057 
bô°©us
 = 
SET
;

1061 
bô°©us
 = 
RESET
;

1064 i‡(((
LTDC
->
IER
 & 
LTDC_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
bô°©us
 != (uint32_t)RESET))

1066 
bô°©us
 = 
SET
;

1070 
bô°©us
 = 
RESET
;

1072  
bô°©us
;

1073 
	}
}

1086 
	$LTDC_CÀ¨ITPídögBô
(
uöt32_t
 
LTDC_IT
)

1089 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
uöt32_t
)
LTDC_IT
;

1093 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c

38 
	~"°m32f4xx_pwr.h
"

39 
	~"°m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BôNumbî
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
DBP_BôNumbî
 * 4))

	)

63 
	#PVDE_BôNumbî
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PVDE_BôNumbî
 * 4))

	)

67 
	#FPDS_BôNumbî
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
FPDS_BôNumbî
 * 4))

	)

71 
	#PMODE_BôNumbî
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PMODE_BôNumbî
 * 4))

	)

75 
	#ODEN_BôNumbî
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
ODEN_BôNumbî
 * 4))

	)

79 
	#ODSWEN_BôNumbî
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
ODSWEN_BôNumbî
 * 4))

	)

82 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

84 
	#MRUDS_BôNumbî
 0x0B

	)

85 
	#CR_MRUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
MRUDS_BôNumbî
 * 4))

	)

88 
	#LPUDS_BôNumbî
 0x0A

	)

89 
	#CR_LPUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
LPUDS_BôNumbî
 * 4))

	)

92 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

94 
	#MRLVDS_BôNumbî
 0x0B

	)

95 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
MRLVDS_BôNumbî
 * 4))

	)

98 
	#LPLVDS_BôNumbî
 0x0A

	)

99 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
LPLVDS_BôNumbî
 * 4))

	)

103 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

105 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

106 
	#EWUP_BôNumbî
 0x08

	)

107 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP_BôNumbî
 * 4))

	)

110 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

112 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

113 
	#EWUP1_BôNumbî
 0x08

	)

114 
	#CSR_EWUP1_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP1_BôNumbî
 * 4))

	)

115 
	#EWUP2_BôNumbî
 0x07

	)

116 
	#CSR_EWUP2_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP2_BôNumbî
 * 4))

	)

117 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

118 
	#EWUP3_BôNumbî
 0x06

	)

119 
	#CSR_EWUP3_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP2_BôNumbî
 * 4))

	)

124 
	#BRE_BôNumbî
 0x09

	)

125 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
BRE_BôNumbî
 * 4))

	)

130 
	#CR_DS_MASK
 ((
uöt32_t
)0xFFFFF3FC)

	)

131 
	#CR_PLS_MASK
 ((
uöt32_t
)0xFFFFFF1F)

	)

132 
	#CR_VOS_MASK
 ((
uöt32_t
)0xFFFF3FFF)

	)

168 
	$PWR_DeInô
()

170 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

171 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
DISABLE
);

172 
	}
}

183 
	$PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

186 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

188 *(
__IO
 
uöt32_t
 *Ë
CR_DBP_BB
 = (uöt32_t)
NewSèã
;

189 
	}
}

231 
	$PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
)

233 
uöt32_t
 
tm¥eg
 = 0;

236 
	`as£π_∑øm
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLevñ
));

238 
tm¥eg
 = 
PWR
->
CR
;

241 
tm¥eg
 &
CR_PLS_MASK
;

244 
tm¥eg
 |
PWR_PVDLevñ
;

247 
PWR
->
CR
 = 
tm¥eg
;

248 
	}
}

256 
	$PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

259 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

261 *(
__IO
 
uöt32_t
 *Ë
CR_PVDE_BB
 = (uöt32_t)
NewSèã
;

262 
	}
}

284 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

291 
	$PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

296 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP_BB
 = (uöt32_t)
NewSèã
;

297 
	}
}

300 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

312 
	$PWR_WakeUpPöCmd
(
uöt32_t
 
PWR_WakeUpPöx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

315 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

316 
	`as£π_∑øm
(
	`IS_PWR_WAKEUP_PIN
(
NewSèã
));

317 if(
PWR_WakeUpPöx
 =
PWR_WakeUp_Pö1
)

319 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP1_BB
 = (uöt32_t)
NewSèã
;

321 #i‡
	`deföed
(
STM32F410xx
)|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

322 if(
PWR_WakeUpPöx
 =
PWR_WakeUp_Pö3
)

324 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP3_BB
 = (uöt32_t)
NewSèã
;

329 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP2_BB
 = (uöt32_t)
NewSèã
;

331 
	}
}

423 
	$PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

426 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

428 *(
__IO
 
uöt32_t
 *Ë
CSR_BRE_BB
 = (uöt32_t)
NewSèã
;

429 
	}
}

445 
	$PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
)

447 
uöt32_t
 
tm¥eg
 = 0;

450 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Reguœt‹_Vﬁège
));

452 
tm¥eg
 = 
PWR
->
CR
;

455 
tm¥eg
 &
CR_VOS_MASK
;

458 
tm¥eg
 |
PWR_Reguœt‹_Vﬁège
;

461 
PWR
->
CR
 = 
tm¥eg
;

462 
	}
}

480 
	$PWR_OvîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

483 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

486 *(
__IO
 
uöt32_t
 *Ë
CR_ODEN_BB
 = (uöt32_t)
NewSèã
;

487 
	}
}

498 
	$PWR_OvîDriveSWCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

501 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

504 *(
__IO
 
uöt32_t
 *Ë
CR_ODSWEN_BB
 = (uöt32_t)
NewSèã
;

505 
	}
}

525 
	$PWR_UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

530 i‡(
NewSèã
 !
DISABLE
)

533 
PWR
->
CR
 |(
uöt32_t
)
PWR_CR_UDEN
;

538 
PWR
->
CR
 &(
uöt32_t
)(~
PWR_CR_UDEN
);

540 
	}
}

542 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

552 
	$PWR_MaöReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

559 *(
__IO
 
uöt32_t
 *Ë
CR_MRUDS_BB
 = (uöt32_t)
ENABLE
;

563 *(
__IO
 
uöt32_t
 *Ë
CR_MRUDS_BB
 = (uöt32_t)
DISABLE
;

565 
	}
}

576 
	$PWR_LowReguœt‹UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

579 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

581 i‡(
NewSèã
 !
DISABLE
)

583 *(
__IO
 
uöt32_t
 *Ë
CR_LPUDS_BB
 = (uöt32_t)
ENABLE
;

587 *(
__IO
 
uöt32_t
 *Ë
CR_LPUDS_BB
 = (uöt32_t)
DISABLE
;

589 
	}
}

592 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

602 
	$PWR_MaöReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

605 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

607 i‡(
NewSèã
 !
DISABLE
)

609 *(
__IO
 
uöt32_t
 *Ë
CR_MRLVDS_BB
 = (uöt32_t)
ENABLE
;

613 *(
__IO
 
uöt32_t
 *Ë
CR_MRLVDS_BB
 = (uöt32_t)
DISABLE
;

615 
	}
}

626 
	$PWR_LowReguœt‹LowVﬁègeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

629 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

631 i‡(
NewSèã
 !
DISABLE
)

633 *(
__IO
 
uöt32_t
 *Ë
CR_LPLVDS_BB
 = (uöt32_t)
ENABLE
;

637 *(
__IO
 
uöt32_t
 *Ë
CR_LPLVDS_BB
 = (uöt32_t)
DISABLE
;

639 
	}
}

669 
	$PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

672 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

674 *(
__IO
 
uöt32_t
 *Ë
CR_FPDS_BB
 = (uöt32_t)
NewSèã
;

675 
	}
}

815 
	$PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

817 
uöt32_t
 
tm¥eg
 = 0;

820 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR
(
PWR_Reguœt‹
));

821 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

824 
tm¥eg
 = 
PWR
->
CR
;

826 
tm¥eg
 &
CR_DS_MASK
;

829 
tm¥eg
 |
PWR_Reguœt‹
;

832 
PWR
->
CR
 = 
tm¥eg
;

835 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

838 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

841 
	`__WFI
();

846 
	`__WFE
();

849 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

850 
	}
}

879 
	$PWR_E¡îUndîDriveSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

881 
uöt32_t
 
tm¥eg
 = 0;

884 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Reguœt‹
));

885 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

888 
tm¥eg
 = 
PWR
->
CR
;

890 
tm¥eg
 &
CR_DS_MASK
;

893 
tm¥eg
 |
PWR_Reguœt‹
;

896 
PWR
->
CR
 = 
tm¥eg
;

899 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

902 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

905 
	`__WFI
();

910 
	`__WFE
();

913 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

914 
	}
}

928 
	$PWR_E¡îSTANDBYMode
()

931 
PWR
->
CR
 |
PWR_CR_PDDS
;

934 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

937 #i‡
	`deföed
 ( 
__CC_ARM
 )

938 
	`__f‹˚_°‹es
();

941 
	`__WFI
();

942 
	}
}

988 
FœgSètus
 
	$PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
)

990 
FœgSètus
 
bô°©us
 = 
RESET
;

993 
	`as£π_∑øm
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

995 i‡((
PWR
->
CSR
 & 
PWR_FLAG
Ë!(
uöt32_t
)
RESET
)

997 
bô°©us
 = 
SET
;

1001 
bô°©us
 = 
RESET
;

1004  
bô°©us
;

1005 
	}
}

1016 
	$PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
)

1019 
	`as£π_∑øm
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

1021 #i‡
	`deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1022 i‡(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

1024 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1028 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

1032 #i‡
	`deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
Ë|| deföed (
STM32F410xx
Ë|| deföed (
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1033 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1035 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_qspi.c

82 
	~"°m32f4xx_q•i.h
"

92 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

95 
	#QSPI_CR_CLEAR_MASK
 0x00FFFFCF

	)

96 
	#QSPI_DCR_CLEAR_MASK
 0xFFE0F7FE

	)

97 
	#QSPI_CCR_CLEAR_MASK
 0x90800000

	)

98 
	#QSPI_PIR_CLEAR_MASK
 0xFFFF0000

	)

99 
	#QSPI_LPTR_CLEAR_MASK
 0xFFFF0000

	)

100 
	#QSPI_CCR_CLEAR_INSTRUCTION_MASK
 0xFFFFFF00

	)

101 
	#QSPI_CCR_CLEAR_DCY_MASK
 0xFFC3FFFF

	)

102 
	#QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 0xFFFFF0FF

	)

103 
	#QSPI_CR_INTERRUPT_MASK
 0x001F0000

	)

104 
	#QSPI_SR_INTERRUPT_MASK
 0x0000001F

	)

105 
	#QSPI_FSR_INTERRUPT_MASK
 0x0000001B

	)

144 
	$QSPI_DeInô
()

147 
	`RCC_AHB3PîùhRe£tCmd
(
RCC_AHB3Pîùh_QSPI
, 
ENABLE
);

149 
	`RCC_AHB3PîùhRe£tCmd
(
RCC_AHB3Pîùh_QSPI
, 
DISABLE
);

150 
	}
}

157 
	$QSPI_Såu˘Inô
(
QSPI_InôTy≥Def
* 
QSPI_InôSåu˘
)

161 
QSPI_InôSåu˘
->
QSPI_SShi·
 = 
QSPI_SShi·_NoShi·
 ;

163 
QSPI_InôSåu˘
->
QSPI_PªsˇÀr
 = 0 ;

165 
QSPI_InôSåu˘
->
QSPI_CKMode
 = 
QSPI_CKMode_Mode0
 ;

167 
QSPI_InôSåu˘
->
QSPI_CSHTime
 = 
QSPI_CSHTime_1Cy˛e
 ;

169 
QSPI_InôSåu˘
->
QSPI_FSize
 = 0 ;

171 
QSPI_InôSåu˘
->
QSPI_FSñe˘
 = 
QSPI_FSñe˘_1
 ;

173 
QSPI_InôSåu˘
->
QSPI_DFœsh
 = 
QSPI_DFœsh_DißbÀ
 ;

174 
	}
}

181 
	$QSPI_ComC⁄fig_Såu˘Inô
(
QSPI_ComC⁄fig_InôTy≥Def
* 
QSPI_ComC⁄fig_InôSåu˘
)

187 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DDRMode
 = 
QSPI_ComC⁄fig_DDRMode_DißbÀ
 ;

189 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DHHC
 = 
QSPI_ComC⁄fig_DHHC_DißbÀ
 ;

191 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_SIOOMode
 = 
QSPI_ComC⁄fig_SIOOMode_DißbÀ
 ;

193 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_FMode
 = 
QSPI_ComC⁄fig_FMode_Indúe˘_Wrôe
 ;

195 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DMode
 = 
QSPI_ComC⁄fig_DMode_NoD©a
 ;

197 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DummyCy˛es
 = 0 ;

199 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABSize
 = 
QSPI_ComC⁄fig_ABSize_8bô
 ;

201 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABMode
 = 
QSPI_ComC⁄fig_ABMode_NoA…î«ãByã
 ;

203 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADSize
 = 
QSPI_ComC⁄fig_ADSize_8bô
 ;

205 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADMode
 = 
QSPI_ComC⁄fig_ADMode_NoAddªss
 ;

207 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_IMode
 = 
QSPI_ComC⁄fig_IMode_NoIn°ru˘i⁄
 ;

209 
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_Ins
 = 0 ;

210 
	}
}

219 
	$QSPI_Inô
(
QSPI_InôTy≥Def
* 
QSPI_InôSåu˘
)

221 
uöt32_t
 
tm¥eg
 = 0;

224 
	`as£π_∑øm
(
	`IS_QSPI_SSHIFT
(
QSPI_InôSåu˘
->
QSPI_SShi·
));

225 
	`as£π_∑øm
(
	`IS_QSPI_PRESCALER
(
QSPI_InôSåu˘
->
QSPI_PªsˇÀr
));

226 
	`as£π_∑øm
(
	`IS_QSPI_CKMODE
(
QSPI_InôSåu˘
->
QSPI_CKMode
));

227 
	`as£π_∑øm
(
	`IS_QSPI_CSHTIME
(
QSPI_InôSåu˘
->
QSPI_CSHTime
));

228 
	`as£π_∑øm
(
	`IS_QSPI_FSIZE
(
QSPI_InôSåu˘
->
QSPI_FSize
));

229 
	`as£π_∑øm
(
	`IS_QSPI_FSEL
(
QSPI_InôSåu˘
->
QSPI_FSñe˘
));

230 
	`as£π_∑øm
(
	`IS_QSPI_DFM
(
QSPI_InôSåu˘
->
QSPI_DFœsh
));

234 
tm¥eg
 = 
QUADSPI
->
CR
;

236 
tm¥eg
 &
QSPI_CR_CLEAR_MASK
;

238 
tm¥eg
 |(
uöt32_t
)(((
QSPI_InôSåu˘
->
QSPI_PªsˇÀr
)<<24)

239 |(
QSPI_InôSåu˘
->
QSPI_SShi·
)

240 |(
QSPI_InôSåu˘
->
QSPI_FSñe˘
)

241 |(
QSPI_InôSåu˘
->
QSPI_DFœsh
));

243 
QUADSPI
->
CR
 = 
tm¥eg
;

247 
tm¥eg
 = 
QUADSPI
->
DCR
;

249 
tm¥eg
 &
QSPI_DCR_CLEAR_MASK
;

251 
tm¥eg
 |(
uöt32_t
)(((
QSPI_InôSåu˘
->
QSPI_FSize
)<<16)

252 |(
QSPI_InôSåu˘
->
QSPI_CSHTime
)

253 |(
QSPI_InôSåu˘
->
QSPI_CKMode
));

255 
QUADSPI
->
DCR
 = 
tm¥eg
;

256 
	}
}

265 
	$QSPI_ComC⁄fig_Inô
(
QSPI_ComC⁄fig_InôTy≥Def
* 
QSPI_ComC⁄fig_InôSåu˘
)

267 
uöt32_t
 
tm¥eg
 = 0;

270 
	`as£π_∑øm
(
	`IS_QSPI_FMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_FMode
));

271 
	`as£π_∑øm
(
	`IS_QSPI_SIOOMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_SIOOMode
));

272 
	`as£π_∑øm
(
	`IS_QSPI_DMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DMode
));

273 
	`as£π_∑øm
(
	`IS_QSPI_DCY
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DummyCy˛es
));

274 
	`as£π_∑øm
(
	`IS_QSPI_ABSIZE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABSize
));

275 
	`as£π_∑øm
(
	`IS_QSPI_ABMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABMode
));

276 
	`as£π_∑øm
(
	`IS_QSPI_ADSIZE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADSize
));

277 
	`as£π_∑øm
(
	`IS_QSPI_ADMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADMode
));

278 
	`as£π_∑øm
(
	`IS_QSPI_IMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_IMode
));

279 
	`as£π_∑øm
(
	`IS_QSPI_INSTRUCTION
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_Ins
));

280 
	`as£π_∑øm
(
	`IS_QSPI_DDRMODE
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DDRMode
));

281 
	`as£π_∑øm
(
	`IS_QSPI_DHHC
 (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DHHC
));

285 
tm¥eg
 = 
QUADSPI
->
CCR
;

287 
tm¥eg
 &
QSPI_CCR_CLEAR_MASK
;

289 
tm¥eg
 |(
uöt32_t
)–(
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_FMode
)

290 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DDRMode
)

291 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DHHC
)

292 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_SIOOMode
)

293 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DMode
)

294 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABSize
)

295 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ABMode
)

296 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADSize
)

297 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_ADMode
)

298 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_IMode
)

299 | (
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_Ins
)

300 |((
QSPI_ComC⁄fig_InôSåu˘
->
QSPI_ComC⁄fig_DummyCy˛es
)<<18));

302 
QUADSPI
->
CCR
 = 
tm¥eg
;

303 
	}
}

311 
	$QSPI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

314 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

316 i‡(
NewSèã
 !
DISABLE
)

319 
QUADSPI
->
CR
 |
QUADSPI_CR_EN
;

324 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_EN
;

326 
	}
}

344 
	$QSPI_AutoPﬁlögMode_C⁄fig
(
uöt32_t
 
QSPI_M©ch
, uöt32_à
QSPI_Mask
 , uöt32_à
QSPI_M©ch_Mode
)

347 
	`as£π_∑øm
(
	`IS_QSPI_PMM
(
QSPI_M©ch_Mode
));

349 i‡((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

353 
QUADSPI
->
PSMAR
 = 
QSPI_M©ch
 ;

356 
QUADSPI
->
PSMKR
 = 
QSPI_Mask
 ;

359 if(
QSPI_M©ch_Mode
)

363 
QUADSPI
->
CR
 |
QUADSPI_CR_PMM
;

369 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_PMM
;

372 
	}
}

381 
	$QSPI_AutoPﬁlögMode_SëI¡îvÆ
(
uöt32_t
 
QSPI_I¡îvÆ
)

383 
uöt32_t
 
tm¥eg
 = 0;

386 
	`as£π_∑øm
(
	`IS_QSPI_PIR
(
QSPI_I¡îvÆ
));

388 i‡((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

392 
tm¥eg
 = 
QUADSPI
->
PIR
 ;

394 
tm¥eg
 &
QSPI_PIR_CLEAR_MASK
 ;

396 
tm¥eg
 |
QSPI_I¡îvÆ
;

398 
QUADSPI
->
PIR
 = 
tm¥eg
;

400 
	}
}

411 
	$QSPI_Mem‹yM≠≥dMode_SëTimeout
(
uöt32_t
 
QSPI_Timeout
)

413 
uöt32_t
 
tm¥eg
 = 0;

416 
	`as£π_∑øm
(
	`IS_QSPI_TIMEOUT
(
QSPI_Timeout
));

418 i‡((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

422 
tm¥eg
 = 
QUADSPI
->
LPTR
 ;

424 
tm¥eg
 &
QSPI_LPTR_CLEAR_MASK
 ;

426 
tm¥eg
 |
QSPI_Timeout
;

428 
QUADSPI
->
LPTR
 = 
tm¥eg
;

430 
	}
}

439 
	$QSPI_SëAddªss
(
uöt32_t
 
QSPI_Addªss
)

441 if((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

445 
QUADSPI
->
AR
 = 
QSPI_Addªss
;

447 
	}
}

456 
	$QSPI_SëA…î«ãByã
(
uöt32_t
 
QSPI_A…î«ãByã
)

458 if((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

462 
QUADSPI
->
ABR
 = 
QSPI_A…î«ãByã
;

464 
	}
}

474 
	$QSPI_SëFIFOThªshﬁd
(
uöt32_t
 
QSPI_FIFOThªshﬁd
)

476 
uöt32_t
 
tm¥eg
 = 0;

479 
	`as£π_∑øm
(
	`IS_QSPI_FIFOTHRESHOLD
(
QSPI_FIFOThªshﬁd
));

482 
tm¥eg
 = 
QUADSPI
->
CR
 ;

484 
tm¥eg
 &
QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 ;

486 
tm¥eg
 |(
QSPI_FIFOThªshﬁd
 << 8);

488 
QUADSPI
->
CR
 = 
tm¥eg
;

489 
	}
}

511 
	$QSPI_SëD©aLígth
(
uöt32_t
 
QSPI_D©aLígth
)

513 i‡((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

517 
QUADSPI
->
DLR
 = 
QSPI_D©aLígth
;

519 
	}
}

528 
	$QSPI_TimeoutCou¡îCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 i‡((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

536 i‡(
NewSèã
 !
DISABLE
)

539 
QUADSPI
->
CR
 |
QUADSPI_CR_TCEN
;

544 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_TCEN
;

547 
	}
}

556 
	$QSPI_AutoPﬁlögModeSt›Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

561 i‡((
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
Ë=
RESET
)

564 i‡(
NewSèã
 !
DISABLE
)

567 
QUADSPI
->
CR
 |
QUADSPI_CR_APMS
;

572 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_APMS
;

575 
	}
}

582 
	$QSPI_Ab‹tReque°
()

585 
QUADSPI
->
CR
 |
QUADSPI_CR_ABORT
;

586 
	}
}

595 
	$QSPI_SídD©a8
(
uöt8_t
 
D©a
)

597 
uöt32_t
 
quad•iba£
 = 0;

599 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

600 
quad•iba£
 += 0x20;

602 *(
__IO
 
uöt8_t
 *Ë
quad•iba£
 = 
D©a
;

603 
	}
}

610 
	$QSPI_SídD©a16
(
uöt16_t
 
D©a
)

612 
uöt32_t
 
quad•iba£
 = 0;

614 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

615 
quad•iba£
 += 0x20;

617 *(
__IO
 
uöt16_t
 *Ë
quad•iba£
 = 
D©a
;

618 
	}
}

625 
	$QSPI_SídD©a32
(
uöt32_t
 
D©a
)

627 
QUADSPI
->
DR
 = 
D©a
;

628 
	}
}

634 
uöt8_t
 
	$QSPI_Re˚iveD©a8
()

636 
uöt32_t
 
quad•iba£
 = 0;

638 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

639 
quad•iba£
 += 0x20;

641  *(
__IO
 
uöt8_t
 *Ë
quad•iba£
;

642 
	}
}

648 
uöt16_t
 
	$QSPI_Re˚iveD©a16
()

650 
uöt32_t
 
quad•iba£
 = 0;

652 
quad•iba£
 = (
uöt32_t
)
QUADSPI
;

653 
quad•iba£
 += 0x20;

655  *(
__IO
 
uöt16_t
 *Ë
quad•iba£
;

656 
	}
}

662 
uöt32_t
 
	$QSPI_Re˚iveD©a32
()

664  
QUADSPI
->
DR
;

665 
	}
}

675 
	$QSPI_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

678 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

680 i‡(
NewSèã
 !
DISABLE
)

683 
QUADSPI
->
CR
 |
QUADSPI_CR_DMAEN
;

688 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DMAEN
;

690 
	}
}

707 
	$QSPI_ITC⁄fig
(
uöt32_t
 
QSPI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

709 
uöt32_t
 
tm¥eg
 = 0;

712 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

713 
	`as£π_∑øm
(
	`IS_QSPI_IT
(
QSPI_IT
));

716 
tm¥eg
 = 
QUADSPI
->
CR
 ;

718 if(
NewSèã
 !
DISABLE
)

721 
tm¥eg
 |(
uöt32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

726 
tm¥eg
 &~(
uöt32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

729 
QUADSPI
->
CR
 = 
tm¥eg
 ;

730 
	}
}

738 
uöt32_t
 
	$QSPI_GëFIFOLevñ
()

741  ((
QUADSPI
->
SR
 & 
QUADSPI_SR_FLEVEL
)>> 8);

742 
	}
}

753 
uöt32_t
 
	$QSPI_GëFMode
()

756  (
QUADSPI
->
CCR
 & 
QUADSPI_CCR_FMODE
);

757 
	}
}

771 
FœgSètus
 
	$QSPI_GëFœgSètus
(
uöt32_t
 
QSPI_FLAG
)

773 
FœgSètus
 
bô°©us
 = 
RESET
;

775 
	`as£π_∑øm
(
	`IS_QSPI_GET_FLAG
(
QSPI_FLAG
));

778 if((
QUADSPI
->
SR
 & 
QSPI_FLAG
Ë!
RESET
)

781 
bô°©us
 = 
SET
;

786 
bô°©us
 = 
RESET
;

789  
bô°©us
;

790 
	}
}

802 
	$QSPI_CÀ¨Fœg
(
uöt32_t
 
QSPI_FLAG
)

805 
	`as£π_∑øm
(
	`IS_QSPI_CLEAR_FLAG
(
QSPI_FLAG
));

808 
QUADSPI
->
FCR
 = 
QSPI_FLAG
;

809 
	}
}

822 
ITSètus
 
	$QSPI_GëITSètus
(
uöt32_t
 
QSPI_IT
)

824 
ITSètus
 
bô°©us
 = 
RESET
;

825 
uöt32_t
 
tmp¸eg
 = 0, 
tmp§eg
 = 0;

828 
	`as£π_∑øm
(
	`IS_QSPI_IT
(
QSPI_IT
));

831 
tmp¸eg
 = 
QUADSPI
->
CR
;

832 
tmp¸eg
 &(
uöt32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

835 
tmp§eg
 = 
QUADSPI
->
SR
;

836 
tmp§eg
 &(
uöt32_t
)(
QSPI_IT
 & 
QSPI_SR_INTERRUPT_MASK
);

839 if((
tmp¸eg
 !
RESET
Ë&& (
tmp§eg
 != RESET))

842 
bô°©us
 = 
SET
;

847 
bô°©us
 = 
RESET
;

850  
bô°©us
;

851 
	}
}

863 
	$QSPI_CÀ¨ITPídögBô
(
uöt32_t
 
QSPI_IT
)

866 
	`as£π_∑øm
(
	`IS_QSPI_CLEAR_IT
(
QSPI_IT
));

868 
QUADSPI
->
FCR
 = (
uöt32_t
)(
QSPI_IT
 & 
QSPI_FSR_INTERRUPT_MASK
);

869 
	}
}

877 
	$QSPI_DuÆFœshMode_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

880 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

882 i‡(
NewSèã
 !
DISABLE
)

885 
QUADSPI
->
CR
 |
QUADSPI_CR_DFM
;

890 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DFM
;

892 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c

59 
	~"°m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BôNumbî
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

80 
	#CSSON_BôNumbî
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

83 
	#PLLON_BôNumbî
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

86 
	#PLLI2SON_BôNumbî
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLI2SON_BôNumbî
 * 4))

	)

90 
	#PLLSAION_BôNumbî
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLSAION_BôNumbî
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BôNumbî
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
I2SSRC_BôNumbî
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BôNumbî
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

105 
	#BDRST_BôNumbî
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BôNumbî
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BôNumbî
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32Ë+ (
TIMPRE_BôNumbî
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #i‡
deföed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Ë+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Ë+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
uöt32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
uöt32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeInô
()

228 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &(
uöt32_t
)0xEAF6FFFF;

237 
RCC
->
PLLCFGR
 = 0x24003010;

239 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F469_479xx
)

241 
RCC
->
PLLI2SCFGR
 = 0x20003000;

244 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

246 
RCC
->
PLLSAICFGR
 = 0x24003000;

250 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

253 
RCC
->
CIR
 = 0x00000000;

256 
RCC
->
DCKCFGR
 = 0x00000000;

258 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

260 
RCC
->
DCKCFGR2
 = 0x00000000;

262 
	}
}

284 
	$RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
)

287 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

290 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

293 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

294 
	}
}

308 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

310 
__IO
 
uöt32_t
 
°¨tupcou¡î
 = 0;

311 
Eº‹Sètus
 
°©us
 = 
ERROR
;

312 
FœgSètus
 
h£°©us
 = 
RESET
;

316 
h£°©us
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

317 
°¨tupcou¡î
++;

318 } (
°¨tupcou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
h£°©us
 =
RESET
));

320 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

322 
°©us
 = 
SUCCESS
;

326 
°©us
 = 
ERROR
;

328  (
°©us
);

329 
	}
}

339 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

341 
uöt32_t
 
tm¥eg
 = 0;

343 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

345 
tm¥eg
 = 
RCC
->
CR
;

348 
tm¥eg
 &~
RCC_CR_HSITRIM
;

351 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

354 
RCC
->
CR
 = 
tm¥eg
;

355 
	}
}

375 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

378 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

380 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

381 
	}
}

400 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

403 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

407 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

410 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

413 
RCC_LSE
)

415 
RCC_LSE_ON
:

417 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

419 
RCC_LSE_By∑ss
:

421 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

426 
	}
}

440 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

443 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

445 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

446 
	}
}

448 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

488 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
, uöt32_à
PLLR
)

491 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

492 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

493 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

494 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

495 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

496 
	`as£π_∑øm
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

498 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

499 (
PLLQ
 << 24Ë| (
PLLR
 << 28);

500 
	}
}

503 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

539 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
)

542 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

543 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

544 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

545 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

546 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

548 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

549 (
PLLQ
 << 24);

550 
	}
}

563 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

566 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

567 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

568 
	}
}

570 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F401xx
)

593 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
)

596 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

597 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

599 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28);

600 
	}
}

603 #i‡
deföed
(
STM32F411xE
)

631 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
, uöt32_à
PLLI2SM
)

634 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

635 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

636 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

638 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28Ë| 
PLLI2SM
;

639 
	}
}

642 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

667 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

670 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

671 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

672 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

674 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

675 
	}
}

678 #i‡
deföed
(
STM32F412xG
 ) || deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

713 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SM
, uöt32_à
PLLI2SN
, uöt32_à
PLLI2SP
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

716 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

717 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

718 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

719 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

720 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

722 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6Ë| (((
PLLI2SP
 >> 1Ë-1Ë<< 16Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

723 
	}
}

732 
	$RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

735 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

736 *(
__IO
 
uöt32_t
 *Ë
CR_PLLI2SON_BB
 = (uöt32_t)
NewSèã
;

737 
	}
}

739 #i‡
deföed
(
STM32F469_479xx
)

765 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

768 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

769 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

770 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

771 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

773 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (((
PLLSAIP
 >> 1Ë-1Ë<< 16Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

774 
	}
}

777 #i‡
deföed
(
STM32F446xx
)

806 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIM
, uöt32_à
PLLSAIN
, uöt32_à
PLLSAIP
, uöt32_à
PLLSAIQ
)

809 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

810 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

811 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

812 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

814 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6Ë| (((
PLLSAIP
 >> 1Ë-1Ë<< 16Ë| (
PLLSAIQ
 << 24);

815 
	}
}

818 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

841 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

844 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

845 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

846 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

848 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

849 
	}
}

861 
	$RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

864 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

865 *(
__IO
 
uöt32_t
 *Ë
CR_PLLSAION_BB
 = (uöt32_t)
NewSèã
;

866 
	}
}

879 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

882 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

883 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

884 
	}
}

904 
	$RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
)

906 
uöt32_t
 
tm¥eg
 = 0;

909 
	`as£π_∑øm
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour˚
));

910 
	`as£π_∑øm
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

912 
tm¥eg
 = 
RCC
->
CFGR
;

915 
tm¥eg
 &
CFGR_MCO1_RESET_MASK
;

918 
tm¥eg
 |
RCC_MCO1Sour˚
 | 
RCC_MCO1Div
;

921 
RCC
->
CFGR
 = 
tm¥eg
;

923 #i‡
	`deföed
(
STM32F410xx
)

924 
	`RCC_MCO1Cmd
(
ENABLE
);

926 
	}
}

949 
	$RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
)

951 
uöt32_t
 
tm¥eg
 = 0;

954 
	`as£π_∑øm
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour˚
));

955 
	`as£π_∑øm
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

957 
tm¥eg
 = 
RCC
->
CFGR
;

960 
tm¥eg
 &
CFGR_MCO2_RESET_MASK
;

963 
tm¥eg
 |
RCC_MCO2Sour˚
 | 
RCC_MCO2Div
;

966 
RCC
->
CFGR
 = 
tm¥eg
;

968 #i‡
	`deföed
(
STM32F410xx
)

969 
	`RCC_MCO2Cmd
(
ENABLE
);

971 
	}
}

1149 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

1151 
uöt32_t
 
tm¥eg
 = 0;

1154 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

1156 
tm¥eg
 = 
RCC
->
CFGR
;

1159 
tm¥eg
 &~
RCC_CFGR_SW
;

1162 
tm¥eg
 |
RCC_SYSCLKSour˚
;

1165 
RCC
->
CFGR
 = 
tm¥eg
;

1166 
	}
}

1178 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

1180  ((
uöt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1181 
	}
}

1203 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

1205 
uöt32_t
 
tm¥eg
 = 0;

1208 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1210 
tm¥eg
 = 
RCC
->
CFGR
;

1213 
tm¥eg
 &~
RCC_CFGR_HPRE
;

1216 
tm¥eg
 |
RCC_SYSCLK
;

1219 
RCC
->
CFGR
 = 
tm¥eg
;

1220 
	}
}

1234 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

1236 
uöt32_t
 
tm¥eg
 = 0;

1239 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1241 
tm¥eg
 = 
RCC
->
CFGR
;

1244 
tm¥eg
 &~
RCC_CFGR_PPRE1
;

1247 
tm¥eg
 |
RCC_HCLK
;

1250 
RCC
->
CFGR
 = 
tm¥eg
;

1251 
	}
}

1265 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

1267 
uöt32_t
 
tm¥eg
 = 0;

1270 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1272 
tm¥eg
 = 
RCC
->
CFGR
;

1275 
tm¥eg
 &~
RCC_CFGR_PPRE2
;

1278 
tm¥eg
 |
RCC_HCLK
 << 3;

1281 
RCC
->
CFGR
 = 
tm¥eg
;

1282 
	}
}

1317 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

1319 
uöt32_t
 
tmp
 = 0, 
¥esc
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

1320 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1321 
uöt32_t
 
∂Ã
 = 2;

1325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1327 
tmp
)

1330 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1333 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

1340 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1341 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1343 i‡(
∂lsour˚
 != 0)

1346 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1351 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1354 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1355 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Õ
;

1358 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1363 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1364 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1366 i‡(
∂lsour˚
 != 0)

1369 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1374 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1377 
∂Ã
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1378 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Ã
;

1383 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1389 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1390 
tmp
 =Åmp >> 4;

1391 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1393 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

1396 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1397 
tmp
 =Åmp >> 10;

1398 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1400 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1403 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1404 
tmp
 =Åmp >> 13;

1405 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1407 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1408 
	}
}

1470 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

1472 
uöt32_t
 
tm¥eg
 = 0;

1475 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

1477 i‡((
RCC_RTCCLKSour˚
 & 0x00000300) == 0x00000300)

1479 
tm¥eg
 = 
RCC
->
CFGR
;

1482 
tm¥eg
 &~
RCC_CFGR_RTCPRE
;

1485 
tm¥eg
 |(
RCC_RTCCLKSour˚
 & 0xFFFFCFF);

1488 
RCC
->
CFGR
 = 
tm¥eg
;

1492 
RCC
->
BDCR
 |(
RCC_RTCCLKSour˚
 & 0x00000FFF);

1493 
	}
}

1502 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1505 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1507 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

1508 
	}
}

1519 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1522 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1523 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1524 
	}
}

1526 #i‡
deföed
 (
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1545 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SAPBx
, uöt32_à
RCC_I2SCLKSour˚
)

1548 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1549 
	`as£π_∑øm
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1551 if(
RCC_I2SAPBx
 =
RCC_I2SBus_APB1
)

1554 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S1SRC
;

1556 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour˚
;

1561 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S2SRC
;

1563 
RCC
->
DCKCFGR
 |(
RCC_I2SCLKSour˚
 << 2);

1565 
	}
}

1566 #i‡
deföed
(
STM32F446xx
)

1584 
	$RCC_SAICLKC⁄fig
(
uöt32_t
 
RCC_SAIIn°™˚
, uöt32_à
RCC_SAICLKSour˚
)

1587 
	`as£π_∑øm
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSour˚
));

1588 
	`as£π_∑øm
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn°™˚
));

1590 if(
RCC_SAIIn°™˚
 =
RCC_SAIIn°™˚_SAI1
)

1593 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI1SRC
;

1595 
RCC
->
DCKCFGR
 |
RCC_SAICLKSour˚
;

1600 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI2SRC
;

1602 
RCC
->
DCKCFGR
 |(
RCC_SAICLKSour˚
 << 2);

1604 
	}
}

1607 #i‡
deföed
(
STM32F413_423xx
)

1620 
	$RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
)

1622 
uöt32_t
 
tm¥eg
 = 0;

1625 
	`as£π_∑øm
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour˚
));

1627 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1630 
tm¥eg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1633 
tm¥eg
 |
RCC_SAIBlockACLKSour˚
;

1636 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1637 
	}
}

1651 
	$RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
)

1653 
uöt32_t
 
tm¥eg
 = 0;

1656 
	`as£π_∑øm
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour˚
));

1658 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1661 
tm¥eg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1664 
tm¥eg
 |
RCC_SAIBlockBCLKSour˚
;

1667 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1668 
	}
}

1672 #i‡
deföed
(
STM32F410xx
)

1684 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1687 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1690 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2SSRC
;

1692 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour˚
;

1693 
	}
}

1696 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F469_479xx
)

1707 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1710 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1712 *(
__IO
 
uöt32_t
 *Ë
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour˚
;

1713 
	}
}

1716 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

1734 
	$RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
)

1736 
uöt32_t
 
tm¥eg
 = 0;

1739 
	`as£π_∑øm
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour˚
));

1741 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1744 
tm¥eg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1747 
tm¥eg
 |
RCC_SAIBlockACLKSour˚
;

1750 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1751 
	}
}

1770 
	$RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
)

1772 
uöt32_t
 
tm¥eg
 = 0;

1775 
	`as£π_∑øm
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour˚
));

1777 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1780 
tm¥eg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1783 
tm¥eg
 |
RCC_SAIBlockBCLKSour˚
;

1786 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1787 
	}
}

1803 
	$RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
)

1805 
uöt32_t
 
tm¥eg
 = 0;

1808 
	`as£π_∑øm
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1810 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1813 
tm¥eg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1816 
tm¥eg
 |(
RCC_PLLI2SDivQ
 - 1);

1819 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1820 
	}
}

1835 
	$RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
)

1837 
uöt32_t
 
tm¥eg
 = 0;

1840 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1842 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1845 
tm¥eg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1848 
tm¥eg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1851 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1852 
	}
}

1854 #i‡
deföed
(
STM32F413_423xx
)

1865 
	$RCC_SAIPLLI2SRClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivR
)

1867 
uöt32_t
 
tm¥eg
 = 0;

1870 
	`as£π_∑øm
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
RCC_PLLI2SDivR
));

1872 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1875 
tm¥eg
 &~(
RCC_DCKCFGR_PLLI2SDIVR
);

1878 
tm¥eg
 |(
RCC_PLLI2SDivR
-1);

1881 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1882 
	}
}

1897 
	$RCC_SAIPLLRClkDivC⁄fig
(
uöt32_t
 
RCC_PLLDivR
)

1899 
uöt32_t
 
tm¥eg
 = 0;

1902 
	`as£π_∑øm
(
	`IS_RCC_PLL_DIVR_VALUE
(
RCC_PLLDivR
));

1904 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1907 
tm¥eg
 &~(
RCC_DCKCFGR_PLLDIVR
);

1910 
tm¥eg
 |((
RCC_PLLDivR
 - 1 ) << 8);

1913 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1914 
	}
}

1934 
	$RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
)

1936 
uöt32_t
 
tm¥eg
 = 0;

1939 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1941 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1944 
tm¥eg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1947 
tm¥eg
 |
RCC_PLLSAIDivR
;

1950 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1951 
	}
}

1953 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1964 
	$RCC_DFSDM1CLKC⁄fig
(
uöt32_t
 
RCC_DFSDMCLKSour˚
)

1966 
uöt32_t
 
tm¥eg
 = 0;

1969 
	`as£π_∑øm
(
	`IS_RCC_DFSDM1CLK_SOURCE
(
RCC_DFSDMCLKSour˚
));

1971 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1974 
tm¥eg
 &~
RCC_DCKCFGR_CKDFSDM1SEL
;

1977 
tm¥eg
 |(
RCC_DFSDMCLKSour˚
 << 31) ;

1980 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1981 
	}
}

1993 
	$RCC_DFSDM1ACLKC⁄fig
(
uöt32_t
 
RCC_DFSDM1ACLKSour˚
)

1995 
uöt32_t
 
tm¥eg
 = 0;

1998 
	`as£π_∑øm
(
	`IS_RCC_DFSDMACLK_SOURCE
(
RCC_DFSDM1ACLKSour˚
));

2000 
tm¥eg
 = 
RCC
->
DCKCFGR
;

2003 
tm¥eg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2006 
tm¥eg
 |
RCC_DFSDM1ACLKSour˚
;

2009 
RCC
->
DCKCFGR
 = 
tm¥eg
;

2010 
	}
}

2012 #i‡
deföed
(
STM32F413_423xx
)

2023 
	$RCC_DFSDM2ACLKC⁄fig
(
uöt32_t
 
RCC_DFSDMACLKSour˚
)

2025 
uöt32_t
 
tm¥eg
 = 0;

2028 
	`as£π_∑øm
(
	`IS_RCC_DFSDMCLK_SOURCE
(
RCC_DFSDMACLKSour˚
));

2030 
tm¥eg
 = 
RCC
->
DCKCFGR
;

2033 
tm¥eg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

2036 
tm¥eg
 |
RCC_DFSDMACLKSour˚
;

2039 
RCC
->
DCKCFGR
 = 
tm¥eg
;

2040 
	}
}

2062 
	$RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
)

2065 
	`as£π_∑øm
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPªsˇÀr
));

2067 *(
__IO
 
uöt32_t
 *Ë
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPªsˇÀr
;

2068 
	}
}

2104 
	$RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2107 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Pîùh
));

2109 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2110 i‡(
NewSèã
 !
DISABLE
)

2112 
RCC
->
AHB1ENR
 |
RCC_AHB1Pîùh
;

2116 
RCC
->
AHB1ENR
 &~
RCC_AHB1Pîùh
;

2118 
	}
}

2136 
	$RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2139 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2140 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2142 i‡(
NewSèã
 !
DISABLE
)

2144 
RCC
->
AHB2ENR
 |
RCC_AHB2Pîùh
;

2148 
RCC
->
AHB2ENR
 &~
RCC_AHB2Pîùh
;

2150 
	}
}

2152 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2166 
	$RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2169 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2170 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2172 i‡(
NewSèã
 !
DISABLE
)

2174 
RCC
->
AHB3ENR
 |
RCC_AHB3Pîùh
;

2178 
RCC
->
AHB3ENR
 &~
RCC_AHB3Pîùh
;

2180 
	}
}

2223 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2226 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2227 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2229 i‡(
NewSèã
 !
DISABLE
)

2231 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

2235 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

2237 
	}
}

2275 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2278 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2279 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2281 i‡(
NewSèã
 !
DISABLE
)

2283 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

2287 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

2289 
	}
}

2317 
	$RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2320 
	`as£π_∑øm
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Pîùh
));

2321 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2323 i‡(
NewSèã
 !
DISABLE
)

2325 
RCC
->
AHB1RSTR
 |
RCC_AHB1Pîùh
;

2329 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Pîùh
;

2331 
	}
}

2346 
	$RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2349 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2350 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2352 i‡(
NewSèã
 !
DISABLE
)

2354 
RCC
->
AHB2RSTR
 |
RCC_AHB2Pîùh
;

2358 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Pîùh
;

2360 
	}
}

2362 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2373 
	$RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2376 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2377 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2379 i‡(
NewSèã
 !
DISABLE
)

2381 
RCC
->
AHB3RSTR
 |
RCC_AHB3Pîùh
;

2385 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Pîùh
;

2387 
	}
}

2427 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2430 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2432 i‡(
NewSèã
 !
DISABLE
)

2434 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

2438 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

2440 
	}
}

2474 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2477 
	`as£π_∑øm
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Pîùh
));

2478 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2479 i‡(
NewSèã
 !
DISABLE
)

2481 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

2485 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

2487 
	}
}

2523 
	$RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2526 
	`as£π_∑øm
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Pîùh
));

2527 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2528 i‡(
NewSèã
 !
DISABLE
)

2530 
RCC
->
AHB1LPENR
 |
RCC_AHB1Pîùh
;

2534 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Pîùh
;

2536 
	}
}

2555 
	$RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2558 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

2559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2560 i‡(
NewSèã
 !
DISABLE
)

2562 
RCC
->
AHB2LPENR
 |
RCC_AHB2Pîùh
;

2566 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Pîùh
;

2568 
	}
}

2570 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2585 
	$RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2588 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

2589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2590 i‡(
NewSèã
 !
DISABLE
)

2592 
RCC
->
AHB3LPENR
 |
RCC_AHB3Pîùh
;

2596 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Pîùh
;

2598 
	}
}

2642 
	$RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2645 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

2646 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2647 i‡(
NewSèã
 !
DISABLE
)

2649 
RCC
->
APB1LPENR
 |
RCC_APB1Pîùh
;

2653 
RCC
->
APB1LPENR
 &~
RCC_APB1Pîùh
;

2655 
	}
}

2694 
	$RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2697 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2698 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2699 i‡(
NewSèã
 !
DISABLE
)

2701 
RCC
->
APB2LPENR
 |
RCC_APB2Pîùh
;

2705 
RCC
->
APB2LPENR
 &~
RCC_APB2Pîùh
;

2707 
	}
}

2718 
	$RCC_LSEModeC⁄fig
(
uöt8_t
 
RCC_Mode
)

2721 
	`as£π_∑øm
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2723 if(
RCC_Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2725 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2729 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2731 
	}
}

2733 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2745 
	$RCC_LPTIM1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
)

2748 
	`as£π_∑øm
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSour˚
));

2751 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_LPTIM1SEL
;

2753 
RCC
->
DCKCFGR2
 |
RCC_ClockSour˚
;

2754 
	}
}

2757 #i‡
deföed
(
STM32F469_479xx
)

2767 
	$RCC_DSIClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2770 
	`as£π_∑øm
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSour˚
));

2772 if(
RCC_ClockSour˚
 =
RCC_DSICLKSour˚_PLLR
)

2774 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2778 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2780 
	}
}

2783 #i‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2794 
	$RCC_48MHzClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2797 
	`as£π_∑øm
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSour˚
));

2798 #i‡
	`deföed
(
STM32F469_479xx
)

2799 if(
RCC_ClockSour˚
 =
RCC_48MHZCLKSour˚_PLLSAI
)

2801 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2805 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2807 #ñi‡ 
	`deföed
(
STM32F446xx
)

2808 if(
RCC_ClockSour˚
 =
RCC_48MHZCLKSour˚_PLLSAI
)

2810 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2814 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2816 #ñi‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2817 if(
RCC_ClockSour˚
 =
RCC_CK48CLKSOURCE_PLLI2SQ
)

2819 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2823 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2827 
	}
}

2838 
	$RCC_SDIOClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2841 
	`as£π_∑øm
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSour˚
));

2842 #i‡
	`deföed
(
STM32F469_479xx
)

2843 if(
RCC_ClockSour˚
 =
RCC_SDIOCLKSour˚_SYSCLK
)

2845 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2849 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2851 #ñi‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2852 if(
RCC_ClockSour˚
 =
RCC_SDIOCLKSour˚_SYSCLK
)

2854 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2858 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2862 
	}
}

2865 #i‡
deföed
(
STM32F446xx
)

2882 
	$RCC_AHB1ClockG©ögCmd
(
uöt32_t
 
RCC_AHB1ClockG©ög
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2885 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockG©ög
));

2887 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2888 i‡(
NewSèã
 !
DISABLE
)

2890 
RCC
->
CKGATENR
 &~
RCC_AHB1ClockG©ög
;

2894 
RCC
->
CKGATENR
 |
RCC_AHB1ClockG©ög
;

2896 
	}
}

2907 
	$RCC_SPDIFRXClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2910 
	`as£π_∑øm
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSour˚
));

2912 if(
RCC_ClockSour˚
 =
RCC_SPDIFRXCLKSour˚_PLLI2SP
)

2914 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2918 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2920 
	}
}

2931 
	$RCC_CECClockSour˚C⁄fig
(
uöt8_t
 
RCC_ClockSour˚
)

2934 
	`as£π_∑øm
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSour˚
));

2936 if(
RCC_ClockSour˚
 =
RCC_CECCLKSour˚_LSE
)

2938 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2942 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2944 
	}
}

2947 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2958 
	$RCC_FMPI2C1ClockSour˚C⁄fig
(
uöt32_t
 
RCC_ClockSour˚
)

2961 
	`as£π_∑øm
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSour˚
));

2964 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_FMPI2C1SEL
;

2966 
RCC
->
DCKCFGR2
 |
RCC_ClockSour˚
;

2967 
	}
}

2973 #i‡
deföed
(
STM32F410xx
)

2980 
	$RCC_MCO1Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2983 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2985 *(
__IO
 
uöt32_t
 *Ë
RCC_CFGR_MCO1EN_BB
 = (uöt32_t)
NewSèã
;

2986 
	}
}

2994 
	$RCC_MCO2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2997 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2999 *(
__IO
 
uöt32_t
 *Ë
RCC_CFGR_MCO2EN_BB
 = (uöt32_t)
NewSèã
;

3000 
	}
}

3030 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3033 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

3034 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3035 i‡(
NewSèã
 !
DISABLE
)

3038 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

3043 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

3045 
	}
}

3067 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

3069 
uöt32_t
 
tmp
 = 0;

3070 
uöt32_t
 
°©u§eg
 = 0;

3071 
FœgSètus
 
bô°©us
 = 
RESET
;

3074 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

3077 
tmp
 = 
RCC_FLAG
 >> 5;

3078 i‡(
tmp
 == 1)

3080 
°©u§eg
 = 
RCC
->
CR
;

3082 i‡(
tmp
 == 2)

3084 
°©u§eg
 = 
RCC
->
BDCR
;

3088 
°©u§eg
 = 
RCC
->
CSR
;

3092 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

3093 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

3095 
bô°©us
 = 
SET
;

3099 
bô°©us
 = 
RESET
;

3102  
bô°©us
;

3103 
	}
}

3112 
	$RCC_CÀ¨Fœg
()

3115 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

3116 
	}
}

3132 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

3134 
ITSètus
 
bô°©us
 = 
RESET
;

3137 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

3140 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

3142 
bô°©us
 = 
SET
;

3146 
bô°©us
 = 
RESET
;

3149  
bô°©us
;

3150 
	}
}

3166 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

3169 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

3173 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

3174 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c

56 
	~"°m32f4xx_∫g.h
"

57 
	~"°m32f4xx_rcc.h
"

67 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

99 
	$RNG_DeInô
()

101 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
)

103 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
ENABLE
);

106 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
DISABLE
);

108 #i‡
	`deföed
(
STM32F410xx
)

110 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_RNG
, 
ENABLE
);

113 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_RNG
, 
DISABLE
);

115 
	}
}

123 
	$RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

126 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

128 i‡(
NewSèã
 !
DISABLE
)

131 
RNG
->
CR
 |
RNG_CR_RNGEN
;

136 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

138 
	}
}

185 
uöt32_t
 
	$RNG_GëR™domNumbî
()

188  
RNG
->
DR
;

189 
	}
}

276 
	$RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
)

279 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

281 i‡(
NewSèã
 !
DISABLE
)

284 
RNG
->
CR
 |
RNG_CR_IE
;

289 
RNG
->
CR
 &~
RNG_CR_IE
;

291 
	}
}

302 
FœgSètus
 
	$RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
)

304 
FœgSètus
 
bô°©us
 = 
RESET
;

306 
	`as£π_∑øm
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

309 i‡((
RNG
->
SR
 & 
RNG_FLAG
Ë!(
uöt8_t
)
RESET
)

312 
bô°©us
 = 
SET
;

317 
bô°©us
 = 
RESET
;

320  
bô°©us
;

321 
	}
}

335 
	$RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
)

338 
	`as£π_∑øm
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

340 
RNG
->
SR
 = ~(
uöt32_t
)(((uöt32_t)
RNG_FLAG
) << 4);

341 
	}
}

351 
ITSètus
 
	$RNG_GëITSètus
(
uöt8_t
 
RNG_IT
)

353 
ITSètus
 
bô°©us
 = 
RESET
;

355 
	`as£π_∑øm
(
	`IS_RNG_GET_IT
(
RNG_IT
));

358 i‡((
RNG
->
SR
 & 
RNG_IT
Ë!(
uöt8_t
)
RESET
)

361 
bô°©us
 = 
SET
;

366 
bô°©us
 = 
RESET
;

369  
bô°©us
;

370 
	}
}

381 
	$RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
)

384 
	`as£π_∑øm
(
	`IS_RNG_IT
(
RNG_IT
));

387 
RNG
->
SR
 = (
uöt8_t
)~
RNG_IT
;

388 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c

285 
	~"°m32f4xx_πc.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
uöt32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
uöt32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
uöt32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
uöt32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
uöt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

305 
	gRTC_FLAG_ALRBF
 | 
	gRTC_FLAG_ALRAF
 | 
	gRTC_FLAG_INITF
 | \

306 
	gRTC_FLAG_RSF
 | 
	gRTC_FLAG_INITS
 | 
	gRTC_FLAG_WUTWF
 | \

307 
	gRTC_FLAG_ALRBWF
 | 
	gRTC_FLAG_ALRAWF
 | 
	gRTC_FLAG_TAMP1F
 | \

308 
	gRTC_FLAG_TAMP2F
 | 
	gRTC_FLAG_RECALPF
 | 
	gRTC_FLAG_SHPF
))

310 
	#INITMODE_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
uöt32_t
Ë0x00001000)

	)

318 
uöt8_t
 
RTC_ByãToBcd2
(uöt8_à
VÆue
);

319 
uöt8_t
 
RTC_Bcd2ToByã
(uöt8_à
VÆue
);

375 
Eº‹Sètus
 
	$RTC_DeInô
()

377 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

378 
uöt32_t
 
wutwf°©us
 = 0x00;

379 
Eº‹Sètus
 
°©us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

388 
°©us
 = 
ERROR
;

393 
RTC
->
TR
 = (
uöt32_t
)0x00000000;

394 
RTC
->
DR
 = (
uöt32_t
)0x00002101;

396 
RTC
->
CR
 &(
uöt32_t
)0x00000007;

401 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou¡î
++;

403 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

405 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

407 
°©us
 = 
ERROR
;

412 
RTC
->
CR
 &(
uöt32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
uöt32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
uöt32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
uöt32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
uöt32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
uöt32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
uöt32_t
)0x00000000;

419 
RTC
->
CALR
 = (
uöt32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
uöt32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
uöt32_t
)0x00000000;

424 
RTC
->
ISR
 = (
uöt32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

431 
°©us
 = 
ERROR
;

435 
°©us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
°©us
;

444 
	}
}

457 
Eº‹Sètus
 
	$RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

459 
Eº‹Sètus
 
°©us
 = 
ERROR
;

462 
	`as£π_∑øm
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

463 
	`as£π_∑øm
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
));

464 
	`as£π_∑øm
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_SynchPªdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

473 
°©us
 = 
ERROR
;

478 
RTC
->
CR
 &((
uöt32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
uöt32_t
)(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

483 
RTC
->
PRER
 = (
uöt32_t
)(
RTC_InôSåu˘
->
RTC_SynchPªdiv
);

484 
RTC
->
PRER
 |(
uöt32_t
)(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 << 16);

487 
	`RTC_ExôInôMode
();

489 
°©us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
°©us
;

495 
	}
}

503 
	$RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

506 
RTC_InôSåu˘
->
RTC_HourF‹m©
 = 
RTC_HourF‹m©_24
;

509 
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 = (
uöt32_t
)0x7F;

512 
RTC_InôSåu˘
->
RTC_SynchPªdiv
 = (
uöt32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

530 i‡(
NewSèã
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
Eº‹Sètus
 
	$RTC_E¡îInôMode
()

554 
__IO
 
uöt32_t
 
öôcou¡î
 = 0x00;

555 
Eº‹Sètus
 
°©us
 = 
ERROR
;

556 
uöt32_t
 
öô°©us
 = 0x00;

559 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë=(
uöt32_t
)
RESET
)

562 
RTC
->
ISR
 = (
uöt32_t
)
RTC_INIT_MASK
;

567 
öô°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
öôcou¡î
++;

569 } (
öôcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
öô°©us
 == 0x00));

571 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë!
RESET
)

573 
°©us
 = 
SUCCESS
;

577 
°©us
 = 
ERROR
;

582 
°©us
 = 
SUCCESS
;

585  (
°©us
);

586 
	}
}

597 
	$RTC_ExôInôMode
()

600 
RTC
->
ISR
 &(
uöt32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
Eº‹Sètus
 
	$RTC_WaôF‹Synchro
()

621 
__IO
 
uöt32_t
 
synchrocou¡î
 = 0;

622 
Eº‹Sètus
 
°©us
 = 
ERROR
;

623 
uöt32_t
 
synchro°©us
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
uöt32_t
)
RTC_RSF_MASK
;

635 
synchro°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou¡î
++;

637 } (
synchrocou¡î
 !
SYNCHRO_TIMEOUT
Ë&& (
synchro°©us
 == 0x00));

639 i‡((
RTC
->
ISR
 & 
RTC_ISR_RSF
Ë!
RESET
)

641 
°©us
 = 
SUCCESS
;

645 
°©us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
°©us
);

652 
	}
}

662 
Eº‹Sètus
 
	$RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

664 
Eº‹Sètus
 
°©us
 = 
ERROR
;

667 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

676 
°©us
 = 
ERROR
;

680 i‡(
NewSèã
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExôInôMode
();

693 
°©us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
°©us
;

700 
	}
}

710 
	$RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

713 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i‡(
NewSèã
 !
DISABLE
)

722 
RTC
->
CR
 |(
uöt8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
uöt8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
Eº‹Sètus
 
	$RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

767 
uöt32_t
 
tm¥eg
 = 0;

768 
Eº‹Sètus
 
°©us
 = 
ERROR
;

771 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

773 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

775 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

777 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_TimeSåu˘
->
RTC_Hours
));

778 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

782 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

783 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_TimeSåu˘
->
RTC_Hours
));

785 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_TimeSåu˘
->
RTC_Möuãs
));

786 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
));

790 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

792 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
);

793 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

794 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

798 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

799 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
)));

801 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Möuãs
)));

802 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)));

806 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

808 
tm¥eg
 = (((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

809 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

810 ((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_Sec⁄ds
) | \

811 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_H12
) << 16));

815 
tm¥eg
 = (
uöt32_t
)(((uöt32_t)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

816 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

817 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)) | \

818 (((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

828 
°©us
 = 
ERROR
;

833 
RTC
->
TR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExôInôMode
();

839 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

841 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

843 
°©us
 = 
ERROR
;

847 
°©us
 = 
SUCCESS
;

852 
°©us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
°©us
;

859 
	}
}

868 
	$RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

871 
RTC_TimeSåu˘
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSåu˘
->
RTC_Hours
 = 0;

873 
RTC_TimeSåu˘
->
RTC_Möuãs
 = 0;

874 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = 0;

875 
	}
}

887 
	$RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

889 
uöt32_t
 
tm¥eg
 = 0;

892 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

895 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_PM
)) >> 16);

904 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

907 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
uöt32_t
 
	$RTC_GëSubSec⁄d
()

922 
uöt32_t
 
tm¥eg
 = 0;

925 
tm¥eg
 = (
uöt32_t
)(
RTC
->
SSR
);

928 (Ë(
RTC
->
DR
);

930  (
tm¥eg
);

931 
	}
}

945 
Eº‹Sètus
 
	$RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

947 
uöt32_t
 
tm¥eg
 = 0;

948 
Eº‹Sètus
 
°©us
 = 
ERROR
;

951 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

953 i‡((
RTC_F‹m©
 =
RTC_F‹m©_BIN
Ë&& ((
RTC_D©eSåu˘
->
RTC_M⁄th
 & 0x10) == 0x10))

955 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (RTC_D©eSåu˘->RTC_M⁄th & (
uöt32_t
)~(0x10)) + 0x0A;

957 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

959 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
RTC_D©eSåu˘
->
RTC_Yór
));

960 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
RTC_D©eSåu˘
->
RTC_M⁄th
));

961 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
RTC_D©eSåu˘
->
RTC_D©e
));

965 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_Yór
)));

966 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_M⁄th
);

967 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
tm¥eg
));

968 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_D©e
);

969 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
tm¥eg
));

971 
	`as£π_∑øm
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSåu˘
->
RTC_WìkDay
));

974 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

976 
tm¥eg
 = ((((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

977 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

978 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_D©e
) | \

979 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
) << 13));

983 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

984 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

985 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_D©e
)) | \

986 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

996 
°©us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExôInôMode
();

1007 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

1009 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

1011 
°©us
 = 
ERROR
;

1015 
°©us
 = 
SUCCESS
;

1020 
°©us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
°©us
;

1027 
	}
}

1036 
	$RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1039 
RTC_D©eSåu˘
->
RTC_WìkDay
 = 
RTC_Wìkday_M⁄day
;

1040 
RTC_D©eSåu˘
->
RTC_D©e
 = 1;

1041 
RTC_D©eSåu˘
->
RTC_M⁄th
 = 
RTC_M⁄th_J™u¨y
;

1042 
RTC_D©eSåu˘
->
RTC_Yór
 = 0;

1043 
	}
}

1055 
	$RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1057 
uöt32_t
 
tm¥eg
 = 0;

1060 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1063 
tm¥eg
 = (
uöt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_D©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_WDU
)) >> 13);

1072 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1075 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Year);

1076 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Month);

1077 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1117 
uöt32_t
 
tm¥eg
 = 0;

1120 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1121 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1122 
	`as£π_∑øm
(
	`IS_ALARM_MASK
(
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1123 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
));

1125 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1127 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1129 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1130 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1134 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1135 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1137 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
));

1138 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
));

1140 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1142 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1146 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1151 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1153 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
);

1154 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

1155 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1159 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1160 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
)));

1163 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
)));

1164 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)));

1166 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1168 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1169 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm¥eg
));

1173 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1174 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm¥eg
));

1179 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

1181 
tm¥eg
 = (((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1182 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1183 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
) | \

1184 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1185 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1186 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1187 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1191 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1192 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1193 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)) | \

1194 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1195 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1196 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1197 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1207 
RTC
->
ALRMAR
 = (
uöt32_t
)
tm¥eg
;

1211 
RTC
->
ALRMBR
 = (
uöt32_t
)
tm¥eg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1229 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 0;

1231 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 0;

1232 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 0;

1235 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = 
RTC_AœrmD©eWìkDaySñ_D©e
;

1236 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 1;

1239 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = 
RTC_AœrmMask_N⁄e
;

1240 
	}
}

1256 
	$RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1258 
uöt32_t
 
tm¥eg
 = 0;

1261 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1262 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1265 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1267 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMAR
);

1271 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = (
uöt32_t
)(
tm¥eg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = (
uöt32_t
)((
tm¥eg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_AœrmMask_AŒ
);

1286 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1288 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1289 
RTC_AœrmTime
.
RTC_Hours
);

1290 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1291 
RTC_AœrmTime
.
RTC_Möuãs
);

1292 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1293 
RTC_AœrmTime
.
RTC_Sec⁄ds
);

1294 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
Eº‹Sètus
 
	$RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1312 
__IO
 
uöt32_t
 
Æ¨mcou¡î
 = 0x00;

1313 
uöt32_t
 
Æ¨m°©us
 = 0x00;

1314 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1317 
	`as£π_∑øm
(
	`IS_RTC_CMD_ALARM
(
RTC_Aœrm
));

1318 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i‡(
NewSèã
 !
DISABLE
)

1327 
RTC
->
CR
 |(
uöt32_t
)
RTC_Aœrm
;

1329 
°©us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
uöt32_t
)~
RTC_Aœrm
;

1339 
Æ¨m°©us
 = 
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8);

1340 
Æ¨mcou¡î
++;

1341 } (
Æ¨mcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
Æ¨m°©us
 == 0x00));

1343 i‡((
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8)Ë=
RESET
)

1345 
°©us
 = 
ERROR
;

1349 
°©us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
°©us
;

1357 
	}
}

1404 
	$RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
)

1406 
uöt32_t
 
tm¥eg
 = 0;

1409 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1410 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AœrmSubSec⁄dVÆue
));

1411 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AœrmSubSec⁄dMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tm¥eg
 = (
uöt32_t
Ë(uöt32_t)(
RTC_AœrmSubSec⁄dVÆue
Ë| (uöt32_t)(
RTC_AœrmSubSec⁄dMask
);

1420 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1423 
RTC
->
ALRMASSR
 = 
tm¥eg
;

1428 
RTC
->
ALRMBSSR
 = 
tm¥eg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
uöt32_t
 
	$RTC_GëAœrmSubSec⁄d
(
uöt32_t
 
RTC_Aœrm
)

1447 
uöt32_t
 
tm¥eg
 = 0;

1450 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1452 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMASSR
Ë& 
RTC_ALRMASSR_SS
);

1456 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMBSSR
Ë& 
RTC_ALRMBSSR_SS
);

1459  (
tm¥eg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
)

1497 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
uöt32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
)

1524 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou¡î
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
uöt32_t
)
RTC_WakeUpCou¡î
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
uöt32_t
 
	$RTC_GëWakeUpCou¡î
()

1545  ((
uöt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
Eº‹Sètus
 
	$RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1556 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

1557 
uöt32_t
 
wutwf°©us
 = 0x00;

1558 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i‡(
NewSèã
 !
DISABLE
)

1570 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_WUTE
;

1571 
°©us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUTE
;

1580 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou¡î
++;

1582 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

1584 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

1586 
°©us
 = 
ERROR
;

1590 
°©us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
°©us
;

1598 
	}
}

1631 
	$RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
)

1634 
	`as£π_∑øm
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavög
));

1635 
	`as£π_∑øm
(
	`IS_RTC_STORE_OPERATION
(
RTC_St‹eO≥øti⁄
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
uöt32_t
)(
RTC_DayLightSavög
 | 
RTC_St‹eO≥øti⁄
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
uöt32_t
 
	$RTC_GëSt‹eO≥øti⁄
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
)

1700 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT
(
RTC_Ouçut
));

1701 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuçutPﬁ¨ôy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
uöt32_t
)(
RTC_Ouçut
 | 
RTC_OuçutPﬁ¨ôy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
)

1753 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1756 
	`as£π_∑øm
(
	`IS_RTC_CALIB_SIGN
(
RTC_CÆibSign
));

1757 
	`as£π_∑øm
(
	`IS_RTC_CALIB_VALUE
(
VÆue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1766 
°©us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
uöt32_t
)(
RTC_CÆibSign
 | 
VÆue
);

1773 
	`RTC_ExôInôMode
();

1775 
°©us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
°©us
;

1782 
	}
}

1792 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1794 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1797 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1806 
°©us
 = 
ERROR
;

1810 i‡(
NewSèã
 !
DISABLE
)

1813 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExôInôMode
();

1823 
°©us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
°©us
;

1830 
	}
}

1838 
	$RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1841 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i‡(
NewSèã
 !
DISABLE
)

1850 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
)

1873 
	`as£π_∑øm
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CÆibOuçut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
uöt32_t
)
RTC_CÆibOuçut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
Eº‹Sètus
 
	$RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

1907 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

1908 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
)

1910 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1911 
uöt32_t
 
ªˇÕfcou¡
 = 0;

1914 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoŸhCÆibPîiod
));

1915 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoŸhCÆibPlusPul£s
));

1916 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCÆibMöusPul£sVÆue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
Ë&& (
ªˇÕfcou¡
 !
RECALPF_TIMEOUT
))

1928 
ªˇÕfcou¡
++;

1933 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë=
RESET
)

1936 
RTC
->
CALR
 = (
uöt32_t
)((uöt32_t)
RTC_SmoŸhCÆibPîiod
 | (uöt32_t)
RTC_SmoŸhCÆibPlusPul£s
 | (uöt32_t)
RTC_SmouthCÆibMöusPul£sVÆue
);

1938 
°©us
 = 
SUCCESS
;

1942 
°©us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
Eº‹Sètus
)(
°©us
);

1949 
	}
}

1982 
	$RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1984 
uöt32_t
 
tm¥eg
 = 0;

1987 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSèmpEdge
));

1988 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1991 
tm¥eg
 = (
uöt32_t
)(
RTC
->
CR
 & (uöt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i‡(
NewSèã
 !
DISABLE
)

1996 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
 | 
RTC_CR_TSE
);

2000 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
uöt32_t
)
tm¥eg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

2027 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
)

2029 
uöt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

2032 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

2035 
tm±ime
 = (
uöt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpd©e
 = (
uöt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SèmpTimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SèmpD©eSåu˘
->
RTC_Yór
 = 0;

2046 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

2051 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

2054 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
uöt32_t
 
	$RTC_GëTimeSèmpSubSec⁄d
()

2073  (
uöt32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
)

2108 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2109 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam≥rTriggî
));

2111 i‡(
RTC_Tam≥rTriggî
 =
RTC_Tam≥rTriggî_RisögEdge
)

2114 
RTC
->
TAFCR
 &(
uöt32_t
)((uöt32_t)~(
RTC_Tam≥r
 << 1));

2119 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥r
 << 1);

2121 
	}
}

2131 
	$RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2134 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2135 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2137 i‡(
NewSèã
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥r
;

2145 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_Tam≥r
;

2147 
	}
}

2162 
	$RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
)

2165 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam≥rFûãr
));

2168 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rFûãr
;

2172 
	}
}

2196 
	$RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
)

2199 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam≥rSam∂ögFªq
));

2202 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rSam∂ögFªq
;

2206 
	}
}

2219 
	$RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
)

2222 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam≥rPªch¨geDuøti⁄
));

2225 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rPªch¨geDuøti⁄
;

2229 
	}
}

2239 
	$RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2244 i‡(
NewSèã
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2265 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2267 i‡(
NewSèã
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
)

2305 
__IO
 
uöt32_t
 
tmp
 = 0;

2308 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
uöt32_t
 *)
tmp
 = (uöt32_t)
D©a
;

2315 
	}
}

2324 
uöt32_t
 
	$RTC_RódBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
)

2326 
__IO
 
uöt32_t
 
tmp
 = 0;

2329 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
uöt32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
)

2366 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PIN
(
RTC_Tam≥rPö
));

2368 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥rPö
);

2370 
	}
}

2380 
	$RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
)

2383 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSèmpPö
));

2385 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_TimeSèmpPö
);

2387 
	}
}

2399 
	$RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
)

2402 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuçutTy≥
));

2404 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_OuçutTy≥
);

2406 
	}
}

2437 
Eº‹Sètus
 
	$RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
)

2439 
Eº‹Sètus
 
°©us
 = 
ERROR
;

2440 
uöt32_t
 
shpfcou¡
 = 0;

2443 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_Shi·Add1S
));

2444 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_Shi·SubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
Ë&& (
shpfcou¡
 !
SHPF_TIMEOUT
))

2456 
shpfcou¡
++;

2461 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
Ë=
RESET
)

2467 
RTC
->
SHIFTR
 = (
uöt32_t
)(uöt32_t)(
RTC_Shi·SubFS
Ë| (uöt32_t)(
RTC_Shi·Add1S
);

2469 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

2471 
°©us
 = 
ERROR
;

2475 
°©us
 = 
SUCCESS
;

2480 
°©us
 = 
ERROR
;

2485 
°©us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
Eº‹Sètus
)(
°©us
);

2492 
	}
}

2557 
	$RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2560 
	`as£π_∑øm
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i‡(
NewSèã
 !
DISABLE
)

2570 
RTC
->
CR
 |(
uöt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_IT
 & (uöt32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2606 
FœgSètus
 
	$RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
)

2608 
FœgSètus
 
bô°©us
 = 
RESET
;

2609 
uöt32_t
 
tm¥eg
 = 0;

2612 
	`as£π_∑øm
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2615 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2618 i‡((
tm¥eg
 & 
RTC_FLAG
Ë!(
uöt32_t
)
RESET
)

2620 
bô°©us
 = 
SET
;

2624 
bô°©us
 = 
RESET
;

2626  
bô°©us
;

2627 
	}
}

2643 
	$RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
)

2646 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2649 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2650 
	}
}

2664 
ITSètus
 
	$RTC_GëITSètus
(
uöt32_t
 
RTC_IT
)

2666 
ITSètus
 
bô°©us
 = 
RESET
;

2667 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

2670 
	`as£π_∑øm
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2673 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2676 
íabÀ°©us
 = (
uöt32_t
)((
RTC
->
CR
 & 
RTC_IT
Ë| (
tm¥eg
 & (RTC_IT >> 15)) | (tmpreg & (RTC_IT >> 16)));

2679 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ISR
 & (uöt32_t)(
RTC_IT
 >> 4)));

2682 i‡((
íabÀ°©us
 !(
uöt32_t
)
RESET
Ë&& ((
tm¥eg
 & 0x0000FFFF) != (uint32_t)RESET))

2684 
bô°©us
 = 
SET
;

2688 
bô°©us
 = 
RESET
;

2690  
bô°©us
;

2691 
	}
}

2705 
	$RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
)

2707 
uöt32_t
 
tm¥eg
 = 0;

2710 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2713 
tm¥eg
 = (
uöt32_t
)(
RTC_IT
 >> 4);

2716 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
tm¥eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2717 
	}
}

2728 
uöt8_t
 
	$RTC_ByãToBcd2
(
uöt8_t
 
VÆue
)

2730 
uöt8_t
 
bcdhigh
 = 0;

2732 
VÆue
 >= 10)

2734 
bcdhigh
++;

2735 
VÆue
 -= 10;

2738  ((
uöt8_t
)(
bcdhigh
 << 4Ë| 
VÆue
);

2739 
	}
}

2746 
uöt8_t
 
	$RTC_Bcd2ToByã
(
uöt8_t
 
VÆue
)

2748 
uöt8_t
 
tmp
 = 0;

2749 
tmp
 = ((
uöt8_t
)(
VÆue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2750  (
tmp
 + (
VÆue
 & (
uöt8_t
)0x0F));

2751 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c

126 
	~"°m32f4xx_ßi.h
"

127 
	~"°m32f4xx_rcc.h
"

137 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
) || \

138 
deföed
 (
STM32F401xx
Ë|| deföed (
STM32F411xE
Ë|| deföed (
STM32F446xx
Ë|| deföed (
STM32F469_479xx
) || \

139 
	$deföed
 (
STM32F413_423xx
)

145 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFF07C010)

	)

146 
	#FRCR_CLEAR_MASK
 ((
uöt32_t
)0xFFF88000)

	)

147 
	#SLOTR_CLEAR_MASK
 ((
uöt32_t
)0x0000F020)

	)

185 
	$SAI_DeInô
(
SAI_Ty≥Def
* 
SAIx
)

188 
	`as£π_∑øm
(
	`IS_SAI_PERIPH
(
SAIx
));

190 if(
SAIx
 =
SAI1
)

193 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI1
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI1
, 
DISABLE
);

199 #i‡
	`deföed
(
STM32F446xx
)

200 if(
SAIx
 =
SAI2
)

203 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI2
, 
ENABLE
);

205 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI2
, 
DISABLE
);

209 
	}
}

223 
	$SAI_Inô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_InôTy≥Def
* 
SAI_InôSåu˘
)

225 
uöt32_t
 
tm¥eg
 = 0;

228 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

231 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MODE
(
SAI_InôSåu˘
->
SAI_AudioMode
));

232 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InôSåu˘
->
SAI_PrŸocﬁ
));

233 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InôSåu˘
->
SAI_D©aSize
));

234 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InôSåu˘
->
SAI_Fú°Bô
));

235 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InôSåu˘
->
SAI_ClockSåobög
));

236 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InôSåu˘
->
SAI_Synchro
));

237 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SYNCEXT
(
SAI_InôSåu˘
->
SAI_SynchroExt
));

238 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InôSåu˘
->
SAI_OUTDRIV
));

239 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InôSåu˘
->
SAI_NoDividî
));

240 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InôSåu˘
->
SAI_Ma°îDividî
));

241 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
));

245 
tm¥eg
 = 
SAI_Block_x
->
CR1
;

247 
tm¥eg
 &
CR1_CLEAR_MASK
;

259 
tm¥eg
 |(
uöt32_t
)(
SAI_InôSåu˘
->
SAI_AudioMode
 | SAI_InôSåu˘->
SAI_PrŸocﬁ
 |

260 
SAI_InôSåu˘
->
SAI_D©aSize
 | SAI_InôSåu˘->
SAI_Fú°Bô
 |

261 
SAI_InôSåu˘
->
SAI_ClockSåobög
 | SAI_InôSåu˘->
SAI_Synchro
 |

262 
SAI_InôSåu˘
->
SAI_OUTDRIV
 | SAI_InôSåu˘->
SAI_NoDividî
 |

263 
SAI_InôSåu˘
->
SAI_SynchroExt
 | (
uöt32_t
)((SAI_InôSåu˘->
SAI_Ma°îDividî
) << 20));

265 
SAI_Block_x
->
CR1
 = 
tm¥eg
;

269 
tm¥eg
 = 
SAI_Block_x
->
CR2
;

271 
tm¥eg
 &~(
SAI_xCR2_FTH
);

274 
tm¥eg
 |(
uöt32_t
)(
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
);

276 
SAI_Block_x
->
CR2
 = 
tm¥eg
;

277 
	}
}

291 
	$SAI_FømeInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
)

293 
uöt32_t
 
tm¥eg
 = 0;

296 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

299 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FømeInôSåu˘
->
SAI_FømeLígth
));

300 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
));

301 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
));

302 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
));

303 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FømeInôSåu˘
->
SAI_FSOff£t
));

307 
tm¥eg
 = 
SAI_Block_x
->
FRCR
;

309 
tm¥eg
 &
FRCR_CLEAR_MASK
;

317 
tm¥eg
 |(
uöt32_t
)((uöt32_t)(
SAI_FømeInôSåu˘
->
SAI_FømeLígth
 - 1) |

318 
SAI_FømeInôSåu˘
->
SAI_FSOff£t
 |

319 
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
 |

320 
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
 |

321 (
uöt32_t
)((
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
 - 1) << 8));

324 
SAI_Block_x
->
FRCR
 = 
tm¥eg
;

325 
	}
}

339 
	$SAI_SlŸInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
)

341 
uöt32_t
 
tm¥eg
 = 0;

344 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

347 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
));

348 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
));

349 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
));

350 
	`as£π_∑øm
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
));

354 
tm¥eg
 = 
SAI_Block_x
->
SLOTR
;

356 
tm¥eg
 &
SLOTR_CLEAR_MASK
;

363 
tm¥eg
 |(
uöt32_t
)(
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
 |

364 
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
 |

365 
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
 |

366 (
uöt32_t
)((
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
 - 1) << 8));

369 
SAI_Block_x
->
SLOTR
 = 
tm¥eg
;

370 
	}
}

378 
	$SAI_Såu˘Inô
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
)

382 
SAI_InôSåu˘
->
SAI_AudioMode
 = 
SAI_Mode_Ma°îTx
;

384 
SAI_InôSåu˘
->
SAI_PrŸocﬁ
 = 
SAI_Fªe_PrŸocﬁ
;

386 
SAI_InôSåu˘
->
SAI_D©aSize
 = 
SAI_D©aSize_8b
;

388 
SAI_InôSåu˘
->
SAI_Fú°Bô
 = 
SAI_Fú°Bô_MSB
;

390 
SAI_InôSåu˘
->
SAI_ClockSåobög
 = 
SAI_ClockSåobög_FÆlögEdge
;

392 
SAI_InôSåu˘
->
SAI_Synchro
 = 
SAI_Asynchr⁄ous
;

394 
SAI_InôSåu˘
->
SAI_SynchroExt
 = 
SAI_SyncExt_DißbÀ
;

396 
SAI_InôSåu˘
->
SAI_OUTDRIV
 = 
SAI_OuçutDrive_DißbÀd
;

398 
SAI_InôSåu˘
->
SAI_NoDividî
 = 
SAI_Ma°îDividî_E«bÀd
;

400 
SAI_InôSåu˘
->
SAI_Ma°îDividî
 = 0;

402 
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
 = 
SAI_Thªshﬁd_FIFOEm±y
;

403 
	}
}

411 
	$SAI_FømeSåu˘Inô
(
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
)

415 
SAI_FømeInôSåu˘
->
SAI_FømeLígth
 = 8;

417 
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
 = 1;

419 
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
 = 
SAI_FS_SèπFøme
;

421 
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
 = 
SAI_FS_A˘iveLow
;

423 
SAI_FømeInôSåu˘
->
SAI_FSOff£t
 = 
SAI_FS_Fú°Bô
;

424 
	}
}

432 
	$SAI_SlŸSåu˘Inô
(
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
)

436 
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
 = 0;

438 
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
 = 
SAI_SlŸSize_D©aSize
;

440 
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
 = 1;

442 
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
 = 
SAI_SlŸ_NŸA˘ive
;

444 
	}
}

453 
	$SAI_Cmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

456 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

457 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

458 i‡(
NewSèã
 !
DISABLE
)

461 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

466 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

468 
	}
}

482 
	$SAI_M⁄oModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_M⁄o_SåeoMode
)

485 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

486 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_M⁄oMode
));

488 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

490 
SAI_Block_x
->
CR1
 |
SAI_M⁄oMode
;

491 
	}
}

505 
	$SAI_TRISèãC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_TRISèã
)

508 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

509 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRISèã
));

511 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

513 
SAI_Block_x
->
CR1
 |
SAI_M⁄oMode
;

515 
	}
}

533 
	$SAI_Com∑ndögModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_Com∑ndögMode
)

536 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

537 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_Com∑ndögMode
));

539 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

541 
SAI_Block_x
->
CR2
 |
SAI_Com∑ndögMode
;

542 
	}
}

557 
	$SAI_MuãModeCmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

560 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

562 i‡(
NewSèã
 !
DISABLE
)

565 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

570 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

572 
	}
}

588 
	$SAI_MuãVÆueC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãVÆue
)

591 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

592 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuãVÆue
));

595 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

597 
SAI_Block_x
->
CR2
 |
SAI_MuãVÆue
;

598 
	}
}

610 
	$SAI_MuãFømeCou¡îC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãCou¡î
)

613 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

614 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuãCou¡î
));

617 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

619 
SAI_Block_x
->
CR2
 |(
SAI_MuãCou¡î
 << 7);

620 
	}
}

621 #i‡
deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
) || \

622 
deföed
(
STM32F469_479xx
Ë|| deföed(
STM32F413_423xx
Ë|| 
	$deföed
(
STM32F446xx
)

630 
	$SAI_BlockSynchroC⁄fig
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
, 
SAI_Ty≥Def
* 
SAIx
)

632 
uöt32_t
 
tm¥egi°îGCR
 = 0U;

634 #i‡
	`deföed
(
STM32F446xx
)

636 
SAI_InôSåu˘
->
SAI_SynchroExt
)

638 
SAI_SyncExt_DißbÀ
 :

639 
tm¥egi°îGCR
 = 0U;

641 
SAI_SyncExt_OutBlockA_E«bÀ
 :

642 
tm¥egi°îGCR
 = 
SAI_GCR_SYNCOUT_0
;

644 
SAI_SyncExt_OutBlockB_E«bÀ
 :

645 
tm¥egi°îGCR
 = 
SAI_GCR_SYNCOUT_1
;

651 if(((
SAI_InôSåu˘
->
SAI_Synchro
Ë=
SAI_Synchr⁄ous_Ext
Ë&& (
SAIx
 =
SAI1
))

653 
tm¥egi°îGCR
 |
SAI_GCR_SYNCIN_0
;

656 if(
SAIx
 =
SAI1
)

658 
SAI1
->
GCR
 = 
tm¥egi°îGCR
;

662 
SAI2
->
GCR
 = 
tm¥egi°îGCR
;

666 #i‡
	`deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
) || \

667 
	`deföed
(
STM32F469_479xx
Ë|| deföed(
STM32F413_423xx
)

669 
SAI_InôSåu˘
->
SAI_SynchroExt
)

671 
SAI_SyncExt_DißbÀ
 :

672 
tm¥egi°îGCR
 = 0U;

674 
SAI_SyncExt_OutBlockA_E«bÀ
 :

675 
tm¥egi°îGCR
 = 
SAI_GCR_SYNCOUT_0
;

677 
SAI_SyncExt_OutBlockB_E«bÀ
 :

678 
tm¥egi°îGCR
 = 
SAI_GCR_SYNCOUT_1
;

683 
SAI1
->
GCR
 = 
tm¥egi°îGCR
;

685 
	}
}

699 
	$SAI_FlushFIFO
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

702 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

705 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

706 
	}
}

741 
uöt32_t
 
	$SAI_Re˚iveD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

744 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

747  
SAI_Block_x
->
DR
;

748 
	}
}

757 
	$SAI_SídD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
D©a
)

760 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

763 
SAI_Block_x
->
DR
 = 
D©a
;

764 
	}
}

789 
	$SAI_DMACmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

792 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

793 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

795 i‡(
NewSèã
 !
DISABLE
)

798 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

803 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

805 
	}
}

933 
	$SAI_ITC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

936 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

937 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

938 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

940 i‡(
NewSèã
 !
DISABLE
)

943 
SAI_Block_x
->
IMR
 |
SAI_IT
;

948 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

950 
	}
}

966 
FœgSètus
 
	$SAI_GëFœgSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
)

968 
FœgSètus
 
bô°©us
 = 
RESET
;

971 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

972 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

975 i‡((
SAI_Block_x
->
SR
 & 
SAI_FLAG
Ë!(
uöt32_t
)
RESET
)

978 
bô°©us
 = 
SET
;

983 
bô°©us
 = 
RESET
;

986  
bô°©us
;

987 
	}
}

1009 
	$SAI_CÀ¨Fœg
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
)

1012 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1013 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

1016 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

1017 
	}
}

1034 
ITSètus
 
	$SAI_GëITSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
)

1036 
ITSètus
 
bô°©us
 = 
RESET
;

1037 
uöt32_t
 
íabÀ°©us
 = 0;

1040 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1041 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1044 
íabÀ°©us
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

1047 i‡(((
SAI_Block_x
->
SR
 & 
SAI_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

1050 
bô°©us
 = 
SET
;

1055 
bô°©us
 = 
RESET
;

1058  
bô°©us
;

1059 
	}
}

1081 
	$SAI_CÀ¨ITPídögBô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
)

1084 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1085 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1088 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1089 
	}
}

1103 
Fun˘i⁄ÆSèã
 
	$SAI_GëCmdSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

1105 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

1108 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1109 i‡((
SAI_Block_x
->
CR1
 & (
uöt32_t
)
SAI_xCR1_SAIEN
) != 0)

1112 
°©e
 = 
ENABLE
;

1118 
°©e
 = 
DISABLE
;

1120  
°©e
;

1121 
	}
}

1136 
uöt32_t
 
	$SAI_GëFIFOSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

1138 
uöt32_t
 
tm¥eg
 = 0;

1141 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1144 
tm¥eg
 = (
uöt32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1146  
tm¥eg
;

1147 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c

156 
	~"°m32f4xx_sdio.h
"

157 
	~"°m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BôNumbî
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32Ë+ (
CLKEN_BôNumbî
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BôNumbî
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
SDIOSUSPEND_BôNumbî
 * 4))

	)

187 
	#ENCMDCOMPL_BôNumbî
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ENCMDCOMPL_BôNumbî
 * 4))

	)

191 
	#NIEN_BôNumbî
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
NIEN_BôNumbî
 * 4))

	)

195 
	#ATACMD_BôNumbî
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ATACMD_BôNumbî
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BôNumbî
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
DMAEN_BôNumbî
 * 4))

	)

205 
	#RWSTART_BôNumbî
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTART_BôNumbî
 * 4))

	)

209 
	#RWSTOP_BôNumbî
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTOP_BôNumbî
 * 4))

	)

213 
	#RWMOD_BôNumbî
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWMOD_BôNumbî
 * 4))

	)

217 
	#SDIOEN_BôNumbî
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
SDIOEN_BôNumbî
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
uöt32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
uöt32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
uöt32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
uöt32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeInô
()

268 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

281 
uöt32_t
 
tm¥eg
 = 0;

284 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InôSåu˘
->
SDIO_ClockEdge
));

285 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
));

286 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
));

287 
	`as£π_∑øm
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InôSåu˘
->
SDIO_BusWide
));

288 
	`as£π_∑øm
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
));

292 
tm¥eg
 = 
SDIO
->
CLKCR
;

295 
tm¥eg
 &
CLKCR_CLEAR_MASK
;

303 
tm¥eg
 |(
SDIO_InôSåu˘
->
SDIO_ClockDiv
 | SDIO_InôSåu˘->
SDIO_ClockPowîSave
 |

304 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 | SDIO_InôSåu˘->
SDIO_BusWide
 |

305 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 | SDIO_InôSåu˘->
SDIO_H¨dw¨eFlowC⁄åﬁ
);

308 
SDIO
->
CLKCR
 = 
tm¥eg
;

309 
	}
}

317 
	$SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

320 
SDIO_InôSåu˘
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risög
;

322 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 = 
SDIO_ClockBy∑ss_DißbÀ
;

323 
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
 = 
SDIO_ClockPowîSave_DißbÀ
;

324 
SDIO_InôSåu˘
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
 = 
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

337 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

339 *(
__IO
 
uöt32_t
 *Ë
CLKCR_CLKEN_BB
 = (uöt32_t)
NewSèã
;

340 
	}
}

350 
	$SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
)

353 
	`as£π_∑øm
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowîSèã
));

355 
SDIO
->
POWER
 = 
SDIO_PowîSèã
;

356 
	}
}

367 
uöt32_t
 
	$SDIO_GëPowîSèã
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
)

401 
uöt32_t
 
tm¥eg
 = 0;

404 
	`as£π_∑øm
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
));

405 
	`as£π_∑øm
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
));

406 
	`as£π_∑øm
(
	`IS_SDIO_WAIT
(
SDIO_CmdInôSåu˘
->
SDIO_Waô
));

407 
	`as£π_∑øm
(
	`IS_SDIO_CPSM
(
SDIO_CmdInôSåu˘
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
;

415 
tm¥eg
 = 
SDIO
->
CMD
;

417 
tm¥eg
 &
CMD_CLEAR_MASK
;

422 
tm¥eg
 |(
uöt32_t
)
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 | SDIO_CmdInôSåu˘->
SDIO_Re•⁄£


423 | 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 | SDIO_CmdInôSåu˘->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tm¥eg
;

427 
	}
}

435 
	$SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
)

438 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
 = 0x00;

439 
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
 = 
SDIO_Re•⁄£_No
;

441 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 = 
SDIO_Waô_No
;

442 
SDIO_CmdInôSåu˘
->
SDIO_CPSM
 = 
SDIO_CPSM_DißbÀ
;

443 
	}
}

450 
uöt8_t
 
	$SDIO_GëComm™dRe•⁄£
()

452  (
uöt8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
uöt32_t
 
	$SDIO_GëRe•⁄£
(
uöt32_t
 
SDIO_RESP
)

467 
__IO
 
uöt32_t
 
tmp
 = 0;

470 
	`as£π_∑øm
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
uöt32_t
 *Ë
tmp
);

475 
	}
}

503 
	$SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

505 
uöt32_t
 
tm¥eg
 = 0;

508 
	`as£π_∑øm
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
));

509 
	`as£π_∑øm
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
));

510 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
));

511 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
));

512 
	`as£π_∑øm
(
	`IS_SDIO_DPSM
(
SDIO_D©aInôSåu˘
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
;

524 
tm¥eg
 = 
SDIO
->
DCTRL
;

526 
tm¥eg
 &
DCTRL_CLEAR_MASK
;

531 
tm¥eg
 |(
uöt32_t
)
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 | SDIO_D©aInôSåu˘->
SDIO_Tøns„rDú


532 | 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 | SDIO_D©aInôSåu˘->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tm¥eg
;

536 
	}
}

544 
	$SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

547 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

548 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
 = 0x00;

549 
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

550 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
 = 
SDIO_Tøns„rDú_ToC¨d
;

551 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 = 
SDIO_Tøns„rMode_Block
;

552 
SDIO_D©aInôSåu˘
->
SDIO_DPSM
 = 
SDIO_DPSM_DißbÀ
;

553 
	}
}

560 
uöt32_t
 
	$SDIO_GëD©aCou¡î
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
uöt32_t
 
	$SDIO_RódD©a
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WrôeD©a
(
uöt32_t
 
D©a
)

582 
SDIO
->
FIFO
 = 
D©a
;

583 
	}
}

590 
uöt32_t
 
	$SDIO_GëFIFOCou¡
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

622 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

624 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTART_BB
 = (uöt32_tË
NewSèã
;

625 
	}
}

633 
	$SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

636 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTOP_BB
 = (uöt32_tË
NewSèã
;

639 
	}
}

649 
	$SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
)

652 
	`as£π_∑øm
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RódWaôMode
));

654 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWMOD_BB
 = 
SDIO_RódWaôMode
;

655 
	}
}

663 
	$SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

666 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

668 *(
__IO
 
uöt32_t
 *Ë
DCTRL_SDIOEN_BB
 = (uöt32_t)
NewSèã
;

669 
	}
}

677 
	$SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

680 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

682 *(
__IO
 
uöt32_t
 *Ë
CMD_SDIOSUSPEND_BB
 = (uöt32_t)
NewSèã
;

683 
	}
}

709 
	$SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

712 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

714 *(
__IO
 
uöt32_t
 *Ë
CMD_ENCMDCOMPL_BB
 = (uöt32_t)
NewSèã
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

726 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

728 *(
__IO
 
uöt32_t
 *Ë
CMD_NIEN_BB
 = (uöt32_t)((~((uöt32_t)
NewSèã
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

740 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

742 *(
__IO
 
uöt32_t
 *Ë
CMD_ATACMD_BB
 = (uöt32_t)
NewSèã
;

743 
	}
}

769 
	$SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

772 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

774 *(
__IO
 
uöt32_t
 *Ë
DCTRL_DMAEN_BB
 = (uöt32_t)
NewSèã
;

775 
	}
}

827 
	$SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

830 
	`as£π_∑øm
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

833 i‡(
NewSèã
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FœgSètus
 
	$SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
)

877 
FœgSètus
 
bô°©us
 = 
RESET
;

880 
	`as£π_∑øm
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i‡((
SDIO
->
STA
 & 
SDIO_FLAG
Ë!(
uöt32_t
)
RESET
)

884 
bô°©us
 = 
SET
;

888 
bô°©us
 = 
RESET
;

890  
bô°©us
;

891 
	}
}

912 
	$SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
)

915 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITSètus
 
	$SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
)

953 
ITSètus
 
bô°©us
 = 
RESET
;

956 
	`as£π_∑øm
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i‡((
SDIO
->
STA
 & 
SDIO_IT
Ë!(
uöt32_t
)
RESET
)

959 
bô°©us
 = 
SET
;

963 
bô°©us
 = 
RESET
;

965  
bô°©us
;

966 
	}
}

987 
	$SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
)

990 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spdifrx.c

34 
	~"°m32f4xx_•di‰x.h
"

35 
	~"°m32f4xx_rcc.h
"

45 #i‡
deföed
(
STM32F446xx
)

48 
	#CR_CLEAR_MASK
 0x000000FE7

	)

85 
	$SPDIFRX_DeInô
()

88 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPDIFRX
, 
ENABLE
);

90 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPDIFRX
, 
DISABLE
);

91 
	}
}

104 
	$SPDIFRX_Inô
(
SPDIFRX_InôTy≥Def
* 
SPDIFRX_InôSåu˘
)

106 
uöt32_t
 
tm¥eg
 = 0;

109 
	`as£π_∑øm
(
	`IS_STEREO_MODE
(
SPDIFRX_InôSåu˘
->
SPDIFRX_SãªoMode
));

110 
	`as£π_∑øm
(
	`IS_SPDIFRX_INPUT_SELECT
(
SPDIFRX_InôSåu˘
->
SPDIFRX_I≈utSñe˘i⁄
));

111 
	`as£π_∑øm
(
	`IS_SPDIFRX_MAX_RETRIES
(
SPDIFRX_InôSåu˘
->
SPDIFRX_Rërõs
));

112 
	`as£π_∑øm
(
	`IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
SPDIFRX_InôSåu˘
->
SPDIFRX_WaôF‹A˘ivôy
));

113 
	`as£π_∑øm
(
	`IS_SPDIFRX_CHANNEL
(
SPDIFRX_InôSåu˘
->
SPDIFRX_Ch™√lSñe˘i⁄
));

114 
	`as£π_∑øm
(
	`IS_SPDIFRX_DATA_FORMAT
(
SPDIFRX_InôSåu˘
->
SPDIFRX_D©aF‹m©
));

118 
tm¥eg
 = 
SPDIFRX
->
CR
;

120 
tm¥eg
 &
CR_CLEAR_MASK
;

130 
tm¥eg
 |(
uöt32_t
)(
SPDIFRX_InôSåu˘
->
SPDIFRX_I≈utSñe˘i⁄
 | SPDIFRX_InôSåu˘->
SPDIFRX_WaôF‹A˘ivôy
 |

131 
SPDIFRX_InôSåu˘
->
SPDIFRX_Rërõs
 | SPDIFRX_InôSåu˘->
SPDIFRX_Ch™√lSñe˘i⁄
 |

132 
SPDIFRX_InôSåu˘
->
SPDIFRX_D©aF‹m©
 | SPDIFRX_InôSåu˘->
SPDIFRX_SãªoMode


136 
SPDIFRX
->
CR
 = 
tm¥eg
;

137 
	}
}

145 
	$SPDIFRX_Såu˘Inô
(
SPDIFRX_InôTy≥Def
* 
SPDIFRX_InôSåu˘
)

149 
SPDIFRX_InôSåu˘
->
SPDIFRX_I≈utSñe˘i⁄
 = 
SPDIFRX_I≈ut_IN0
;

151 
SPDIFRX_InôSåu˘
->
SPDIFRX_WaôF‹A˘ivôy
 = 
SPDIFRX_WaôF‹A˘ivôy_On
;

153 
SPDIFRX_InôSåu˘
->
SPDIFRX_Rërõs
 = 
SPDIFRX_16MAX_RETRIES
;

155 
SPDIFRX_InôSåu˘
->
SPDIFRX_Ch™√lSñe˘i⁄
 = 
SPDIFRX_Sñe˘_Ch™√l_A
;

157 
SPDIFRX_InôSåu˘
->
SPDIFRX_D©aF‹m©
 = 
SPDIFRX_MSB_D©aF‹m©
;

159 
SPDIFRX_InôSåu˘
->
SPDIFRX_SãªoMode
 = 
SPDIFRX_SãªoMode_E«bÀd
;

160 
	}
}

168 
	$SPDIFRX_SëPªambÀTy≥Bô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

171 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

173 i‡(
NewSèã
 !
DISABLE
)

176 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PTMSK
;

181 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PTMSK
);

183 
	}
}

191 
	$SPDIFRX_SëU£rD©aCh™√lSètusBôs
(
Fun˘i⁄ÆSèã
 
NewSèã
)

194 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

196 i‡(
NewSèã
 !
DISABLE
)

199 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CUMSK
;

204 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CUMSK
);

206 
	}
}

214 
	$SPDIFRX_SëVÆidôyBô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

217 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

219 i‡(
NewSèã
 !
DISABLE
)

222 
SPDIFRX
->
CR
 |
SPDIFRX_CR_VMSK
;

227 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_VMSK
);

229 
	}
}

237 
	$SPDIFRX_SëP¨ôyBô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

240 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

242 i‡(
NewSèã
 !
DISABLE
)

245 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PMSK
;

250 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PMSK
);

252 
	}
}

260 
	$SPDIFRX_RxDMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

263 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

265 i‡(
NewSèã
 !
DISABLE
)

268 
SPDIFRX
->
CR
 |
SPDIFRX_CR_RXDMAEN
;

273 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_RXDMAEN
);

275 
	}
}

283 
	$SPDIFRX_CbDMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

286 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

288 i‡(
NewSèã
 !
DISABLE
)

291 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CBDMAEN
;

296 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CBDMAEN
);

298 
	}
}

309 
	$SPDIFRX_Cmd
(
uöt32_t
 
SPDIFRX_Sèã
)

312 
	`as£π_∑øm
(
	`IS_SPDIFRX_STATE
(
SPDIFRX_Sèã
));

315 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_SPDIFEN
);

317 
SPDIFRX
->
CR
 |
SPDIFRX_Sèã
;

318 
	}
}

335 
	$SPDIFRX_ITC⁄fig
(
uöt32_t
 
SPDIFRX_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

338 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

339 
	`as£π_∑øm
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

341 i‡(
NewSèã
 !
DISABLE
)

344 
SPDIFRX
->
IMR
 |
SPDIFRX_IT
;

349 
SPDIFRX
->
IMR
 &~(
SPDIFRX_IT
);

351 
	}
}

368 
FœgSètus
 
	$SPDIFRX_GëFœgSètus
(
uöt32_t
 
SPDIFRX_FLAG
)

370 
FœgSètus
 
bô°©us
 = 
RESET
;

373 
	`as£π_∑øm
(
	`IS_SPDIFRX_FLAG
(
SPDIFRX_FLAG
));

376 i‡((
SPDIFRX
->
SR
 & 
SPDIFRX_FLAG
Ë!(
uöt32_t
)
RESET
)

379 
bô°©us
 = 
SET
;

384 
bô°©us
 = 
RESET
;

387  
bô°©us
;

388 
	}
}

401 
	$SPDIFRX_CÀ¨Fœg
(
uöt32_t
 
SPDIFRX_FLAG
)

404 
	`as£π_∑øm
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_FLAG
));

407 
SPDIFRX
->
IFCR
 |
SPDIFRX_FLAG
;

408 
	}
}

423 
ITSètus
 
	$SPDIFRX_GëITSètus
(
uöt32_t
 
SPDIFRX_IT
)

425 
ITSètus
 
bô°©us
 = 
RESET
;

426 
uöt32_t
 
íabÀ°©us
 = 0;

429 
	`as£π_∑øm
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

432 
íabÀ°©us
 = (
SPDIFRX
->
IMR
 & 
SPDIFRX_IT
) ;

435 i‡(((
SPDIFRX
->
SR
 & 
SPDIFRX_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

438 
bô°©us
 = 
SET
;

443 
bô°©us
 = 
RESET
;

446  
bô°©us
;

447 
	}
}

468 
	$SPDIFRX_CÀ¨ITPídögBô
(
uöt32_t
 
SPDIFRX_IT
)

471 
	`as£π_∑øm
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_IT
));

474 
SPDIFRX
->
IFCR
 |
SPDIFRX_IT
;

475 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c

159 
	~"°m32f4xx_•i.h
"

160 
	~"°m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
uöt16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
uöt32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
uöt32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
uöt16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
uöt16_t
)0x0100)

	)

224 
	$SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
)

227 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i‡(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
DISABLE
);

236 i‡(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
DISABLE
);

243 i‡(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
DISABLE
);

250 i‡(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI4
, 
DISABLE
);

257 i‡(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI5
, 
DISABLE
);

266 i‡(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

286 
uöt16_t
 
tm¥eg
 = 0;

289 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
));

293 
	`as£π_∑øm
(
	`IS_SPI_MODE
(
SPI_InôSåu˘
->
SPI_Mode
));

294 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_InôSåu˘
->
SPI_D©aSize
));

295 
	`as£π_∑øm
(
	`IS_SPI_CPOL
(
SPI_InôSåu˘
->
SPI_CPOL
));

296 
	`as£π_∑øm
(
	`IS_SPI_CPHA
(
SPI_InôSåu˘
->
SPI_CPHA
));

297 
	`as£π_∑øm
(
	`IS_SPI_NSS
(
SPI_InôSåu˘
->
SPI_NSS
));

298 
	`as£π_∑øm
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
));

299 
	`as£π_∑øm
(
	`IS_SPI_FIRST_BIT
(
SPI_InôSåu˘
->
SPI_Fú°Bô
));

300 
	`as£π_∑øm
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
));

304 
tm¥eg
 = 
SPIx
->
CR1
;

306 
tm¥eg
 &
CR1_CLEAR_MASK
;

315 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 | SPI_InôSåu˘->
SPI_Mode
 |

316 
SPI_InôSåu˘
->
SPI_D©aSize
 | SPI_InôSåu˘->
SPI_CPOL
 |

317 
SPI_InôSåu˘
->
SPI_CPHA
 | SPI_InôSåu˘->
SPI_NSS
 |

318 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 | SPI_InôSåu˘->
SPI_Fú°Bô
);

320 
SPIx
->
CR1
 = 
tm¥eg
;

323 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
;

327 
	}
}

348 
	$I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

350 
uöt16_t
 
tm¥eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
∑ckëÀngth
 = 1;

351 
uöt32_t
 
tmp
 = 0, 
i2s˛k
 = 0;

352 #i‚de‡
I2S_EXTERNAL_CLOCK_VAL


353 
uöt32_t
 
∂lm
 = 0, 
∂ 
 = 0, 
∂Ã
 = 0;

357 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

359 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

360 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

361 
	`as£π_∑øm
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

362 
	`as£π_∑øm
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InôSåu˘
->
I2S_AudioFªq
));

363 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tm¥eg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InôSåu˘
->
I2S_AudioFªq
 =
I2S_AudioFªq_DeÁu…
)

376 
i2sodd
 = (
uöt16_t
)0;

377 
i2sdiv
 = (
uöt16_t
)2;

383 if(
I2S_InôSåu˘
->
I2S_D©aF‹m©
 =
I2S_D©aF‹m©_16b
)

386 
∑ckëÀngth
 = 1;

391 
∑ckëÀngth
 = 2;

398 #ifde‡
I2S_EXTERNAL_CLOCK_VAL


400 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_I2SSRC
;

406 
i2s˛k
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
uöt32_t
)
RCC_CFGR_I2SSRC
;

416 
∂ 
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 
∂Ã
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
∂lm
 = (
uöt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
Ë=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2s˛k
 = (
uöt32_t
)(((
HSE_VALUE
 / 
∂lm
Ë* 
∂ 
Ë/ 
∂Ã
);

433 
i2s˛k
 = (
uöt32_t
)(((
HSI_VALUE
 / 
∂lm
Ë* 
∂ 
Ë/ 
∂Ã
);

438 if(
I2S_InôSåu˘
->
I2S_MCLKOuçut
 =
I2S_MCLKOuçut_E«bÀ
)

441 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / 256Ë* 10Ë/ 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

446 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / (32 * 
∑ckëÀngth
)Ë*10 ) / 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

450 
tmp
 =Åmp / 10;

453 
i2sodd
 = (
uöt16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
uöt16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
uöt16_t
) (i2sodd << 8);

463 i‡((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
uöt16_t
)((uöt16_t)
i2sdiv
 | (uöt16_t)(
i2sodd
 | (uöt16_t)
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

474 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
I2S_InôSåu˘
->
I2S_Mode
 | \

475 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

476 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

478 #i‡
	`deföed
(
SPI_I2SCFGR_ASTRTEN
)

479 if((
I2S_InôSåu˘
->
I2S_Sènd¨d
 =
I2S_Sènd¨d_PCMSh‹t
Ë|| (I2S_InôSåu˘->I2S_Sènd¨d =
I2S_Sènd¨d_PCML⁄g
))

482 
SPIx
->
I2SCFGR
 = 
tm¥eg
 | 
SPI_I2SCFGR_ASTRTEN
;

486 
SPIx
->
I2SCFGR
 = 
tm¥eg
 ;

488 
	}
}

495 
	$SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

499 
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

501 
SPI_InôSåu˘
->
SPI_Mode
 = 
SPI_Mode_Sœve
;

503 
SPI_InôSåu˘
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

505 
SPI_InôSåu˘
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

507 
SPI_InôSåu˘
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

509 
SPI_InôSåu˘
->
SPI_NSS
 = 
SPI_NSS_H¨d
;

511 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_2
;

513 
SPI_InôSåu˘
->
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

515 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
 = 7;

516 
	}
}

523 
	$I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

527 
I2S_InôSåu˘
->
I2S_Mode
 = 
I2S_Mode_SœveTx
;

530 
I2S_InôSåu˘
->
I2S_Sènd¨d
 = 
I2S_Sènd¨d_Phûlùs
;

533 
I2S_InôSåu˘
->
I2S_D©aF‹m©
 = 
I2S_D©aF‹m©_16b
;

536 
I2S_InôSåu˘
->
I2S_MCLKOuçut
 = 
I2S_MCLKOuçut_DißbÀ
;

539 
I2S_InôSåu˘
->
I2S_AudioFªq
 = 
I2S_AudioFªq_DeÁu…
;

542 
I2S_InôSåu˘
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

543 
	}
}

552 
	$SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

556 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

560 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

565 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_SPE
);

567 
	}
}

577 
	$I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

580 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

581 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

583 i‡(
NewSèã
 !
DISABLE
)

586 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

591 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SE
);

593 
	}
}

604 
	$SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
)

607 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

608 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

610 
SPIx
->
CR1
 &(
uöt16_t
)~
SPI_D©aSize_16b
;

612 
SPIx
->
CR1
 |
SPI_D©aSize
;

613 
	}
}

624 
	$SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
)

627 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

628 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION
(
SPI_Dúe˘i⁄
));

629 i‡(
SPI_Dúe˘i⁄
 =
SPI_Dúe˘i⁄_Tx
)

632 
SPIx
->
CR1
 |
SPI_Dúe˘i⁄_Tx
;

637 
SPIx
->
CR1
 &
SPI_Dúe˘i⁄_Rx
;

639 
	}
}

650 
	$SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
)

653 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

654 
	`as£π_∑øm
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSI¡î«lSo·
));

655 i‡(
SPI_NSSI¡î«lSo·
 !
SPI_NSSI¡î«lSo·_Re£t
)

658 
SPIx
->
CR1
 |
SPI_NSSI¡î«lSo·_Së
;

663 
SPIx
->
CR1
 &
SPI_NSSI¡î«lSo·_Re£t
;

665 
	}
}

674 
	$SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

677 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

678 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

679 i‡(
NewSèã
 !
DISABLE
)

682 
SPIx
->
CR2
 |(
uöt16_t
)
SPI_CR2_SSOE
;

687 
SPIx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
SPI_CR2_SSOE
);

689 
	}
}

705 
	$SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

708 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

709 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

711 i‡(
NewSèã
 !
DISABLE
)

714 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

719 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_CR2_FRF
;

721 
	}
}

742 
	$I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

744 
uöt16_t
 
tm¥eg
 = 0, 
tmp
 = 0;

747 
	`as£π_∑øm
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

748 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

749 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

750 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

751 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

755 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

756 
I2Sxext
->
I2SPR
 = 0x0002;

759 
tm¥eg
 = 
I2Sxext
->
I2SCFGR
;

762 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îTx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveTx
))

764 
tmp
 = 
I2S_Mode_SœveRx
;

768 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îRx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveRx
))

770 
tmp
 = 
I2S_Mode_SœveTx
;

776 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
tmp
 | \

777 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

778 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

781 
I2Sxext
->
I2SCFGR
 = 
tm¥eg
;

782 
	}
}

816 
uöt16_t
 
	$SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
)

819 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

822  
SPIx
->
DR
;

823 
	}
}

832 
	$SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
)

835 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

838 
SPIx
->
DR
 = 
D©a
;

839 
	}
}

922 
	$SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

925 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

926 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

927 i‡(
NewSèã
 !
DISABLE
)

930 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

935 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_CRCEN
);

937 
	}
}

944 
	$SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
)

947 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

950 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

951 
	}
}

962 
uöt16_t
 
	$SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
)

964 
uöt16_t
 
¸¸eg
 = 0;

966 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

967 
	`as£π_∑øm
(
	`IS_SPI_CRC
(
SPI_CRC
));

968 i‡(
SPI_CRC
 !
SPI_CRC_Rx
)

971 
¸¸eg
 = 
SPIx
->
TXCRCR
;

976 
¸¸eg
 = 
SPIx
->
RXCRCR
;

979  
¸¸eg
;

980 
	}
}

987 
uöt16_t
 
	$SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
)

990 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

993  
SPIx
->
CRCPR
;

994 
	}
}

1024 
	$SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1027 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1028 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1029 
	`as£π_∑øm
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1031 i‡(
NewSèã
 !
DISABLE
)

1034 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1039 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_I2S_DMAReq
;

1041 
	}
}

1132 
	$SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1134 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0 ;

1137 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1138 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1139 
	`as£π_∑øm
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1142 
ôpos
 = 
SPI_I2S_IT
 >> 4;

1145 
ômask
 = (
uöt16_t
)1 << (uöt16_t)
ôpos
;

1147 i‡(
NewSèã
 !
DISABLE
)

1150 
SPIx
->
CR2
 |
ômask
;

1155 
SPIx
->
CR2
 &(
uöt16_t
)~
ômask
;

1157 
	}
}

1176 
FœgSètus
 
	$SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1178 
FœgSètus
 
bô°©us
 = 
RESET
;

1180 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1181 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1184 i‡((
SPIx
->
SR
 & 
SPI_I2S_FLAG
Ë!(
uöt16_t
)
RESET
)

1187 
bô°©us
 = 
SET
;

1192 
bô°©us
 = 
RESET
;

1195  
bô°©us
;

1196 
	}
}

1217 
	$SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1220 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1221 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1224 
SPIx
->
SR
 = (
uöt16_t
)~
SPI_I2S_FLAG
;

1225 
	}
}

1242 
ITSètus
 
	$SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1244 
ITSètus
 
bô°©us
 = 
RESET
;

1245 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0, 
íabÀ°©us
 = 0;

1248 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1249 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1252 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1255 
ômask
 = 
SPI_I2S_IT
 >> 4;

1258 
ômask
 = 0x01 << itmask;

1261 
íabÀ°©us
 = (
SPIx
->
CR2
 & 
ômask
) ;

1264 i‡(((
SPIx
->
SR
 & 
ôpos
Ë!(
uöt16_t
)
RESET
Ë&& 
íabÀ°©us
)

1267 
bô°©us
 = 
SET
;

1272 
bô°©us
 = 
RESET
;

1275  
bô°©us
;

1276 
	}
}

1297 
	$SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1299 
uöt16_t
 
ôpos
 = 0;

1301 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1302 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1305 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1308 
SPIx
->
SR
 = (
uöt16_t
)~
ôpos
;

1309 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c

50 
	~"°m32f4xx_syscfg.h
"

51 
	~"°m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BôNumbî
 ((
uöt8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32Ë+ (
UFB_MODE_BôNumbî
 * 4))

	)

74 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

75 
	#MII_RMII_SEL_BôNumbî
 ((
uöt8_t
)0x17)

	)

76 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32Ë+ (
MII_RMII_SEL_BôNumbî
 * 4))

	)

80 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

81 
	#CMP_PD_BôNumbî
 ((
uöt8_t
)0x00)

	)

82 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Ë+ (
CMP_PD_BôNumbî
 * 4))

	)

86 
	#MCHDLYCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x30)

	)

87 
	#BSCKSEL_BIT_NUMBER
 
	`POSITION_VAL
(
SYSCFG_MCHDLYCR_BSCKSEL
)

	)

88 
	#MCHDLYCR_BSCKSEL_BB
 (
uöt32_t
)(
PERIPH_BB_BASE
 + (
MCHDLYCR_OFFSET
 * 32Ë+ (
BSCKSEL_BIT_NUMBER
 * 4))

	)

105 
	$SYSCFG_DeInô
()

107 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

108 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
DISABLE
);

109 
	}
}

124 
	$SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
)

127 
	`as£π_∑øm
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_Mem‹yRem≠
));

129 
SYSCFG
->
MEMRMP
 = 
SYSCFG_Mem‹yRem≠
;

130 
	}
}

145 
	$SYSCFG_Mem‹ySw≠pögB™k
(
Fun˘i⁄ÆSèã
 
NewSèã
)

148 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

150 *(
__IO
 
uöt32_t
 *Ë
UFB_MODE_BB
 = (uöt32_t)
NewSèã
;

151 
	}
}

168 
	$SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
)

170 
uöt32_t
 
tmp
 = 0x00;

173 
	`as£π_∑øm
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_P‹tSour˚GPIOx
));

174 
	`as£π_∑øm
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PöSour˚x
));

176 
tmp
 = ((
uöt32_t
)0x0FË<< (0x04 * (
EXTI_PöSour˚x
 & (
uöt8_t
)0x03));

177 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] &~
tmp
;

178 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] |(((
uöt32_t
)
EXTI_P‹tSour˚GPIOx
Ë<< (0x04 * (EXTI_PöSour˚x & (
uöt8_t
)0x03)));

179 
	}
}

189 
	$SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
)

191 
	`as£π_∑øm
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedüI¡îÁ˚
));

193 *(
__IO
 
uöt32_t
 *Ë
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedüI¡îÁ˚
;

194 
	}
}

206 
	$SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

209 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

211 *(
__IO
 
uöt32_t
 *Ë
CMPCR_CMP_PD_BB
 = (uöt32_t)
NewSèã
;

212 
	}
}

219 
FœgSètus
 
	$SYSCFG_GëCom≥nßti⁄CñlSètus
()

221 
FœgSètus
 
bô°©us
 = 
RESET
;

223 i‡((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
uöt32_t
)
RESET
)

225 
bô°©us
 = 
SET
;

229 
bô°©us
 = 
RESET
;

231  
bô°©us
;

232 
	}
}

234 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

245 
	$SYSCFG_BªakC⁄fig
(
uöt32_t
 
SYSCFG_Bªak
)

248 
	`as£π_∑øm
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bªak
));

250 
SYSCFG
->
CFGR2
 |(
uöt32_t
Ë
SYSCFG_Bªak
;

251 
	}
}

254 #i‡
deföed
(
STM32F413_423xx
)

261 
	$DFSDM_Bô°ªamClock_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

263 
uöt32_t
 
tmp
 = 0;

265 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

266 
tmp
 = (tm∞&(~
SYSCFG_MCHDLYCR_BSCKSEL
));

268 
SYSCFG
->
MCHDLYCR
 = (
tmp
|
sour˚
);

269 
	}
}

277 
	$DFSDM_DißbÀDñayClock
(
uöt32_t
 
MCHDLY
)

279 
uöt32_t
 
tmp
 = 0;

281 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

282 if(
MCHDLY
 =
MCHDLY_CLOCK_DFSDM2
)

284 
tmp
 =tm∞&(~
SYSCFG_MCHDLYCR_MCHDLY2EN
);

288 
tmp
 =tm∞&(~
SYSCFG_MCHDLYCR_MCHDLY1EN
);

291 
SYSCFG
->
MCHDLYCR
 = 
tmp
;

292 
	}
}

300 
	$DFSDM_E«bÀDñayClock
(
uöt32_t
 
MCHDLY
)

302 
uöt32_t
 
tmp
 = 0;

304 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

305 
tmp
 =Åm∞& ~
MCHDLY
;

307 
SYSCFG
->
MCHDLYCR
 = (
tmp
|
MCHDLY
);

308 
	}
}

318 
	$DFSDM_ClockIn_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

320 
uöt32_t
 
tmp
 = 0;

322 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

323 if((
sour˚
 =
DFSDM2_CKIN_PAD
Ë|| (sour˚ =
DFSDM2_CKIN_DM
))

325 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2CFG
);

329 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM1CFG
);

332 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

333 
	}
}

343 
	$DFSDM_ClockOut_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

345 
uöt32_t
 
tmp
 = 0;

347 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

349 if((
sour˚
 =
DFSDM2_CKOUT_DFSDM2
Ë|| (sour˚ =
DFSDM2_CKOUT_M27
))

351 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2CKOSEL
);

355 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM1CKOSEL
);

358 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

359 
	}
}

369 
	$DFSDM_D©aIn0_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

371 
uöt32_t
 
tmp
 = 0;

373 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

375 if((
sour˚
 =
DATAIN0_DFSDM2_PAD
)|| (sour˚ =
DATAIN0_DFSDM2_DATAIN1
))

377 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2D0SEL
);

381 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM1D0SEL
);

383 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

384 
	}
}

394 
	$DFSDM_D©aIn2_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

396 
uöt32_t
 
tmp
 = 0;

398 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

400 if((
sour˚
 =
DATAIN2_DFSDM2_PAD
)|| (sour˚ =
DATAIN2_DFSDM2_DATAIN3
))

402 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2D2SEL
);

406 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM1D2SEL
);

408 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

409 
	}
}

417 
	$DFSDM_D©aIn4_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

419 
uöt32_t
 
tmp
 = 0;

421 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

422 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2D4SEL
);

424 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

425 
	}
}

433 
	$DFSDM_D©aIn6_Sour˚Sñe˘i⁄
(
uöt32_t
 
sour˚
)

435 
uöt32_t
 
tmp
 = 0;

437 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

439 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2D6SEL
);

441 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

442 
	}
}

452 
	$DFSDM1_BôSåómClk_C⁄fig
(
uöt32_t
 
sour˚
)

454 
uöt32_t
 
tmp
 = 0;

456 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

458 i‡((
sour˚
 =
DFSDM1_CLKIN0_TIM4OC2
Ë|| (sour˚ =
DFSDM1_CLKIN2_TIM4OC2
))

460 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM1CK02SEL
);

464 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM1CK13SEL
);

467 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

468 
	}
}

482 
	$DFSDM2_BôSåómClk_C⁄fig
(
uöt32_t
 
sour˚
)

484 
uöt32_t
 
tmp
 = 0;

486 
tmp
 = 
SYSCFG
->
MCHDLYCR
;

488 i‡((
sour˚
 =
DFSDM2_CLKIN0_TIM3OC4
Ë|| (sour˚ =
DFSDM2_CLKIN4_TIM3OC4
))

490 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2CK04SEL
);

492 i‡((
sour˚
 =
DFSDM2_CLKIN1_TIM3OC3
Ë|| (sour˚ =
DFSDM2_CLKIN5_TIM3OC3
))

494 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2CK15SEL
);

496 }i‡((
sour˚
 =
DFSDM2_CLKIN2_TIM3OC2
Ë|| (sour˚ =
DFSDM2_CLKIN6_TIM3OC2
))

498 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2CK26SEL
);

502 
tmp
 = (tm∞& ~
SYSCFG_MCHDLYCR_DFSDM2CK37SEL
);

505 
SYSCFG
->
MCHDLYCR
 |(
sour˚
|
tmp
);

506 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c

119 
	~"°m32f4xx_tim.h
"

120 
	~"°m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
uöt16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
uöt16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
uöt16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
uöt16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
uöt16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
uöt16_t
)0x8FFF)

	)

145 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

146 
uöt16_t
 
TIM_ICFûãr
);

147 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

148 
uöt16_t
 
TIM_ICFûãr
);

149 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

150 
uöt16_t
 
TIM_ICFûãr
);

151 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

152 
uöt16_t
 
TIM_ICFûãr
);

200 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

203 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i‡(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

210 i‡(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

215 i‡(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

220 i‡(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
DISABLE
);

225 i‡(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
DISABLE
);

230 i‡(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

235 i‡(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
DISABLE
);

240 i‡(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
DISABLE
);

245 i‡(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
DISABLE
);

250 i‡(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
DISABLE
);

255 i‡(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
DISABLE
);

260 i‡(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
DISABLE
);

265 i‡(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
DISABLE
);

272 i‡(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

290 
uöt16_t
 
tmp¸1
 = 0;

293 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

295 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

297 
tmp¸1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
Ë|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
Ë|| (TIMx =
TIM5
))

304 
tmp¸1
 &(
uöt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

308 if((
TIMx
 !
TIM6
Ë&& (TIMx !
TIM7
))

311 
tmp¸1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

312 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
;

315 
TIMx
->
CR1
 = 
tmp¸1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

323 i‡((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

331 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

332 
	}
}

340 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

343 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFFFFFF;

344 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

345 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

347 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

348 
	}
}

360 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

363 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

366 
TIMx
->
PSC
 = 
PªsˇÀr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

369 
	}
}

383 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

385 
uöt16_t
 
tmp¸1
 = 0;

388 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

391 
tmp¸1
 = 
TIMx
->
CR1
;

394 
tmp¸1
 &(
uöt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp¸1
 |
TIM_Cou¡îMode
;

400 
TIMx
->
CR1
 = 
tmp¸1
;

401 
	}
}

409 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
)

412 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou¡î
;

416 
	}
}

424 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
)

427 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

431 
	}
}

438 
uöt32_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

441 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

455 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

471 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

474 i‡(
NewSèã
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

500 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

503 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

525 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 i‡(
NewSèã
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

552 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

575 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

595 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

598 i‡(
NewSèã
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

675 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

678 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

680 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

681 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

684 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

687 
tmpc˚r
 = 
TIMx
->
CCER
;

689 
tmp¸2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

701 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1P
;

703 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

706 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

708 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

710 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

711 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

712 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

713 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

716 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

718 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

720 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NE
;

723 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

725 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1
;

726 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1N
;

728 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

730 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

733 
TIMx
->
CR2
 = 
tmp¸2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

742 
TIMx
->
CCER
 = 
tmpc˚r
;

743 
	}
}

754 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

756 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

759 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

761 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

762 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

765 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

768 
tmpc˚r
 = 
TIMx
->
CCER
;

770 
tmp¸2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

783 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2P
;

785 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

788 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

790 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

792 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

793 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

794 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

795 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

798 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

800 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

802 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NE
;

805 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

807 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2
;

808 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2N
;

810 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

812 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

815 
TIMx
->
CR2
 = 
tmp¸2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

824 
TIMx
->
CCER
 = 
tmpc˚r
;

825 
	}
}

835 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

837 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

840 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

842 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

843 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

846 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

849 
tmpc˚r
 = 
TIMx
->
CCER
;

851 
tmp¸2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

863 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

865 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

868 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

870 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

872 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

873 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

874 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

875 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

878 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

880 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

882 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NE
;

885 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

887 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3
;

888 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3N
;

890 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

892 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

895 
TIMx
->
CR2
 = 
tmp¸2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

904 
TIMx
->
CCER
 = 
tmpc˚r
;

905 
	}
}

915 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

917 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

920 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

922 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

923 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

926 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

929 
tmpc˚r
 = 
TIMx
->
CCER
;

931 
tmp¸2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

944 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

946 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

949 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

951 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

953 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

955 
tmp¸2
 &=(
uöt16_t
Ë~
TIM_CR2_OIS4
;

957 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

960 
TIMx
->
CR2
 = 
tmp¸2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

969 
TIMx
->
CCER
 = 
tmpc˚r
;

970 
	}
}

978 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

981 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

982 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

983 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

984 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x00000000;

985 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

986 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

987 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

988 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

989 
	}
}

1014 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

1016 
uöt32_t
 
tmp
 = 0;

1017 
uöt16_t
 
tmp1
 = 0;

1020 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1022 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
uöt32_t
Ë
TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
uöt16_t
)
TIM_Ch™√l
;

1030 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

1032 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

1034 
tmp
 +(
TIM_Ch™√l
>>1);

1037 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
)

1063 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com∑ª1
;

1067 
	}
}

1076 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
)

1079 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com∑ª2
;

1083 
	}
}

1091 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
)

1094 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com∑ª3
;

1098 
	}
}

1106 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
)

1109 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com∑ª4
;

1113 
	}
}

1124 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1126 
uöt16_t
 
tmpccmr1
 = 0;

1129 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1155 
uöt16_t
 
tmpccmr1
 = 0;

1158 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1183 
uöt16_t
 
tmpccmr2
 = 0;

1186 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1212 
uöt16_t
 
tmpccmr2
 = 0;

1215 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1240 
uöt16_t
 
tmpccmr1
 = 0;

1243 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1270 
uöt16_t
 
tmpccmr1
 = 0;

1273 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1299 
uöt16_t
 
tmpccmr2
 = 0;

1302 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1328 
uöt16_t
 
tmpccmr2
 = 0;

1331 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1357 
uöt16_t
 
tmpccmr1
 = 0;

1360 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa°
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1388 
uöt16_t
 
tmpccmr1
 = 0;

1391 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1418 
uöt16_t
 
tmpccmr2
 = 0;

1421 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa°
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1448 
uöt16_t
 
tmpccmr2
 = 0;

1451 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1478 
uöt16_t
 
tmpccmr1
 = 0;

1481 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCÀ¨
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1508 
uöt16_t
 
tmpccmr1
 = 0;

1511 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1537 
uöt16_t
 
tmpccmr2
 = 0;

1540 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCÀ¨
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1566 
uöt16_t
 
tmpccmr2
 = 0;

1569 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1595 
uöt16_t
 
tmpc˚r
 = 0;

1598 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1601 
tmpc˚r
 = 
TIMx
->
CCER
;

1604 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1608 
TIMx
->
CCER
 = 
tmpc˚r
;

1609 
	}
}

1620 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1622 
uöt16_t
 
tmpc˚r
 = 0;

1624 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1627 
tmpc˚r
 = 
TIMx
->
CCER
;

1630 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1634 
TIMx
->
CCER
 = 
tmpc˚r
;

1635 
	}
}

1647 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1649 
uöt16_t
 
tmpc˚r
 = 0;

1652 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1655 
tmpc˚r
 = 
TIMx
->
CCER
;

1658 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpc˚r
;

1663 
	}
}

1674 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1676 
uöt16_t
 
tmpc˚r
 = 0;

1679 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1682 
tmpc˚r
 = 
TIMx
->
CCER
;

1685 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpc˚r
;

1690 
	}
}

1701 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1703 
uöt16_t
 
tmpc˚r
 = 0;

1706 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1709 
tmpc˚r
 = 
TIMx
->
CCER
;

1712 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

1713 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpc˚r
;

1717 
	}
}

1728 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1730 
uöt16_t
 
tmpc˚r
 = 0;

1733 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1736 
tmpc˚r
 = 
TIMx
->
CCER
;

1739 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpc˚r
;

1744 
	}
}

1755 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1757 
uöt16_t
 
tmpc˚r
 = 0;

1760 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1763 
tmpc˚r
 = 
TIMx
->
CCER
;

1766 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

1767 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpc˚r
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1788 
uöt16_t
 
tmp
 = 0;

1791 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1793 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Ch™√l
;

1798 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

1818 
uöt16_t
 
tmp
 = 0;

1821 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

1823 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Ch™√l
;

1828 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

1831 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

1832 
	}
}

1900 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1903 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

1905 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

1906 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

1907 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

1909 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

1912 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1913 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1914 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1916 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1918 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

1921 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1923 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1924 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1926 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1928 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

1931 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1933 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1934 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1936 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1941 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1943 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1944 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1946 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1948 
	}
}

1956 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1959 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

1960 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1961 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1962 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1977 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1978 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1981 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

1986 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

1990 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1993 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

1995 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

1999 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

2001 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

2004 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2005 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2007 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2009 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2011 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2016 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2017 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2019 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2021 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2023 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2025 
	}
}

2032 
uöt32_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2035 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
uöt32_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2050 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
uöt32_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2064 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
uöt32_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2078 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2098 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2123 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2147 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2171 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

2224 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

2226 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

2227 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

2228 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

2229 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

2230 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

2234 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

2235 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

2236 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

2237 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

2238 
	}
}

2246 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

2249 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

2250 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

2251 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

2252 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

2253 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

2254 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

2255 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

2256 
	}
}

2265 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2268 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2271 i‡(
NewSèã
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
uöt16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2293 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2296 i‡(
NewSèã
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2318 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2320 i‡(
NewSèã
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2375 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2379 i‡(
NewSèã
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

2413 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

2417 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

2418 
	}
}

2443 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2445 
ITSètus
 
bô°©us
 = 
RESET
;

2447 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2453 
bô°©us
 = 
SET
;

2457 
bô°©us
 = 
RESET
;

2459  
bô°©us
;

2460 
	}
}

2485 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2488 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2515 
ITSètus
 
bô°©us
 = 
RESET
;

2516 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2518 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2526 
bô°©us
 = 
SET
;

2530 
bô°©us
 = 
RESET
;

2532  
bô°©us
;

2533 
	}
}

2554 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2557 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

2594 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2596 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2621 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

2623 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2625 i‡(
NewSèã
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour˚
;

2633 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

2635 
	}
}

2644 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2647 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2650 i‡(
NewSèã
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

2686 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2707 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2711 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

2714 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2715 
	}
}

2734 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

2735 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

2738 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

2740 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

2743 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

2745 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2749 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2752 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

2754 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2775 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2777 
uöt16_t
 
tmpsm¸
 = 0;

2780 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2782 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2783 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2785 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2788 
tmpsm¸
 = 
TIMx
->
SMCR
;

2791 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

2797 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm¸
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm¸
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2822 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2825 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2827 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2828 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2831 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2894 
uöt16_t
 
tmpsm¸
 = 0;

2897 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2901 
tmpsm¸
 = 
TIMx
->
SMCR
;

2904 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

2910 
TIMx
->
SMCR
 = 
tmpsm¸
;

2911 
	}
}

2935 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2938 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2942 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2945 
	}
}

2959 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2962 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2966 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2970 
	}
}

2982 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2985 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2989 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2993 
	}
}

3012 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

3013 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

3015 
uöt16_t
 
tmpsm¸
 = 0;

3018 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

3020 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

3021 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

3023 
tmpsm¸
 = 
TIMx
->
SMCR
;

3026 
tmpsm¸
 &
SMCR_ETR_MASK
;

3029 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm¸
;

3033 
	}
}

3070 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

3071 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

3073 
uöt16_t
 
tmpsm¸
 = 0;

3074 
uöt16_t
 
tmpccmr1
 = 0;

3075 
uöt16_t
 
tmpc˚r
 = 0;

3078 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

3080 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

3081 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

3084 
tmpsm¸
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpc˚r
 = 
TIMx
->
CCER
;

3093 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm¸
 |
TIM_EncodîMode
;

3097 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpc˚r
 &((
uöt16_t
)~
TIM_CCER_CC1P
Ë& ((uöt16_t)~
TIM_CCER_CC2P
);

3102 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm¸
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpc˚r
;

3112 
	}
}

3122 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3125 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3128 i‡(
NewSèã
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
)

3176 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as£π_∑øm
(
	`IS_TIM_REMAP
(
TIM_Rem≠
));

3180 
TIMx
->
OR
 = 
TIM_Rem≠
;

3181 
	}
}

3204 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3205 
uöt16_t
 
TIM_ICFûãr
)

3207 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

3210 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpc˚r
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3219 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpc˚r
;

3225 
	}
}

3245 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3246 
uöt16_t
 
TIM_ICFûãr
)

3248 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpc˚r
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

3257 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3259 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3262 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpc˚r
;

3268 
	}
}

3287 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3288 
uöt16_t
 
TIM_ICFûãr
)

3290 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpc˚r
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

3299 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3303 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpc˚r
;

3309 
	}
}

3328 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3329 
uöt16_t
 
TIM_ICFûãr
)

3331 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpc˚r
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

3340 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3342 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3345 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpc˚r
 ;

3351 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c

92 
	~"°m32f4xx_ußπ.h
"

93 
	~"°m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

109 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

110 
	gUSART_CR1_RE
))

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

114 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

117 
	#CR3_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
uöt16_t
)0x001F)

	)

187 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

190 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i‡(
USARTx
 =
USART1
)

194 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

197 i‡(
USARTx
 =
USART2
)

199 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

200 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

202 i‡(
USARTx
 =
USART3
)

204 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

205 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

207 i‡(
USARTx
 =
UART4
)

209 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

210 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

212 i‡(
USARTx
 =
UART5
)

214 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

215 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

217 i‡(
USARTx
 =
USART6
)

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
ENABLE
);

220 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
DISABLE
);

222 i‡(
USARTx
 =
UART7
)

224 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
ENABLE
);

225 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
DISABLE
);

229 i‡(
USARTx
 =
UART8
)

231 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
ENABLE
);

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

248 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

249 
uöt32_t
 
öãgîdividî
 = 0x00;

250 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

251 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

254 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

256 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

257 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

258 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

259 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

260 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

263 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

265 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tm¥eg
 = 
USARTx
->
CR2
;

272 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_STOP
);

276 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

279 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

282 
tm¥eg
 = 
USARTx
->
CR1
;

285 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR1_CLEAR_MASK
);

291 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

292 
USART_InôSåu˘
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

298 
tm¥eg
 = 
USARTx
->
CR3
;

301 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR3_CLEAR_MASK
);

305 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

308 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

312 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

314 i‡((
USARTx
 =
USART1
Ë|| (USARTx =
USART6
))

316 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

320 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

324 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

332 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

334 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

337 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

340 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

346 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

350 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

351 
	}
}

359 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

362 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

363 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

364 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

365 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

366 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

368 
	}
}

379 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

381 
uöt32_t
 
tm¥eg
 = 0x00;

383 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

385 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

386 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

387 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

390 
tm¥eg
 = 
USARTx
->
CR2
;

392 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

399 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

401 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

402 
	}
}

410 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

413 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

414 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

417 
	}
}

427 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

430 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

433 i‡(
NewSèã
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

462 
	}
}

474 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

477 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

480 i‡(
NewSèã
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

503 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

506 i‡(
NewSèã
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

560 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

564 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

565 
	}
}

573 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

576 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

628 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

632 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addªss
;

635 
	}
}

645 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

648 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

651 i‡(
NewSèã
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

675 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

744 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

747 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

762 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

765 i‡(
NewSèã
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

786 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

839 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

842 i‡(
NewSèã
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

923 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

929 
	}
}

939 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

942 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

944 i‡(
NewSèã
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

967 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

969 i‡(
NewSèã
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

1038 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1056 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1059 i‡(
NewSèã
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1106 i‡(
NewSèã
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1233 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

1234 
uöt32_t
 
ußπxba£
 = 0x00;

1236 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1241 i‡(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
ußπxba£
 = (
uöt32_t
)
USARTx
;

1249 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1252 
ôpos
 = 
USART_IT
 & 
IT_MASK
;

1253 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

1255 i‡(
ußπªg
 == 0x01)

1257 
ußπxba£
 += 0x0C;

1259 i‡(
ußπªg
 == 0x02)

1261 
ußπxba£
 += 0x10;

1265 
ußπxba£
 += 0x14;

1267 i‡(
NewSèã
 !
DISABLE
)

1269 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

1273 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

1275 
	}
}

1295 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1297 
FœgSètus
 
bô°©us
 = 
RESET
;

1299 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

1310 
bô°©us
 = 
SET
;

1314 
bô°©us
 = 
RESET
;

1316  
bô°©us
;

1317 
	}
}

1344 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1347 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1380 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

1381 
ITSètus
 
bô°©us
 = 
RESET
;

1383 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i‡(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1395 
ômask
 = 
USART_IT
 & 
IT_MASK
;

1396 
ômask
 = (
uöt32_t
)0x01 << itmask;

1398 i‡(
ußπªg
 == 0x01)

1400 
ômask
 &
USARTx
->
CR1
;

1402 i‡(
ußπªg
 == 0x02)

1404 
ômask
 &
USARTx
->
CR2
;

1408 
ômask
 &
USARTx
->
CR3
;

1411 
bôpos
 = 
USART_IT
 >> 0x08;

1412 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

1413 
bôpos
 &
USARTx
->
SR
;

1414 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1416 
bô°©us
 = 
SET
;

1420 
bô°©us
 = 
RESET
;

1423  
bô°©us
;

1424 
	}
}

1452 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1454 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

1456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i‡(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bôpos
 = 
USART_IT
 >> 0x08;

1466 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

1467 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

1468 
	}
}

	@Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c

84 
	~"°m32f4xx_wwdg.h
"

85 
	~"°m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BôNumbî
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32Ë+ (
EWI_BôNumbî
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
uöt32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
uöt32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
uöt8_t
)0x7F)

	)

138 
	$WWDG_DeInô
()

140 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
)

156 
uöt32_t
 
tm¥eg
 = 0;

158 
	`as£π_∑øm
(
	`IS_WWDG_PRESCALER
(
WWDG_PªsˇÀr
));

160 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tm¥eg
 |
WWDG_PªsˇÀr
;

164 
WWDG
->
CFR
 = 
tm¥eg
;

165 
	}
}

173 
	$WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
)

175 
__IO
 
uöt32_t
 
tm¥eg
 = 0;

178 
	`as£π_∑øm
(
	`IS_WWDG_WINDOW_VALUE
(
WödowVÆue
));

181 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tm¥eg
 |
WödowVÆue
 & (
uöt32_t
Ë
BIT_MASK
;

187 
WWDG
->
CFR
 = 
tm¥eg
;

188 
	}
}

196 
	$WWDG_E«bÀIT
()

198 *(
__IO
 
uöt32_t
 *Ë
CFR_EWI_BB
 = (uöt32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
)

211 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

214 
WWDG
->
CR
 = 
Cou¡î
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
)

242 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou¡î
;

244 
	}
}

266 
FœgSètus
 
	$WWDG_GëFœgSètus
()

268 
FœgSètus
 
bô°©us
 = 
RESET
;

270 i‡((
WWDG
->
SR
Ë!(
uöt32_t
)
RESET
)

272 
bô°©us
 = 
SET
;

276 
bô°©us
 = 
RESET
;

278  
bô°©us
;

279 
	}
}

286 
	$WWDG_CÀ¨Fœg
()

288 
WWDG
->
SR
 = (
uöt32_t
)
RESET
;

289 
	}
}

	@Template/User/AT/AT_ESP.c

1 
	~"AT_ESP.h
"

2 
	~"ußπ2/b•_ußπ2.h
"

3 
	~"sy°ick/b•_sy°ick.h
"

4 
	~<°rög.h
>

5 
	~<°dio.h
>

10 
	gESPBuf„r
[128];

11 
__IO
 
uöt16_t
 
	gESPRxIndex
 = 0x00;

12 c⁄° 
	gRe•⁄£OK
[] = "OK\r\n";

13 c⁄° 
	gSídRe•⁄£
[] = "OK\r\n> ";

16 
	#ESP_UART_CONFIG
 
USART2_C⁄fig


	)

17 
	#SídMesßgeToESP
 
USART2_SídSåög


	)

18 
	#SídMesßgeToESP2
 
USART2_SídD©a


	)

19 
	#Dñay_ms
 
Dñay_s


	)

23 
	$USART2_IRQH™dÀr
()

25 if(
	`USART_GëFœgSètus
(
USART2
, 
USART_FLAG_ORE
Ë=
SET
)

27 
	`USART_Re˚iveD©a
–
USART2
 );

28 
	`USART_CÀ¨ITPídögBô
(
USART2
,
USART_IT_ORE
);

30 if(
	`USART_GëITSètus
(
USART2
,
USART_IT_RXNE
Ë=
SET
)

32 if(
ESPRxIndex
 < 128)

34 
ESPBuf„r
[
ESPRxIndex
++] = 
	`USART_Re˚iveD©a
(
USART2
);

38 
	`USART_ITC⁄fig
(
USART2
, 
USART_IT_RXNE
, 
DISABLE
);

41 
	}
}

48 
	$dñay
()

50 
i
,
j
;

51 
i
 = 1000;

52 
i
--)

54 
j
 = 350;

55 
j
--);

57 
	}
}

59 
	$CÀ¨ESPBuf„r
()

61 
ESPRxIndex
 = 0x00;

62 
	`mem£t
(
ESPBuf„r
, '\0', 
ESP8266_RX_BUFFER_LEN
);

63 
	}
}

66 
	$SídE•Comm™d
(*
‹dî
)

68 
	`CÀ¨ESPBuf„r
();

69 
	`SídMesßgeToESP
(
‹dî
);

70 
	}
}

72 
	$SídE•Comm™d2
(*
d©a
,
Àn
)

74 
	`CÀ¨ESPBuf„r
();

75 
	`SídMesßgeToESP2
(
d©a
,
Àn
);

76 
	}
}

79 
	$CheckRe•⁄£
()

81 if(
	`°r°r
(
ESPBuf„r
,
Re•⁄£OK
Ë=
NULL
)

86 
	}
}

108 
u8
 
	$CheckE•
()

110 
	`SídE•Comm™d
("AT\r\n");

111 
	`dñay
();

112 if(
	`CheckRe•⁄£
())

117 
	}
}

126 
u8
 
	$SëE•Mode
(
mode
)

128 
tmp
[3];

129 
tmp
[0] = 
mode
;

130 
tmp
[1] = '\r';

131 
tmp
[2] = '\n';

132 
	`SídE•Comm™d
("AT+CWMODE_CUR=");

133 
	`SídE•Comm™d
(
tmp
);

134 
	`dñay
();

135 if(
	`CheckRe•⁄£
())

140 
	}
}

149 
u8
 
	$C⁄√˘WiFi
(*
SSID
,*
Passwd
)

151 
	`SídE•Comm™d
("AT+CWJAP=\"");

152 
	`SídE•Comm™d
(
SSID
);

153 
	`SídE•Comm™d
("\",\"");

154 
	`SídE•Comm™d
(
Passwd
);

155 
	`SídE•Comm™d
("\"\r\n");

156 
	`Dñay_ms
(6500);

157 if(
	`CheckRe•⁄£
())

162 
	}
}

170 
u8
 
	$GëIpAddªss
(*
RecvBuf„r
)

172 
i
 = 0;

173 *
p
;

174 
	`SídE•Comm™d
("AT+CIFSR\r\n");

175 
	`dñay
();

176 if(
	`CheckRe•⁄£
())

178 
p
 = 
	`°πok
(
ESPBuf„r
,"\"");

179 
p
 = 
	`°πok
(
NULL
,"\"");

180 *
p
)

182 
RecvBuf„r
[
i
] = *
p
;

183 
p
++;

184 
i
++;

189 
	}
}

198 
u8
 
	$GëMACaddªss
(*
Recvbuf„r
)

200 
i
 = 0;

201 *
p
;

202 
	`SídE•Comm™d
("AT+CIFSR\r\n");

203 
	`dñay
();

204 if(
	`CheckRe•⁄£
())

206 
p
 = 
	`°πok
(
ESPBuf„r
,"\"");

207 
p
 = 
	`°πok
(
NULL
,"\"");

208 
p
 = 
	`°πok
(
NULL
,"\"");

209 
p
 = 
	`°πok
(
NULL
,"\"");

210 *
p
)

212 
Recvbuf„r
[
i
] = *
p
;

213 
p
++;

214 
i
++;

219 
	}
}

228 
u8
 
	$Disc⁄√˘WiFi
()

230 
	`SídE•Comm™d
("AT+CWQAP\r\n");

231 
	`dñay
();

232 if(
	`CheckRe•⁄£
())

237 
	}
}

246 
u8
 
	$C⁄√˘Sîvî
(*
IPAddªss
,*
p‹t
,
mode
)

248 if(
mode
 == 0)

250 
	`SídE•Comm™d
("AT+CIPSTART=\"TCP\",\"");

251 
	`SídE•Comm™d
(
IPAddªss
);

252 
	`SídE•Comm™d
("\",");

253 
	`SídE•Comm™d
(
p‹t
);

254 
	`SídE•Comm™d
("\r\n");

255 
	`Dñay_ms
(1000);

256 if(
	`CheckRe•⁄£
())

262 if(
mode
 == 1)

264 
	`SídE•Comm™d
("AT+CIPSTART=\"UDP\",\"");

265 
	`SídE•Comm™d
(
IPAddªss
);

266 
	`SídE•Comm™d
("\",");

267 
	`SídE•Comm™d
(
p‹t
);

268 
	`SídE•Comm™d
("\r\n");

269 
	`Dñay_ms
(1000);

270 if(
	`CheckRe•⁄£
())

280 
	}
}

289 
u8
 
	$Clo£TCPOrUDPC⁄√˘
()

291 
	`SídE•Comm™d
("AT+CIPCLOSE\r\n");

292 
	`Dñay_ms
(1000);

293 if(
	`CheckRe•⁄£
())

298 
	}
}

309 
u8
 
	$SídSåögD©aToSîvî
(*
D©a
)

311 
∑øms
[8];

312 
Àn
;

313 
Àn
 = 
	`°æí
(
D©a
);

314 
	`•rötf
(
∑øms
,"%d",
Àn
);

315 
	`SídE•Comm™d
("AT+CIPSEND=");

316 
	`SídE•Comm™d
(
∑øms
);

317 
	`SídE•Comm™d
("\r\n");

318 
	`dñay
();

319 if(
	`CheckRe•⁄£
())

321 
	`SídE•Comm™d
(
D©a
);

322 
	`dñay
();

323 
	`dñay
();

327 
	}
}

338 
u8
 
	$SídD©aToSîvî
(*
D©a
,
Àn
)

340 
∑øms
[8];

341 
	`•rötf
(
∑øms
,"%d",
Àn
);

342 
	`SídE•Comm™d
("AT+CIPSEND=");

343 
	`SídE•Comm™d
(
∑øms
);

344 
	`SídE•Comm™d
("\r\n");

345 
	`dñay
();

346 if(
	`CheckRe•⁄£
())

348 
	`SídE•Comm™d2
(
D©a
,
Àn
);

349 
	`dñay
();

350 
	`dñay
();

354 
	}
}

363 
u8
 
	$ModemSÀï_Gëöto
()

365 
	`SídE•Comm™d
("AT+SLEEP=2\r\n");

366 
	`dñay
();

367 if(
	`CheckRe•⁄£
())

372 
	}
}

381 
u8
 
	$ModemSÀï_Quô
()

383 
	`SídE•Comm™d
("AT+SLEEP=0\r\n");

384 
	`dñay
();

385 if(
	`CheckRe•⁄£
())

390 
	}
}

399 
u8
 
	$DìpSÀï_Gëöto
()

401 
	`SídE•Comm™d
("AT+GSLP=0\r\n");

402 
	`dñay
();

403 if(
	`CheckRe•⁄£
())

408 
	}
}

419 
	$e•8266Inô
(
e•8266
 *
h™dÀ
)

421 
	`ESP_UART_CONFIG
();

422 
h™dÀ
->
CheckESP
 = 
CheckE•
;

423 
h™dÀ
->
SëE•Mode
 = SetEspMode;

424 
h™dÀ
->
C⁄√˘WiFi
 = ConnectWiFi;

425 
h™dÀ
->
Disc⁄√˘WiFi
 = DisconnectWiFi;

426 
h™dÀ
->
GëIpAddªss
 = GetIpAddress;

427 
h™dÀ
->
GëMACaddªss
 = GetMACaddress;

428 
h™dÀ
->
C⁄√˘Sîvî
 = ConnectServer;

429 
h™dÀ
->
Clo£TCPOrUDPC⁄√˘
 = CloseTCPOrUDPConnect;

430 
h™dÀ
->
SídSåögD©aToSîvî
 = SendStringDataToServer;

431 
h™dÀ
->
SídD©aToSîvî
 = SendDataToServer;

432 
h™dÀ
->
ModemSÀï_Gëöto
 = ModemSleep_Getinto;

433 
h™dÀ
->
ModemSÀï_Quô
 = ModemSleep_Quit;

434 
h™dÀ
->
DìpSÀï_Gëöto
 = DeepSleep_Getinto;

435 
	}
}

	@Template/User/AT/AT_ESP.h

1 #i‚de‡
__AT_ESP_H__


2 
	#__AT_ESP_H__


	)

4 
	~"°m32f4xx.h
"

7 
	#u8
 

	)

8 
	#ESP8266_RX_BUFFER_LEN
 128

9 
	#TIMEOUT
 1000

	)

14 
	se•8266


16 
u8
 (*
CheckESP
)();

17 
u8
 (*
SëE•Mode
)(
	mmode
);

18 
u8
 (*
C⁄√˘WiFi
)(*
	mSSID
,*
	mPasswd
);

19 
u8
 (*
Disc⁄√˘WiFi
)();

20 
u8
 (*
GëIpAddªss
)(*
	mRecvBuf„r
);

21 
u8
 (*
GëMACaddªss
)(*
	mRecvbuf„r
);

22 
u8
 (*
C⁄√˘Sîvî
)(*
	mIPAddªss
,*
	mp‹t
,
	mmode
);

23 
u8
 (*
Clo£TCPOrUDPC⁄√˘
)();

24 
u8
 (*
SídSåögD©aToSîvî
)(*
	mD©a
);

25 
u8
 (*
SídD©aToSîvî
)(*
	mD©a
,
	mÀn
);

26 
u8
 (*
ModemSÀï_Gëöto
)();

27 
u8
 (*
ModemSÀï_Quô
)();

28 
u8
 (*
DìpSÀï_Gëöto
)();

29 }
	te•8266
;

33 
e•8266Inô
(
e•8266
 *
h™dÀ
);

	@Template/User/debug/debug.c

1 
	~"debug/debug.h
"

2 
	~"°m32f4xx.h
"

6 
	$Debug_C⁄fig
(){

9 
GPIO_InôTy≥Def
 
GPIO_InôTy≥Såu˘
;

11 
USART_InôTy≥Def
 
Debug_InôSåu˘
;

13 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_USART1
,
ENABLE
);

14 
	`RCC_AHB1PîùhClockCmd
(
DEBUG_TX_CLK
 | 
DEBUG_RX_CLK
,
ENABLE
);

16 
GPIO_InôTy≥Såu˘
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

17 
GPIO_InôTy≥Såu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

18 
GPIO_InôTy≥Såu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

19 
GPIO_InôTy≥Såu˘
.
GPIO_S≥ed
 = 
GPIO_Fa°_S≥ed
;

21 
GPIO_InôTy≥Såu˘
.
GPIO_Pö
 = 
DEBUG_TX_PIN
;

22 
	`GPIO_Inô
(
DEBUG_TX_PORT
,&
GPIO_InôTy≥Såu˘
);

25 
GPIO_InôTy≥Såu˘
.
GPIO_Pö
 = 
DEBUG_RX_PIN
;

26 
	`GPIO_Inô
(
DEBUG_TX_PORT
,&
GPIO_InôTy≥Såu˘
);

28 
	`GPIO_PöAFC⁄fig
(
DEBUG_TX_PORT
,
GPIO_PöSour˚9
,
GPIO_AF_USART1
);

29 
	`GPIO_PöAFC⁄fig
(
DEBUG_RX_PORT
,
GPIO_PöSour˚10
,
GPIO_AF_USART1
);

32 
Debug_InôSåu˘
.
USART_BaudR©e
 = 115200;

33 
Debug_InôSåu˘
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

34 
Debug_InôSåu˘
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

35 
Debug_InôSåu˘
.
USART_P¨ôy
 = 
USART_P¨ôy_No
;

36 
Debug_InôSåu˘
.
USART_St›Bôs
 = 
USART_St›Bôs_1
;

37 
Debug_InôSåu˘
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

39 
	`USART_Inô
(
DEBUG_UART1
,&
Debug_InôSåu˘
);

42 
	`USART_Cmd
(
DEBUG_UART1
,
ENABLE
);

43 
	}
}

46 
	$Âutc
(
ch
, 
FILE
 *
f
)

49 
	`USART_SídD©a
(
DEBUG_UART1
, (
uöt8_t
Ë
ch
);

52 
	`USART_GëFœgSètus
(
DEBUG_UART1
, 
USART_FLAG_TXE
Ë=
RESET
);

54  (
ch
);

55 
	}
}

	@Template/User/debug/debug.h

1 #i‚de‡
__BEBUG_H__


2 
	#__BEBUG_H__


	)

5 
	~<°dio.h
>

6 
	~"°m32f4xx.h
"

9 
	#__DEBUG__


	)

11 #ifde‡
__DEBUG__


12 
	#Debug_Info
(
fmt
,
¨g
...Ë
	`¥ötf
(fmt,##¨g)

	)

14 
	#Debug_Info
(
fmt
,
¨g
...)

	)

20 
	#DEBUG_UART1
 
USART1


	)

21 
	#DEBUG_TX_PORT
 
GPIOA


	)

22 
	#DEBUG_TX_PIN
 
GPIO_Pö_9


	)

23 
	#DEBUG_TX_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

25 
	#DEBUG_RX_PORT
 
GPIOA


	)

26 
	#DEBUG_RX_PIN
 
GPIO_Pö_10


	)

27 
	#DEBUG_RX_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

32 
USART_SídSåög
(
USART_Ty≥Def
* 
USARTx
, *
°r
);

33 
Debug_C⁄fig
();

34 
Ußπ_SídByã
–
USART_Ty≥Def
 * 
pUSARTx
, 
uöt8_t
 
ch
);

	@Template/User/main.c

1 
	~"°m32f4xx.h
"

2 
	~"AT/AT_ESP.h
"

3 
	~"debug/debug.h
"

4 
	~"sy°ick/b•_sy°ick.h
"

5 
	~"ußπ2/b•_ußπ2.h
"

6 
	~"°dlib.h
"

8 
ESPBuf„r
[128];

10 
	sMesßge
{

11 
	mNumbî
;

12 
	m«me
[5];

13 
	mpi
;

14 }
	tMessßge
;

16 
	$MesßgeInô
(
Messßge
 *
h™dÀ
)

18 
h™dÀ
->
Numbî
 = 1024;

19 
h™dÀ
->
«me
[0] = 'j';

20 
h™dÀ
->
«me
[1] = 'a';

21 
h™dÀ
->
«me
[2] = 'c';

22 
h™dÀ
->
«me
[3] = 'k';

23 
h™dÀ
->
pi
 = 3.142312312;

24 
	}
}

26 
	$maö
()

28 
e•8266
 
ã°
;

29 
Messßge
 
a
;

30 
	`MesßgeInô
(&
a
);

31 
	`Debug_C⁄fig
();

32 
	`MySysTick_C⁄fig
();

33 
	`e•8266Inô
(&
ã°
);

34 !
ã°
.
	`CheckESP
())

36 
	`Debug_Info
("Œﬁ∑®ºÏ≤‚µΩESP01.....\r\n");

38 if(
ã°
.
	`C⁄√˘WiFi
("ChinaNet-jnUe","ztfgvk9t"))

40 if(
ã°
.
	`C⁄√˘Sîvî
("192.168.1.6","13142",0))

44 
ã°
.
	`SídSåögD©aToSîvî
("I AM JACK");

45 
ã°
.
	`SídD©aToSîvî
((*)&
a
,(
Messßge
));

46 
ã°
.
	`Clo£TCPOrUDPC⁄√˘
();

51 
	}
}

	@Template/User/stm32f4xx_conf.h

29 #i‚de‡
__STM32F4xx_CONF_H


30 
	#__STM32F4xx_CONF_H


	)

34 
	~"°m32f4xx_adc.h
"

35 
	~"°m32f4xx_¸c.h
"

36 
	~"°m32f4xx_dbgmcu.h
"

37 
	~"°m32f4xx_dma.h
"

38 
	~"°m32f4xx_exti.h
"

39 
	~"°m32f4xx_Êash.h
"

40 
	~"°m32f4xx_gpio.h
"

41 
	~"°m32f4xx_i2c.h
"

42 
	~"°m32f4xx_iwdg.h
"

43 
	~"°m32f4xx_pwr.h
"

44 
	~"°m32f4xx_rcc.h
"

45 
	~"°m32f4xx_πc.h
"

46 
	~"°m32f4xx_sdio.h
"

47 
	~"°m32f4xx_•i.h
"

48 
	~"°m32f4xx_syscfg.h
"

49 
	~"°m32f4xx_tim.h
"

50 
	~"°m32f4xx_ußπ.h
"

51 
	~"°m32f4xx_wwdg.h
"

52 
	~"misc.h
"

54 #i‡
deföed
(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

55 
	~"°m32f4xx_¸yp.h
"

56 
	~"°m32f4xx_hash.h
"

57 
	~"°m32f4xx_∫g.h
"

58 
	~"°m32f4xx_ˇn.h
"

59 
	~"°m32f4xx_dac.h
"

60 
	~"°m32f4xx_dcmi.h
"

61 
	~"°m32f4xx_dma2d.h
"

62 
	~"°m32f4xx_fmc.h
"

63 
	~"°m32f4xx_…dc.h
"

64 
	~"°m32f4xx_ßi.h
"

67 #i‡
deföed
(
STM32F427_437xx
)

68 
	~"°m32f4xx_¸yp.h
"

69 
	~"°m32f4xx_hash.h
"

70 
	~"°m32f4xx_∫g.h
"

71 
	~"°m32f4xx_ˇn.h
"

72 
	~"°m32f4xx_dac.h
"

73 
	~"°m32f4xx_dcmi.h
"

74 
	~"°m32f4xx_dma2d.h
"

75 
	~"°m32f4xx_fmc.h
"

76 
	~"°m32f4xx_ßi.h
"

79 #i‡
deföed
(
STM32F40_41xxx
)

80 
	~"°m32f4xx_¸yp.h
"

81 
	~"°m32f4xx_hash.h
"

82 
	~"°m32f4xx_∫g.h
"

83 
	~"°m32f4xx_ˇn.h
"

84 
	~"°m32f4xx_dac.h
"

85 
	~"°m32f4xx_dcmi.h
"

86 
	~"°m32f4xx_fsmc.h
"

89 #i‡
deföed
(
STM32F410xx
)

90 
	~"°m32f4xx_∫g.h
"

91 
	~"°m32f4xx_dac.h
"

94 #i‡
deföed
(
STM32F411xE
)

95 
	~"°m32f4xx_Êash_ømfunc.h
"

98 #i‡
deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

99 
	~"°m32f4xx_q•i.h
"

102 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F446xx
)

103 
	~"°m32f4xx_fmpi2c.h
"

106 #i‡
deföed
(
STM32F446xx
)

107 
	~"°m32f4xx_•di‰x.h
"

108 
	~"°m32f4xx_˚c.h
"

111 #i‡
deföed
(
STM32F469_479xx
)

112 
	~"°m32f4xx_dsi.h
"

115 #i‡
deföed
(
STM32F410xx
)

116 
	~"°m32f4xx_Õtim.h
"

119 #i‡
deföed
(
STM32F412xG
)

120 
	~"°m32f4xx_∫g.h
"

121 
	~"°m32f4xx_ˇn.h
"

122 
	~"°m32f4xx_q•i.h
"

123 
	~"°m32f4xx_∫g.h
"

124 
	~"°m32f4xx_fsmc.h
"

125 
	~"°m32f4xx_dfsdm.h
"

128 #i‡
deföed
(
STM32F413_423xx
)

129 
	~"°m32f4xx_¸yp.h
"

130 
	~"°m32f4xx_fmpi2c.h
"

131 
	~"°m32f4xx_∫g.h
"

132 
	~"°m32f4xx_ˇn.h
"

133 
	~"°m32f4xx_q•i.h
"

134 
	~"°m32f4xx_∫g.h
"

135 
	~"°m32f4xx_fsmc.h
"

136 
	~"°m32f4xx_dfsdm.h
"

153 #ifde‡ 
USE_FULL_ASSERT


163 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

165 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

167 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@Template/User/stm32f4xx_it.c

31 
	~"°m32f4xx_ô.h
"

32 
	~"sy°ick/b•_sy°ick.h
"

54 
	$NMI_H™dÀr
()

56 
	}
}

63 
	$H¨dFau…_H™dÀr
()

69 
	}
}

76 
	$MemM™age_H™dÀr
()

82 
	}
}

89 
	$BusFau…_H™dÀr
()

95 
	}
}

102 
	$UßgeFau…_H™dÀr
()

108 
	}
}

115 
	$SVC_H™dÀr
()

117 
	}
}

124 
	$DebugM⁄_H™dÀr
()

126 
	}
}

133 
	$PídSV_H™dÀr
()

135 
	}
}

142 
	$SysTick_H™dÀr
()

144 
	`tida
();

145 
	}
}

	@Template/User/stm32f4xx_it.h

29 #i‚de‡
__STM32F4xx_IT_H


30 
	#__STM32F4xx_IT_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

44 
NMI_H™dÀr
();

45 
H¨dFau…_H™dÀr
();

46 
MemM™age_H™dÀr
();

47 
BusFau…_H™dÀr
();

48 
UßgeFau…_H™dÀr
();

49 
SVC_H™dÀr
();

50 
DebugM⁄_H™dÀr
();

51 
PídSV_H™dÀr
();

52 
SysTick_H™dÀr
();

54 #ifde‡
__˝lu•lus


	@Template/User/systick/bsp_systick.c

1 
	~"sy°ick/b•_sy°ick.h
"

2 
	~"debug/debug.h
"

3 
	~"°m32f4xx.h
"

5 
__IO
 
uöt32_t
 
	gcou¡
;

7 
	$MySysTick_C⁄fig
()

9 if(
	`SysTick_C⁄fig
(
Sy°emC‹eClock
 / 1000))

11 
	`Debug_Info
("Systick Init isÉrror......\r\n");

14 
	}
}

17 
	$Dñay_s
(
numbî
)

19 
cou¡
 = 
numbî
;

20 
cou¡
 != 0);

21 
	}
}

23 
	$tida
()

25 
cou¡
--;

26 
	}
}

	@Template/User/systick/bsp_systick.h

1 #i‚de‡
__BSP_SYSTICK_H__


2 
	#__BSP_SYSTICK_H__


	)

15 
tida
();

16 
Dñay_s
(
numbî
);

17 
MySysTick_C⁄fig
();

	@Template/User/usart2/bsp_usart2.c

1 
	~"ußπ2/b•_ußπ2.h
"

2 
	~"°m32f4xx.h
"

3 
	~<°rög.h
>

4 
	~<°dio.h
>

8 
	$NVIC_C⁄fig
()

10 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

13 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_2
);

16 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USART2_IRQn
;

18 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

20 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 1;

22 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

24 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

25 
	}
}

28 
	$GPIO_C⁄fig
()

30 
GPIO_InôTy≥Def
 
GPIO_InôTy≥Såu˘
;

32 
	`RCC_AHB1PîùhClockCmd
(
USART2_CLK
,
ENABLE
);

34 
GPIO_InôTy≥Såu˘
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

35 
GPIO_InôTy≥Såu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

36 
GPIO_InôTy≥Såu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

37 
GPIO_InôTy≥Såu˘
.
GPIO_S≥ed
 = 
GPIO_Fa°_S≥ed
;

39 
GPIO_InôTy≥Såu˘
.
GPIO_Pö
 = 
USART2_TX_PIN
;

40 
	`GPIO_Inô
(
USART2_TX_PORT
,&
GPIO_InôTy≥Såu˘
);

42 
GPIO_InôTy≥Såu˘
.
GPIO_Pö
 = 
USART2_RX_PIN
;

43 
	`GPIO_Inô
(
USART2_RX_PORT
,&
GPIO_InôTy≥Såu˘
);

46 
	`GPIO_PöAFC⁄fig
 (
GPIOA
,
GPIO_PöSour˚2
,
GPIO_AF_USART2
);

47 
	`GPIO_PöAFC⁄fig
 (
GPIOA
,
GPIO_PöSour˚3
,
GPIO_AF_USART2
);

49 
	}
}

52 
	$USART2_C⁄fig
()

54 
USART_InôTy≥Def
 
USART_InôTy≥Såu˘
;

56 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_USART2
,
ENABLE
);

58 
	`GPIO_C⁄fig
();

60 
USART_InôTy≥Såu˘
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

61 
USART_InôTy≥Såu˘
.
USART_BaudR©e
 = 115200;

62 
USART_InôTy≥Såu˘
.
USART_Mode
 = 
USART_Mode_Tx
 | 
USART_Mode_Rx
;

63 
USART_InôTy≥Såu˘
.
USART_P¨ôy
 = 
USART_P¨ôy_No
;

64 
USART_InôTy≥Såu˘
.
USART_St›Bôs
 = 
USART_St›Bôs_1
 ;

65 
USART_InôTy≥Såu˘
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

66 
	`USART_Inô
(
USART2
,&
USART_InôTy≥Såu˘
);

67 
	`NVIC_C⁄fig
();

69 
	`USART_ITC⁄fig
(
USART2
,
USART_IT_RXNE
,
ENABLE
);

71 
	`USART_Cmd
(
USART2
,
ENABLE
);

73 
	}
}

75 
	$USART2_SídByã
(
uöt8_t
 
d©a
)

77 
	`USART_SídD©a
(
USART2
,
d©a
);

79 
	`USART_GëFœgSètus
(
USART2
,
USART_FLAG_TXE
Ë=
RESET
);

80 
	}
}

82 
	$USART2_SídSåög
(*
buf„r
)

84 *(
buf„r
) != '\0')

86 
	`USART2_SídByã
(*(
buf„r
));

87 
buf„r
++;

90 
	`USART_GëFœgSètus
(
USART2
,
USART_FLAG_TC
)==
RESET
);

91 
	}
}

93 
	$USART2_SídD©a
(*
buf„r
,
Àn
)

95 
Àn
--)

97 
	`USART2_SídByã
(*(
buf„r
));

98 
buf„r
++;

100 
	`USART_GëFœgSètus
(
USART2
,
USART_FLAG_TC
)==
RESET
);

101 
	}
}

	@Template/User/usart2/bsp_usart2.h

1 #i‚de‡
__BSP_USART2_H__


2 
	#__BSP_USART2_H__


	)

4 
	~"°m32f4xx.h
"

5 
	~<°dio.h
>

8 
	#USART2_TX_PORT
 
GPIOA


	)

9 
	#USART2_TX_PIN
 
GPIO_Pö_2


	)

10 
	#USART2_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

13 
	#USART2_RX_PORT
 
GPIOA


	)

14 
	#USART2_RX_PIN
 
GPIO_Pö_3


	)

25 
USART2_C⁄fig
();

26 
USART2_SídSåög
(*
buf„r
);

27 
USART2_SídD©a
(*
buf„r
,
Àn
);

28 
GëE•D©a
(*
RecvBuf„r
);

	@/usr/include/math.h

23 #i‚def 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bôs/libc-hódî-°¨t.h
>

29 #i‡
deföed
 
log
 && deföed 
__GNUC__


30 #w¨nög 
A
 
ma¸o
 
ˇŒed
 
log
 
was
 
Æªady
 
deföed
 
whí
 <
m©h
.
h
> wa†
ö˛uded
.

31 #w¨nög 
This
 
wûl
 
ˇu£
 
compû©i⁄
 
¥obÀms
.

34 
	g__BEGIN_DECLS


37 
	~<bôs/ty≥s.h
>

40 
	~<bôs/m©h-ve˘‹.h
>

43 
	~<bôs/Êﬂä.h
>

47 #i‡
__GNUC_PREREQ
 (3, 3)

48 
	#HUGE_VAL
 (
	`__buûtö_huge_vÆ
 ())

	)

55 
	#HUGE_VAL
 1e10000

	)

57 #ifde‡
__USE_ISOC99


58 #i‡
__GNUC_PREREQ
 (3, 3)

59 
	#HUGE_VALF
 (
	`__buûtö_huge_vÆf
 ())

	)

60 
	#HUGE_VALL
 (
	`__buûtö_huge_vÆl
 ())

	)

62 
	#HUGE_VALF
 1e10000f

	)

63 
	#HUGE_VALL
 1e10000L

	)

66 #i‡
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

67 
	#HUGE_VAL_F16
 (
	`__buûtö_huge_vÆf16
 ())

	)

69 #i‡
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

70 
	#HUGE_VAL_F32
 (
	`__buûtö_huge_vÆf32
 ())

	)

72 #i‡
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

73 
	#HUGE_VAL_F64
 (
	`__buûtö_huge_vÆf64
 ())

	)

75 #i‡
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

76 
	#HUGE_VAL_F128
 (
	`__buûtö_huge_vÆf128
 ())

	)

78 #i‡
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

79 
	#HUGE_VAL_F32X
 (
	`__buûtö_huge_vÆf32x
 ())

	)

81 #i‡
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

82 
	#HUGE_VAL_F64X
 (
	`__buûtö_huge_vÆf64x
 ())

	)

84 #i‡
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

85 
	#HUGE_VAL_F128X
 (
	`__buûtö_huge_vÆf128x
 ())

	)

88 #ifde‡
__USE_ISOC99


90 #i‡
__GNUC_PREREQ
 (3, 3)

91 
	#INFINITY
 (
	`__buûtö_öff
 ())

	)

93 
	#INFINITY
 
HUGE_VALF


	)

97 #i‡
__GNUC_PREREQ
 (3, 3)

98 
	#NAN
 (
	`__buûtö_«nf
 (""))

	)

103 
	#NAN
 (0.0‡/ 0.0f)

	)

107 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

109 #i‡
__GNUC_PREREQ
 (3, 3)

110 
	#SNANF
 (
	`__buûtö_«nsf
 (""))

	)

111 
	#SNAN
 (
	`__buûtö_«ns
 (""))

	)

112 
	#SNANL
 (
	`__buûtö_«n¶
 (""))

	)

115 #i‡
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

116 
	#SNANF16
 (
	`__buûtö_«nsf16
 (""))

	)

118 #i‡
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

119 
	#SNANF32
 (
	`__buûtö_«nsf32
 (""))

	)

121 #i‡
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

122 
	#SNANF64
 (
	`__buûtö_«nsf64
 (""))

	)

124 #i‡
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

125 
	#SNANF128
 (
	`__buûtö_«nsf128
 (""))

	)

127 #i‡
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

128 
	#SNANF32X
 (
	`__buûtö_«nsf32x
 (""))

	)

130 #i‡
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

131 
	#SNANF64X
 (
	`__buûtö_«nsf64x
 (""))

	)

133 #i‡
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
	#SNANF128X
 (
	`__buûtö_«nsf128x
 (""))

	)

138 
	~<bôs/Êt-evÆ-mëhod.h
>

140 #ifde‡
__USE_ISOC99


148 #i‡
__GLIBC_FLT_EVAL_METHOD
 == 0 || __GLIBC_FLT_EVAL_METHOD == 16

149 
	tÊﬂt_t
;

150 
	tdoubÀ_t
;

151 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 1

152 
	tÊﬂt_t
;

153 
	tdoubÀ_t
;

154 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 2

155 
	tÊﬂt_t
;

156 
	tdoubÀ_t
;

157 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 32

158 
_Flﬂt32
 
	tÊﬂt_t
;

159 
	tdoubÀ_t
;

160 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 33

161 
_Flﬂt32x
 
	tÊﬂt_t
;

162 
_Flﬂt32x
 
	tdoubÀ_t
;

163 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 64

164 
_Flﬂt64
 
	tÊﬂt_t
;

165 
_Flﬂt64
 
	tdoubÀ_t
;

166 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 65

167 
_Flﬂt64x
 
	tÊﬂt_t
;

168 
_Flﬂt64x
 
	tdoubÀ_t
;

169 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 128

170 
_Flﬂt128
 
	tÊﬂt_t
;

171 
_Flﬂt128
 
	tdoubÀ_t
;

172 #ñi‡
__GLIBC_FLT_EVAL_METHOD
 == 129

173 
_Flﬂt128x
 
	tÊﬂt_t
;

174 
_Flﬂt128x
 
	tdoubÀ_t
;

190 
	~<bôs/Â-logb.h
>

191 #ifde‡
__USE_ISOC99


192 #i‡
__FP_LOGB0_IS_MIN


193 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

195 
	#FP_ILOGB0
 (-2147483647)

	)

197 #i‡
__FP_LOGBNAN_IS_MIN


198 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

200 
	#FP_ILOGBNAN
 2147483647

	)

203 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

204 #i‡
__WORDSIZE
 == 32

205 
	#__FP_LONG_MAX
 0x7fffffffL

	)

207 
	#__FP_LONG_MAX
 0x7fffffffffffffffL

	)

209 #i‡
__FP_LOGB0_IS_MIN


210 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
 - 1)

	)

212 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
)

	)

214 #i‡
__FP_LOGBNAN_IS_MIN


215 
	#FP_LLOGBNAN
 (-
__FP_LONG_MAX
 - 1)

	)

217 
	#FP_LLOGBNAN
 
__FP_LONG_MAX


	)

233 
	~<bôs/Â-Á°.h
>

235 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

239 
	mFP_INT_UPWARD
 =

240 
	#FP_INT_UPWARD
 0

	)

241 
FP_INT_UPWARD
,

242 
	mFP_INT_DOWNWARD
 =

243 
	#FP_INT_DOWNWARD
 1

	)

244 
FP_INT_DOWNWARD
,

245 
	mFP_INT_TOWARDZERO
 =

246 
	#FP_INT_TOWARDZERO
 2

	)

247 
FP_INT_TOWARDZERO
,

248 
	mFP_INT_TONEARESTFROMZERO
 =

249 
	#FP_INT_TONEARESTFROMZERO
 3

	)

250 
FP_INT_TONEARESTFROMZERO
,

251 
	mFP_INT_TONEAREST
 =

252 
	#FP_INT_TONEAREST
 4

	)

253 
FP_INT_TONEAREST
,

262 
	#__SIMD_DECL
(
fun˘i⁄
Ë
	`__CONCAT
 (
__DECL_SIMD_
, fun˘i⁄)

	)

264 
	#__MATHCALL_VEC
(
fun˘i⁄
, 
suffix
, 
¨gs
) \

265 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
fun˘i⁄
, 
suffix
)) \

266 
	`__MATHCALL
 (
fun˘i⁄
, 
suffix
, 
¨gs
)

	)

268 
	#__MATHDECL_VEC
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

269 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
fun˘i⁄
, 
suffix
)) \

270 
	`__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
)

	)

272 
	#__MATHCALL
(
fun˘i⁄
,
suffix
, 
¨gs
) \

273 
	`__MATHDECL
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
)

	)

274 
	#__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

275 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
); \

276 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
)

	)

277 
	#__MATHCALLX
(
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

278 
	`__MATHDECLX
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
)

	)

279 
	#__MATHDECLX
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

280 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
); \

281 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
)

	)

282 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

283 
ty≥
 
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
Ë
¨gs
 
__THROW


	)

285 
	#_MdoubÀ_
 

	)

286 
	#__MATH_PRECNAME
(
«me
,
r
Ë
	`__CONCAT
“ame,r)

	)

287 
	#__MATH_DECLARING_DOUBLE
 1

	)

288 
	#__MATH_DECLARING_FLOATN
 0

	)

289 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

290 
	~<bôs/m©hˇŒs.h
>

291 #unde‡
_MdoubÀ_


292 #unde‡
__MATH_PRECNAME


293 #unde‡
__MATH_DECLARING_DOUBLE


294 #unde‡
__MATH_DECLARING_FLOATN


296 #ifde‡
__USE_ISOC99


302 
	#_MdoubÀ_
 

	)

303 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f
##
	)
r

304 
	#__MATH_DECLARING_DOUBLE
 0

	)

305 
	#__MATH_DECLARING_FLOATN
 0

	)

306 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

307 
	~<bôs/m©hˇŒs.h
>

308 #unde‡
_MdoubÀ_


309 #unde‡
__MATH_PRECNAME


310 #unde‡
__MATH_DECLARING_DOUBLE


311 #unde‡
__MATH_DECLARING_FLOATN


313 #i‡!(
deföed
 
__NO_LONG_DOUBLE_MATH
 && deföed 
_LIBC
) \

314 || 
deföed
 
__LDBL_COMPAT
 \

315 || 
deföed
 
_LIBC_TEST


316 #ifde‡
__LDBL_COMPAT


318 #ifde‡
__USE_ISOC99


319 
	$__∆dbl_√xâow¨df
 (
__x
, 
__y
)

320 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

321 #ifde‡
__REDIRECT_NTH


322 
	`__REDIRECT_NTH
 (
√xâow¨df
, (
__x
, 
__y
),

323 
__∆dbl_√xâow¨df
)

324 
	`__©åibuã__
 ((
__c⁄°__
));

325 
	`__REDIRECT_NTH
 (
√xâow¨d
, (
__x
, 
__y
),

326 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

327 
	`__REDIRECT_NTH
 (
√xâow¨dl
,

328 (
__x
, 
__y
),

329 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

333 #unde‡
__MATHDECL_1


334 
	#__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
Æüs
) \

335 
ty≥
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
), \

336 
¨gs
, 
Æüs
)

	)

337 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

338 
	`__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
	`__CONCAT
(fun˘i⁄,suffix))

	)

344 
	#_MdoubÀ_
 

	)

345 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
l
##
	)
r

346 
	#__MATH_DECLARING_DOUBLE
 0

	)

347 
	#__MATH_DECLARING_FLOATN
 0

	)

348 
	#__MATH_DECLARE_LDOUBLE
 1

	)

349 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

350 
	~<bôs/m©hˇŒs.h
>

351 #unde‡
_MdoubÀ_


352 #unde‡
__MATH_PRECNAME


353 #unde‡
__MATH_DECLARING_DOUBLE


354 #unde‡
__MATH_DECLARING_FLOATN


363 #i‡
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
deföed
 
_LIBC
)

364 
	#_MdoubÀ_
 
_Flﬂt16


	)

365 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f16
##
	)
r

366 
	#__MATH_DECLARING_DOUBLE
 0

	)

367 
	#__MATH_DECLARING_FLOATN
 1

	)

368 #i‡
__HAVE_DISTINCT_FLOAT16


369 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

371 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

372 
	~<bôs/m©hˇŒs.h
>

374 #unde‡
_MdoubÀ_


375 #unde‡
__MATH_PRECNAME


376 #unde‡
__MATH_DECLARING_DOUBLE


377 #unde‡
__MATH_DECLARING_FLOATN


380 #i‡
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
deföed
 
_LIBC
)

381 
	#_MdoubÀ_
 
_Flﬂt32


	)

382 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f32
##
	)
r

383 
	#__MATH_DECLARING_DOUBLE
 0

	)

384 
	#__MATH_DECLARING_FLOATN
 1

	)

385 #i‡
__HAVE_DISTINCT_FLOAT32


386 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

388 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

389 
	~<bôs/m©hˇŒs.h
>

391 #unde‡
_MdoubÀ_


392 #unde‡
__MATH_PRECNAME


393 #unde‡
__MATH_DECLARING_DOUBLE


394 #unde‡
__MATH_DECLARING_FLOATN


397 #i‡
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
deföed
 
_LIBC
)

398 
	#_MdoubÀ_
 
_Flﬂt64


	)

399 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f64
##
	)
r

400 
	#__MATH_DECLARING_DOUBLE
 0

	)

401 
	#__MATH_DECLARING_FLOATN
 1

	)

402 #i‡
__HAVE_DISTINCT_FLOAT64


403 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

405 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

406 
	~<bôs/m©hˇŒs.h
>

408 #unde‡
_MdoubÀ_


409 #unde‡
__MATH_PRECNAME


410 #unde‡
__MATH_DECLARING_DOUBLE


411 #unde‡
__MATH_DECLARING_FLOATN


414 #i‡
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
deföed
 
_LIBC
)

415 
	#_MdoubÀ_
 
_Flﬂt128


	)

416 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f128
##
	)
r

417 
	#__MATH_DECLARING_DOUBLE
 0

	)

418 
	#__MATH_DECLARING_FLOATN
 1

	)

419 #i‡
__HAVE_DISTINCT_FLOAT128


420 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

422 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

423 
	~<bôs/m©hˇŒs.h
>

425 #unde‡
_MdoubÀ_


426 #unde‡
__MATH_PRECNAME


427 #unde‡
__MATH_DECLARING_DOUBLE


428 #unde‡
__MATH_DECLARING_FLOATN


431 #i‡
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
deföed
 
_LIBC
)

432 
	#_MdoubÀ_
 
_Flﬂt32x


	)

433 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f32x
##
	)
r

434 
	#__MATH_DECLARING_DOUBLE
 0

	)

435 
	#__MATH_DECLARING_FLOATN
 1

	)

436 #i‡
__HAVE_DISTINCT_FLOAT32X


437 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

439 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

440 
	~<bôs/m©hˇŒs.h
>

442 #unde‡
_MdoubÀ_


443 #unde‡
__MATH_PRECNAME


444 #unde‡
__MATH_DECLARING_DOUBLE


445 #unde‡
__MATH_DECLARING_FLOATN


448 #i‡
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
deföed
 
_LIBC
)

449 
	#_MdoubÀ_
 
_Flﬂt64x


	)

450 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f64x
##
	)
r

451 
	#__MATH_DECLARING_DOUBLE
 0

	)

452 
	#__MATH_DECLARING_FLOATN
 1

	)

453 #i‡
__HAVE_DISTINCT_FLOAT64X


454 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

456 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

457 
	~<bôs/m©hˇŒs.h
>

459 #unde‡
_MdoubÀ_


460 #unde‡
__MATH_PRECNAME


461 #unde‡
__MATH_DECLARING_DOUBLE


462 #unde‡
__MATH_DECLARING_FLOATN


465 #i‡
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
deföed
 
_LIBC
)

466 
	#_MdoubÀ_
 
_Flﬂt128x


	)

467 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f128x
##
	)
r

468 
	#__MATH_DECLARING_DOUBLE
 0

	)

469 
	#__MATH_DECLARING_FLOATN
 1

	)

470 #i‡
__HAVE_DISTINCT_FLOAT128X


471 
	~<bôs/m©hˇŒs-hñ≥r-fun˘i⁄s.h
>

473 #i‡
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

474 
	~<bôs/m©hˇŒs.h
>

476 #unde‡
_MdoubÀ_


477 #unde‡
__MATH_PRECNAME


478 #unde‡
__MATH_DECLARING_DOUBLE


479 #unde‡
__MATH_DECLARING_FLOATN


482 #unde‡
__MATHDECL_1


483 #unde‡
__MATHDECL


484 #unde‡
__MATHCALL


487 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


489 
signgam
;

492 #i‡(
__HAVE_DISTINCT_FLOAT16
 \

493 || 
__HAVE_DISTINCT_FLOAT32
 \

494 || 
__HAVE_DISTINCT_FLOAT64
 \

495 || 
__HAVE_DISTINCT_FLOAT32X
 \

496 || 
__HAVE_DISTINCT_FLOAT64X
 \

497 || 
__HAVE_DISTINCT_FLOAT128X
)

510 #ifde‡
__NO_LONG_DOUBLE_MATH


511 #i‡
__HAVE_DISTINCT_FLOAT128


514 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

515 ( (
TG_ARG
Ë= (Ë? 
FUNC
 ## 
f
 
ARGS
 : FUNC ARGS)

	)

516 #ñi‡
__HAVE_DISTINCT_FLOAT128


517 #i‡
__HAVE_GENERIC_SELECTION


518 #i‡
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT32


519 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
Ë
_Flﬂt32
: FUNC ## 
f
 ARGS,

	)

521 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
)

	)

523 #i‡
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT64X


524 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


525 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
Ë
_Flﬂt64x
: FUNC ## 
l
 ARGS,

	)

527 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
Ë
_Flﬂt64x
: FUNC ## 
f128
 ARGS,

	)

530 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
)

	)

532 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

533 
	`_Gíîic
 ((
TG_ARG
), \

534 : 
FUNC
 ## 
f
 
ARGS
, \

535 
	`__MATH_TG_F32
 (
FUNC
, 
ARGS
) \

536 : 
FUNC
 
ARGS
, \

537 : 
FUNC
 ## 
l
 
ARGS
, \

538 
	`__MATH_TG_F64X
 (
FUNC
, 
ARGS
) \

539 
_Flﬂt128
: 
FUNC
 ## 
f128
 
ARGS
)

	)

541 #i‡
__HAVE_FLOATN_NOT_TYPEDEF


544 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

545 
__buûtö_choo£_ex¥
 \

546 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

547 
FUNC
 ## 
f
 
ARGS
, \

548 
__buûtö_choo£_ex¥
 \

549 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

550 
FUNC
 
ARGS
, \

551 
__buûtö_choo£_ex¥
 \

552 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
TG_ARG
), ), \

553 
FUNC
 ## 
l
 
ARGS
, \

554 
FUNC
 ## 
f128
 
ARGS
)))

	)

557 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

558 ( (
TG_ARG
) ==  () \

559 ? 
FUNC
 ## 
f
 
ARGS
 \

560 :  (
TG_ARG
) ==  () \

561 ? 
FUNC
 
ARGS
 \

562 : 
FUNC
 ## 
l
 
ARGS
)

	)

566 #ifde‡
__USE_ISOC99


571 
FP_NAN
 =

572 
	#FP_NAN
 0

	)

573 
FP_NAN
,

574 
FP_INFINITE
 =

575 
	#FP_INFINITE
 1

	)

576 
FP_INFINITE
,

577 
FP_ZERO
 =

578 
	#FP_ZERO
 2

	)

579 
FP_ZERO
,

580 
FP_SUBNORMAL
 =

581 
	#FP_SUBNORMAL
 3

	)

582 
FP_SUBNORMAL
,

583 
FP_NORMAL
 =

584 
	#FP_NORMAL
 4

	)

585 
FP_NORMAL


593 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__
 \

594 && (!
deföed
 
__OPTIMIZE_SIZE__
 || deföed 
__˝lu•lus
)

601 
	#Â˛assify
(
x
Ë
	`__buûtö_Â˛assify
 (
FP_NAN
, 
FP_INFINITE
, \

602 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

604 
	#Â˛assify
(
x
Ë
	`__MATH_TG
 ((x), 
__Â˛assify
, (x))

	)

608 #i‡
	`__GNUC_PREREQ
 (6,0)

609 
	#signbô
(
x
Ë
	`__buûtö_signbô
 (x)

	)

610 #ñi‡
deföed
 
__˝lu•lus


618 
	#signbô
(
x
Ë
	`__buûtö_signbôl
 (x)

	)

619 #ñi‡
	`__GNUC_PREREQ
 (4,0)

620 
	#signbô
(
x
Ë
	`__MATH_TG
 ((x), 
__buûtö_signbô
, (x))

	)

622 
	#signbô
(
x
Ë
	`__MATH_TG
 ((x), 
__signbô
, (x))

	)

626 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


627 
	#isföôe
(
x
Ë
	`__buûtö_isföôe
 (x)

	)

629 
	#isföôe
(
x
Ë
	`__MATH_TG
 ((x), 
__föôe
, (x))

	)

633 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


634 
	#i¢‹mÆ
(
x
Ë
	`__buûtö_i¢‹mÆ
 (x)

	)

636 
	#i¢‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_NORMAL
)

	)

641 #i‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


642 
	#i¢™
(
x
Ë
	`__buûtö_i¢™
 (x)

	)

644 
	#i¢™
(
x
Ë
	`__MATH_TG
 ((x), 
__i¢™
, (x))

	)

648 #i‡
__HAVE_DISTINCT_FLOAT128
 && !
	`__GNUC_PREREQ
 (7,0) \

649 && !
deföed
 
__SUPPORT_SNAN__
 && !deföed 
__˝lu•lus


655 
	#isöf
(
x
) \

656 (
	`__buûtö_ty≥s_com∑tibÀ_p
 (
	`__ty≥of
 (
x
), 
_Flﬂt128
) \

657 ? 
	`__isöff128
 (
x
Ë: 
	`__buûtö_isöf_sign
 (x))

	)

658 #ñi‡
	`__GNUC_PREREQ
 (4,4Ë&& !
deföed
 
__SUPPORT_SNAN__


659 
	#isöf
(
x
Ë
	`__buûtö_isöf_sign
 (x)

	)

661 
	#isöf
(
x
Ë
	`__MATH_TG
 ((x), 
__isöf
, (x))

	)

665 
	#MATH_ERRNO
 1

	)

666 
	#MATH_ERREXCEPT
 2

	)

673 #ifde‡
__FAST_MATH__


674 
	#m©h_îrh™dlög
 0

	)

675 #ñi‡
deföed
 
__NO_MATH_ERRNO__


676 
	#m©h_îrh™dlög
 (
MATH_ERREXCEPT
)

	)

678 
	#m©h_îrh™dlög
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

683 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

684 
	~<bôs/isˇn⁄iˇl.h
>

687 #i‚de‡
__˝lu•lus


688 
	#issig«lög
(
x
Ë
	`__MATH_TG
 ((x), 
__issig«lög
, (x))

	)

697 
ölöe
 
	`issig«lög
 (
__vÆ
Ë{  
	`__issig«lögf
 (__val); }

698 
ölöe
 
	`issig«lög
 (
__vÆ
Ë{  
	`__issig«lög
 (__val); }

699 
ölöe
 

700 
	`issig«lög
 (
__vÆ
)

702 #ifde‡
__NO_LONG_DOUBLE_MATH


703  
	`__issig«lög
 (
__vÆ
);

705  
	`__issig«lögl
 (
__vÆ
);

708 #i‡
__HAVE_DISTINCT_FLOAT128


709 
ölöe
 
	`issig«lög
 (
_Flﬂt128
 
__vÆ
Ë{  
	`__issig«lögf128
 (__val); }

711 
	}
}

715 
	#issubn‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_SUBNORMAL
)

	)

718 #i‚de‡
__˝lu•lus


719 #ifde‡
__SUPPORT_SNAN__


720 
	#iszîo
(
x
Ë(
	`Â˛assify
 (xË=
FP_ZERO
)

	)

722 
	#iszîo
(
x
Ë(((
	`__ty≥of
 (x)Ë(x)Ë=0)

	)

726 #ifde‡
__SUPPORT_SNAN__


727 
ölöe
 

728 
iszîo
 (
__vÆ
)

730  
__Â˛assifyf
 (
__vÆ
Ë=
FP_ZERO
;

732 
ölöe
 

733 
iszîo
 (
__vÆ
)

735  
__Â˛assify
 (
__vÆ
Ë=
FP_ZERO
;

737 
ölöe
 

738 
iszîo
 (
__vÆ
)

740 #ifde‡
__NO_LONG_DOUBLE_MATH


741  
__Â˛assify
 (
__vÆ
Ë=
FP_ZERO
;

743  
__Â˛assifyl
 (
__vÆ
Ë=
FP_ZERO
;

746 #i‡
__HAVE_DISTINCT_FLOAT128


747 
ölöe
 

748 
iszîo
 (
_Flﬂt128
 
__vÆ
)

750  
__Â˛assifyf128
 (
__vÆ
Ë=
FP_ZERO
;

754 
ãm∂©e
 <
˛ass
 
__T
> 
ölöe
 
boﬁ


755 
iszîo
 (
__T
 
__vÆ
)

757  
__vÆ
 == 0;

764 #ifde‡
__USE_XOPEN


766 
	#MAXFLOAT
 3.40282347e+38F

	)

771 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


772 
	#M_E
 2.7182818284590452354

	)

773 
	#M_LOG2E
 1.4426950408889634074

	)

774 
	#M_LOG10E
 0.43429448190325182765

	)

775 
	#M_LN2
 0.69314718055994530942

	)

776 
	#M_LN10
 2.30258509299404568402

	)

777 
	#M_PI
 3.14159265358979323846

	)

778 
	#M_PI_2
 1.57079632679489661923

	)

779 
	#M_PI_4
 0.78539816339744830962

	)

780 
	#M_1_PI
 0.31830988618379067154

	)

781 
	#M_2_PI
 0.63661977236758134308

	)

782 
	#M_2_SQRTPI
 1.12837916709551257390

	)

783 
	#M_SQRT2
 1.41421356237309504880

	)

784 
	#M_SQRT1_2
 0.70710678118654752440

	)

790 #ifde‡
__USE_GNU


791 
	#M_El
 2.718281828459045235360287471352662498L

	)

792 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

793 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

794 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

795 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

796 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

797 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

798 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

799 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

800 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

801 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

802 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

803 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

806 #i‡
__HAVE_FLOAT16
 && 
deföed
 
__USE_GNU


807 
	#M_Ef16
 
	`__f16
 (2.718281828459045235360287471352662498Ë

	)

808 
	#M_LOG2Ef16
 
	`__f16
 (1.442695040888963407359924681001892137Ë

	)

809 
	#M_LOG10Ef16
 
	`__f16
 (0.434294481903251827651128918916605082Ë

	)

810 
	#M_LN2f16
 
	`__f16
 (0.693147180559945309417232121458176568Ë

	)

811 
	#M_LN10f16
 
	`__f16
 (2.302585092994045684017991454684364208Ë

	)

812 
	#M_PIf16
 
	`__f16
 (3.141592653589793238462643383279502884Ë

	)

813 
	#M_PI_2f16
 
	`__f16
 (1.570796326794896619231321691639751442Ë

	)

814 
	#M_PI_4f16
 
	`__f16
 (0.785398163397448309615660845819875721Ë

	)

815 
	#M_1_PIf16
 
	`__f16
 (0.318309886183790671537767526745028724Ë

	)

816 
	#M_2_PIf16
 
	`__f16
 (0.636619772367581343075535053490057448Ë

	)

817 
	#M_2_SQRTPIf16
 
	`__f16
 (1.128379167095512573896158903121545172Ë

	)

818 
	#M_SQRT2f16
 
	`__f16
 (1.414213562373095048801688724209698079Ë

	)

819 
	#M_SQRT1_2f16
 
	`__f16
 (0.707106781186547524400844362104849039Ë

	)

822 #i‡
__HAVE_FLOAT32
 && 
deföed
 
__USE_GNU


823 
	#M_Ef32
 
	`__f32
 (2.718281828459045235360287471352662498Ë

	)

824 
	#M_LOG2Ef32
 
	`__f32
 (1.442695040888963407359924681001892137Ë

	)

825 
	#M_LOG10Ef32
 
	`__f32
 (0.434294481903251827651128918916605082Ë

	)

826 
	#M_LN2f32
 
	`__f32
 (0.693147180559945309417232121458176568Ë

	)

827 
	#M_LN10f32
 
	`__f32
 (2.302585092994045684017991454684364208Ë

	)

828 
	#M_PIf32
 
	`__f32
 (3.141592653589793238462643383279502884Ë

	)

829 
	#M_PI_2f32
 
	`__f32
 (1.570796326794896619231321691639751442Ë

	)

830 
	#M_PI_4f32
 
	`__f32
 (0.785398163397448309615660845819875721Ë

	)

831 
	#M_1_PIf32
 
	`__f32
 (0.318309886183790671537767526745028724Ë

	)

832 
	#M_2_PIf32
 
	`__f32
 (0.636619772367581343075535053490057448Ë

	)

833 
	#M_2_SQRTPIf32
 
	`__f32
 (1.128379167095512573896158903121545172Ë

	)

834 
	#M_SQRT2f32
 
	`__f32
 (1.414213562373095048801688724209698079Ë

	)

835 
	#M_SQRT1_2f32
 
	`__f32
 (0.707106781186547524400844362104849039Ë

	)

838 #i‡
__HAVE_FLOAT64
 && 
deföed
 
__USE_GNU


839 
	#M_Ef64
 
	`__f64
 (2.718281828459045235360287471352662498Ë

	)

840 
	#M_LOG2Ef64
 
	`__f64
 (1.442695040888963407359924681001892137Ë

	)

841 
	#M_LOG10Ef64
 
	`__f64
 (0.434294481903251827651128918916605082Ë

	)

842 
	#M_LN2f64
 
	`__f64
 (0.693147180559945309417232121458176568Ë

	)

843 
	#M_LN10f64
 
	`__f64
 (2.302585092994045684017991454684364208Ë

	)

844 
	#M_PIf64
 
	`__f64
 (3.141592653589793238462643383279502884Ë

	)

845 
	#M_PI_2f64
 
	`__f64
 (1.570796326794896619231321691639751442Ë

	)

846 
	#M_PI_4f64
 
	`__f64
 (0.785398163397448309615660845819875721Ë

	)

847 
	#M_1_PIf64
 
	`__f64
 (0.318309886183790671537767526745028724Ë

	)

848 
	#M_2_PIf64
 
	`__f64
 (0.636619772367581343075535053490057448Ë

	)

849 
	#M_2_SQRTPIf64
 
	`__f64
 (1.128379167095512573896158903121545172Ë

	)

850 
	#M_SQRT2f64
 
	`__f64
 (1.414213562373095048801688724209698079Ë

	)

851 
	#M_SQRT1_2f64
 
	`__f64
 (0.707106781186547524400844362104849039Ë

	)

854 #i‡
__HAVE_FLOAT128
 && 
deföed
 
__USE_GNU


855 
	#M_Ef128
 
	`__f128
 (2.718281828459045235360287471352662498Ë

	)

856 
	#M_LOG2Ef128
 
	`__f128
 (1.442695040888963407359924681001892137Ë

	)

857 
	#M_LOG10Ef128
 
	`__f128
 (0.434294481903251827651128918916605082Ë

	)

858 
	#M_LN2f128
 
	`__f128
 (0.693147180559945309417232121458176568Ë

	)

859 
	#M_LN10f128
 
	`__f128
 (2.302585092994045684017991454684364208Ë

	)

860 
	#M_PIf128
 
	`__f128
 (3.141592653589793238462643383279502884Ë

	)

861 
	#M_PI_2f128
 
	`__f128
 (1.570796326794896619231321691639751442Ë

	)

862 
	#M_PI_4f128
 
	`__f128
 (0.785398163397448309615660845819875721Ë

	)

863 
	#M_1_PIf128
 
	`__f128
 (0.318309886183790671537767526745028724Ë

	)

864 
	#M_2_PIf128
 
	`__f128
 (0.636619772367581343075535053490057448Ë

	)

865 
	#M_2_SQRTPIf128
 
	`__f128
 (1.128379167095512573896158903121545172Ë

	)

866 
	#M_SQRT2f128
 
	`__f128
 (1.414213562373095048801688724209698079Ë

	)

867 
	#M_SQRT1_2f128
 
	`__f128
 (0.707106781186547524400844362104849039Ë

	)

870 #i‡
__HAVE_FLOAT32X
 && 
deföed
 
__USE_GNU


871 
	#M_Ef32x
 
	`__f32x
 (2.718281828459045235360287471352662498Ë

	)

872 
	#M_LOG2Ef32x
 
	`__f32x
 (1.442695040888963407359924681001892137Ë

	)

873 
	#M_LOG10Ef32x
 
	`__f32x
 (0.434294481903251827651128918916605082Ë

	)

874 
	#M_LN2f32x
 
	`__f32x
 (0.693147180559945309417232121458176568Ë

	)

875 
	#M_LN10f32x
 
	`__f32x
 (2.302585092994045684017991454684364208Ë

	)

876 
	#M_PIf32x
 
	`__f32x
 (3.141592653589793238462643383279502884Ë

	)

877 
	#M_PI_2f32x
 
	`__f32x
 (1.570796326794896619231321691639751442Ë

	)

878 
	#M_PI_4f32x
 
	`__f32x
 (0.785398163397448309615660845819875721Ë

	)

879 
	#M_1_PIf32x
 
	`__f32x
 (0.318309886183790671537767526745028724Ë

	)

880 
	#M_2_PIf32x
 
	`__f32x
 (0.636619772367581343075535053490057448Ë

	)

881 
	#M_2_SQRTPIf32x
 
	`__f32x
 (1.128379167095512573896158903121545172Ë

	)

882 
	#M_SQRT2f32x
 
	`__f32x
 (1.414213562373095048801688724209698079Ë

	)

883 
	#M_SQRT1_2f32x
 
	`__f32x
 (0.707106781186547524400844362104849039Ë

	)

886 #i‡
__HAVE_FLOAT64X
 && 
deföed
 
__USE_GNU


887 
	#M_Ef64x
 
	`__f64x
 (2.718281828459045235360287471352662498Ë

	)

888 
	#M_LOG2Ef64x
 
	`__f64x
 (1.442695040888963407359924681001892137Ë

	)

889 
	#M_LOG10Ef64x
 
	`__f64x
 (0.434294481903251827651128918916605082Ë

	)

890 
	#M_LN2f64x
 
	`__f64x
 (0.693147180559945309417232121458176568Ë

	)

891 
	#M_LN10f64x
 
	`__f64x
 (2.302585092994045684017991454684364208Ë

	)

892 
	#M_PIf64x
 
	`__f64x
 (3.141592653589793238462643383279502884Ë

	)

893 
	#M_PI_2f64x
 
	`__f64x
 (1.570796326794896619231321691639751442Ë

	)

894 
	#M_PI_4f64x
 
	`__f64x
 (0.785398163397448309615660845819875721Ë

	)

895 
	#M_1_PIf64x
 
	`__f64x
 (0.318309886183790671537767526745028724Ë

	)

896 
	#M_2_PIf64x
 
	`__f64x
 (0.636619772367581343075535053490057448Ë

	)

897 
	#M_2_SQRTPIf64x
 
	`__f64x
 (1.128379167095512573896158903121545172Ë

	)

898 
	#M_SQRT2f64x
 
	`__f64x
 (1.414213562373095048801688724209698079Ë

	)

899 
	#M_SQRT1_2f64x
 
	`__f64x
 (0.707106781186547524400844362104849039Ë

	)

902 #i‡
__HAVE_FLOAT128X
 && 
deföed
 
__USE_GNU


909 #i‡
deföed
 
__STRICT_ANSI__
 && !deföed 
__NO_MATH_INLINES


910 
	#__NO_MATH_INLINES
 1

	)

913 #ifde‡
__USE_ISOC99


914 #i‡
__GNUC_PREREQ
 (3, 1)

921 
	#isgª©î
(
x
, 
y
Ë
	`__buûtö_isgª©î
(x, y)

	)

922 
	#isgª©îequÆ
(
x
, 
y
Ë
	`__buûtö_isgª©îequÆ
(x, y)

	)

923 
	#i¶ess
(
x
, 
y
Ë
	`__buûtö_i¶ess
(x, y)

	)

924 
	#i¶es£quÆ
(
x
, 
y
Ë
	`__buûtö_i¶es£quÆ
(x, y)

	)

925 
	#i¶essgª©î
(
x
, 
y
Ë
	`__buûtö_i¶essgª©î
(x, y)

	)

926 
	#isun‹dîed
(
x
, 
y
Ë
	`__buûtö_isun‹dîed
(x, y)

	)

928 
	#isgª©î
(
x
, 
y
) \

929 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

930 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x > __y; }))

	)

931 
	#isgª©îequÆ
(
x
, 
y
) \

932 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

933 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x >__y; }))

	)

934 
	#i¶ess
(
x
, 
y
) \

935 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

936 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x < __y; }))

	)

937 
	#i¶es£quÆ
(
x
, 
y
) \

938 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

939 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x <__y; }))

	)

940 
	#i¶essgª©î
(
x
, 
y
) \

941 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__x
 = (x); __ty≥of__ (
y
Ë
__y
 = (y); \

942 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x !__y; }))

	)

944 
	#isun‹dîed
(
x
, 
y
) \

945 (
	`__exãnsi⁄__
 ({ 
	`__ty≥of__
 (
x
Ë
__u
 = (x); __ty≥of__ (
y
Ë
__v
 = (y); \

946 
__u
 !
__v
 && (__u !__u || __v !__v); }))

	)

951 #ifde‡
__USE_EXTERN_INLINES


952 
	~<bôs/m©hölöe.h
>

957 #i‡
deföed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

960 
	#_MdoubÀ_
 

	)

961 
	#__MATH_DECLARING_DOUBLE
 1

	)

962 
	#__MATH_DECLARING_FLOATN
 0

	)

963 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

964 
fun˘i⁄
 ## 
ªíå™t


	)

965 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

966 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

967 
	~<bôs/m©h-föôe.h
>

968 #unde‡
_MdoubÀ_


969 #unde‡
__MATH_DECLARING_DOUBLE


970 #unde‡
__MATH_DECLARING_FLOATN


971 #unde‡
__REDIRFROM_X


972 #unde‡
__REDIRTO_X


976 #ifde‡
__USE_ISOC99


979 
	#_MdoubÀ_
 

	)

980 
	#__MATH_DECLARING_DOUBLE
 0

	)

981 
	#__MATH_DECLARING_FLOATN
 0

	)

982 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

983 
fun˘i⁄
 ## 
f
 ## 
ªíå™t


	)

984 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

985 
__
 ## 
fun˘i⁄
 ## 
f
 ## 
ªíå™t
 ## 
_föôe


	)

986 
	~<bôs/m©h-föôe.h
>

987 #unde‡
_MdoubÀ_


988 #unde‡
__MATH_DECLARING_DOUBLE


989 #unde‡
__MATH_DECLARING_FLOATN


990 #unde‡
__REDIRFROM_X


991 #unde‡
__REDIRTO_X


994 #ifde‡
__MATH_DECLARE_LDOUBLE


995 
	#_MdoubÀ_
 

	)

996 
	#__MATH_DECLARING_DOUBLE
 0

	)

997 
	#__MATH_DECLARING_FLOATN
 0

	)

998 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

999 
fun˘i⁄
 ## 
l
 ## 
ªíå™t


	)

1000 #ifde‡
__NO_LONG_DOUBLE_MATH


1001 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1002 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

1004 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1005 
__
 ## 
fun˘i⁄
 ## 
l
 ## 
ªíå™t
 ## 
_föôe


	)

1007 
	~<bôs/m©h-föôe.h
>

1008 #unde‡
_MdoubÀ_


1009 #unde‡
__MATH_DECLARING_DOUBLE


1010 #unde‡
__MATH_DECLARING_FLOATN


1011 #unde‡
__REDIRFROM_X


1012 #unde‡
__REDIRTO_X


1019 #i‡(
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
deföed
 
_LIBC
)) \

1020 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1021 
	#_MdoubÀ_
 
_Flﬂt16


	)

1022 
	#__MATH_DECLARING_DOUBLE
 0

	)

1023 
	#__MATH_DECLARING_FLOATN
 1

	)

1024 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1025 
fun˘i⁄
 ## 
f16
 ## 
ªíå™t


	)

1026 #i‡
__HAVE_DISTINCT_FLOAT16


1027 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1028 
__
 ## 
fun˘i⁄
 ## 
f16
 ## 
ªíå™t
 ## 
_föôe


	)

1032 
	~<bôs/m©h-föôe.h
>

1033 #unde‡
_MdoubÀ_


1034 #unde‡
__MATH_DECLARING_DOUBLE


1035 #unde‡
__MATH_DECLARING_FLOATN


1036 #unde‡
__REDIRFROM_X


1037 #unde‡
__REDIRTO_X


1040 #i‡(
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
deföed
 
_LIBC
)) \

1041 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1042 
	#_MdoubÀ_
 
_Flﬂt32


	)

1043 
	#__MATH_DECLARING_DOUBLE
 0

	)

1044 
	#__MATH_DECLARING_FLOATN
 1

	)

1045 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1046 
fun˘i⁄
 ## 
f32
 ## 
ªíå™t


	)

1047 #i‡
__HAVE_DISTINCT_FLOAT32


1048 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1049 
__
 ## 
fun˘i⁄
 ## 
f32
 ## 
ªíå™t
 ## 
_föôe


	)

1051 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1052 
__
 ## 
fun˘i⁄
 ## 
f
 ## 
ªíå™t
 ## 
_föôe


	)

1054 
	~<bôs/m©h-föôe.h
>

1055 #unde‡
_MdoubÀ_


1056 #unde‡
__MATH_DECLARING_DOUBLE


1057 #unde‡
__MATH_DECLARING_FLOATN


1058 #unde‡
__REDIRFROM_X


1059 #unde‡
__REDIRTO_X


1062 #i‡(
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
deföed
 
_LIBC
)) \

1063 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1064 
	#_MdoubÀ_
 
_Flﬂt64


	)

1065 
	#__MATH_DECLARING_DOUBLE
 0

	)

1066 
	#__MATH_DECLARING_FLOATN
 1

	)

1067 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1068 
fun˘i⁄
 ## 
f64
 ## 
ªíå™t


	)

1069 #i‡
__HAVE_DISTINCT_FLOAT64


1070 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1071 
__
 ## 
fun˘i⁄
 ## 
f64
 ## 
ªíå™t
 ## 
_föôe


	)

1073 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1074 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

1076 
	~<bôs/m©h-föôe.h
>

1077 #unde‡
_MdoubÀ_


1078 #unde‡
__MATH_DECLARING_DOUBLE


1079 #unde‡
__MATH_DECLARING_FLOATN


1080 #unde‡
__REDIRFROM_X


1081 #unde‡
__REDIRTO_X


1084 #i‡(
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
deföed
 
_LIBC
)) \

1085 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1086 
	#_MdoubÀ_
 
_Flﬂt128


	)

1087 
	#__MATH_DECLARING_DOUBLE
 0

	)

1088 
	#__MATH_DECLARING_FLOATN
 1

	)

1089 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1090 
fun˘i⁄
 ## 
f128
 ## 
ªíå™t


	)

1091 #i‡
__HAVE_DISTINCT_FLOAT128


1092 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1093 
__
 ## 
fun˘i⁄
 ## 
f128
 ## 
ªíå™t
 ## 
_föôe


	)

1095 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1096 
__
 ## 
fun˘i⁄
 ## 
l
 ## 
ªíå™t
 ## 
_föôe


	)

1098 
	~<bôs/m©h-föôe.h
>

1099 #unde‡
_MdoubÀ_


1100 #unde‡
__MATH_DECLARING_DOUBLE


1101 #unde‡
__MATH_DECLARING_FLOATN


1102 #unde‡
__REDIRFROM_X


1103 #unde‡
__REDIRTO_X


1106 #i‡(
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
deföed
 
_LIBC
)) \

1107 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1108 
	#_MdoubÀ_
 
_Flﬂt32x


	)

1109 
	#__MATH_DECLARING_DOUBLE
 0

	)

1110 
	#__MATH_DECLARING_FLOATN
 1

	)

1111 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1112 
fun˘i⁄
 ## 
f32x
 ## 
ªíå™t


	)

1113 #i‡
__HAVE_DISTINCT_FLOAT32X


1114 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1115 
__
 ## 
fun˘i⁄
 ## 
f32x
 ## 
ªíå™t
 ## 
_föôe


	)

1117 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1118 
__
 ## 
fun˘i⁄
 ## 
ªíå™t
 ## 
_föôe


	)

1120 
	~<bôs/m©h-föôe.h
>

1121 #unde‡
_MdoubÀ_


1122 #unde‡
__MATH_DECLARING_DOUBLE


1123 #unde‡
__MATH_DECLARING_FLOATN


1124 #unde‡
__REDIRFROM_X


1125 #unde‡
__REDIRTO_X


1128 #i‡(
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
deföed
 
_LIBC
)) \

1129 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1130 
	#_MdoubÀ_
 
_Flﬂt64x


	)

1131 
	#__MATH_DECLARING_DOUBLE
 0

	)

1132 
	#__MATH_DECLARING_FLOATN
 1

	)

1133 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1134 
fun˘i⁄
 ## 
f64x
 ## 
ªíå™t


	)

1135 #i‡
__HAVE_DISTINCT_FLOAT64X


1136 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1137 
__
 ## 
fun˘i⁄
 ## 
f64x
 ## 
ªíå™t
 ## 
_föôe


	)

1138 #ñi‡
__HAVE_FLOAT64X_LONG_DOUBLE


1139 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1140 
__
 ## 
fun˘i⁄
 ## 
l
 ## 
ªíå™t
 ## 
_föôe


	)

1142 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1143 
__
 ## 
fun˘i⁄
 ## 
f128
 ## 
ªíå™t
 ## 
_föôe


	)

1145 
	~<bôs/m©h-föôe.h
>

1146 #unde‡
_MdoubÀ_


1147 #unde‡
__MATH_DECLARING_DOUBLE


1148 #unde‡
__MATH_DECLARING_FLOATN


1149 #unde‡
__REDIRFROM_X


1150 #unde‡
__REDIRTO_X


1153 #i‡(
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
deföed
 
_LIBC
)) \

1154 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1155 
	#_MdoubÀ_
 
_Flﬂt128x


	)

1156 
	#__MATH_DECLARING_DOUBLE
 0

	)

1157 
	#__MATH_DECLARING_FLOATN
 1

	)

1158 
	#__REDIRFROM_X
(
fun˘i⁄
, 
ªíå™t
) \

1159 
fun˘i⁄
 ## 
f128x
 ## 
ªíå™t


	)

1160 #i‡
__HAVE_DISTINCT_FLOAT128X


1161 
	#__REDIRTO_X
(
fun˘i⁄
, 
ªíå™t
) \

1162 
__
 ## 
fun˘i⁄
 ## 
f128x
 ## 
ªíå™t
 ## 
_föôe


	)

1166 
	~<bôs/m©h-föôe.h
>

1167 #unde‡
_MdoubÀ_


1168 #unde‡
__MATH_DECLARING_DOUBLE


1169 #unde‡
__MATH_DECLARING_FLOATN


1170 #unde‡
__REDIRFROM_X


1171 #unde‡
__REDIRTO_X


1176 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

1179 #i‡
__FLT_EVAL_METHOD__
 == 2 || __FLT_EVAL_METHOD__ > 64

1180 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0L)

	)

1181 #ñi‡
__FLT_EVAL_METHOD__
 == 1 || __FLT_EVAL_METHOD__ > 32

1182 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0)

	)

1183 #ñi‡
__FLT_EVAL_METHOD__
 == 0 || __FLT_EVAL_METHOD__ == 32

1184 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (yË+ 0.0f)

	)

1186 
	#__MATH_EVAL_FMT2
(
x
, 
y
Ë((xË+ (y))

	)

1191 #i‡!
deföed
 
__˝lu•lus
 || (__˝lu•lu†< 201103L && !deföed 
__GNUC__
)

1192 
	#i£qsig
(
x
, 
y
) \

1193 
	`__MATH_TG
 (
	`__MATH_EVAL_FMT2
 (
x
, 
y
), 
__i£qsig
, ((x), (y)))

	)

1206 
ãm∂©e
<
ty≥«me
> 
__i£qsig_ty≥
;

1208 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1210 
	`__ˇŒ
 (
__x
, 
__y
Ë
	`throw
 ()

1212  
	`__i£qsigf
 (
__x
, 
__y
);

1216 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1218 
	`__ˇŒ
 (
__x
, 
__y
Ë
	`throw
 ()

1220  
	`__i£qsig
 (
__x
, 
__y
);

1224 
ãm∂©e
<> 
__i£qsig_ty≥
<>

1226 
	`__ˇŒ
 (
__x
, 
__y
Ë
	`throw
 ()

1228 #i‚de‡
__NO_LONG_DOUBLE_MATH


1229  
	`__i£qsigl
 (
__x
, 
__y
);

1231  
	`__i£qsig
 (
__x
, 
__y
);

1236 #i‡
__HAVE_DISTINCT_FLOAT128


1237 
ãm∂©e
<> 
__i£qsig_ty≥
<
_Flﬂt128
>

1239 
	`__ˇŒ
 (
_Flﬂt128
 
__x
, _Flﬂt128 
__y
Ë
	`throw
 ()

1241  
	`__i£qsigf128
 (
__x
, 
__y
);

1246 
ãm∂©e
<
ty≥«me
 
_T1
,Åy≥«mê
_T2
>

1247 
ölöe
 

1248 
	`i£qsig
 (
_T1
 
__x
, 
_T2
 
__y
Ë
	`throw
 ()

1250 #i‡
__˝lu•lus
 >= 201103L

1251 
	`de˛ty≥
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)Ë
	t_T3
;

1253 
	`__ty≥of
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)Ë
	t_T3
;

1255  
__i£qsig_ty≥
<
_T3
>::
	`__ˇŒ
 (
__x
, 
__y
);

1258 
	}
}

1263 
__END_DECLS


	@/usr/include/stdint.h

22 #i‚de‡
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

27 
	~<bôs/ty≥s.h
>

28 
	~<bôs/wch¨.h
>

29 
	~<bôs/w‹dsize.h
>

34 
	~<bôs/°döt-öä.h
>

37 
	~<bôs/°döt-uöä.h
>

43 sig√d 
	töt_Àa°8_t
;

44 
	töt_Àa°16_t
;

45 
	töt_Àa°32_t
;

46 #i‡
__WORDSIZE
 == 64

47 
	töt_Àa°64_t
;

49 
__exãnsi⁄__


50 
	töt_Àa°64_t
;

54 
	tuöt_Àa°8_t
;

55 
	tuöt_Àa°16_t
;

56 
	tuöt_Àa°32_t
;

57 #i‡
__WORDSIZE
 == 64

58 
	tuöt_Àa°64_t
;

60 
__exãnsi⁄__


61 
	tuöt_Àa°64_t
;

68 sig√d 
	töt_Á°8_t
;

69 #i‡
__WORDSIZE
 == 64

70 
	töt_Á°16_t
;

71 
	töt_Á°32_t
;

72 
	töt_Á°64_t
;

74 
	töt_Á°16_t
;

75 
	töt_Á°32_t
;

76 
__exãnsi⁄__


77 
	töt_Á°64_t
;

81 
	tuöt_Á°8_t
;

82 #i‡
__WORDSIZE
 == 64

83 
	tuöt_Á°16_t
;

84 
	tuöt_Á°32_t
;

85 
	tuöt_Á°64_t
;

87 
	tuöt_Á°16_t
;

88 
	tuöt_Á°32_t
;

89 
__exãnsi⁄__


90 
	tuöt_Á°64_t
;

95 #i‡
__WORDSIZE
 == 64

96 #i‚de‡
__öçå_t_deföed


97 
	töçå_t
;

98 
	#__öçå_t_deföed


	)

100 
	tuöçå_t
;

102 #i‚de‡
__öçå_t_deföed


103 
	töçå_t
;

104 
	#__öçå_t_deföed


	)

106 
	tuöçå_t
;

111 
__ötmax_t
 
	tötmax_t
;

112 
__uötmax_t
 
	tuötmax_t
;

115 #i‡
__WORDSIZE
 == 64

116 
	#__INT64_C
(
c
Ë¯## 
L


	)

117 
	#__UINT64_C
(
c
Ë¯## 
UL


	)

119 
	#__INT64_C
(
c
Ë¯## 
LL


	)

120 
	#__UINT64_C
(
c
Ë¯## 
ULL


	)

126 
	#INT8_MIN
 (-128)

	)

127 
	#INT16_MIN
 (-32767-1)

	)

128 
	#INT32_MIN
 (-2147483647-1)

	)

129 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

131 
	#INT8_MAX
 (127)

	)

132 
	#INT16_MAX
 (32767)

	)

133 
	#INT32_MAX
 (2147483647)

	)

134 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

137 
	#UINT8_MAX
 (255)

	)

138 
	#UINT16_MAX
 (65535)

	)

139 
	#UINT32_MAX
 (4294967295U)

	)

140 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

144 
	#INT_LEAST8_MIN
 (-128)

	)

145 
	#INT_LEAST16_MIN
 (-32767-1)

	)

146 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

147 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

149 
	#INT_LEAST8_MAX
 (127)

	)

150 
	#INT_LEAST16_MAX
 (32767)

	)

151 
	#INT_LEAST32_MAX
 (2147483647)

	)

152 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

155 
	#UINT_LEAST8_MAX
 (255)

	)

156 
	#UINT_LEAST16_MAX
 (65535)

	)

157 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

158 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

162 
	#INT_FAST8_MIN
 (-128)

	)

163 #i‡
__WORDSIZE
 == 64

164 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

165 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

167 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

168 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

170 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

172 
	#INT_FAST8_MAX
 (127)

	)

173 #i‡
__WORDSIZE
 == 64

174 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

175 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

177 
	#INT_FAST16_MAX
 (2147483647)

	)

178 
	#INT_FAST32_MAX
 (2147483647)

	)

180 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

183 
	#UINT_FAST8_MAX
 (255)

	)

184 #i‡
__WORDSIZE
 == 64

185 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

186 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

188 
	#UINT_FAST16_MAX
 (4294967295U)

	)

189 
	#UINT_FAST32_MAX
 (4294967295U)

	)

191 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

195 #i‡
__WORDSIZE
 == 64

196 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

197 
	#INTPTR_MAX
 (9223372036854775807L)

	)

198 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

200 
	#INTPTR_MIN
 (-2147483647-1)

	)

201 
	#INTPTR_MAX
 (2147483647)

	)

202 
	#UINTPTR_MAX
 (4294967295U)

	)

207 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

209 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

218 #i‡
__WORDSIZE
 == 64

219 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

220 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

222 #i‡
__WORDSIZE32_PTRDIFF_LONG


223 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

224 
	#PTRDIFF_MAX
 (2147483647L)

	)

226 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

227 
	#PTRDIFF_MAX
 (2147483647)

	)

232 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

233 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

236 #i‡
__WORDSIZE
 == 64

237 
	#SIZE_MAX
 (18446744073709551615UL)

	)

239 #i‡
__WORDSIZE32_SIZE_ULONG


240 
	#SIZE_MAX
 (4294967295UL)

	)

242 
	#SIZE_MAX
 (4294967295U)

	)

247 #i‚de‡
WCHAR_MIN


249 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

250 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

254 
	#WINT_MIN
 (0u)

	)

255 
	#WINT_MAX
 (4294967295u)

	)

258 
	#INT8_C
(
c
Ë
	)
c

259 
	#INT16_C
(
c
Ë
	)
c

260 
	#INT32_C
(
c
Ë
	)
c

261 #i‡
__WORDSIZE
 == 64

262 
	#INT64_C
(
c
Ë¯## 
L


	)

264 
	#INT64_C
(
c
Ë¯## 
LL


	)

268 
	#UINT8_C
(
c
Ë
	)
c

269 
	#UINT16_C
(
c
Ë
	)
c

270 
	#UINT32_C
(
c
Ë¯## 
U


	)

271 #i‡
__WORDSIZE
 == 64

272 
	#UINT64_C
(
c
Ë¯## 
UL


	)

274 
	#UINT64_C
(
c
Ë¯## 
ULL


	)

278 #i‡
__WORDSIZE
 == 64

279 
	#INTMAX_C
(
c
Ë¯## 
L


	)

280 
	#UINTMAX_C
(
c
Ë¯## 
UL


	)

282 
	#INTMAX_C
(
c
Ë¯## 
LL


	)

283 
	#UINTMAX_C
(
c
Ë¯## 
ULL


	)

286 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

288 
	#INT8_WIDTH
 8

	)

289 
	#UINT8_WIDTH
 8

	)

290 
	#INT16_WIDTH
 16

	)

291 
	#UINT16_WIDTH
 16

	)

292 
	#INT32_WIDTH
 32

	)

293 
	#UINT32_WIDTH
 32

	)

294 
	#INT64_WIDTH
 64

	)

295 
	#UINT64_WIDTH
 64

	)

297 
	#INT_LEAST8_WIDTH
 8

	)

298 
	#UINT_LEAST8_WIDTH
 8

	)

299 
	#INT_LEAST16_WIDTH
 16

	)

300 
	#UINT_LEAST16_WIDTH
 16

	)

301 
	#INT_LEAST32_WIDTH
 32

	)

302 
	#UINT_LEAST32_WIDTH
 32

	)

303 
	#INT_LEAST64_WIDTH
 64

	)

304 
	#UINT_LEAST64_WIDTH
 64

	)

306 
	#INT_FAST8_WIDTH
 8

	)

307 
	#UINT_FAST8_WIDTH
 8

	)

308 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

309 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

310 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

311 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

312 
	#INT_FAST64_WIDTH
 64

	)

313 
	#UINT_FAST64_WIDTH
 64

	)

315 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

316 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

318 
	#INTMAX_WIDTH
 64

	)

319 
	#UINTMAX_WIDTH
 64

	)

321 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

322 
	#SIG_ATOMIC_WIDTH
 32

	)

323 
	#SIZE_WIDTH
 
__WORDSIZE


	)

324 
	#WCHAR_WIDTH
 32

	)

325 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdio.h

23 #i‚de‡
_STDIO_H


24 
	#_STDIO_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bôs/libc-hódî-°¨t.h
>

29 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

35 
	~<bôs/ty≥s.h
>

36 
	~<bôs/ty≥s/__FILE.h
>

37 
	~<bôs/ty≥s/FILE.h
>

39 
	#_STDIO_USES_IOSTREAM


	)

41 
	~<bôs/libio.h
>

43 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


44 #ifde‡
__GNUC__


45 #i‚de‡
_VA_LIST_DEFINED


46 
_G_va_li°
 
	tva_li°
;

47 
	#_VA_LIST_DEFINED


	)

50 
	~<°d¨g.h
>

54 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


55 #i‚de‡
__off_t_deföed


56 #i‚de‡
__USE_FILE_OFFSET64


57 
__off_t
 
	toff_t
;

59 
__off64_t
 
	toff_t
;

61 
	#__off_t_deföed


	)

63 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


64 
__off64_t
 
	toff64_t
;

65 
	#__off64_t_deföed


	)

69 #ifde‡
__USE_XOPEN2K8


70 #i‚de‡
__ssize_t_deföed


71 
__ssize_t
 
	tssize_t
;

72 
	#__ssize_t_deföed


	)

77 #i‚de‡
__USE_FILE_OFFSET64


78 
_G_Âos_t
 
	tÂos_t
;

80 
_G_Âos64_t
 
	tÂos_t
;

82 #ifde‡
__USE_LARGEFILE64


83 
_G_Âos64_t
 
	tÂos64_t
;

87 
	#_IOFBF
 0

	)

88 
	#_IOLBF
 1

	)

89 
	#_IONBF
 2

	)

93 #i‚de‡
BUFSIZ


94 
	#BUFSIZ
 
_IO_BUFSIZ


	)

100 #i‚de‡
EOF


101 
	#EOF
 (-1)

	)

107 
	#SEEK_SET
 0

	)

108 
	#SEEK_CUR
 1

	)

109 
	#SEEK_END
 2

	)

110 #ifde‡
__USE_GNU


111 
	#SEEK_DATA
 3

	)

112 
	#SEEK_HOLE
 4

	)

116 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


118 
	#P_tmpdú
 "/tmp"

	)

131 
	~<bôs/°dio_lim.h
>

135 
_IO_FILE
 *
°dö
;

136 
_IO_FILE
 *
°dout
;

137 
_IO_FILE
 *
°dîr
;

139 
	#°dö
 
°dö


	)

140 
	#°dout
 
°dout


	)

141 
	#°dîr
 
°dîr


	)

144 
	$ªmove
 (c⁄° *
__fûíame
Ë
__THROW
;

146 
	$ª«me
 (c⁄° *
__ﬁd
, c⁄° *
__√w
Ë
__THROW
;

148 #ifde‡
__USE_ATFILE


150 
	$ª«mót
 (
__ﬁdfd
, c⁄° *
__ﬁd
, 
__√wfd
,

151 c⁄° *
__√w
Ë
__THROW
;

158 #i‚de‡
__USE_FILE_OFFSET64


159 
FILE
 *
	$tmpfûe
 (Ë
__wur
;

161 #ifde‡
__REDIRECT


162 
FILE
 *
	`__REDIRECT
 (
tmpfûe
, (), 
tmpfûe64
Ë
__wur
;

164 
	#tmpfûe
 
tmpfûe64


	)

168 #ifde‡
__USE_LARGEFILE64


169 
FILE
 *
	$tmpfûe64
 (Ë
__wur
;

173 *
	$tm≤am
 (*
__s
Ë
__THROW
 
__wur
;

175 #ifde‡
__USE_MISC


178 *
	$tm≤am_r
 (*
__s
Ë
__THROW
 
__wur
;

182 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


190 *
	$ãm≤am
 (c⁄° *
__dú
, c⁄° *
__pfx
)

191 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

199 
	`f˛o£
 (
FILE
 *
__°ªam
);

204 
	`fÊush
 (
FILE
 *
__°ªam
);

206 #ifde‡
__USE_MISC


213 
	`fÊush_u∆ocked
 (
FILE
 *
__°ªam
);

216 #ifde‡
__USE_GNU


223 
	`f˛o£Æl
 ();

227 #i‚de‡
__USE_FILE_OFFSET64


232 
FILE
 *
	$f›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

233 c⁄° *
__ª°ri˘
 
__modes
Ë
__wur
;

238 
FILE
 *
	$‰e›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

239 c⁄° *
__ª°ri˘
 
__modes
,

240 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

242 #ifde‡
__REDIRECT


243 
FILE
 *
	`__REDIRECT
 (
f›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

244 c⁄° *
__ª°ri˘
 
__modes
), 
f›í64
)

245 
__wur
;

246 
FILE
 *
	`__REDIRECT
 (
‰e›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

247 c⁄° *
__ª°ri˘
 
__modes
,

248 
FILE
 *
__ª°ri˘
 
__°ªam
), 
‰e›í64
)

249 
__wur
;

251 
	#f›í
 
f›í64


	)

252 
	#‰e›í
 
‰e›í64


	)

255 #ifde‡
__USE_LARGEFILE64


256 
FILE
 *
	$f›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

257 c⁄° *
__ª°ri˘
 
__modes
Ë
__wur
;

258 
FILE
 *
	$‰e›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

259 c⁄° *
__ª°ri˘
 
__modes
,

260 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

263 #ifdef 
__USE_POSIX


265 
FILE
 *
	$fd›í
 (
__fd
, c⁄° *
__modes
Ë
__THROW
 
__wur
;

268 #ifdef 
__USE_GNU


271 
FILE
 *
	$f›ícookõ
 (*
__ª°ri˘
 
__magic_cookõ
,

272 c⁄° *
__ª°ri˘
 
__modes
,

273 
_IO_cookõ_io_fun˘i⁄s_t
 
__io_funcs
Ë
__THROW
 
__wur
;

276 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

278 
FILE
 *
	$fmem›í
 (*
__s
, 
size_t
 
__Àn
, c⁄° *
__modes
)

279 
__THROW
 
__wur
;

284 
FILE
 *
	$›í_mem°ªam
 (**
__buÊoc
, 
size_t
 *
__sizñoc
Ë
__THROW
 
__wur
;

290 
	$£tbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
Ë
__THROW
;

294 
	$£tvbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

295 
__modes
, 
size_t
 
__n
Ë
__THROW
;

297 #ifdef 
__USE_MISC


300 
	$£tbuf„r
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

301 
size_t
 
__size
Ë
__THROW
;

304 
	$£éöebuf
 (
FILE
 *
__°ªam
Ë
__THROW
;

312 
	`Ârötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

313 c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

318 
	`¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

320 
	$•rötf
 (*
__ª°ri˘
 
__s
,

321 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROWNL
;

327 
	`vÂrötf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

328 
_G_va_li°
 
__¨g
);

333 
	`v¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
);

335 
	$v•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

336 
_G_va_li°
 
__¨g
Ë
__THROWNL
;

338 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


340 
	$¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

341 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

342 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

344 
	$v¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

345 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
)

346 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

349 #i‡
	`__GLIBC_USE
 (
LIB_EXT2
)

352 
	$va•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__f
,

353 
_G_va_li°
 
__¨g
)

354 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 0))Ë
__wur
;

355 
	$__a•rötf
 (**
__ª°ri˘
 
__±r
,

356 c⁄° *
__ª°ri˘
 
__fmt
, ...)

357 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

358 
	$a•rötf
 (**
__ª°ri˘
 
__±r
,

359 c⁄° *
__ª°ri˘
 
__fmt
, ...)

360 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

363 #ifde‡
__USE_XOPEN2K8


365 
	$vd¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
,

366 
_G_va_li°
 
__¨g
)

367 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

368 
	$d¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, ...)

369 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

377 
	$fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

378 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

383 
	$sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

385 
	$ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

386 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

388 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__USE_GNU
 \

389 && (!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT
) \

390 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

391 #ifde‡
__REDIRECT


395 
	`__REDIRECT
 (
fsˇnf
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

396 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

397 
__isoc99_fsˇnf
Ë
__wur
;

398 
	`__REDIRECT
 (
sˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

399 
__isoc99_sˇnf
Ë
__wur
;

400 
	`__REDIRECT_NTH
 (
ssˇnf
, (c⁄° *
__ª°ri˘
 
__s
,

401 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

402 
__isoc99_ssˇnf
);

404 
	$__isoc99_fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

405 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

406 
	$__isoc99_sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

407 
	$__isoc99_ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

408 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

409 
	#fsˇnf
 
__isoc99_fsˇnf


	)

410 
	#sˇnf
 
__isoc99_sˇnf


	)

411 
	#ssˇnf
 
__isoc99_ssˇnf


	)

415 #ifdef 
__USE_ISOC99


420 
	$vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

421 
_G_va_li°
 
__¨g
)

422 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

428 
	$vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
)

429 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

432 
	$vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

433 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
)

434 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

436 #i‡!
deföed
 
__USE_GNU
 \

437 && (!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT
) \

438 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

439 #ifde‡
__REDIRECT


443 
	`__REDIRECT
 (
vfsˇnf
,

444 (
FILE
 *
__ª°ri˘
 
__s
,

445 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
),

446 
__isoc99_vfsˇnf
)

447 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

448 
	`__REDIRECT
 (
vsˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
,

449 
_G_va_li°
 
__¨g
), 
__isoc99_vsˇnf
)

450 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

451 
	`__REDIRECT_NTH
 (
vssˇnf
,

452 (c⁄° *
__ª°ri˘
 
__s
,

453 c⁄° *
__ª°ri˘
 
__f‹m©
,

454 
_G_va_li°
 
__¨g
), 
__isoc99_vssˇnf
)

455 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

457 
	$__isoc99_vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
,

458 c⁄° *
__ª°ri˘
 
__f‹m©
,

459 
_G_va_li°
 
__¨g
Ë
__wur
;

460 
	$__isoc99_vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
,

461 
_G_va_li°
 
__¨g
Ë
__wur
;

462 
	$__isoc99_vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

463 c⁄° *
__ª°ri˘
 
__f‹m©
,

464 
_G_va_li°
 
__¨g
Ë
__THROW
;

465 
	#vfsˇnf
 
__isoc99_vfsˇnf


	)

466 
	#vsˇnf
 
__isoc99_vsˇnf


	)

467 
	#vssˇnf
 
__isoc99_vssˇnf


	)

477 
	`fgëc
 (
FILE
 *
__°ªam
);

478 
	`gëc
 (
FILE
 *
__°ªam
);

484 
	`gëch¨
 ();

488 
	#gëc
(
_Â
Ë
	`_IO_gëc
 (_Â)

	)

490 #ifde‡
__USE_POSIX199506


495 
	`gëc_u∆ocked
 (
FILE
 *
__°ªam
);

496 
	`gëch¨_u∆ocked
 ();

499 #ifde‡
__USE_MISC


506 
	`fgëc_u∆ocked
 (
FILE
 *
__°ªam
);

517 
	`Âutc
 (
__c
, 
FILE
 *
__°ªam
);

518 
	`putc
 (
__c
, 
FILE
 *
__°ªam
);

524 
	`putch¨
 (
__c
);

528 
	#putc
(
_ch
, 
_Â
Ë
	`_IO_putc
 (_ch, _Â)

	)

530 #ifde‡
__USE_MISC


537 
	`Âutc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

540 #ifde‡
__USE_POSIX199506


545 
	`putc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

546 
	`putch¨_u∆ocked
 (
__c
);

550 #i‡
deföed
 
__USE_MISC
 \

551 || (
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

553 
	`gëw
 (
FILE
 *
__°ªam
);

556 
	`putw
 (
__w
, 
FILE
 *
__°ªam
);

564 *
	$fgës
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

565 
__wur
;

567 #i‡
	`__GLIBC_USE
 (
DEPRECATED_GETS
)

577 *
	$gës
 (*
__s
Ë
__wur
 
__©åibuã_dïªˇãd__
;

580 #ifde‡
__USE_GNU


587 *
	$fgës_u∆ocked
 (*
__ª°ri˘
 
__s
, 
__n
,

588 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

592 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

603 
_IO_ssize_t
 
	$__gëdñim
 (**
__ª°ri˘
 
__löïå
,

604 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

605 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

606 
_IO_ssize_t
 
	$gëdñim
 (**
__ª°ri˘
 
__löïå
,

607 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

608 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

616 
_IO_ssize_t
 
	$gëlöe
 (**
__ª°ri˘
 
__löïå
,

617 
size_t
 *
__ª°ri˘
 
__n
,

618 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

626 
	`Âuts
 (c⁄° *
__ª°ri˘
 
__s
, 
FILE
 *__ª°ri˘ 
__°ªam
);

632 
	`puts
 (c⁄° *
__s
);

639 
	`ungëc
 (
__c
, 
FILE
 *
__°ªam
);

646 
size_t
 
	$‰ód
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

647 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

652 
size_t
 
	`fwrôe
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

653 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__s
);

655 #ifde‡
__USE_GNU


662 
	`Âuts_u∆ocked
 (c⁄° *
__ª°ri˘
 
__s
,

663 
FILE
 *
__ª°ri˘
 
__°ªam
);

666 #ifde‡
__USE_MISC


673 
size_t
 
	$‰ód_u∆ocked
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

674 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

675 
size_t
 
	`fwrôe_u∆ocked
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

676 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
);

684 
	`f£ek
 (
FILE
 *
__°ªam
, 
__off
, 
__whí˚
);

689 
	$·ñl
 (
FILE
 *
__°ªam
Ë
__wur
;

694 
	`ªwöd
 (
FILE
 *
__°ªam
);

701 #i‡
deföed
 
__USE_LARGEFILE
 || deföed 
__USE_XOPEN2K


702 #i‚de‡
__USE_FILE_OFFSET64


707 
	`f£eko
 (
FILE
 *
__°ªam
, 
__off_t
 
__off
, 
__whí˚
);

712 
__off_t
 
	$·ñlo
 (
FILE
 *
__°ªam
Ë
__wur
;

714 #ifde‡
__REDIRECT


715 
	`__REDIRECT
 (
f£eko
,

716 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
),

717 
f£eko64
);

718 
__off64_t
 
	`__REDIRECT
 (
·ñlo
, (
FILE
 *
__°ªam
), 
·ñlo64
);

720 
	#f£eko
 
f£eko64


	)

721 
	#·ñlo
 
·ñlo64


	)

726 #i‚de‡
__USE_FILE_OFFSET64


731 
	`fgëpos
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos_t
 *__ª°ri˘ 
__pos
);

736 
	`f£ços
 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
);

738 #ifde‡
__REDIRECT


739 
	`__REDIRECT
 (
fgëpos
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

740 
Âos_t
 *
__ª°ri˘
 
__pos
), 
fgëpos64
);

741 
	`__REDIRECT
 (
f£ços
,

742 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
), 
f£ços64
);

744 
	#fgëpos
 
fgëpos64


	)

745 
	#f£ços
 
f£ços64


	)

749 #ifde‡
__USE_LARGEFILE64


750 
	`f£eko64
 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
);

751 
__off64_t
 
	$·ñlo64
 (
FILE
 *
__°ªam
Ë
__wur
;

752 
	`fgëpos64
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos64_t
 *__ª°ri˘ 
__pos
);

753 
	`f£ços64
 (
FILE
 *
__°ªam
, c⁄° 
Âos64_t
 *
__pos
);

757 
	$˛óªº
 (
FILE
 *
__°ªam
Ë
__THROW
;

759 
	$„of
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

761 
	$„º‹
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

763 #ifde‡
__USE_MISC


765 
	$˛óªº_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
;

766 
	$„of_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

767 
	$„º‹_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

775 
	`≥º‹
 (c⁄° *
__s
);

781 
	~<bôs/sys_îæi°.h
>

784 #ifdef 
__USE_POSIX


786 
	$fûío
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

789 #ifde‡
__USE_MISC


791 
	$fûío_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

795 #ifde‡
__USE_POSIX2


800 
FILE
 *
	$p›í
 (c⁄° *
__comm™d
, c⁄° *
__modes
Ë
__wur
;

806 
	`p˛o£
 (
FILE
 *
__°ªam
);

810 #ifdef 
__USE_POSIX


812 *
	$˘îmid
 (*
__s
Ë
__THROW
;

816 #i‡(
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
Ë|| deföed 
__USE_GNU


818 *
	`cu£rid
 (*
__s
);

822 #ifdef 
__USE_GNU


823 
ob°ack
;

826 
	$ob°ack_¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

827 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

828 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

829 
	$ob°ack_v¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

830 c⁄° *
__ª°ri˘
 
__f‹m©
,

831 
_G_va_li°
 
__¨gs
)

832 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

836 #ifde‡
__USE_POSIX199506


840 
	$Êockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

844 
	$·rylockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

847 
	$fu∆ockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

850 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


853 
	~<bôs/gë›t_posix.h
>

858 #ifde‡
__USE_EXTERN_INLINES


859 
	~<bôs/°dio.h
>

861 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


862 
	~<bôs/°dio2.h
>

864 #ifde‡
__LDBL_COMPAT


865 
	~<bôs/°dio-ldbl.h
>

868 
__END_DECLS


	@/usr/include/stdlib.h

22 #i‚def 
_STDLIB_H


24 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

25 
	~<bôs/libc-hódî-°¨t.h
>

28 
	#__√ed_size_t


	)

29 
	#__√ed_wch¨_t


	)

30 
	#__√ed_NULL


	)

31 
	~<°ddef.h
>

33 
	g__BEGIN_DECLS


35 
	#_STDLIB_H
 1

	)

37 #i‡(
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8
Ë&& !deföed 
_SYS_WAIT_H


39 
	~<bôs/waôÊags.h
>

40 
	~<bôs/waô°©us.h
>

43 
	#WEXITSTATUS
(
°©us
Ë
	`__WEXITSTATUS
 (°©us)

	)

44 
	#WTERMSIG
(
°©us
Ë
	`__WTERMSIG
 (°©us)

	)

45 
	#WSTOPSIG
(
°©us
Ë
	`__WSTOPSIG
 (°©us)

	)

46 
	#WIFEXITED
(
°©us
Ë
	`__WIFEXITED
 (°©us)

	)

47 
	#WIFSIGNALED
(
°©us
Ë
	`__WIFSIGNALED
 (°©us)

	)

48 
	#WIFSTOPPED
(
°©us
Ë
	`__WIFSTOPPED
 (°©us)

	)

49 #ifde‡
__WIFCONTINUED


50 
	#WIFCONTINUED
(
°©us
Ë
	`__WIFCONTINUED
 (°©us)

	)

55 
	~<bôs/Êﬂä.h
>

60 
	mquŸ
;

61 
	mªm
;

62 } 
	tdiv_t
;

65 #i‚de‡
__ldiv_t_deföed


68 
	mquŸ
;

69 
	mªm
;

70 } 
	tldiv_t
;

71 
	#__ldiv_t_deföed
 1

	)

74 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__Œdiv_t_deföed


76 
__exãnsi⁄__
 struct

78 
	mquŸ
;

79 
	mªm
;

80 } 
	tŒdiv_t
;

81 
	#__Œdiv_t_deföed
 1

	)

86 
	#RAND_MAX
 2147483647

	)

91 
	#EXIT_FAILURE
 1

	)

92 
	#EXIT_SUCCESS
 0

	)

96 
	#MB_CUR_MAX
 (
	`__˘y≥_gë_mb_cur_max
 ())

	)

97 
size_t
 
	$__˘y≥_gë_mb_cur_max
 (Ë
__THROW
 
__wur
;

101 
	$©of
 (c⁄° *
__≈å
)

102 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

104 
	$©oi
 (c⁄° *
__≈å
)

105 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

107 
	$©ﬁ
 (c⁄° *
__≈å
)

108 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

110 #ifde‡
__USE_ISOC99


112 
__exãnsi⁄__
 
	$©ﬁl
 (c⁄° *
__≈å
)

113 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

117 
	$°πod
 (c⁄° *
__ª°ri˘
 
__≈å
,

118 **
__ª°ri˘
 
__íd±r
)

119 
__THROW
 
	`__n⁄nuŒ
 ((1));

121 #ifdef 
__USE_ISOC99


123 
	$°πof
 (c⁄° *
__ª°ri˘
 
__≈å
,

124 **
__ª°ri˘
 
__íd±r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

126 
	$°πﬁd
 (c⁄° *
__ª°ri˘
 
__≈å
,

127 **
__ª°ri˘
 
__íd±r
)

128 
__THROW
 
	`__n⁄nuŒ
 ((1));

133 #i‡
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
_Flﬂt16
 
	$°πof16
 (c⁄° *
__ª°ri˘
 
__≈å
,

135 **
__ª°ri˘
 
__íd±r
)

136 
__THROW
 
	`__n⁄nuŒ
 ((1));

139 #i‡
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

140 
_Flﬂt32
 
	$°πof32
 (c⁄° *
__ª°ri˘
 
__≈å
,

141 **
__ª°ri˘
 
__íd±r
)

142 
__THROW
 
	`__n⁄nuŒ
 ((1));

145 #i‡
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

146 
_Flﬂt64
 
	$°πof64
 (c⁄° *
__ª°ri˘
 
__≈å
,

147 **
__ª°ri˘
 
__íd±r
)

148 
__THROW
 
	`__n⁄nuŒ
 ((1));

151 #i‡
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

152 
_Flﬂt128
 
	$°πof128
 (c⁄° *
__ª°ri˘
 
__≈å
,

153 **
__ª°ri˘
 
__íd±r
)

154 
__THROW
 
	`__n⁄nuŒ
 ((1));

157 #i‡
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

158 
_Flﬂt32x
 
	$°πof32x
 (c⁄° *
__ª°ri˘
 
__≈å
,

159 **
__ª°ri˘
 
__íd±r
)

160 
__THROW
 
	`__n⁄nuŒ
 ((1));

163 #i‡
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

164 
_Flﬂt64x
 
	$°πof64x
 (c⁄° *
__ª°ri˘
 
__≈å
,

165 **
__ª°ri˘
 
__íd±r
)

166 
__THROW
 
	`__n⁄nuŒ
 ((1));

169 #i‡
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

170 
_Flﬂt128x
 
	$°πof128x
 (c⁄° *
__ª°ri˘
 
__≈å
,

171 **
__ª°ri˘
 
__íd±r
)

172 
__THROW
 
	`__n⁄nuŒ
 ((1));

176 
	$°πﬁ
 (c⁄° *
__ª°ri˘
 
__≈å
,

177 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

178 
__THROW
 
	`__n⁄nuŒ
 ((1));

180 
	$°πoul
 (c⁄° *
__ª°ri˘
 
__≈å
,

181 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

182 
__THROW
 
	`__n⁄nuŒ
 ((1));

184 #ifde‡
__USE_MISC


186 
__exãnsi⁄__


187 
	$°πoq
 (c⁄° *
__ª°ri˘
 
__≈å
,

188 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

189 
__THROW
 
	`__n⁄nuŒ
 ((1));

191 
__exãnsi⁄__


192 
	$°πouq
 (c⁄° *
__ª°ri˘
 
__≈å
,

193 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

194 
__THROW
 
	`__n⁄nuŒ
 ((1));

197 #ifde‡
__USE_ISOC99


199 
__exãnsi⁄__


200 
	$°πﬁl
 (c⁄° *
__ª°ri˘
 
__≈å
,

201 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

202 
__THROW
 
	`__n⁄nuŒ
 ((1));

204 
__exãnsi⁄__


205 
	$°πouŒ
 (c⁄° *
__ª°ri˘
 
__≈å
,

206 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

207 
__THROW
 
	`__n⁄nuŒ
 ((1));

211 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

212 
	$°r‰omd
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

213 
__f
)

214 
__THROW
 
	`__n⁄nuŒ
 ((3));

216 
	$°r‰omf
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

217 
__f
)

218 
__THROW
 
	`__n⁄nuŒ
 ((3));

220 
	$°r‰oml
 (*
__de°
, 
size_t
 
__size
, c⁄° *
__f‹m©
,

221 
__f
)

222 
__THROW
 
	`__n⁄nuŒ
 ((3));

225 #i‡
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

226 
	$°r‰omf16
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

227 
_Flﬂt16
 
__f
)

228 
__THROW
 
	`__n⁄nuŒ
 ((3));

231 #i‡
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

232 
	$°r‰omf32
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

233 
_Flﬂt32
 
__f
)

234 
__THROW
 
	`__n⁄nuŒ
 ((3));

237 #i‡
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

238 
	$°r‰omf64
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

239 
_Flﬂt64
 
__f
)

240 
__THROW
 
	`__n⁄nuŒ
 ((3));

243 #i‡
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

244 
	$°r‰omf128
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

245 
_Flﬂt128
 
__f
)

246 
__THROW
 
	`__n⁄nuŒ
 ((3));

249 #i‡
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

250 
	$°r‰omf32x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

251 
_Flﬂt32x
 
__f
)

252 
__THROW
 
	`__n⁄nuŒ
 ((3));

255 #i‡
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

256 
	$°r‰omf64x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

257 
_Flﬂt64x
 
__f
)

258 
__THROW
 
	`__n⁄nuŒ
 ((3));

261 #i‡
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

262 
	$°r‰omf128x
 (*
__de°
, 
size_t
 
__size
, c⁄° * 
__f‹m©
,

263 
_Flﬂt128x
 
__f
)

264 
__THROW
 
	`__n⁄nuŒ
 ((3));

268 #ifde‡
__USE_GNU


272 
	~<bôs/ty≥s/loˇÀ_t.h
>

274 
	$°πﬁ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

275 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

276 
loˇÀ_t
 
__loc
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

278 
	$°πoul_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

279 **
__ª°ri˘
 
__íd±r
,

280 
__ba£
, 
loˇÀ_t
 
__loc
)

281 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

283 
__exãnsi⁄__


284 
	$°πﬁl_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

285 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

286 
loˇÀ_t
 
__loc
)

287 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

289 
__exãnsi⁄__


290 
	$°πouŒ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

291 **
__ª°ri˘
 
__íd±r
,

292 
__ba£
, 
loˇÀ_t
 
__loc
)

293 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

295 
	$°πod_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

296 **
__ª°ri˘
 
__íd±r
, 
loˇÀ_t
 
__loc
)

297 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

299 
	$°πof_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

300 **
__ª°ri˘
 
__íd±r
, 
loˇÀ_t
 
__loc
)

301 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

303 
	$°πﬁd_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

304 **
__ª°ri˘
 
__íd±r
,

305 
loˇÀ_t
 
__loc
)

306 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

308 #i‡
__HAVE_FLOAT16


309 
_Flﬂt16
 
	$°πof16_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

310 **
__ª°ri˘
 
__íd±r
,

311 
loˇÀ_t
 
__loc
)

312 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

315 #i‡
__HAVE_FLOAT32


316 
_Flﬂt32
 
	$°πof32_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

317 **
__ª°ri˘
 
__íd±r
,

318 
loˇÀ_t
 
__loc
)

319 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

322 #i‡
__HAVE_FLOAT64


323 
_Flﬂt64
 
	$°πof64_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

324 **
__ª°ri˘
 
__íd±r
,

325 
loˇÀ_t
 
__loc
)

326 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

329 #i‡
__HAVE_FLOAT128


330 
_Flﬂt128
 
	$°πof128_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

331 **
__ª°ri˘
 
__íd±r
,

332 
loˇÀ_t
 
__loc
)

333 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

336 #i‡
__HAVE_FLOAT32X


337 
_Flﬂt32x
 
	$°πof32x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

338 **
__ª°ri˘
 
__íd±r
,

339 
loˇÀ_t
 
__loc
)

340 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

343 #i‡
__HAVE_FLOAT64X


344 
_Flﬂt64x
 
	$°πof64x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

345 **
__ª°ri˘
 
__íd±r
,

346 
loˇÀ_t
 
__loc
)

347 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

350 #i‡
__HAVE_FLOAT128X


351 
_Flﬂt128x
 
	$°πof128x_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

352 **
__ª°ri˘
 
__íd±r
,

353 
loˇÀ_t
 
__loc
)

354 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

359 #ifde‡
__USE_EXTERN_INLINES


360 
__exã∫_ölöe
 

361 
	`__NTH
 (
	$©oi
 (c⁄° *
__≈å
))

363  (Ë
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

364 
	}
}

365 
__exã∫_ölöe
 

366 
__NTH
 (
	$©ﬁ
 (c⁄° *
__≈å
))

368  
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

369 
	}
}

371 #ifde‡
__USE_ISOC99


372 
__exãnsi⁄__
 
__exã∫_ölöe
 

373 
__NTH
 (
	$©ﬁl
 (c⁄° *
__≈å
))

375  
	`°πﬁl
 (
__≈å
, (**Ë
NULL
, 10);

376 
	}
}

381 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


385 *
	$l64a
 (
__n
Ë
__THROW
 
__wur
;

388 
	$a64l
 (c⁄° *
__s
)

389 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

393 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


394 
	~<sys/ty≥s.h
>

401 
	$øndom
 (Ë
__THROW
;

404 
	$§™dom
 (
__£ed
Ë
__THROW
;

410 *
	$öô°©e
 (
__£ed
, *
__°©ebuf
,

411 
size_t
 
__°©ñí
Ë
__THROW
 
	`__n⁄nuŒ
 ((2));

415 *
	$£t°©e
 (*
__°©ebuf
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

418 #ifde‡
__USE_MISC


423 
	søndom_d©a


425 
öt32_t
 *
Âå
;

426 
öt32_t
 *
Ωå
;

427 
öt32_t
 *
°©e
;

428 
ønd_ty≥
;

429 
ønd_deg
;

430 
ønd_£p
;

431 
öt32_t
 *
íd_±r
;

434 
	$øndom_r
 (
øndom_d©a
 *
__ª°ri˘
 
__buf
,

435 
öt32_t
 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

437 
	$§™dom_r
 (
__£ed
, 
øndom_d©a
 *
__buf
)

438 
__THROW
 
	`__n⁄nuŒ
 ((2));

440 
	$öô°©e_r
 (
__£ed
, *
__ª°ri˘
 
__°©ebuf
,

441 
size_t
 
__°©ñí
,

442 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

443 
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

445 
	$£t°©e_r
 (*
__ª°ri˘
 
__°©ebuf
,

446 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

447 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

453 
	$ønd
 (Ë
__THROW
;

455 
	$§™d
 (
__£ed
Ë
__THROW
;

457 #ifde‡
__USE_POSIX199506


459 
	$ønd_r
 (*
__£ed
Ë
__THROW
;

463 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


467 
	$dønd48
 (Ë
__THROW
;

468 
	$î™d48
 (
__xsubi
[3]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

471 
	$Ã™d48
 (Ë
__THROW
;

472 
	$ƒ™d48
 (
__xsubi
[3])

473 
__THROW
 
	`__n⁄nuŒ
 ((1));

476 
	$mønd48
 (Ë
__THROW
;

477 
	$jønd48
 (
__xsubi
[3])

478 
__THROW
 
	`__n⁄nuŒ
 ((1));

481 
	$§™d48
 (
__£edvÆ
Ë
__THROW
;

482 *
	$£ed48
 (
__£ed16v
[3])

483 
__THROW
 
	`__n⁄nuŒ
 ((1));

484 
	$lc⁄g48
 (
__∑øm
[7]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

486 #ifde‡
__USE_MISC


490 
	sdønd48_d©a


492 
__x
[3];

493 
__ﬁd_x
[3];

494 
__c
;

495 
__öô
;

496 
__exãnsi⁄__
 
__a
;

501 
	$dønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

502 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

503 
	$î™d48_r
 (
__xsubi
[3],

504 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

505 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

508 
	$Ã™d48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

509 *
__ª°ri˘
 
__ªsu…
)

510 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

511 
	$ƒ™d48_r
 (
__xsubi
[3],

512 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

513 *
__ª°ri˘
 
__ªsu…
)

514 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

517 
	$mønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

518 *
__ª°ri˘
 
__ªsu…
)

519 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

520 
	$jønd48_r
 (
__xsubi
[3],

521 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

522 *
__ª°ri˘
 
__ªsu…
)

523 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

526 
	$§™d48_r
 (
__£edvÆ
, 
dønd48_d©a
 *
__buf„r
)

527 
__THROW
 
	`__n⁄nuŒ
 ((2));

529 
	$£ed48_r
 (
__£ed16v
[3],

530 
dønd48_d©a
 *
__buf„r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

532 
	$lc⁄g48_r
 (
__∑øm
[7],

533 
dønd48_d©a
 *
__buf„r
)

534 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

539 *
	$mÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

541 *
	$ˇŒoc
 (
size_t
 
__nmemb
, size_à
__size
)

542 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

549 *
	$ªÆloc
 (*
__±r
, 
size_t
 
__size
)

550 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
;

552 #ifde‡
__USE_GNU


558 *
	$ªÆloˇºay
 (*
__±r
, 
size_t
 
__nmemb
, size_à
__size
)

559 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
;

563 
	$‰ì
 (*
__±r
Ë
__THROW
;

565 #ifde‡
__USE_MISC


566 
	~<Æloˇ.h
>

569 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

570 || 
deföed
 
__USE_MISC


572 *
	$vÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

575 #ifde‡
__USE_XOPEN2K


577 
	$posix_memÆign
 (**
__mem±r
, 
size_t
 
__Æignmít
, size_à
__size
)

578 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

581 #ifde‡
__USE_ISOC11


583 *
	$Æig√d_Æloc
 (
size_t
 
__Æignmít
, size_à
__size
)

584 
__THROW
 
__©åibuã_mÆloc__
 
	`__©åibuã_Æloc_size__
 ((2)Ë
__wur
;

588 
	$ab‹t
 (Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

592 
	$©exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

594 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


596 #ifde‡
__˝lu•lus


597 "C++" 
	$©_quick_exô
 ((*
__func
) ())

598 
__THROW
 
	`__asm
 ("©_quick_exô"Ë
	`__n⁄nuŒ
 ((1));

600 
	$©_quick_exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

604 #ifdef 
__USE_MISC


607 
	$⁄_exô
 ((*
__func
Ë(
__°©us
, *
__¨g
), *__arg)

608 
__THROW
 
	`__n⁄nuŒ
 ((1));

614 
	$exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

616 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


620 
	$quick_exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

623 #ifde‡
__USE_ISOC99


626 
	$_Exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

631 *
	$gëív
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

633 #ifde‡
__USE_GNU


636 *
	$£cuª_gëív
 (c⁄° *
__«me
)

637 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

640 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


644 
	$puãnv
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

647 #ifde‡
__USE_XOPEN2K


650 
	$£ãnv
 (c⁄° *
__«me
, c⁄° *
__vÆue
, 
__ª∂a˚
)

651 
__THROW
 
	`__n⁄nuŒ
 ((2));

654 
	$un£ãnv
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

657 #ifdef 
__USE_MISC


661 
	$˛óªnv
 (Ë
__THROW
;

665 #i‡
deföed
 
__USE_MISC
 \

666 || (
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
)

672 *
	$mkãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

675 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


684 #i‚de‡
__USE_FILE_OFFSET64


685 
	$mk°emp
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

687 #ifde‡
__REDIRECT


688 
	`__REDIRECT
 (
mk°emp
, (*
__ãm∂©e
), 
mk°emp64
)

689 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

691 
	#mk°emp
 
mk°emp64


	)

694 #ifde‡
__USE_LARGEFILE64


695 
	$mk°emp64
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

699 #ifde‡
__USE_MISC


706 #i‚de‡
__USE_FILE_OFFSET64


707 
	$mk°emps
 (*
__ãm∂©e
, 
__suffixÀn
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

709 #ifde‡
__REDIRECT


710 
	`__REDIRECT
 (
mk°emps
, (*
__ãm∂©e
, 
__suffixÀn
),

711 
mk°emps64
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

713 
	#mk°emps
 
mk°emps64


	)

716 #ifde‡
__USE_LARGEFILE64


717 
	$mk°emps64
 (*
__ãm∂©e
, 
__suffixÀn
)

718 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

722 #ifde‡
__USE_XOPEN2K8


728 *
	$mkdãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

731 #ifde‡
__USE_GNU


738 #i‚de‡
__USE_FILE_OFFSET64


739 
	$mko°emp
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

741 #ifde‡
__REDIRECT


742 
	`__REDIRECT
 (
mko°emp
, (*
__ãm∂©e
, 
__Êags
), 
mko°emp64
)

743 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

745 
	#mko°emp
 
mko°emp64


	)

748 #ifde‡
__USE_LARGEFILE64


749 
	$mko°emp64
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

758 #i‚de‡
__USE_FILE_OFFSET64


759 
	$mko°emps
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

760 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

762 #ifde‡
__REDIRECT


763 
	`__REDIRECT
 (
mko°emps
, (*
__ãm∂©e
, 
__suffixÀn
,

764 
__Êags
), 
mko°emps64
)

765 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

767 
	#mko°emps
 
mko°emps64


	)

770 #ifde‡
__USE_LARGEFILE64


771 
	$mko°emps64
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

772 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

781 
	$sy°em
 (c⁄° *
__comm™d
Ë
__wur
;

784 #ifdef 
__USE_GNU


787 *
	$ˇn⁄iˇlize_fûe_«me
 (c⁄° *
__«me
)

788 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

791 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED


797 *
	$ªÆ∑th
 (c⁄° *
__ª°ri˘
 
__«me
,

798 *
__ª°ri˘
 
__ªsﬁved
Ë
__THROW
 
__wur
;

803 #i‚de‡
__COMPAR_FN_T


804 
	#__COMPAR_FN_T


	)

805 (*
	t__com∑r_‚_t
) (const *, const *);

807 #ifdef 
__USE_GNU


808 
__com∑r_‚_t
 
	tcom∑ris⁄_‚_t
;

811 #ifde‡
__USE_GNU


812 (*
	t__com∑r_d_‚_t
) (const *, const *, *);

817 *
	$b£¨ch
 (c⁄° *
__key
, c⁄° *
__ba£
,

818 
size_t
 
__nmemb
, size_à
__size
, 
__com∑r_‚_t
 
__com∑r
)

819 
	`__n⁄nuŒ
 ((1, 2, 5)Ë
__wur
;

821 #ifde‡
__USE_EXTERN_INLINES


822 
	~<bôs/°dlib-b£¨ch.h
>

827 
	$qs‹t
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

828 
__com∑r_‚_t
 
__com∑r
Ë
	`__n⁄nuŒ
 ((1, 4));

829 #ifde‡
__USE_GNU


830 
	$qs‹t_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

831 
__com∑r_d_‚_t
 
__com∑r
, *
__¨g
)

832 
	`__n⁄nuŒ
 ((1, 4));

837 
	$abs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

838 
	$œbs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

840 #ifde‡
__USE_ISOC99


841 
__exãnsi⁄__
 
	$Œabs
 (
__x
)

842 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

849 
div_t
 
	$div
 (
__numî
, 
__díom
)

850 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

851 
ldiv_t
 
	$ldiv
 (
__numî
, 
__díom
)

852 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

854 #ifde‡
__USE_ISOC99


855 
__exãnsi⁄__
 
Œdiv_t
 
	$Œdiv
 (
__numî
,

856 
__díom
)

857 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

861 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

862 || 
deföed
 
__USE_MISC


869 *
	$ecvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

870 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

875 *
	$fcvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

876 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

881 *
	$gcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

882 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

885 #ifde‡
__USE_MISC


887 *
	$qecvt
 (
__vÆue
, 
__ndigô
,

888 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

889 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

890 *
	$qfcvt
 (
__vÆue
, 
__ndigô
,

891 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

892 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

893 *
	$qgcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

894 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

899 
	$ecvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

900 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

901 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

902 
	$fcvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

903 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

904 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

906 
	$qecvt_r
 (
__vÆue
, 
__ndigô
,

907 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

908 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

909 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

910 
	$qfcvt_r
 (
__vÆue
, 
__ndigô
,

911 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

912 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

913 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

919 
	$mbÀn
 (c⁄° *
__s
, 
size_t
 
__n
Ë
__THROW
;

922 
	$mbtowc
 (
wch¨_t
 *
__ª°ri˘
 
__pwc
,

923 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

926 
	$w˘omb
 (*
__s
, 
wch¨_t
 
__wch¨
Ë
__THROW
;

930 
size_t
 
	$mb°owcs
 (
wch¨_t
 *
__ª°ri˘
 
__pwcs
,

931 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

933 
size_t
 
	$wc°ombs
 (*
__ª°ri˘
 
__s
,

934 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__pwcs
, 
size_t
 
__n
)

935 
__THROW
;

938 #ifde‡
__USE_MISC


943 
	$Ωm©ch
 (c⁄° *
__ª•⁄£
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

947 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


954 
	$gësub›t
 (**
__ª°ri˘
 
__›ti⁄p
,

955 *c⁄° *
__ª°ri˘
 
__tokís
,

956 **
__ª°ri˘
 
__vÆuï
)

957 
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3)Ë
__wur
;

961 #ifde‡
__USE_XOPEN


963 
	$£tkey
 (c⁄° *
__key
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

969 #ifde‡
__USE_XOPEN2KXSI


971 
	$posix_›í±
 (
__oÊag
Ë
__wur
;

974 #ifde‡
__USE_XOPEN_EXTENDED


979 
	$gø¡±
 (
__fd
Ë
__THROW
;

983 
	$u∆ock±
 (
__fd
Ë
__THROW
;

988 *
	$±¢ame
 (
__fd
Ë
__THROW
 
__wur
;

991 #ifde‡
__USE_GNU


995 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
)

996 
__THROW
 
	`__n⁄nuŒ
 ((2));

999 
	`gë±
 ();

1002 #ifde‡
__USE_MISC


1006 
	$gëlﬂdavg
 (
__lﬂdavg
[], 
__√Àm
)

1007 
__THROW
 
	`__n⁄nuŒ
 ((1));

1010 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K


1013 
	$ây¶Ÿ
 (Ë
__THROW
;

1016 
	~<bôs/°dlib-Êﬂt.h
>

1019 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


1020 
	~<bôs/°dlib.h
>

1022 #ifde‡
__LDBL_COMPAT


1023 
	~<bôs/°dlib-ldbl.h
>

1026 
__END_DECLS


	@/usr/include/string.h

22 #i‚def 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bôs/libc-hódî-°¨t.h
>

28 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

36 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

37 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

42 *
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

43 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

46 *
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
)

47 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

52 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


53 *
	$memc˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

54 
__c
, 
size_t
 
__n
)

55 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

60 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

63 
	$memcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

64 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

67 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


70 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

71 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

72 c⁄° *
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

75 #ifde‡
__OPTIMIZE__


76 
__exã∫_Æways_ölöe
 *

77 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


79  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

82 
__exã∫_Æways_ölöe
 const *

83 
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


85  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

88 
	}
}

90 *
	$memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

91 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

94 #ifde‡
__USE_GNU


97 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


98 "C++" *
	$øwmemchr
 (*
__s
, 
__c
)

99 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

100 "C++" c⁄° *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

101 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

103 *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

104 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

108 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


109 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

110 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

111 "C++" c⁄° *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

112 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

114 *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

121 *
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

122 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

124 *
	$°∫˝y
 (*
__ª°ri˘
 
__de°
,

125 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

126 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

129 *
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

130 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

132 *
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

133 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

136 
	$°rcmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

137 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

139 
	$°∫cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

140 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

143 
	$°rcﬁl
 (c⁄° *
__s1
, c⁄° *
__s2
)

144 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

146 
size_t
 
	$°rx‰m
 (*
__ª°ri˘
 
__de°
,

147 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

148 
__THROW
 
	`__n⁄nuŒ
 ((2));

150 #ifde‡
__USE_XOPEN2K8


152 
	~<bôs/ty≥s/loˇÀ_t.h
>

155 
	$°rcﬁl_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__l
)

156 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

159 
size_t
 
	$°rx‰m_l
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

160 
loˇÀ_t
 
__l
Ë
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

163 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8
 \

164 || 
	$__GLIBC_USE
 (
LIB_EXT2
))

166 *
	$°rdup
 (c⁄° *
__s
)

167 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

173 #i‡
deföed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

174 *
	$°∫dup
 (c⁄° *
__°rög
, 
size_t
 
__n
)

175 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

178 #i‡
deföed
 
__USE_GNU
 && deföed 
__GNUC__


180 
	#°rdu∑
(
s
) \

181 (
__exãnsi⁄__
 \

183 c⁄° *
__ﬁd
 = (
s
); \

184 
size_t
 
__Àn
 = 
	`°æí
 (
__ﬁd
) + 1; \

185 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
); \

186 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

187 
	}
}))

	)

190 
	#°∫du∑
(
s
, 
n
) \

191 (
__exãnsi⁄__
 \

193 c⁄° *
__ﬁd
 = (
s
); \

194 
size_t
 
__Àn
 = 
	`°∫Àn
 (
__ﬁd
, (
n
)); \

195 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
 + 1); \

196 
__√w
[
__Àn
] = '\0'; \

197 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

198 }))

	)

202 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


205 *
°rchr
 (*
__s
, 
__c
)

206 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

207 c⁄° *
°rchr
 (c⁄° *
__s
, 
__c
)

208 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

210 #ifde‡
__OPTIMIZE__


211 
__exã∫_Æways_ölöe
 *

212 
°rchr
 (*
__s
, 
__c
Ë
	g__THROW


214  
__buûtö_°rchr
 (
__s
, 
__c
);

217 
__exã∫_Æways_ölöe
 const *

218 
°rchr
 (c⁄° *
__s
, 
__c
Ë
	g__THROW


220  
__buûtö_°rchr
 (
__s
, 
__c
);

225 *
	$°rchr
 (c⁄° *
__s
, 
__c
)

226 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

229 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


232 *
	`°ºchr
 (*
__s
, 
__c
)

233 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

234 c⁄° *
	`°ºchr
 (c⁄° *
__s
, 
__c
)

235 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

237 #ifde‡
__OPTIMIZE__


238 
__exã∫_Æways_ölöe
 *

239 
	`°ºchr
 (*
__s
, 
__c
Ë
__THROW


241  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

244 
__exã∫_Æways_ölöe
 const *

245 
	`°ºchr
 (c⁄° *
__s
, 
__c
Ë
__THROW


247  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

250 
	}
}

252 *
	$°ºchr
 (c⁄° *
__s
, 
__c
)

253 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

256 #ifde‡
__USE_GNU


259 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


260 "C++" *
	$°rch∫ul
 (*
__s
, 
__c
)

261 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

262 "C++" c⁄° *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

263 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

265 *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

266 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

272 
size_t
 
	$°rc•n
 (c⁄° *
__s
, c⁄° *
__ªje˘
)

273 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

276 
size_t
 
	$°r•n
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

277 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

279 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


282 *
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
)

283 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

284 c⁄° *
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

285 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

287 #ifde‡
__OPTIMIZE__


288 
__exã∫_Æways_ölöe
 *

289 
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
Ë
__THROW


291  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

294 
__exã∫_Æways_ölöe
 const *

295 
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
Ë
__THROW


297  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

300 
	}
}

302 *
	$°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

303 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

306 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


309 *
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

310 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

311 c⁄° *
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

312 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

314 #ifde‡
__OPTIMIZE__


315 
__exã∫_Æways_ölöe
 *

316 
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


318  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

321 
__exã∫_Æways_ölöe
 const *

322 
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


324  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

327 
	}
}

329 *
	$°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

330 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

335 *
	$°πok
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
)

336 
__THROW
 
	`__n⁄nuŒ
 ((2));

340 *
	$__°πok_r
 (*
__ª°ri˘
 
__s
,

341 c⁄° *
__ª°ri˘
 
__dñim
,

342 **
__ª°ri˘
 
__ßve_±r
)

343 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

344 #ifde‡
__USE_POSIX


345 *
	$°πok_r
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
,

346 **
__ª°ri˘
 
__ßve_±r
)

347 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

350 #ifde‡
__USE_GNU


352 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


353 "C++" *
	$°rˇ£°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

354 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

355 "C++" c⁄° *
	$°rˇ£°r
 (c⁄° *
__hay°ack
,

356 c⁄° *
__√edÀ
)

357 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

359 *
	$°rˇ£°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

360 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

364 #ifde‡
__USE_GNU


368 *
	$memmem
 (c⁄° *
__hay°ack
, 
size_t
 
__hay°ackÀn
,

369 c⁄° *
__√edÀ
, 
size_t
 
__√edÀÀn
)

370 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 3));

374 *
	$__memp˝y
 (*
__ª°ri˘
 
__de°
,

375 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

376 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

377 *
	$memp˝y
 (*
__ª°ri˘
 
__de°
,

378 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

379 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

384 
size_t
 
	$°æí
 (c⁄° *
__s
)

385 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

387 #ifdef 
__USE_XOPEN2K8


390 
size_t
 
	$°∫Àn
 (c⁄° *
__°rög
, 
size_t
 
__maxÀn
)

391 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

396 *
	$°ªº‹
 (
__î∫um
Ë
__THROW
;

397 #ifde‡
__USE_XOPEN2K


405 #i‡
deföed
 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


408 #ifde‡
__REDIRECT_NTH


409 
	`__REDIRECT_NTH
 (
°ªº‹_r
,

410 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
),

411 
__xpg_°ªº‹_r
Ë
	`__n⁄nuŒ
 ((2));

413 
	$__xpg_°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

414 
__THROW
 
	`__n⁄nuŒ
 ((2));

415 
	#°ªº‹_r
 
__xpg_°ªº‹_r


	)

420 *
	$°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

421 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

425 #ifde‡
__USE_XOPEN2K8


427 *
	$°ªº‹_l
 (
__î∫um
, 
loˇÀ_t
 
__l
Ë
__THROW
;

430 #ifde‡
__USE_MISC


431 
	~<°rögs.h
>

435 
	$ex∂icô_bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

439 *
	$°r£p
 (**
__ª°ri˘
 
__°rögp
,

440 c⁄° *
__ª°ri˘
 
__dñim
)

441 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

444 #ifdef 
__USE_XOPEN2K8


446 *
	$°rsig«l
 (
__sig
Ë
__THROW
;

449 *
	$__°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

450 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

451 *
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

452 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

456 *
	$__°≤˝y
 (*
__ª°ri˘
 
__de°
,

457 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

458 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

459 *
	$°≤˝y
 (*
__ª°ri˘
 
__de°
,

460 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

461 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

464 #ifdef 
__USE_GNU


466 
	$°rvîscmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

467 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

470 *
	$°r‰y
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

473 *
	$mem‰ob
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

475 #i‚de‡
ba£«me


480 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


481 "C++" *
	$ba£«me
 (*
__fûíame
)

482 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

483 "C++" c⁄° *
	$ba£«me
 (c⁄° *
__fûíame
)

484 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

486 *
	$ba£«me
 (c⁄° *
__fûíame
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

491 #i‡
	`__GNUC_PREREQ
 (3,4)

492 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


494 
	~<bôs/°rög_f‹tifõd.h
>

498 
__END_DECLS


	@/usr/include/alloca.h

18 #i‚def 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<„©uªs.h
>

23 
	#__√ed_size_t


	)

24 
	~<°ddef.h
>

26 
	g__BEGIN_DECLS


29 #unde‡
Æloˇ


32 *
	$Æloˇ
 (
size_t
 
__size
Ë
__THROW
;

34 #ifdef 
__GNUC__


35 
	#Æloˇ
(
size
Ë
	`__buûtö_Æloˇ
 (size)

	)

38 
__END_DECLS


	@/usr/include/bits/floatn.h

19 #i‚de‡
_BITS_FLOATN_H


20 
	#_BITS_FLOATN_H


	)

22 
	~<„©uªs.h
>

29 #i‡(
deföed
 
__x86_64__
 \

30 ? 
__GNUC_PREREQ
 (4, 3) \

31 : (
deföed
 
__GNU__
 ? 
	$__GNUC_PREREQ
 (4, 5Ë: 
	`__GNUC_PREREQ
 (4, 4))) \

32 && !
	`deföed
(
__CUDACC__
Ë&& !
	$deföed
(
__ICC
)

33 
	#__HAVE_FLOAT128
 1

	)

35 
	#__HAVE_FLOAT128
 0

	)

40 #i‡
__HAVE_FLOAT128


41 
	#__HAVE_DISTINCT_FLOAT128
 1

	)

43 
	#__HAVE_DISTINCT_FLOAT128
 0

	)

49 
	#__HAVE_FLOAT64X
 1

	)

55 
	#__HAVE_FLOAT64X_LONG_DOUBLE
 1

	)

57 #i‚de‡
__ASSEMBLER__


61 #i‡
__HAVE_FLOAT128


62 #i‡!
	`__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


64 
	#__f128
(
x
Ëx##
q


	)

66 
	#__f128
(
x
Ëx##
f128


	)

71 #i‡
__HAVE_FLOAT128


72 #i‡!
	`__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


75 
_Com∂ex
 
	t__cÊﬂt128
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__TC__
)));

76 
	#__CFLOAT128
 
__cÊﬂt128


	)

78 
	#__CFLOAT128
 
_Com∂ex
 
_Flﬂt128


	)

83 #i‡
__HAVE_FLOAT128


86 #i‡!
	`__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


87 
__Êﬂt128
 
	t_Flﬂt128
;

91 #i‡!
	`__GNUC_PREREQ
 (7, 0)

92 
	#__buûtö_huge_vÆf128
(Ë((
_Flﬂt128
Ë
	`__buûtö_huge_vÆ
 ())

	)

100 #i‡!
	`__GNUC_PREREQ
 (7, 0)

101 
	#__buûtö_c›ysignf128
 
__buûtö_c›ysignq


	)

102 
	#__buûtö_Ábsf128
 
__buûtö_Ábsq


	)

103 
	#__buûtö_öff128
(Ë((
_Flﬂt128
Ë
	`__buûtö_öf
 ())

	)

104 
	#__buûtö_«nf128
(
x
Ë((
_Flﬂt128
Ë
	`__buûtö_«n
 (x))

	)

105 
	#__buûtö_«nsf128
(
x
Ë((
_Flﬂt128
Ë
	`__buûtö_«ns
 (x))

	)

112 #i‡!
	`__GNUC_PREREQ
 (6, 0)

113 
	#__buûtö_signbôf128
 
__signbôf128


	)

120 
	~<bôs/Êﬂä-comm⁄.h
>

	@/usr/include/bits/flt-eval-method.h

19 #i‚de‡
_MATH_H


23 #ifde‡
__FLT_EVAL_METHOD__


24 #i‡
__FLT_EVAL_METHOD__
 == -1

25 
	#__GLIBC_FLT_EVAL_METHOD
 2

	)

27 
	#__GLIBC_FLT_EVAL_METHOD
 
__FLT_EVAL_METHOD__


	)

29 #ñi‡
deföed
 
__x86_64__


30 
	#__GLIBC_FLT_EVAL_METHOD
 0

	)

32 
	#__GLIBC_FLT_EVAL_METHOD
 2

	)

	@/usr/include/bits/fp-fast.h

19 #i‚de‡
_MATH_H


23 #ifde‡
__USE_ISOC99


27 #ifde‡
__FP_FAST_FMA


28 
	#FP_FAST_FMA
 1

	)

31 #ifde‡
__FP_FAST_FMAF


32 
	#FP_FAST_FMAF
 1

	)

35 #ifde‡
__FP_FAST_FMAL


36 
	#FP_FAST_FMAL
 1

	)

	@/usr/include/bits/fp-logb.h

19 #i‚de‡
_MATH_H


23 
	#__FP_LOGB0_IS_MIN
 1

	)

24 
	#__FP_LOGBNAN_IS_MIN
 1

	)

	@/usr/include/bits/getopt_posix.h

20 #i‚de‡
_GETOPT_POSIX_H


21 
	#_GETOPT_POSIX_H
 1

	)

23 #i‡!
deföed
 
_UNISTD_H
 && !deföed 
_STDIO_H


27 
	~<bôs/gë›t_c‹e.h
>

29 
	g__BEGIN_DECLS


31 #i‡
deföed
 
__USE_POSIX2
 && !deföed 
__USE_POSIX_IMPLICITLY
 \

32 && !
deföed
 
	g__USE_GNU
 && !deföed 
	g_GETOPT_H


37 #ifde‡
__REDIRECT


38 
__REDIRECT_NTH
 (
gë›t
, (
___¨gc
, *c⁄° *
___¨gv
,

39 c⁄° *
__sh‹t›ts
),

40 
__posix_gë›t
);

42 
	$__posix_gë›t
 (
___¨gc
, *c⁄° *
___¨gv
,

43 c⁄° *
__sh‹t›ts
)

44 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

45 
	#gë›t
 
__posix_gë›t


	)

49 
__END_DECLS


	@/usr/include/bits/iscanonical.h

19 #i‚de‡
_MATH_H


23 
	$__isˇn⁄iˇŒ
 (
__x
)

24 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

25 
	#__isˇn⁄iˇlf
(
x
Ë((Ë(
	`__ty≥of
 (x)Ë(x), 1)

	)

26 
	#__isˇn⁄iˇl
(
x
Ë((Ë(
	`__ty≥of
 (x)Ë(x), 1)

	)

27 #i‡
__HAVE_DISTINCT_FLOAT128


28 
	#__isˇn⁄iˇlf128
(
x
Ë((Ë(
	`__ty≥of
 (x)Ë(x), 1)

	)

37 #i‚de‡
__˝lu•lus


38 
	#isˇn⁄iˇl
(
x
Ë
	`__MATH_TG
 ((x), 
__isˇn⁄iˇl
, (x))

	)

47 
ölöe
 
	`isˇn⁄iˇl
 (
__vÆ
Ë{  
	`__isˇn⁄iˇlf
 (__val); }

48 
ölöe
 
	`isˇn⁄iˇl
 (
__vÆ
Ë{  
	`__isˇn⁄iˇl
 (__val); }

49 
ölöe
 
	`isˇn⁄iˇl
 (
__vÆ
Ë{  
	`__isˇn⁄iˇŒ
 (__val); }

50 #i‡
__HAVE_DISTINCT_FLOAT128


51 
ölöe
 
	`isˇn⁄iˇl
 (
_Flﬂt128
 
__vÆ
Ë{  
	`__isˇn⁄iˇlf128
 (__val); }

53 
	}
}

	@/usr/include/bits/libc-header-start.h

27 #i‚de‡
__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


31 #unde‡
__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


33 
	~<„©uªs.h
>

37 #unde‡
__GLIBC_USE_LIB_EXT2


38 #i‡(
deföed
 
__USE_GNU
 \

39 || (
deföed
 
	g__STDC_WANT_LIB_EXT2__
 && __STDC_WANT_LIB_EXT2__ > 0))

40 
	#__GLIBC_USE_LIB_EXT2
 1

	)

42 
	#__GLIBC_USE_LIB_EXT2
 0

	)

47 #unde‡
__GLIBC_USE_IEC_60559_BFP_EXT


48 #i‡
deföed
 
__USE_GNU
 || deföed 
__STDC_WANT_IEC_60559_BFP_EXT__


49 
	#__GLIBC_USE_IEC_60559_BFP_EXT
 1

	)

51 
	#__GLIBC_USE_IEC_60559_BFP_EXT
 0

	)

56 #unde‡
__GLIBC_USE_IEC_60559_FUNCS_EXT


57 #i‡
deföed
 
__USE_GNU
 || deföed 
__STDC_WANT_IEC_60559_FUNCS_EXT__


58 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT
 1

	)

60 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT
 0

	)

65 #unde‡
__GLIBC_USE_IEC_60559_TYPES_EXT


66 #i‡
deföed
 
__USE_GNU
 || deföed 
__STDC_WANT_IEC_60559_TYPES_EXT__


67 
	#__GLIBC_USE_IEC_60559_TYPES_EXT
 1

	)

69 
	#__GLIBC_USE_IEC_60559_TYPES_EXT
 0

	)

	@/usr/include/bits/libio.h

28 #i‚de‡
_BITS_LIBIO_H


29 
	#_BITS_LIBIO_H
 1

	)

31 #i‡!
deföed
 
_STDIO_H
 && !deföed 
_LIBIO_H


35 
	~<bôs/_G_c⁄fig.h
>

37 
	#_IO_Âos_t
 
_G_Âos_t


	)

38 
	#_IO_Âos64_t
 
_G_Âos64_t


	)

39 
	#_IO_size_t
 
size_t


	)

40 
	#_IO_ssize_t
 
__ssize_t


	)

41 
	#_IO_off_t
 
__off_t


	)

42 
	#_IO_off64_t
 
__off64_t


	)

43 
	#_IO_pid_t
 
__pid_t


	)

44 
	#_IO_uid_t
 
__uid_t


	)

45 
	#_IO_ic⁄v_t
 
_G_ic⁄v_t


	)

46 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

47 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

48 
	#_IO_va_li°
 
_G_va_li°


	)

49 
	#_IO_wöt_t
 
wöt_t


	)

52 
	#__√ed___va_li°


	)

53 
	~<°d¨g.h
>

54 #ifde‡
__GNUC_VA_LIST


55 #unde‡
_IO_va_li°


56 
	#_IO_va_li°
 
__gnuc_va_li°


	)

59 #i‚de‡
__P


60 
	~<sys/cdefs.h
>

63 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

65 #i‚de‡
EOF


66 
	#EOF
 (-1)

	)

68 #i‚de‡
NULL


69 #i‡
deföed
 
__GNUG__
 && \

70 (
	g__GNUC__
 > 2 || (__GNUC__ =2 && 
__GNUC_MINOR__
 >= 8))

71 
	#NULL
 (
__nuŒ
)

	)

73 #i‡!
deföed
(
__˝lu•lus
)

74 
	#NULL
 ((*)0)

	)

76 
	#NULL
 (0)

	)

81 
	#_IOS_INPUT
 1

	)

82 
	#_IOS_OUTPUT
 2

	)

83 
	#_IOS_ATEND
 4

	)

84 
	#_IOS_APPEND
 8

	)

85 
	#_IOS_TRUNC
 16

	)

86 
	#_IOS_NOCREATE
 32

	)

87 
	#_IOS_NOREPLACE
 64

	)

88 
	#_IOS_BIN
 128

	)

96 
	#_IO_MAGIC
 0xFBAD0000

	)

97 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

98 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

99 
	#_IO_USER_BUF
 1

	)

100 
	#_IO_UNBUFFERED
 2

	)

101 
	#_IO_NO_READS
 4

	)

102 
	#_IO_NO_WRITES
 8

	)

103 
	#_IO_EOF_SEEN
 0x10

	)

104 
	#_IO_ERR_SEEN
 0x20

	)

105 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

106 
	#_IO_LINKED
 0x80

	)

107 
	#_IO_IN_BACKUP
 0x100

	)

108 
	#_IO_LINE_BUF
 0x200

	)

109 
	#_IO_TIED_PUT_GET
 0x400

	)

110 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

111 
	#_IO_IS_APPENDING
 0x1000

	)

112 
	#_IO_IS_FILEBUF
 0x2000

	)

113 
	#_IO_BAD_SEEN
 0x4000

	)

114 
	#_IO_USER_LOCK
 0x8000

	)

116 
	#_IO_FLAGS2_MMAP
 1

	)

117 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

118 #ifde‡
_LIBC


119 
	#_IO_FLAGS2_FORTIFY
 4

	)

121 
	#_IO_FLAGS2_USER_WBUF
 8

	)

122 #ifde‡
_LIBC


123 
	#_IO_FLAGS2_SCANF_STD
 16

	)

124 
	#_IO_FLAGS2_NOCLOSE
 32

	)

125 
	#_IO_FLAGS2_CLOEXEC
 64

	)

126 
	#_IO_FLAGS2_NEED_LOCK
 128

	)

130 
	#_IO_SKIPWS
 01

	)

131 
	#_IO_LEFT
 02

	)

132 
	#_IO_RIGHT
 04

	)

133 
	#_IO_INTERNAL
 010

	)

134 
	#_IO_DEC
 020

	)

135 
	#_IO_OCT
 040

	)

136 
	#_IO_HEX
 0100

	)

137 
	#_IO_SHOWBASE
 0200

	)

138 
	#_IO_SHOWPOINT
 0400

	)

139 
	#_IO_UPPERCASE
 01000

	)

140 
	#_IO_SHOWPOS
 02000

	)

141 
	#_IO_SCIENTIFIC
 04000

	)

142 
	#_IO_FIXED
 010000

	)

143 
	#_IO_UNITBUF
 020000

	)

144 
	#_IO_STDIO
 040000

	)

145 
	#_IO_DONT_CLOSE
 0100000

	)

146 
	#_IO_BOOLALPHA
 0200000

	)

149 
_IO_jump_t
; 
	g_IO_FILE
;

153 #i‚de‡
_IO_lock_t_deföed


154 
	t_IO_lock_t
;

160 
	s_IO_m¨kî
 {

161 
_IO_m¨kî
 *
	m_√xt
;

162 
_IO_FILE
 *
	m_sbuf
;

166 
	m_pos
;

168 
£t_°ªampos
(
°ªampos
 
•
Ë{ 
	m_•os
 = sp; }

169 
£t_off£t
(
off£t
Ë{ 
	m_pos
 = off£t; 
	m_•os
 = (
°ªampos
)(-2); }

170 
	mpublic
:

171 
°ªamm¨kî
(
°ªambuf
 *
sb
);

172 ~
°ªamm¨kî
();

173 
ßvög
(Ë{  
	m_•os
 == -2; }

174 
dñè
(
°ªamm¨kî
&);

175 
dñè
();

180 
	e__codecvt_ªsu…


182 
	m__codecvt_ok
,

183 
	m__codecvt_∑πül
,

184 
	m__codecvt_îr‹
,

185 
	m__codecvt_noc⁄v


188 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


191 
	s_IO_codecvt


193 (*
	m__codecvt_de°r
Ë(
	m_IO_codecvt
 *);

194 
__codecvt_ªsu…
 (*
__codecvt_do_out
Ë(
	m_IO_codecvt
 *,

195 
	m__mb°©e_t
 *,

196 c⁄° 
	mwch¨_t
 *,

197 c⁄° 
	mwch¨_t
 *,

198 c⁄° 
	mwch¨_t
 **, *,

200 
__codecvt_ªsu…
 (*
__codecvt_do_unshi·
Ë(
	m_IO_codecvt
 *,

201 
	m__mb°©e_t
 *, *,

203 
__codecvt_ªsu…
 (*
__codecvt_do_ö
Ë(
	m_IO_codecvt
 *,

204 
	m__mb°©e_t
 *,

206 c⁄° **, 
	mwch¨_t
 *,

207 
	mwch¨_t
 *, wchar_t **);

208 (*
	m__codecvt_do_ícodög
Ë(
	m_IO_codecvt
 *);

209 (*
	m__codecvt_do_Æways_noc⁄v
Ë(
	m_IO_codecvt
 *);

210 (*
	m__codecvt_do_Àngth
Ë(
	m_IO_codecvt
 *, 
	m__mb°©e_t
 *,

211 c⁄° *, c⁄° *, 
	m_IO_size_t
);

212 (*
	m__codecvt_do_max_Àngth
Ë(
	m_IO_codecvt
 *);

214 
_IO_ic⁄v_t
 
	m__cd_ö
;

215 
_IO_ic⁄v_t
 
	m__cd_out
;

219 
	s_IO_wide_d©a


221 
wch¨_t
 *
	m_IO_ªad_±r
;

222 
wch¨_t
 *
	m_IO_ªad_íd
;

223 
wch¨_t
 *
	m_IO_ªad_ba£
;

224 
wch¨_t
 *
	m_IO_wrôe_ba£
;

225 
wch¨_t
 *
	m_IO_wrôe_±r
;

226 
wch¨_t
 *
	m_IO_wrôe_íd
;

227 
wch¨_t
 *
	m_IO_buf_ba£
;

228 
wch¨_t
 *
	m_IO_buf_íd
;

230 
wch¨_t
 *
	m_IO_ßve_ba£
;

231 
wch¨_t
 *
	m_IO_backup_ba£
;

233 
wch¨_t
 *
	m_IO_ßve_íd
;

235 
__mb°©e_t
 
	m_IO_°©e
;

236 
__mb°©e_t
 
	m_IO_œ°_°©e
;

237 
_IO_codecvt
 
	m_codecvt
;

239 
wch¨_t
 
	m_sh‹tbuf
[1];

241 c⁄° 
_IO_jump_t
 *
	m_wide_vèbÀ
;

245 
	s_IO_FILE
 {

246 
	m_Êags
;

247 
	#_IO_fûe_Êags
 
_Êags


	)

251 * 
	m_IO_ªad_±r
;

252 * 
	m_IO_ªad_íd
;

253 * 
	m_IO_ªad_ba£
;

254 * 
	m_IO_wrôe_ba£
;

255 * 
	m_IO_wrôe_±r
;

256 * 
	m_IO_wrôe_íd
;

257 * 
	m_IO_buf_ba£
;

258 * 
	m_IO_buf_íd
;

260 *
	m_IO_ßve_ba£
;

261 *
	m_IO_backup_ba£
;

262 *
	m_IO_ßve_íd
;

264 
_IO_m¨kî
 *
	m_m¨kîs
;

266 
_IO_FILE
 *
	m_chaö
;

268 
	m_fûío
;

270 
	m_blksize
;

272 
	m_Êags2
;

274 
_IO_off_t
 
	m_ﬁd_off£t
;

276 
	#__HAVE_COLUMN


	)

278 
	m_cur_cﬁumn
;

279 sig√d 
	m_vèbÀ_off£t
;

280 
	m_sh‹tbuf
[1];

284 
_IO_lock_t
 *
	m_lock
;

285 #ifde‡
_IO_USE_OLD_IO_FILE


288 
	s_IO_FILE_com∂ëe


290 
_IO_FILE
 
	m_fûe
;

292 #i‡
deföed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

293 
_IO_off64_t
 
	m_off£t
;

294 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


296 
_IO_codecvt
 *
	m_codecvt
;

297 
_IO_wide_d©a
 *
	m_wide_d©a
;

298 
_IO_FILE
 *
	m_‰ìªs_li°
;

299 *
	m_‰ìªs_buf
;

301 *
	m__∑d1
;

302 *
	m__∑d2
;

303 *
	m__∑d3
;

304 *
	m__∑d4
;

306 
size_t
 
	m__∑d5
;

307 
	m_mode
;

309 
	m_unu£d2
[15 *  (Ë- 4 *  (*Ë-  (
size_t
)];

313 #i‚de‡
__˝lu•lus


314 
_IO_FILE
 
	t_IO_FILE
;

317 
	g_IO_FILE_∂us
;

319 
_IO_FILE_∂us
 
_IO_2_1_°dö_
;

320 
_IO_FILE_∂us
 
_IO_2_1_°dout_
;

321 
_IO_FILE_∂us
 
_IO_2_1_°dîr_
;

322 #i‚de‡
_LIBC


323 
	#_IO_°dö
 ((
_IO_FILE
*)(&
_IO_2_1_°dö_
))

	)

324 
	#_IO_°dout
 ((
_IO_FILE
*)(&
_IO_2_1_°dout_
))

	)

325 
	#_IO_°dîr
 ((
_IO_FILE
*)(&
_IO_2_1_°dîr_
))

	)

327 
_IO_FILE
 *
_IO_°dö
 
©åibuã_hiddí
;

328 
_IO_FILE
 *
_IO_°dout
 
©åibuã_hiddí
;

329 
_IO_FILE
 *
_IO_°dîr
 
©åibuã_hiddí
;

337 
__ssize_t
 
	t__io_ªad_‚
 (*
	t__cookõ
, *
	t__buf
, 
	tsize_t
 
	t__nbyãs
);

345 
__ssize_t
 
	t__io_wrôe_‚
 (*
	t__cookõ
, c⁄° *
	t__buf
,

346 
	tsize_t
 
	t__n
);

354 
	t__io_£ek_‚
 (*
	t__cookõ
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

357 
	t__io_˛o£_‚
 (*
	t__cookõ
);

360 #ifde‡
__USE_GNU


362 
__io_ªad_‚
 
	tcookõ_ªad_fun˘i⁄_t
;

363 
__io_wrôe_‚
 
	tcookõ_wrôe_fun˘i⁄_t
;

364 
__io_£ek_‚
 
	tcookõ_£ek_fun˘i⁄_t
;

365 
__io_˛o£_‚
 
	tcookõ_˛o£_fun˘i⁄_t
;

370 
__io_ªad_‚
 *
	mªad
;

371 
__io_wrôe_‚
 *
	mwrôe
;

372 
__io_£ek_‚
 *
	m£ek
;

373 
__io_˛o£_‚
 *
	m˛o£
;

374 } 
	t_IO_cookõ_io_fun˘i⁄s_t
;

375 
_IO_cookõ_io_fun˘i⁄s_t
 
	tcookõ_io_fun˘i⁄s_t
;

377 
	g_IO_cookõ_fûe
;

380 
_IO_cookõ_öô
 (
_IO_cookõ_fûe
 *
__cfûe
, 
__ªad_wrôe
,

381 *
__cookõ
, 
_IO_cookõ_io_fun˘i⁄s_t
 
__‚s
);

385 #ifde‡
__˝lu•lus


389 
__undîÊow
 (
_IO_FILE
 *);

390 
__uÊow
 (
_IO_FILE
 *);

391 
__ovîÊow
 (
_IO_FILE
 *, );

392 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


393 
_IO_wöt_t
 
__wundîÊow
 (
_IO_FILE
 *);

394 
_IO_wöt_t
 
__wuÊow
 (
_IO_FILE
 *);

395 
_IO_wöt_t
 
__wovîÊow
 (
_IO_FILE
 *, _IO_wint_t);

398 #i‡ 
__GNUC__
 >= 3

399 
	#_IO_BE
(
ex¥
, 
ªs
Ë
	`__buûtö_ex≥˘
 (”x¥),Ñes)

	)

401 
	#_IO_BE
(
ex¥
, 
ªs
Ë”x¥)

	)

404 
	#_IO_gëc_u∆ocked
(
_Â
) \

405 (
	`_IO_BE
 ((
_Â
)->
_IO_ªad_±r
 >(_Â)->
_IO_ªad_íd
, 0) \

406 ? 
	`__uÊow
 (
_Â
Ë: *(*Ë(_Â)->
_IO_ªad_±r
++)

	)

407 
	#_IO_≥ekc_u∆ocked
(
_Â
) \

408 (
	`_IO_BE
 ((
_Â
)->
_IO_ªad_±r
 >(_Â)->
_IO_ªad_íd
, 0) \

409 && 
	`__undîÊow
 (
_Â
Ë=
EOF
 ? EOF \

410 : *(*Ë(
_Â
)->
_IO_ªad_±r
)

	)

411 
	#_IO_putc_u∆ocked
(
_ch
, 
_Â
) \

412 (
	`_IO_BE
 ((
_Â
)->
_IO_wrôe_±r
 >(_Â)->
_IO_wrôe_íd
, 0) \

413 ? 
	`__ovîÊow
 (
_Â
, (Ë(
_ch
)) \

414 : (Ë(*(
_Â
)->
_IO_wrôe_±r
++ = (
_ch
)))

	)

416 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


417 
	#_IO_gëwc_u∆ocked
(
_Â
) \

418 (
	`_IO_BE
 ((
_Â
)->
_wide_d©a
 =
NULL
 \

419 || ((
_Â
)->
_wide_d©a
->
_IO_ªad_±r
 \

420 >(
_Â
)->
_wide_d©a
->
_IO_ªad_íd
), 0) \

421 ? 
	`__wuÊow
 (
_Â
Ë: (
_IO_wöt_t
Ë*(_Â)->
_wide_d©a
->
_IO_ªad_±r
++)

	)

422 
	#_IO_putwc_u∆ocked
(
_wch
, 
_Â
) \

423 (
	`_IO_BE
 ((
_Â
)->
_wide_d©a
 =
NULL
 \

424 || ((
_Â
)->
_wide_d©a
->
_IO_wrôe_±r
 \

425 >(
_Â
)->
_wide_d©a
->
_IO_wrôe_íd
), 0) \

426 ? 
	`__wovîÊow
 (
_Â
, 
_wch
) \

427 : (
_IO_wöt_t
Ë(*(
_Â
)->
_wide_d©a
->
_IO_wrôe_±r
++ = (
_wch
)))

	)

430 
	#_IO_„of_u∆ocked
(
__Â
Ë(((__Â)->
_Êags
 & 
_IO_EOF_SEEN
Ë!0)

	)

431 
	#_IO_„º‹_u∆ocked
(
__Â
Ë(((__Â)->
_Êags
 & 
_IO_ERR_SEEN
Ë!0)

	)

433 
_IO_gëc
 (
_IO_FILE
 *
__Â
);

434 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__Â
);

435 
_IO_„of
 (
_IO_FILE
 *
__Â
Ë
__THROW
;

436 
_IO_„º‹
 (
_IO_FILE
 *
__Â
Ë
__THROW
;

438 
_IO_≥ekc_locked
 (
_IO_FILE
 *
__Â
);

441 
	#_IO_PENDING_OUTPUT_COUNT
(
_Â
) \

442 ((
_Â
)->
_IO_wrôe_±r
 - (_Â)->
_IO_wrôe_ba£
)

	)

444 
_IO_Êockfûe
 (
_IO_FILE
 *Ë
__THROW
;

445 
_IO_fu∆ockfûe
 (
_IO_FILE
 *Ë
__THROW
;

446 
_IO_·rylockfûe
 (
_IO_FILE
 *Ë
__THROW
;

448 
	#_IO_≥ekc
(
_Â
Ë
	`_IO_≥ekc_u∆ocked
 (_Â)

	)

449 
	#_IO_Êockfûe
(
_Â
Ë

	)

450 
	#_IO_fu∆ockfûe
(
_Â
Ë

	)

451 
	#_IO_·rylockfûe
(
_Â
Ë

	)

452 #i‚de‡
_IO_˛ónup_ªgi⁄_°¨t


453 
	#_IO_˛ónup_ªgi⁄_°¨t
(
_f˘
, 
_Â
Ë

	)

455 #i‚de‡
_IO_˛ónup_ªgi⁄_íd


456 
	#_IO_˛ónup_ªgi⁄_íd
(
_Doô
Ë

	)

459 
	#_IO_√ed_lock
(
_Â
) \

460 (((
_Â
)->
_Êags2
 & 
_IO_FLAGS2_NEED_LOCK
Ë!0)

	)

462 
_IO_vfsˇnf
 (
_IO_FILE
 * 
__ª°ri˘
, const * __restrict,

463 
_IO_va_li°
, *
__ª°ri˘
);

464 
_IO_vÂrötf
 (
_IO_FILE
 *
__ª°ri˘
, const *__restrict,

465 
_IO_va_li°
);

466 
_IO_ssize_t
 
_IO_∑dn
 (
_IO_FILE
 *, , _IO_ssize_t);

467 
_IO_size_t
 
_IO_sgën
 (
_IO_FILE
 *, *, _IO_size_t);

469 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

470 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

472 
_IO_‰ì_backup_¨ó
 (
_IO_FILE
 *Ë
__THROW
;

474 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


475 
_IO_wöt_t
 
_IO_gëwc
 (
_IO_FILE
 *
__Â
);

476 
_IO_wöt_t
 
_IO_putwc
 (
wch¨_t
 
__wc
, 
_IO_FILE
 *
__Â
);

477 
_IO_fwide
 (
_IO_FILE
 *
__Â
, 
__mode
Ë
__THROW
;

478 #i‡
__GNUC__
 >= 2

481 #i‡
deföed
 
_LIBC
 && deföed 
SHARED


482 
	~<shlib-com∑t.h
>

483 #i‡
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

484 
	#_IO_fwide_maybe_öcom∑tibÀ
 \

485 (
	`__buûtö_ex≥˘
 (&
_IO_°dö_u£d
 =
NULL
, 0))

	)

486 c⁄° 
_IO_°dö_u£d
;

487 
wók_exã∫
 (
_IO_°dö_u£d
);

490 #i‚de‡
_IO_fwide_maybe_öcom∑tibÀ


491 
	#_IO_fwide_maybe_öcom∑tibÀ
 (0)

	)

495 
	#_IO_fwide
(
__Â
, 
__mode
) \

496 ({ 
__ªsu…
 = (
__mode
); \

497 i‡(
__ªsu…
 < 0 && ! 
_IO_fwide_maybe_öcom∑tibÀ
) \

499 i‡((
__Â
)->
_mode
 == 0) \

501 (
__Â
)->
_mode
 = -1; \

502 
__ªsu…
 = (
__Â
)->
_mode
; \

504 i‡(
	`__buûtö_c⁄°™t_p
 (
__mode
) && (__mode) == 0) \

505 
__ªsu…
 = 
_IO_fwide_maybe_öcom∑tibÀ
 ? -1 : (
__Â
)->
_mode
; \

507 
__ªsu…
 = 
	`_IO_fwide
 (
__Â
, __result); \

508 
__ªsu…
; })

	)

511 
_IO_vfwsˇnf
 (
_IO_FILE
 * 
__ª°ri˘
, c⁄° 
wch¨_t
 * __restrict,

512 
_IO_va_li°
, *
__ª°ri˘
);

513 
_IO_vfw¥ötf
 (
_IO_FILE
 *
__ª°ri˘
, c⁄° 
wch¨_t
 *__restrict,

514 
_IO_va_li°
);

515 
_IO_ssize_t
 
_IO_w∑dn
 (
_IO_FILE
 *, 
wöt_t
, _IO_ssize_t);

516 
_IO_‰ì_wbackup_¨ó
 (
_IO_FILE
 *Ë
__THROW
;

519 #ifde‡
__LDBL_COMPAT


520 
	~<bôs/libio-ldbl.h
>

523 #ifde‡
__˝lu•lus


	@/usr/include/bits/math-finite.h

19 #i‚de‡
_MATH_H


23 
	#__REDIRFROM
(...Ë
	`__REDIRFROM_X
(
__VA_ARGS__
)

	)

25 
	#__REDIRTO
(...Ë
	`__REDIRTO_X
(
__VA_ARGS__
)

	)

27 
	#__MATH_REDIRCALL_X
(
‰om
, 
¨gs
, 
to
) \

28 
_MdoubÀ_
 
	`__REDIRECT_NTH
 (
‰om
, 
¨gs
, 
to
)

	)

29 
	#__MATH_REDIRCALL
(
fun˘i⁄
, 
ªíå™t
, 
¨gs
) \

30 
__MATH_REDIRCALL_X
 \

31 (
	`__REDIRFROM
 (
fun˘i⁄
, 
ªíå™t
), 
¨gs
, \

32 
	`__REDIRTO
 (
fun˘i⁄
, 
ªíå™t
))

	)

33 
	#__MATH_REDIRCALL_2
(
‰om
, 
ªíå™t
, 
¨gs
, 
to
) \

34 
__MATH_REDIRCALL_X
 \

35 (
	`__REDIRFROM
 (
‰om
, 
ªíå™t
), 
¨gs
, \

36 
	`__REDIRTO
 (
to
, 
ªíå™t
))

	)

38 
	#__MATH_REDIRCALL_INTERNAL
(
fun˘i⁄
, 
ªíå™t
, 
¨gs
) \

39 
__MATH_REDIRCALL_X
 \

40 (
	`__REDIRFROM
 (
	`__CONCAT
 (
__
, 
fun˘i⁄
), \

41 
	`__CONCAT
 (
ªíå™t
, 
_föôe
)), \

42 
¨gs
, 
	`__REDIRTO
 (
fun˘i⁄
, 
_r
))

	)

46 
__MATH_REDIRCALL
 (
acos
, , (
_MdoubÀ_
));

48 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


50 
__MATH_REDIRCALL
 (
acosh
, , (
_MdoubÀ_
));

54 
__MATH_REDIRCALL
 (
asö
, , (
_MdoubÀ_
));

57 
__MATH_REDIRCALL
 (
©™2
, , (
_MdoubÀ_
, _Mdouble_));

59 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


61 
__MATH_REDIRCALL
 (
©™h
, , (
_MdoubÀ_
));

65 
__MATH_REDIRCALL
 (
cosh
, , (
_MdoubÀ_
));

68 
__MATH_REDIRCALL
 (
exp
, , (
_MdoubÀ_
));

70 #i‡
__GLIBC_USE
 (
IEC_60559_FUNCS_EXT
)

72 
__MATH_REDIRCALL
 (
exp10
, , (
_MdoubÀ_
));

75 #ifde‡
__USE_ISOC99


77 
__MATH_REDIRCALL
 (
exp2
, , (
_MdoubÀ_
));

81 
__MATH_REDIRCALL
 (
fmod
, , (
_MdoubÀ_
, _Mdouble_));

83 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_ISOC99


85 
__MATH_REDIRCALL
 (
hypŸ
, , (
_MdoubÀ_
, _Mdouble_));

88 #i‡(
__MATH_DECLARING_DOUBLE
 && (
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN
)) \

89 || (!
	g__MATH_DECLARING_DOUBLE
 && 
deföed
 
	g__USE_MISC
)

91 
__MATH_REDIRCALL
 (
j0
, , (
_MdoubÀ_
));

94 
__MATH_REDIRCALL
 (
y0
, , (
_MdoubÀ_
));

97 
__MATH_REDIRCALL
 (
j1
, , (
_MdoubÀ_
));

100 
__MATH_REDIRCALL
 (
y1
, , (
_MdoubÀ_
));

103 
__MATH_REDIRCALL
 (
jn
, , (, 
_MdoubÀ_
));

106 
__MATH_REDIRCALL
 (
yn
, , (, 
_MdoubÀ_
));

109 #ifde‡
__USE_MISC


111 
__MATH_REDIRCALL
 (
lgamma
, 
_r
, (
_MdoubÀ_
, *));

117 
__MATH_REDIRCALL_INTERNAL
 (
lgamma
, 
_r
, (
_MdoubÀ_
, *));

119 #i‡((
deföed
 
__USE_XOPEN
 || deföed 
__USE_ISOC99
) \

120 && 
deföed
 
	g__exã∫_Æways_ölöe
)

122 
__exã∫_Æways_ölöe
 
_MdoubÀ_


123 
__NTH
 (
	$__REDIRFROM
 (
lgamma
, ) (
_MdoubÀ_
 
__d
))

125 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


126  
	`__REDIRTO
 (
lgamma
, 
_r
Ë(
__d
, &
signgam
);

128 
__loˇl_signgam
 = 0;

129  
	`__REDIRTO
 (
lgamma
, 
_r
Ë(
__d
, &
__loˇl_signgam
);

131 
	}
}

134 #i‡((
deföed
 
__USE_MISC
 || (deföed 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)) \

135 && 
deföed
 
	g__exã∫_Æways_ölöe
Ë&& !
__MATH_DECLARING_FLOATN


137 
__exã∫_Æways_ölöe
 
_MdoubÀ_


138 
__NTH
 (
	$__REDIRFROM
 (
gamma
, ) (
_MdoubÀ_
 
__d
))

140  
	`__REDIRTO
 (
lgamma
, 
_r
Ë(
__d
, &
signgam
);

141 
	}
}

145 
__MATH_REDIRCALL
 (
log
, , (
_MdoubÀ_
));

148 
__MATH_REDIRCALL
 (
log10
, , (
_MdoubÀ_
));

150 #ifde‡
__USE_ISOC99


152 
__MATH_REDIRCALL
 (
log2
, , (
_MdoubÀ_
));

156 
__MATH_REDIRCALL
 (
pow
, , (
_MdoubÀ_
, _Mdouble_));

158 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


160 
__MATH_REDIRCALL
 (
ªmaödî
, , (
_MdoubÀ_
, _Mdouble_));

163 #i‡((
__MATH_DECLARING_DOUBLE
 \

164 && (
deföed
 
	g__USE_MISC
 \

165 || (
deföed
 
	g__USE_XOPEN_EXTENDED
 && !deföed 
	g__USE_XOPEN2K8
))) \

166 || (!
deföed
 
	g__MATH_DECLARE_LDOUBLE
 && deföed 
	g__USE_MISC
)) \

167 && !
__MATH_DECLARING_FLOATN


169 
__MATH_REDIRCALL
 (
sˇlb
, , (
_MdoubÀ_
, _Mdouble_));

173 
__MATH_REDIRCALL
 (
söh
, , (
_MdoubÀ_
));

176 
__MATH_REDIRCALL
 (
sqπ
, , (
_MdoubÀ_
));

178 #i‡
deföed
 
__USE_ISOC99
 && deföed 
__exã∫_Æways_ölöe


180 
_MdoubÀ_


181 
	$__REDIRFROM
 (
__gamma
, 
_r_föôe
Ë(
_MdoubÀ_
, *);

183 
__exã∫_Æways_ölöe
 
_MdoubÀ_


184 
	`__NTH
 (
	$__REDIRFROM
 (
tgamma
, ) (
_MdoubÀ_
 
__d
))

186 
__loˇl_signgam
 = 0;

187 
_MdoubÀ_
 
__ªs
 = 
	`__REDIRTO
 (
gamma
, 
_r
Ë(
__d
, &
__loˇl_signgam
);

188  
__loˇl_signgam
 < 0 ? -
__ªs
 : __res;

189 
	}
}

192 #unde‡
__REDIRFROM


193 #unde‡
__REDIRTO


194 #unde‡
__MATH_REDIRCALL


195 #unde‡
__MATH_REDIRCALL_2


196 #unde‡
__MATH_REDIRCALL_INTERNAL


197 #unde‡
__MATH_REDIRCALL_X


	@/usr/include/bits/math-vector.h

19 #i‚de‡
_MATH_H


25 
	~<bôs/libm-simd-de˛-°ubs.h
>

27 #i‡
deföed
 
__x86_64__
 && deföed 
__FAST_MATH__


28 #i‡
deföed
 
_OPENMP
 && _OPENMP >= 201307

30 
	#__DECL_SIMD_x86_64
 
	`_Pøgma
 ("om∞de˛¨êsimdÇŸöbønch")

	)

31 #ñi‡
__GNUC_PREREQ
 (6,0)

33 
	#__DECL_SIMD_x86_64
 
	`__©åibuã__
 ((
	`__simd__
 ("nŸöbønch")))

	)

36 #ifde‡
__DECL_SIMD_x86_64


37 #unde‡
__DECL_SIMD_cos


38 
	#__DECL_SIMD_cos
 
__DECL_SIMD_x86_64


	)

39 #unde‡
__DECL_SIMD_cosf


40 
	#__DECL_SIMD_cosf
 
__DECL_SIMD_x86_64


	)

41 #unde‡
__DECL_SIMD_sö


42 
	#__DECL_SIMD_sö
 
__DECL_SIMD_x86_64


	)

43 #unde‡
__DECL_SIMD_söf


44 
	#__DECL_SIMD_söf
 
__DECL_SIMD_x86_64


	)

45 #unde‡
__DECL_SIMD_söcos


46 
	#__DECL_SIMD_söcos
 
__DECL_SIMD_x86_64


	)

47 #unde‡
__DECL_SIMD_söcosf


48 
	#__DECL_SIMD_söcosf
 
__DECL_SIMD_x86_64


	)

49 #unde‡
__DECL_SIMD_log


50 
	#__DECL_SIMD_log
 
__DECL_SIMD_x86_64


	)

51 #unde‡
__DECL_SIMD_logf


52 
	#__DECL_SIMD_logf
 
__DECL_SIMD_x86_64


	)

53 #unde‡
__DECL_SIMD_exp


54 
	#__DECL_SIMD_exp
 
__DECL_SIMD_x86_64


	)

55 #unde‡
__DECL_SIMD_expf


56 
	#__DECL_SIMD_expf
 
__DECL_SIMD_x86_64


	)

57 #unde‡
__DECL_SIMD_pow


58 
	#__DECL_SIMD_pow
 
__DECL_SIMD_x86_64


	)

59 #unde‡
__DECL_SIMD_powf


60 
	#__DECL_SIMD_powf
 
__DECL_SIMD_x86_64


	)

	@/usr/include/bits/mathcalls-helper-functions.h

21 
__MATHDECL_1
 (, 
__Â˛assify
,, (
_MdoubÀ_
 
__vÆue
))

22 
__©åibuã__
 ((
__c⁄°__
));

25 
__MATHDECL_1
 (, 
__signbô
,, (
_MdoubÀ_
 
__vÆue
))

26 
__©åibuã__
 ((
__c⁄°__
));

30 
__MATHDECL_1
 (, 
__isöf
,, (
_MdoubÀ_
 
__vÆue
)Ë
__©åibuã__
 ((
__c⁄°__
));

33 
__MATHDECL_1
 (, 
__föôe
,, (
_MdoubÀ_
 
__vÆue
)Ë
__©åibuã__
 ((
__c⁄°__
));

36 
__MATHDECL_1
 (, 
__i¢™
,, (
_MdoubÀ_
 
__vÆue
)Ë
__©åibuã__
 ((
__c⁄°__
));

39 
__MATHDECL_1
 (, 
__i£qsig
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

42 
__MATHDECL_1
 (, 
__issig«lög
,, (
_MdoubÀ_
 
__vÆue
))

43 
__©åibuã__
 ((
__c⁄°__
));

	@/usr/include/bits/mathcalls.h

45 #i‚de‡
_MATH_H


53 
__MATHCALL
 (
acos
,, (
_MdoubÀ_
 
__x
));

55 
__MATHCALL
 (
asö
,, (
_MdoubÀ_
 
__x
));

57 
__MATHCALL
 (
©™
,, (
_MdoubÀ_
 
__x
));

59 
__MATHCALL
 (
©™2
,, (
_MdoubÀ_
 
__y
, _MdoubÀ_ 
__x
));

62 
__MATHCALL_VEC
 (
cos
,, (
_MdoubÀ_
 
__x
));

64 
__MATHCALL_VEC
 (
sö
,, (
_MdoubÀ_
 
__x
));

66 
__MATHCALL
 (
èn
,, (
_MdoubÀ_
 
__x
));

71 
__MATHCALL
 (
cosh
,, (
_MdoubÀ_
 
__x
));

73 
__MATHCALL
 (
söh
,, (
_MdoubÀ_
 
__x
));

75 
__MATHCALL
 (
ènh
,, (
_MdoubÀ_
 
__x
));

77 #ifde‡
__USE_GNU


79 
__MATHDECL_VEC
 (,
söcos
,,

80 (
_MdoubÀ_
 
__x
, _MdoubÀ_ *
__söx
, _MdoubÀ_ *
__cosx
));

83 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


85 
__MATHCALL
 (
acosh
,, (
_MdoubÀ_
 
__x
));

87 
__MATHCALL
 (
asöh
,, (
_MdoubÀ_
 
__x
));

89 
__MATHCALL
 (
©™h
,, (
_MdoubÀ_
 
__x
));

95 
__MATHCALL_VEC
 (
exp
,, (
_MdoubÀ_
 
__x
));

98 
__MATHCALL
 (
‰exp
,, (
_MdoubÀ_
 
__x
, *
__exp⁄ít
));

101 
__MATHCALL
 (
ldexp
,, (
_MdoubÀ_
 
__x
, 
__exp⁄ít
));

104 
__MATHCALL_VEC
 (
log
,, (
_MdoubÀ_
 
__x
));

107 
__MATHCALL
 (
log10
,, (
_MdoubÀ_
 
__x
));

110 
__MATHCALL
 (
modf
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ *
__ùå
)Ë
__n⁄nuŒ
 ((2));

112 #i‡
__GLIBC_USE
 (
IEC_60559_FUNCS_EXT
)

114 
__MATHCALL
 (
exp10
,, (
_MdoubÀ_
 
__x
));

117 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


119 
__MATHCALL
 (
expm1
,, (
_MdoubÀ_
 
__x
));

122 
__MATHCALL
 (
log1p
,, (
_MdoubÀ_
 
__x
));

125 
__MATHCALL
 (
logb
,, (
_MdoubÀ_
 
__x
));

128 #ifde‡
__USE_ISOC99


130 
__MATHCALL
 (
exp2
,, (
_MdoubÀ_
 
__x
));

133 
__MATHCALL
 (
log2
,, (
_MdoubÀ_
 
__x
));

140 
__MATHCALL_VEC
 (
pow
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

143 
__MATHCALL
 (
sqπ
,, (
_MdoubÀ_
 
__x
));

145 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_ISOC99


147 
__MATHCALL
 (
hypŸ
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

150 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


152 
__MATHCALL
 (
cbπ
,, (
_MdoubÀ_
 
__x
));

159 
__MATHCALLX
 (
˚û
,, (
_MdoubÀ_
 
__x
), (
__c⁄°__
));

162 
__MATHCALLX
 (
Ábs
,, (
_MdoubÀ_
 
__x
), (
__c⁄°__
));

165 
__MATHCALLX
 (
Êo‹
,, (
_MdoubÀ_
 
__x
), (
__c⁄°__
));

168 
__MATHCALL
 (
fmod
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

170 #ifde‡
__USE_MISC


171 #i‡((!
deföed
 
__˝lu•lus
 \

172 || 
	g__˝lu•lus
 < 201103L \

173 || 
	g__MATH_DECLARING_DOUBLE
 == 0)) \

174 && !
__MATH_DECLARING_FLOATN


177 
__MATHDECL_1
 (,
isöf
,, (
_MdoubÀ_
 
__vÆue
)Ë
__©åibuã__
 ((
__c⁄°__
));

180 #i‡!
__MATH_DECLARING_FLOATN


182 
__MATHDECL_1
 (,
föôe
,, (
_MdoubÀ_
 
__vÆue
)Ë
__©åibuã__
 ((
__c⁄°__
));

185 
__MATHCALL
 (
dªm
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

189 
__MATHCALL
 (
signifiˇnd
,, (
_MdoubÀ_
 
__x
));

194 #ifde‡
__USE_ISOC99


196 
__MATHCALLX
 (
c›ysign
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
), (
__c⁄°__
));

199 #ifde‡
__USE_ISOC99


201 
__MATHCALLX
 (
«n
,, (c⁄° *
__ègb
), (
__c⁄°__
));

205 #i‡
deföed
 
__USE_MISC
 || (deföed 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

206 #i‡((!
deföed
 
__˝lu•lus
 \

207 || 
	g__˝lu•lus
 < 201103L \

208 || 
	g__MATH_DECLARING_DOUBLE
 == 0)) \

209 && !
__MATH_DECLARING_FLOATN


211 
__MATHDECL_1
 (,
i¢™
,, (
_MdoubÀ_
 
__vÆue
)Ë
__©åibuã__
 ((
__c⁄°__
));

215 #i‡
deföed
 
__USE_MISC
 || (deföed 
__USE_XOPEN
 && 
__MATH_DECLARING_DOUBLE
)

217 
__MATHCALL
 (
j0
,, (
_MdoubÀ_
));

218 
__MATHCALL
 (
j1
,, (
_MdoubÀ_
));

219 
__MATHCALL
 (
jn
,, (, 
_MdoubÀ_
));

220 
__MATHCALL
 (
y0
,, (
_MdoubÀ_
));

221 
__MATHCALL
 (
y1
,, (
_MdoubÀ_
));

222 
__MATHCALL
 (
yn
,, (, 
_MdoubÀ_
));

226 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_ISOC99


228 
__MATHCALL
 (
îf
,, (
_MdoubÀ_
));

229 
__MATHCALL
 (
îfc
,, (
_MdoubÀ_
));

230 
__MATHCALL
 (
lgamma
,, (
_MdoubÀ_
));

233 #ifde‡
__USE_ISOC99


235 
__MATHCALL
 (
tgamma
,, (
_MdoubÀ_
));

238 #i‡
deföed
 
__USE_MISC
 || (deföed 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

239 #i‡!
__MATH_DECLARING_FLOATN


241 
__MATHCALL
 (
gamma
,, (
_MdoubÀ_
));

245 #ifde‡
__USE_MISC


249 
__MATHCALL
 (
lgamma
,
_r
, (
_MdoubÀ_
, *
__signgamp
));

253 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


256 
__MATHCALL
 (
röt
,, (
_MdoubÀ_
 
__x
));

259 
__MATHCALL
 (
√xè·î
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

260 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__LDBL_COMPAT
 && !
__MATH_DECLARING_FLOATN


261 
__MATHCALL
 (
√xâow¨d
,, (
_MdoubÀ_
 
__x
, 
__y
));

264 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
Ë|| 
__MATH_DECLARING_FLOATN


266 
__MATHCALL
 (
√xtdown
,, (
_MdoubÀ_
 
__x
));

268 
__MATHCALL
 (
√xtup
,, (
_MdoubÀ_
 
__x
));

272 
__MATHCALL
 (
ªmaödî
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

274 #ifde‡
__USE_ISOC99


276 
__MATHCALL
 (
sˇlbn
,, (
_MdoubÀ_
 
__x
, 
__n
));

280 
__MATHDECL
 (,
ûogb
,, (
_MdoubÀ_
 
__x
));

283 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
Ë|| 
__MATH_DECLARING_FLOATN


285 
__MATHDECL
 (, 
Œogb
,, (
_MdoubÀ_
 
__x
));

288 #ifde‡
__USE_ISOC99


290 
__MATHCALL
 (
sˇlb 
,, (
_MdoubÀ_
 
__x
, 
__n
));

294 
__MATHCALL
 (
√¨byöt
,, (
_MdoubÀ_
 
__x
));

298 
__MATHCALLX
 (
round
,, (
_MdoubÀ_
 
__x
), (
__c⁄°__
));

302 
__MATHCALLX
 (
åunc
,, (
_MdoubÀ_
 
__x
), (
__c⁄°__
));

307 
__MATHCALL
 (
ªmquo
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
, *
__quo
));

314 
__MATHDECL
 (,
Ãöt
,, (
_MdoubÀ_
 
__x
));

315 
__exãnsi⁄__


316 
__MATHDECL
 (,
Œröt
,, (
_MdoubÀ_
 
__x
));

320 
__MATHDECL
 (,
Ãound
,, (
_MdoubÀ_
 
__x
));

321 
__exãnsi⁄__


322 
__MATHDECL
 (,
Œround
,, (
_MdoubÀ_
 
__x
));

326 
__MATHCALL
 (
fdim
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
));

329 
__MATHCALLX
 (
fmax
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
), (
__c⁄°__
));

332 
__MATHCALLX
 (
fmö
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
), (
__c⁄°__
));

335 
__MATHCALL
 (
fma
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
, _MdoubÀ_ 
__z
));

338 #i‡
__GLIBC_USE
 (
IEC_60559_BFP_EXT
Ë|| 
__MATH_DECLARING_FLOATN


340 
__MATHCALLX
 (
roundeví
,, (
_MdoubÀ_
 
__x
), (
__c⁄°__
));

344 
__MATHDECL
 (
__ötmax_t
, 
‰omÂ
,, (
_MdoubÀ_
 
__x
, 
__round
,

345 
__width
));

349 
__MATHDECL
 (
__uötmax_t
, 
u‰omÂ
,, (
_MdoubÀ_
 
__x
, 
__round
,

350 
__width
));

355 
__MATHDECL
 (
__ötmax_t
, 
‰omÂx
,, (
_MdoubÀ_
 
__x
, 
__round
,

356 
__width
));

361 
__MATHDECL
 (
__uötmax_t
, 
u‰omÂx
,, (
_MdoubÀ_
 
__x
, 
__round
,

362 
__width
));

365 
__MATHCALLX
 (
fmaxmag
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
), (
__c⁄°__
));

368 
__MATHCALLX
 (
fmömag
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
), (
__c⁄°__
));

371 
__MATHDECL_1
 (, 
tŸÆ‹dî
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
))

372 
__©åibuã__
 ((
__c⁄°__
));

375 
__MATHDECL_1
 (, 
tŸÆ‹dîmag
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__y
))

376 
__©åibuã__
 ((
__c⁄°__
));

379 
__MATHDECL_1
 (, 
ˇn⁄iˇlize
,, (
_MdoubÀ_
 *
__cx
, c⁄° _MdoubÀ_ *
__x
));

382 
__MATHCALL
 (
gë∑ylﬂd
,, (c⁄° 
_MdoubÀ_
 *
__x
));

385 
__MATHDECL_1
 (, 
£çaylﬂd
,, (
_MdoubÀ_
 *
__x
, _MdoubÀ_ 
__∑ylﬂd
));

388 
__MATHDECL_1
 (, 
£çaylﬂdsig
,, (
_MdoubÀ_
 *
__x
, _MdoubÀ_ 
__∑ylﬂd
));

391 #i‡(
deföed
 
__USE_MISC
 || (deföed 
__USE_XOPEN_EXTENDED
 \

392 && 
	g__MATH_DECLARING_DOUBLE
 \

393 && !
deföed
 
	g__USE_XOPEN2K8
)) \

394 && !
__MATH_DECLARING_FLOATN


396 
__MATHCALL
 (
sˇlb
,, (
_MdoubÀ_
 
__x
, _MdoubÀ_ 
__n
));

	@/usr/include/bits/mathinline.h

19 #i‚de‡
_MATH_H


23 #i‚de‡
__exã∫_Æways_ölöe


24 
	#__MATH_INLINE
 
__ölöe


	)

26 
	#__MATH_INLINE
 
__exã∫_Æways_ölöe


	)

31 #i‡
__GNUC_PREREQ
 (2, 8)

32 #i‡!
__GNUC_PREREQ
 (3, 4Ë&& !
deföed
 
__NO_MATH_INLINES
 \

33 && 
deföed
 
	g__OPTIMIZE__


37 #ifde‡
__USE_ISOC99


40 #ifde‡
__SSE_MATH__


41 
__MATH_INLINE
 

42 
__NTH
 (
	$Ãötf
 (
__x
))

44 
__ªs
;

49 
__asm
 
	`__vﬁ©ûe__
 ("cvtss2sò%1, %0" : "Ù" (
__ªs
Ë: "xm" (
__x
));

50  
__ªs
;

51 
	}
}

53 #ifde‡
__SSE2_MATH__


54 
__MATH_INLINE
 

55 
__NTH
 (
	$Ãöt
 (
__x
))

57 
__ªs
;

62 
__asm
 
	`__vﬁ©ûe__
 ("cvtsd2sò%1, %0" : "Ù" (
__ªs
Ë: "xm" (
__x
));

63  
__ªs
;

64 
	}
}

66 #ifde‡
__x86_64__


67 
__exãnsi⁄__


68 
__MATH_INLINE
 

69 
__NTH
 (
	$Œrötf
 (
__x
))

71 
__ªs
;

76 
__asm
 
	`__vﬁ©ûe__
 ("cvtss2sò%1, %0" : "Ù" (
__ªs
Ë: "xm" (
__x
));

77  
__ªs
;

78 
	}
}

79 
__exãnsi⁄__


80 
__MATH_INLINE
 

81 
__NTH
 (
	$Œröt
 (
__x
))

83 
__ªs
;

88 
__asm
 
	`__vﬁ©ûe__
 ("cvtsd2sò%1, %0" : "Ù" (
__ªs
Ë: "xm" (
__x
));

89  
__ªs
;

90 
	}
}

93 #i‡
deföed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0 \

94 && 
deföed
 
__SSE2_MATH__


96 
__MATH_INLINE
 

97 
__NTH
 (
	$fmaxf
 (
__x
, 
__y
))

99 #ifde‡
__AVX__


100 
__ªs
;

101 
	`__asm
 ("vmaxs†%2, %1, %0" : "=x" (
__ªs
Ë: "x" (
x
), "xm" (
__y
));

102  
__ªs
;

104 
	`__asm
 ("maxs†%1, %0" : "+x" (
__x
Ë: "xm" (
__y
));

105  
__x
;

107 
	}
}

108 
__MATH_INLINE
 

109 
__NTH
 (
	$fmax
 (
__x
, 
__y
))

111 #ifde‡
__AVX__


112 
__ªs
;

113 
	`__asm
 ("vmaxsd %2, %1, %0" : "=x" (
__ªs
Ë: "x" (
x
), "xm" (
__y
));

114  
__ªs
;

116 
	`__asm
 ("maxsd %1, %0" : "+x" (
__x
Ë: "xm" (
__y
));

117  
__x
;

119 
	}
}

122 
__MATH_INLINE
 

123 
__NTH
 (
	$fmöf
 (
__x
, 
__y
))

125 #ifde‡
__AVX__


126 
__ªs
;

127 
	`__asm
 ("vmös†%2, %1, %0" : "=x" (
__ªs
Ë: "x" (
x
), "xm" (
__y
));

128  
__ªs
;

130 
	`__asm
 ("mös†%1, %0" : "+x" (
__x
Ë: "xm" (
__y
));

131  
__x
;

133 
	}
}

134 
__MATH_INLINE
 

135 
__NTH
 (
	$fmö
 (
__x
, 
__y
))

137 #ifde‡
__AVX__


138 
__ªs
;

139 
	`__asm
 ("vmösd %2, %1, %0" : "=x" (
__ªs
Ë: "x" (
x
), "xm" (
__y
));

140  
__ªs
;

142 
	`__asm
 ("mösd %1, %0" : "+x" (
__x
Ë: "xm" (
__y
));

143  
__x
;

145 
	}
}

150 #i‡
deföed
 
__SSE4_1__
 && deföed 
__SSE2_MATH__


151 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_ISOC99


154 
__MATH_INLINE
 

155 
__NTH
 (
	$röt
 (
__x
))

157 
__ªs
;

162 
__asm
 
	`__vﬁ©ûe__
 ("roundsd $4, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

163  
__ªs
;

164 
	}
}

165 
__MATH_INLINE
 

166 
__NTH
 (
	$rötf
 (
__x
))

168 
__ªs
;

173 
__asm
 
	`__vﬁ©ûe__
 ("rounds†$4, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

174  
__ªs
;

175 
	}
}

177 #ifde‡
__USE_ISOC99


179 
__MATH_INLINE
 

180 
__NTH
 (
	$√¨byöt
 (
__x
))

182 
__ªs
;

187 
__asm
 
	`__vﬁ©ûe__
 ("roundsd $0xc, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

188  
__ªs
;

189 
	}
}

190 
__MATH_INLINE
 

191 
__NTH
 (
	$√¨byötf
 (
__x
))

193 
__ªs
;

198 
__asm
 
	`__vﬁ©ûe__
 ("rounds†$0xc, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

199  
__ªs
;

200 
	}
}

206 
__MATH_INLINE
 

207 
__NTH
 (
	$˚û
 (
__x
))

209 
__ªs
;

210 
	`__asm
 ("roundsd $2, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

211  
__ªs
;

212 
	}
}

214 
__MATH_INLINE
 

215 
__NTH
 (
	$˚ûf
 (
__x
))

217 
__ªs
;

218 
	`__asm
 ("rounds†$2, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

219  
__ªs
;

220 
	}
}

223 
__MATH_INLINE
 

224 
__NTH
 (
	$Êo‹
 (
__x
))

226 
__ªs
;

227 
	`__asm
 ("roundsd $1, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

228  
__ªs
;

229 
	}
}

231 
__MATH_INLINE
 

232 
__NTH
 (
	$Êo‹f
 (
__x
))

234 
__ªs
;

235 
	`__asm
 ("rounds†$1, %1, %0" : "=x" (
__ªs
Ë: "xm" (
__x
));

236  
__ªs
;

237 
	}
}

245 #i‡!
deföed
 
__SSE2_MATH__
 && !deföed 
__x86_64__


246 #i‡((!
deföed
 
__NO_MATH_INLINES
 || deföed 
__LIBC_INTERNAL_MATH_INLINES
) \

247 && 
deföed
 
	g__OPTIMIZE__
)

251 #unde‡
m©h_îrh™dlög


260 #ifde‡
__USE_ISOC99


261 
	#__ölöe_m©h›
(
func
, 
›
) \

262 
	`__ölöe_m©h›_
 (, 
func
, 
›
) \

263 
	`__ölöe_m©h›_
 (, 
	`__CONCAT
(
func
,
f
), 
›
) \

264 
	`__ölöe_m©h›_
 (, 
	`__CONCAT
(
func
,
l
), 
›
)

	)

265 
	#__ölöe_m©h›NP
(
func
, 
›
) \

266 
	`__ölöe_m©h›NP_
 (, 
func
, 
›
) \

267 
	`__ölöe_m©h›NP_
 (, 
	`__CONCAT
(
func
,
f
), 
›
) \

268 
	`__ölöe_m©h›NP_
 (, 
	`__CONCAT
(
func
,
l
), 
›
)

	)

270 
	#__ölöe_m©h›
(
func
, 
›
) \

271 
	`__ölöe_m©h›_
 (, 
func
, 
›
)

	)

272 
	#__ölöe_m©h›NP
(
func
, 
›
) \

273 
	`__ölöe_m©h›NP_
 (, 
func
, 
›
)

	)

276 
	#__ölöe_m©h›_
(
Êﬂt_ty≥
, 
func
, 
›
) \

277 
	`__ölöe_m©h›_de˛_
 (
Êﬂt_ty≥
, 
func
, 
›
, "0" (
__x
))

	)

278 
	#__ölöe_m©h›NP_
(
Êﬂt_ty≥
, 
func
, 
›
) \

279 
	`__ölöe_m©h›_de˛NP_
 (
Êﬂt_ty≥
, 
func
, 
›
, "0" (
__x
))

	)

282 #ifde‡
__USE_ISOC99


283 
	#__ölöe_m©h›_de˛
(
func
, 
›
, 
∑øms
...) \

284 
	`__ölöe_m©h›_de˛_
 (, 
func
, 
›
, 
∑øms
) \

285 
	`__ölöe_m©h›_de˛_
 (, 
	`__CONCAT
(
func
,
f
), 
›
, 
∑øms
) \

286 
	`__ölöe_m©h›_de˛_
 (, 
	`__CONCAT
(
func
,
l
), 
›
, 
∑øms
)

	)

287 
	#__ölöe_m©h›_de˛NP
(
func
, 
›
, 
∑øms
...) \

288 
	`__ölöe_m©h›_de˛NP_
 (, 
func
, 
›
, 
∑øms
) \

289 
	`__ölöe_m©h›_de˛NP_
 (, 
	`__CONCAT
(
func
,
f
), 
›
, 
∑øms
) \

290 
	`__ölöe_m©h›_de˛NP_
 (, 
	`__CONCAT
(
func
,
l
), 
›
, 
∑øms
)

	)

292 
	#__ölöe_m©h›_de˛
(
func
, 
›
, 
∑øms
...) \

293 
	`__ölöe_m©h›_de˛_
 (, 
func
, 
›
, 
∑øms
)

	)

294 
	#__ölöe_m©h›_de˛NP
(
func
, 
›
, 
∑øms
...) \

295 
	`__ölöe_m©h›_de˛NP_
 (, 
func
, 
›
, 
∑øms
)

	)

298 
	#__ölöe_m©h›_de˛_
(
Êﬂt_ty≥
, 
func
, 
›
, 
∑øms
...) \

299 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`func
 (Êﬂt_ty≥Ë
__THROW
; \

300 
	`__ölöe_m©h›_de˛NP_
 (
Êﬂt_ty≥
, 
func
, 
›
, 
∑øms
)

	)

302 
	#__ölöe_m©h›_de˛NP_
(
Êﬂt_ty≥
, 
func
, 
›
, 
∑øms
...) \

303 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`__NTH
 (
	`func
 (Êﬂt_ty≥ 
__x
)) \

305 
Êﬂt_ty≥
 
__ªsu…
; \

306 
__asm
 
	`__vﬁ©ûe__
 (
›
 : "Ò" (
__ªsu…
Ë: 
∑øms
); \

307  
__ªsu…
; \

308 }

	)

311 #ifde‡
__USE_ISOC99


312 
	#__ölöe_m©hcode
(
func
, 
¨g
, 
code
) \

313 
	`__ölöe_m©hcode_
 (, 
func
, 
¨g
, 
code
) \

314 
	`__ölöe_m©hcode_
 (, 
	`__CONCAT
(
func
,
f
), 
¨g
, 
code
) \

315 
	`__ölöe_m©hcode_
 (, 
	`__CONCAT
(
func
,
l
), 
¨g
, 
code
)

	)

316 
	#__ölöe_m©hcodeNP
(
func
, 
¨g
, 
code
) \

317 
	`__ölöe_m©hcodeNP_
 (, 
func
, 
¨g
, 
code
) \

318 
	`__ölöe_m©hcodeNP_
 (, 
	`__CONCAT
(
func
,
f
), 
¨g
, 
code
) \

319 
	`__ölöe_m©hcodeNP_
 (, 
	`__CONCAT
(
func
,
l
), 
¨g
, 
code
)

	)

320 
	#__ölöe_m©hcode2
(
func
, 
¨g1
, 
¨g2
, 
code
) \

321 
	`__ölöe_m©hcode2_
 (, 
func
, 
¨g1
, 
¨g2
, 
code
) \

322 
	`__ölöe_m©hcode2_
 (, 
	`__CONCAT
(
func
,
f
), 
¨g1
, 
¨g2
, 
code
) \

323 
	`__ölöe_m©hcode2_
 (, 
	`__CONCAT
(
func
,
l
), 
¨g1
, 
¨g2
, 
code
)

	)

324 
	#__ölöe_m©hcodeNP2
(
func
, 
¨g1
, 
¨g2
, 
code
) \

325 
	`__ölöe_m©hcodeNP2_
 (, 
func
, 
¨g1
, 
¨g2
, 
code
) \

326 
	`__ölöe_m©hcodeNP2_
 (, 
	`__CONCAT
(
func
,
f
), 
¨g1
, 
¨g2
, 
code
) \

327 
	`__ölöe_m©hcodeNP2_
 (, 
	`__CONCAT
(
func
,
l
), 
¨g1
, 
¨g2
, 
code
)

	)

328 
	#__ölöe_m©hcode3
(
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

329 
	`__ölöe_m©hcode3_
 (, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

330 
	`__ölöe_m©hcode3_
 (, 
	`__CONCAT
(
func
,
f
), 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

331 
	`__ölöe_m©hcode3_
 (, 
	`__CONCAT
(
func
,
l
), 
¨g1
, 
¨g2
, 
¨g3
, 
code
)

	)

332 
	#__ölöe_m©hcodeNP3
(
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

333 
	`__ölöe_m©hcodeNP3_
 (, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

334 
	`__ölöe_m©hcodeNP3_
 (, 
	`__CONCAT
(
func
,
f
), 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

335 
	`__ölöe_m©hcodeNP3_
 (, 
	`__CONCAT
(
func
,
l
), 
¨g1
, 
¨g2
, 
¨g3
, 
code
)

	)

337 
	#__ölöe_m©hcode
(
func
, 
¨g
, 
code
) \

338 
	`__ölöe_m©hcode_
 (, 
func
, (
¨g
), 
code
)

	)

339 
	#__ölöe_m©hcodeNP
(
func
, 
¨g
, 
code
) \

340 
	`__ölöe_m©hcodeNP_
 (, 
func
, (
¨g
), 
code
)

	)

341 
	#__ölöe_m©hcode2
(
func
, 
¨g1
, 
¨g2
, 
code
) \

342 
	`__ölöe_m©hcode2_
 (, 
func
, 
¨g1
, 
¨g2
, 
code
)

	)

343 
	#__ölöe_m©hcodeNP2
(
func
, 
¨g1
, 
¨g2
, 
code
) \

344 
	`__ölöe_m©hcodeNP2_
 (, 
func
, 
¨g1
, 
¨g2
, 
code
)

	)

345 
	#__ölöe_m©hcode3
(
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

346 
	`__ölöe_m©hcode3_
 (, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
)

	)

347 
	#__ölöe_m©hcodeNP3
(
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

348 
	`__ölöe_m©hcodeNP3_
 (, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
)

	)

351 
	#__ölöe_m©hcode_
(
Êﬂt_ty≥
, 
func
, 
¨g
, 
code
) \

352 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`func
 (Êﬂt_ty≥Ë
__THROW
; \

353 
	`__ölöe_m©hcodeNP_
(
Êﬂt_ty≥
, 
func
, 
¨g
, 
code
)

	)

355 
	#__ölöe_m©hcodeNP_
(
Êﬂt_ty≥
, 
func
, 
¨g
, 
code
) \

356 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`__NTH
 (
	`func
 (Êﬂt_ty≥ 
¨g
)) \

358 
code
; \

359 }

	)

362 
	#__ölöe_m©hcode2_
(
Êﬂt_ty≥
, 
func
, 
¨g1
, 
¨g2
, 
code
) \

363 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`func
 (Êﬂt_ty≥, flﬂt_ty≥Ë
__THROW
; \

364 
	`__ölöe_m©hcodeNP2_
 (
Êﬂt_ty≥
, 
func
, 
¨g1
, 
¨g2
, 
code
)

	)

366 
	#__ölöe_m©hcodeNP2_
(
Êﬂt_ty≥
, 
func
, 
¨g1
, 
¨g2
, 
code
) \

367 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`__NTH
 (
	`func
 (Êﬂt_ty≥ 
¨g1
, flﬂt_ty≥ 
¨g2
)) \

369 
code
; \

370 }

	)

372 
	#__ölöe_m©hcode3_
(
Êﬂt_ty≥
, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

373 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`func
 (Êﬂt_ty≥, flﬂt_ty≥, flﬂt_ty≥Ë
__THROW
; \

374 
	`__ölöe_m©hcodeNP3_
(
Êﬂt_ty≥
, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
)

	)

376 
	#__ölöe_m©hcodeNP3_
(
Êﬂt_ty≥
, 
func
, 
¨g1
, 
¨g2
, 
¨g3
, 
code
) \

377 
__MATH_INLINE
 
Êﬂt_ty≥
 
	`__NTH
 (
	`func
 (Êﬂt_ty≥ 
¨g1
, flﬂt_ty≥ 
¨g2
, \

378 
Êﬂt_ty≥
 
¨g3
)) \

380 
code
; \

381 }

	)

385 #i‡!
deföed
 
__NO_MATH_INLINES
 && deföed 
__OPTIMIZE__


389 #ifde‡
__FAST_MATH__


390 #ifde‡
__USE_GNU


391 
	#__söcos_code
 \

392 
__co§
; \

393 
__sör
; \

394 
__swtmp
; \

395 
__asm
 
__vﬁ©ûe__
 \

410 : "Ò" (
__co§
), "=u" (
__sör
), "˜" (
__swtmp
Ë: "0" (
__x
)); \

411 *
__söx
 = 
__sör
; \

412 *
__cosx
 = 
__co§


	)

414 
__MATH_INLINE
 

415 
__NTH
 (
	$__söcos
 (
__x
, *
__söx
, *
__cosx
))

417 
__söcos_code
;

418 
	}
}

420 
__MATH_INLINE
 

421 
__NTH
 (
	$__söcosf
 (
__x
, *
__söx
, *
__cosx
))

423 
__söcos_code
;

424 
	}
}

426 
__MATH_INLINE
 

427 
__NTH
 (
	$__söco¶
 (
__x
, *
__söx
, *
__cosx
))

429 
__söcos_code
;

430 
	}
}

437 #i‡
__GNUC_PREREQ
 (3, 5)

438 
	#__expm1_code
 \

439 
__ãmp
; \

440 
__ãmp
 = 
	`__buûtö_expm1l
 (
__x
); \

441  
__ãmp
 ? __ãm∞: 
__x


	)

443 
	#__expm1_code
 \

444 
__vÆue
; \

445 
__exp⁄ít
; \

446 
__ãmp
; \

447 
__asm
 
__vﬁ©ûe__
 \

456 : "Ò" (
__vÆue
), "=u" (
__exp⁄ít
Ë: "0" (
__x
)); \

457 
__asm
 
__vﬁ©ûe__
 \

459 : "Ò" (
__ãmp
Ë: "0" (1.0), "u" (
__exp⁄ít
)); \

460 
__ãmp
 -= 1.0; \

461 
__ãmp
 +
__vÆue
; \

462  
__ãmp
 ? __ãm∞: 
__x


	)

464 
	$__ölöe_m©hcodeNP_
 (, 
__expm1l
, 
__x
, 
__expm1_code
)

466 #i‡
	`__GNUC_PREREQ
 (3, 4)

467 
	`__ölöe_m©hcodeNP_
 (, 
__ex∂
, 
__x
,  
	$__buûtö_ex∂
 (
__x
))

469 
	#__exp_code
 \

470 
__vÆue
; \

471 
__exp⁄ít
; \

472 
__asm
 
__vﬁ©ûe__
 \

480 : "Ò" (
__vÆue
), "=u" (
__exp⁄ít
Ë: "0" (
__x
)); \

481 
__vÆue
 += 1.0; \

482 
__asm
 
__vﬁ©ûe__
 \

484 : "Ò" (
__vÆue
Ë: "0" (__vÆue), "u" (
__exp⁄ít
)); \

485  
__vÆue


	)

486 
	$__ölöe_m©hcodeNP
 (
exp
, 
__x
, 
__exp_code
)

487 
	$__ölöe_m©hcodeNP_
 (, 
__ex∂
, 
__x
, 
__exp_code
)

491 #i‡!
	`__GNUC_PREREQ
 (3, 5)

492 
	`__ölöe_m©hcodeNP
 (
èn
, 
__x
, \

493 
__vÆue
; \

494 
__vÆue2
 
	`__©åibuã__
 ((
__unu£d__
)); \

495 
__asm
 
__vﬁ©ûe__
 \

497 : "Ò" (
__vÆue2
), "=u" (
__vÆue
Ë: "0" (
__x
)); \

498  
__vÆue
)

503 #i‡
	`__GNUC_PREREQ
 (3, 4)

504 
	`__ölöe_m©hcodeNP2_
 (, 
__©™2l
, 
__y
, 
__x
,

505  
	$__buûtö_©™2l
 (
__y
, 
__x
))

507 
	#__©™2_code
 \

508 
__vÆue
; \

509 
__asm
 
__vﬁ©ûe__
 \

511 : "Ò" (
__vÆue
Ë: "0" (
__x
), "u" (
__y
) : "st(1)"); \

512  
__vÆue


	)

513 #ifde‡
__FAST_MATH__


514 
	$__ölöe_m©hcodeNP2
 (
©™2
, 
__y
, 
__x
, 
__©™2_code
)

516 
	$__ölöe_m©hcodeNP2_
 (, 
__©™2l
, 
__y
, 
__x
, 
__©™2_code
)

520 #i‡
deföed
 
__FAST_MATH__
 && !
	`__GNUC_PREREQ
 (3, 5)

521 
	`__ölöe_m©hcodeNP2
 (
fmod
, 
__x
, 
__y
, \

522 
__vÆue
; \

523 
__asm
 
__vﬁ©ûe__
 \

528 : "Ò" (
__vÆue
Ë: "0" (
__x
), "u" (
__y
) : "ax", "cc"); \

529  
__vÆue
)

533 #ifde‡
__FAST_MATH__


534 #i‡!
	`__GNUC_PREREQ
 (3,3)

535 
	`__ölöe_m©h›NP
 (
sqπ
, "fsqrt")

536 
	`__ölöe_m©h›NP_
 (, 
__sqπl
, "fsqrt")

537 
	#__libc_sqπl
(
n
Ë
	`__sqπl
 (n)

	)

539 
	#__libc_sqπl
(
n
Ë
	`__buûtö_sqπl
 (n)

	)

543 #i‡
	`__GNUC_PREREQ
 (2, 8)

544 
	`__ölöe_m©hcodeNP_
 (, 
Ábs
, 
__x
,  
	$__buûtö_Ábs
 (
__x
))

545 #ifde‡
__USE_ISOC99


546 
	`__ölöe_m©hcodeNP_
 (, 
Ábsf
, 
__x
,  
	$__buûtö_Ábsf
 (
__x
))

547 
	`__ölöe_m©hcodeNP_
 (, 
Áb¶
, 
__x
,  
	$__buûtö_Áb¶
 (
__x
))

549 
	`__ölöe_m©hcodeNP_
 (, 
__Áb¶
, 
__x
,  
	$__buûtö_Áb¶
 (
__x
))

551 
	`__ölöe_m©h›
 (
Ábs
, "fabs")

552 
	`__ölöe_m©h›_
 (, 
__Áb¶
, "fabs")

555 #ifde‡
__FAST_MATH__


556 #i‡!
	`__GNUC_PREREQ
 (3, 4)

558 
	`__ölöe_m©h›NP
 (
sö
, "fsin")

560 
	`__ölöe_m©h›NP
 (
cos
, "fcos")

562 
	`__ölöe_m©h›_de˛NP
 (
log
, "Êd 2; fxch; fyl2x", "0" (
__x
) : "st(1)")

565 #i‡!
	`__GNUC_PREREQ
 (3, 5)

566 
	`__ölöe_m©h›_de˛NP
 (
log10
, "Êdlg2; fxch; fyl2x", "0" (
__x
) : "st(1)")

568 
	`__ölöe_m©hcodeNP
 (
asö
, 
__x
,  
	`__©™2l
 (__x, 
	`__libc_sqπl
 (1.0 - __x * __x)))

569 
	`__ölöe_m©hcodeNP
 (
acos
, 
__x
,  
	`__©™2l
 (
	`__libc_sqπl
 (1.0 - __x * __x), __x))

572 #i‡!
	`__GNUC_PREREQ
 (3, 4)

573 
	`__ölöe_m©h›_de˛NP
 (
©™
, "Êd1; f∑èn", "0" (
__x
) : "st(1)")

577 
	`__ölöe_m©hcode_
 (, 
__sgn1l
, 
__x
, \

578 
__exãnsi⁄__
 uni⁄ { 
__xld
; 
__xi
[3]; } 
__n
 = \

579 { 
__xld
: 
__x
 
	}
}; \

580 
	g__n
.
	g__xi
[2] = (
__n
.
__xi
[2] & 0x8000) | 0x3fff; \

581 
	g__n
.
	g__xi
[1] = 0x80000000; \

582 
	g__n
.
	g__xi
[0] = 0; \

583  
	g__n
.
	g__xld
)

586 #ifde‡
__FAST_MATH__


588 
__ölöe_m©hcodeNP
 (
söh
, 
__x
, \

589 
__exm1
 = 
__expm1l
 (
__Áb¶
 (
__x
)); \

590  0.5 * (
__exm1
 / (__exm1 + 1.0Ë+ __exm1Ë* 
	$__sgn1l
 (
__x
))

592 
	`__ölöe_m©hcodeNP
 (
cosh
, 
__x
, \

593 
__ex
 = 
	`__ex∂
 (
__x
); \

594  0.5 * (
__ex
 + 1.0 / __ex))

596 
	`__ölöe_m©hcodeNP
 (
ènh
, 
__x
, \

597 
__exm1
 = 
	`__expm1l
 (-
	`__Áb¶
 (
__x
 + __x)); \

598  
__exm1
 / (__exm1 + 2.0Ë* 
	`__sgn1l
 (-
__x
))

601 
	`__ölöe_m©hcodeNP
 (
Êo‹
, 
__x
, \

602 
__vÆue
; \

603 
__ign‹e
; \

604 
__cw
; \

605 
__cwtmp
; \

606 
__asm
 
	`__vﬁ©ûe
 ("fnstcw %3\n\t" \

614 : "Ò" (
__vÆue
), "=&q" (
__ign‹e
), "=m" (
__cwtmp
), \

615 "=m" (
__cw
) \

616 : "0" (
__x
)); \

617  
__vÆue
)

619 
	`__ölöe_m©hcodeNP
 (
˚û
, 
__x
, \

620 
__vÆue
; \

621 
__ign‹e
; \

622 
__cw
; \

623 
__cwtmp
; \

624 
__asm
 
	`__vﬁ©ûe
 ("fnstcw %3\n\t" \

632 : "Ò" (
__vÆue
), "=&q" (
__ign‹e
), "=m" (
__cwtmp
), \

633 "=m" (
__cw
) \

634 : "0" (
__x
)); \

635  
__vÆue
)

637 #ifde‡
__FAST_MATH__


638 
	#__ldexp_code
 \

639 
__vÆue
; \

640 
__asm
 
__vﬁ©ûe__
 \

642 : "Ò" (
__vÆue
Ë: "0" (
__x
), "u" ((Ë
__y
)); \

643  
__vÆue


	)

645 
__MATH_INLINE
 

646 
	`__NTH
 (
	$ldexp
 (
__x
, 
__y
))

648 
__ldexp_code
;

649 
	}
}

654 #ifde‡
__USE_ISOC99


656 #ifde‡
__FAST_MATH__


657 
	$__ölöe_m©hcodeNP
 (
expm1
, 
__x
, 
__expm1_code
)

661 
	#__M_SQRT2
 1.41421356237309504880L

	)

663 #i‡!
	`__GNUC_PREREQ
 (3, 5)

664 
	`__ölöe_m©hcodeNP
 (
log1p
, 
__x
, \

665 
__vÆue
; \

666 i‡(
	`__Áb¶
 (
__x
Ë>1.0 - 0.5 * 
__M_SQRT2
) \

667 
__vÆue
 = 
	`logl
 (1.0 + 
__x
); \

669 
__asm
 
__vﬁ©ûe__
 \

673 : "Ò" (
__vÆue
Ë: "0" (
__x
) : "st(1)"); \

674  
__vÆue
)

679 
	`__ölöe_m©hcodeNP
 (
asöh
, 
__x
, \

680 
__y
 = 
	`__Áb¶
 (
__x
); \

681  (
	`log1∂
 (
__y
 * __y / (
	`__libc_sqπl
 (__y * __y + 1.0) + 1.0) + __y) \

682 * 
	$__sgn1l
 (
__x
)))

684 
	`__ölöe_m©hcodeNP
 (
acosh
, 
__x
, \

685  
	`logl
 (
__x
 + 
	`__libc_sqπl
 (__x - 1.0) * __libc_sqrtl (__x + 1.0)))

687 
	`__ölöe_m©hcodeNP
 (
©™h
, 
__x
, \

688 
__y
 = 
	`__Áb¶
 (
__x
); \

689  -0.5 * 
	`log1∂
 (-(
__y
 + __yË/ (1.0 + __y)Ë* 
	$__sgn1l
 (
__x
))

692 
	`__ölöe_m©hcodeNP2
 (
hypŸ
, 
__x
, 
__y
,

693  
	`__libc_sqπl
 (
__x
 * __x + 
__y
 * __y))

695 #i‡!
	`__GNUC_PREREQ
 (3, 5)

696 
	`__ölöe_m©hcodeNP
(
logb
, 
__x
, \

697 
__vÆue
; \

698 
__junk
; \

699 
__asm
 
__vﬁ©ûe__
 \

701 : "Ò" (
__junk
), "=u" (
__vÆue
Ë: "0" (
__x
)); \

702  
__vÆue
)

708 #ifde‡
__USE_ISOC99


709 #ifde‡
__FAST_MATH__


711 #i‡!
	`__GNUC_PREREQ
 (3, 5)

712 
	`__ölöe_m©h›_de˛NP
 (
log2
, "Êd1; fxch; fyl2x", "0" (
__x
) : "st(1)")

715 
__MATH_INLINE
 

716 
	`__NTH
 (
	$ldexpf
 (
__x
, 
__y
))

718 
__ldexp_code
;

719 
	}
}

721 
__MATH_INLINE
 

722 
__NTH
 (
	$ldex∂
 (
__x
, 
__y
))

724 
__ldexp_code
;

725 
	}
}

727 
__ölöe_m©h›NP
 (
röt
, "frndint")

730 
	#__Ãöt_code
 \

731 
__Ãöåes
; \

732 
__asm__
 
__vﬁ©ûe__
 \

734 : "=m" (
__Ãöåes
Ë: "t" (
__x
) : "st"); \

735  
__Ãöåes


	)

736 
__MATH_INLINE
 

737 
__NTH
 (
	$Ãötf
 (
__x
))

739 
__Ãöt_code
;

740 
	}
}

741 
__MATH_INLINE
 

742 
__NTH
 (
	$Ãöt
 (
__x
))

744 
__Ãöt_code
;

745 
	}
}

746 
__MATH_INLINE
 

747 
__NTH
 (
	$Ãöé
 (
__x
))

749 
__Ãöt_code
;

750 
	}
}

751 #unde‡
__Ãöt_code


753 
	#__Œröt_code
 \

754 
__Œröåes
; \

755 
__asm__
 
__vﬁ©ûe__
 \

757 : "=m" (
__Œröåes
Ë: "t" (
__x
) : "st"); \

758  
__Œröåes


	)

759 
__exãnsi⁄__


760 
__MATH_INLINE
 

761 
__NTH
 (
	$Œrötf
 (
__x
))

763 
__Œröt_code
;

764 
	}
}

765 
__exãnsi⁄__


766 
__MATH_INLINE
 

767 
__NTH
 (
	$Œröt
 (
__x
))

769 
__Œröt_code
;

770 
	}
}

771 
__exãnsi⁄__


772 
__MATH_INLINE
 

773 
__NTH
 (
	$Œröé
 (
__x
))

775 
__Œröt_code
;

776 
	}
}

777 #unde‡
__Œröt_code


782 #ifde‡
__USE_MISC


784 #i‡
deföed
 
__FAST_MATH__
 && !
__GNUC_PREREQ
 (3, 5)

785 
__ölöe_m©hcodeNP2
 (
dªm
, 
__x
, 
__y
, \

786 
__vÆue
; \

787 
__˛obbîed
; \

788 
__asm
 
__vﬁ©ûe__
 \

793 : "Ò" (
__vÆue
), "=&a" (
__˛obbîed
Ë: "0" (
__x
), "u" (
__y
) : "cc"); \

794  
__vÆue
)

799 
__MATH_INLINE
 

800 
__NTH
 (
	$__föôe
 (
__x
))

802  (
__exãnsi⁄__


803 (((((uni⁄ { 
__d
; 
__i
[2]; }Ë{__d: 
__x
}).__i[1]

805 
	}
}

810 #unde‡
__©™2_code


811 #ifde‡
__FAST_MATH__


812 #unde‡
__expm1_code


813 #unde‡
__exp_code


814 #unde‡
__söcos_code


821 #ifde‡
__LIBC_INTERNAL_MATH_INLINES


822 
__ölöe_m©h›
 (
__õì754_sqπ
, "fsqrt")

823 
__ölöe_m©hcode2_
 (, 
__õì754_©™2l
, 
__y
, 
__x
,

824 
__vÆue
;

825 
__asm
 
__vﬁ©ûe__
 ("fpatan\n\t"

826 : "Ò" (
__vÆue
)

827 : "0" (
__x
), "u" (
__y
) : "st(1)");

828  
__vÆue
;)

	@/usr/include/bits/stdint-intn.h

19 #i‚de‡
_BITS_STDINT_INTN_H


20 
	#_BITS_STDINT_INTN_H
 1

	)

22 
	~<bôs/ty≥s.h
>

24 
__öt8_t
 
	töt8_t
;

25 
__öt16_t
 
	töt16_t
;

26 
__öt32_t
 
	töt32_t
;

27 
__öt64_t
 
	töt64_t
;

	@/usr/include/bits/stdint-uintn.h

19 #i‚de‡
_BITS_STDINT_UINTN_H


20 
	#_BITS_STDINT_UINTN_H
 1

	)

22 
	~<bôs/ty≥s.h
>

24 
__uöt8_t
 
	tuöt8_t
;

25 
__uöt16_t
 
	tuöt16_t
;

26 
__uöt32_t
 
	tuöt32_t
;

27 
__uöt64_t
 
	tuöt64_t
;

	@/usr/include/bits/stdio-ldbl.h

19 #i‚de‡
_STDIO_H


23 
	$__LDBL_REDIR_DECL
 (
Ârötf
)

24 
	$__LDBL_REDIR_DECL
 (
¥ötf
)

25 
	$__LDBL_REDIR_DECL
 (
•rötf
)

26 
	$__LDBL_REDIR_DECL
 (
vÂrötf
)

27 
	$__LDBL_REDIR_DECL
 (
v¥ötf
)

28 
	$__LDBL_REDIR_DECL
 (
v•rötf
)

29 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__USE_GNU
 \

30 && !
deföed
 
__REDIRECT
 \

31 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

32 
	$__LDBL_REDIR1_DECL
 (
fsˇnf
, 
__∆dbl___isoc99_fsˇnf
)

33 
	$__LDBL_REDIR1_DECL
 (
sˇnf
, 
__∆dbl___isoc99_sˇnf
)

34 
	$__LDBL_REDIR1_DECL
 (
ssˇnf
, 
__∆dbl___isoc99_ssˇnf
)

36 
	$__LDBL_REDIR_DECL
 (
fsˇnf
)

37 
	$__LDBL_REDIR_DECL
 (
sˇnf
)

38 
	$__LDBL_REDIR_DECL
 (
ssˇnf
)

41 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


42 
	$__LDBL_REDIR_DECL
 (
¢¥ötf
)

43 
	$__LDBL_REDIR_DECL
 (
v¢¥ötf
)

46 #ifdef 
__USE_ISOC99


47 #i‡!
deföed
 
__USE_GNU
 && !deföed 
__REDIRECT
 \

48 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

49 
	$__LDBL_REDIR1_DECL
 (
vfsˇnf
, 
__∆dbl___isoc99_vfsˇnf
)

50 
	$__LDBL_REDIR1_DECL
 (
vsˇnf
, 
__∆dbl___isoc99_vsˇnf
)

51 
	$__LDBL_REDIR1_DECL
 (
vssˇnf
, 
__∆dbl___isoc99_vssˇnf
)

53 
	$__LDBL_REDIR_DECL
 (
vfsˇnf
)

54 
	$__LDBL_REDIR_DECL
 (
vssˇnf
)

55 
	$__LDBL_REDIR_DECL
 (
vsˇnf
)

59 #ifde‡
__USE_XOPEN2K8


60 
	$__LDBL_REDIR_DECL
 (
vd¥ötf
)

61 
	$__LDBL_REDIR_DECL
 (
d¥ötf
)

64 #ifde‡
__USE_GNU


65 
	$__LDBL_REDIR_DECL
 (
va•rötf
)

66 
	$__LDBL_REDIR_DECL
 (
__a•rötf
)

67 
	$__LDBL_REDIR_DECL
 (
a•rötf
)

68 
	$__LDBL_REDIR_DECL
 (
ob°ack_¥ötf
)

69 
	$__LDBL_REDIR_DECL
 (
ob°ack_v¥ötf
)

72 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


73 
	$__LDBL_REDIR_DECL
 (
__•rötf_chk
)

74 
	$__LDBL_REDIR_DECL
 (
__v•rötf_chk
)

75 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


76 
	$__LDBL_REDIR_DECL
 (
__¢¥ötf_chk
)

77 
	$__LDBL_REDIR_DECL
 (
__v¢¥ötf_chk
)

79 #i‡
__USE_FORTIFY_LEVEL
 > 1

80 
	$__LDBL_REDIR_DECL
 (
__Ârötf_chk
)

81 
	$__LDBL_REDIR_DECL
 (
__¥ötf_chk
)

82 
	$__LDBL_REDIR_DECL
 (
__vÂrötf_chk
)

83 
	$__LDBL_REDIR_DECL
 (
__v¥ötf_chk
)

84 #ifde‡
__USE_XOPEN2K8


85 
	$__LDBL_REDIR_DECL
 (
__d¥ötf_chk
)

86 
	$__LDBL_REDIR_DECL
 (
__vd¥ötf_chk
)

88 #ifde‡
__USE_GNU


89 
	$__LDBL_REDIR_DECL
 (
__a•rötf_chk
)

90 
	$__LDBL_REDIR_DECL
 (
__va•rötf_chk
)

91 
	$__LDBL_REDIR_DECL
 (
__ob°ack_¥ötf_chk
)

92 
	$__LDBL_REDIR_DECL
 (
__ob°ack_v¥ötf_chk
)

	@/usr/include/bits/stdio.h

19 #i‚de‡
_STDIO_H


23 #i‚de‡
__exã∫_ölöe


24 
	#__STDIO_INLINE
 
ölöe


	)

26 
	#__STDIO_INLINE
 
__exã∫_ölöe


	)

30 #ifde‡
__USE_EXTERN_INLINES


33 #i‡!(
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄
)

35 
__STDIO_INLINE
 

36 
	$v¥ötf
 (c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__¨g
)

38  
	`vÂrötf
 (
°dout
, 
__fmt
, 
__¨g
);

39 
	}
}

43 
__STDIO_INLINE
 

44 
	$gëch¨
 ()

46  
	`_IO_gëc
 (
°dö
);

47 
	}
}

50 #ifde‡
__USE_MISC


52 
__STDIO_INLINE
 

53 
	$fgëc_u∆ocked
 (
FILE
 *
__Â
)

55  
	`_IO_gëc_u∆ocked
 (
__Â
);

56 
	}
}

60 #ifde‡
__USE_POSIX


62 
__STDIO_INLINE
 

63 
	$gëc_u∆ocked
 (
FILE
 *
__Â
)

65  
	`_IO_gëc_u∆ocked
 (
__Â
);

66 
	}
}

69 
__STDIO_INLINE
 

70 
	$gëch¨_u∆ocked
 ()

72  
	`_IO_gëc_u∆ocked
 (
°dö
);

73 
	}
}

78 
__STDIO_INLINE
 

79 
	$putch¨
 (
__c
)

81  
	`_IO_putc
 (
__c
, 
°dout
);

82 
	}
}

85 #ifde‡
__USE_MISC


87 
__STDIO_INLINE
 

88 
	$Âutc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
)

90  
	`_IO_putc_u∆ocked
 (
__c
, 
__°ªam
);

91 
	}
}

95 #ifde‡
__USE_POSIX


97 
__STDIO_INLINE
 

98 
	$putc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
)

100  
	`_IO_putc_u∆ocked
 (
__c
, 
__°ªam
);

101 
	}
}

104 
__STDIO_INLINE
 

105 
	$putch¨_u∆ocked
 (
__c
)

107  
	`_IO_putc_u∆ocked
 (
__c
, 
°dout
);

108 
	}
}

112 #ifdef 
__USE_GNU


114 
__STDIO_INLINE
 
_IO_ssize_t


115 
	$gëlöe
 (**
__löïå
, 
size_t
 *
__n
, 
FILE
 *
__°ªam
)

117  
	`__gëdñim
 (
__löïå
, 
__n
, '\n', 
__°ªam
);

118 
	}
}

122 #ifde‡
__USE_MISC


124 
__STDIO_INLINE
 

125 
__NTH
 (
	$„of_u∆ocked
 (
FILE
 *
__°ªam
))

127  
	`_IO_„of_u∆ocked
 (
__°ªam
);

128 
	}
}

131 
__STDIO_INLINE
 

132 
__NTH
 (
	$„º‹_u∆ocked
 (
FILE
 *
__°ªam
))

134  
	`_IO_„º‹_u∆ocked
 (
__°ªam
);

135 
	}
}

141 #i‡
deföed
 
__USE_MISC
 && deföed 
__GNUC__
 && deföed 
__OPTIMIZE__
 \

142 && !
deföed
 
	g__˝lu•lus


144 
	#‰ód_u∆ocked
(
±r
, 
size
, 
n
, 
°ªam
) \

145 (
	`__exãnsi⁄__
 ((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& __buûtö_c⁄°™t_∞(
n
) \

146 && (
size_t
Ë(
size
Ë* (size_tË(
n
) <= 8 \

147 && (
size_t
Ë(
size
) != 0) \

148 ? ({ *
__±r
 = (*Ë(
±r
); \

149 
FILE
 *
__°ªam
 = (
°ªam
); \

150 
size_t
 
__˙t
; \

151 
__˙t
 = (
size_t
Ë(
size
Ë* (size_tË(
n
); \

152 
__˙t
 > 0; --__cnt) \

154 
__c
 = 
	`_IO_gëc_u∆ocked
 (
__°ªam
); \

155 i‡(
__c
 =
EOF
) \

157 *
__±r
++ = 
__c
; \

159 ((
size_t
Ë(
size
Ë* (size_tË(
n
Ë- 
__˙t
) \

160 / (
size_t
Ë(
size
); }) \

161 : (((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& (
size_t
) (size) == 0) \

162 || (
	`__buûtö_c⁄°™t_p
 (
n
Ë&& (
size_t
) (n) == 0)) \

164 ? ((Ë(
±r
), (Ë(
°ªam
), (Ë(
size
), \

165 (Ë(
n
), (
size_t
) 0) \

166 : 
	`‰ód_u∆ocked
 (
±r
, 
size
, 
n
, 
°ªam
))))

	)

168 
	#fwrôe_u∆ocked
(
±r
, 
size
, 
n
, 
°ªam
) \

169 (
	`__exãnsi⁄__
 ((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& __buûtö_c⁄°™t_∞(
n
) \

170 && (
size_t
Ë(
size
Ë* (size_tË(
n
) <= 8 \

171 && (
size_t
Ë(
size
) != 0) \

172 ? ({ c⁄° *
__±r
 = (c⁄° *Ë(
±r
); \

173 
FILE
 *
__°ªam
 = (
°ªam
); \

174 
size_t
 
__˙t
; \

175 
__˙t
 = (
size_t
Ë(
size
Ë* (size_tË(
n
); \

176 
__˙t
 > 0; --__cnt) \

177 i‡(
	`_IO_putc_u∆ocked
 (*
__±r
++, 
__°ªam
Ë=
EOF
) \

179 ((
size_t
Ë(
size
Ë* (size_tË(
n
Ë- 
__˙t
) \

180 / (
size_t
Ë(
size
); }) \

181 : (((
	`__buûtö_c⁄°™t_p
 (
size
Ë&& (
size_t
) (size) == 0) \

182 || (
	`__buûtö_c⁄°™t_p
 (
n
Ë&& (
size_t
) (n) == 0)) \

184 ? ((Ë(
±r
), (Ë(
°ªam
), (Ë(
size
), \

185 (Ë(
n
), (
size_t
) 0) \

186 : 
	`fwrôe_u∆ocked
 (
±r
, 
size
, 
n
, 
°ªam
))))

	)

190 #unde‡
__STDIO_INLINE


	@/usr/include/bits/stdio2.h

19 #i‚de‡
_STDIO_H


23 
	$__•rötf_chk
 (*
__ª°ri˘
 
__s
, 
__Êag
, 
size_t
 
__¶í
,

24 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

25 
	$__v•rötf_chk
 (*
__ª°ri˘
 
__s
, 
__Êag
, 
size_t
 
__¶í
,

26 c⁄° *
__ª°ri˘
 
__f‹m©
,

27 
_G_va_li°
 
__≠
Ë
__THROW
;

29 #ifde‡
__va_¨g_∑ck


30 
__f‹tify_fun˘i⁄
 

31 
	`__NTH
 (
	$•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__fmt
, ...))

33  
	`__buûtö___•rötf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

34 
	`__bos
 (
__s
), 
__fmt
, 
	`__va_¨g_∑ck
 ());

35 
	}
}

36 #ñi‡!
deföed
 
__˝lu•lus


37 
	#•rötf
(
°r
, ...) \

38 
	`__buûtö___•rötf_chk
 (
°r
, 
__USE_FORTIFY_LEVEL
 - 1, 
	`__bos
 (str), \

39 
__VA_ARGS__
)

	)

42 
__f‹tify_fun˘i⁄
 

43 
__NTH
 (
	$v•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__fmt
,

44 
_G_va_li°
 
__≠
))

46  
	`__buûtö___v•rötf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

47 
	`__bos
 (
__s
), 
__fmt
, 
__≠
);

48 
	}
}

50 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_UNIX98


52 
	$__¢¥ötf_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
, 
__Êag
,

53 
size_t
 
__¶í
, c⁄° *
__ª°ri˘
 
__f‹m©
,

54 ...Ë
__THROW
;

55 
	$__v¢¥ötf_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
, 
__Êag
,

56 
size_t
 
__¶í
, c⁄° *
__ª°ri˘
 
__f‹m©
,

57 
_G_va_li°
 
__≠
Ë
__THROW
;

59 #ifde‡
__va_¨g_∑ck


60 
__f‹tify_fun˘i⁄
 

61 
	`__NTH
 (
	$¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
,

62 c⁄° *
__ª°ri˘
 
__fmt
, ...))

64  
	`__buûtö___¢¥ötf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

65 
	`__bos
 (
__s
), 
__fmt
, 
	`__va_¨g_∑ck
 ());

66 
	}
}

67 #ñi‡!
deföed
 
__˝lu•lus


68 
	#¢¥ötf
(
°r
, 
Àn
, ...) \

69 
	`__buûtö___¢¥ötf_chk
 (
°r
, 
Àn
, 
__USE_FORTIFY_LEVEL
 - 1, 
	`__bos
 (str), \

70 
__VA_ARGS__
)

	)

73 
__f‹tify_fun˘i⁄
 

74 
__NTH
 (
	$v¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__n
,

75 c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__≠
))

77  
	`__buûtö___v¢¥ötf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

78 
	`__bos
 (
__s
), 
__fmt
, 
__≠
);

79 
	}
}

83 #i‡
__USE_FORTIFY_LEVEL
 > 1

85 
__Ârötf_chk
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
__Êag
,

86 c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

87 
__¥ötf_chk
 (
__Êag
, c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

88 
__vÂrötf_chk
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
__Êag
,

89 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__≠
);

90 
__v¥ötf_chk
 (
__Êag
, c⁄° *
__ª°ri˘
 
__f‹m©
,

91 
_G_va_li°
 
__≠
);

93 #ifde‡
__va_¨g_∑ck


94 
__f‹tify_fun˘i⁄
 

95 
	$Ârötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, c⁄° *__ª°ri˘ 
__fmt
, ...)

97  
	`__Ârötf_chk
 (
__°ªam
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

98 
	`__va_¨g_∑ck
 ());

99 
	}
}

101 
__f‹tify_fun˘i⁄
 

102 
	$¥ötf
 (c⁄° *
__ª°ri˘
 
__fmt
, ...)

104  
	`__¥ötf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
	`__va_¨g_∑ck
 ());

105 
	}
}

106 #ñi‡!
deföed
 
__˝lu•lus


107 
	#¥ötf
(...) \

108 
	`__¥ötf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

109 
	#Ârötf
(
°ªam
, ...) \

110 
	`__Ârötf_chk
 (
°ªam
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

113 
__f‹tify_fun˘i⁄
 

114 
	$v¥ötf
 (c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__≠
)

116 #ifde‡
__USE_EXTERN_INLINES


117  
	`__vÂrötf_chk
 (
°dout
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

119  
	`__v¥ötf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

121 
	}
}

123 
__f‹tify_fun˘i⁄
 

124 
	$vÂrötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

125 c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__≠
)

127  
	`__vÂrötf_chk
 (
__°ªam
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

128 
	}
}

130 #ifde‡
__USE_XOPEN2K8


131 
	$__d¥ötf_chk
 (
__fd
, 
__Êag
, c⁄° *
__ª°ri˘
 
__fmt
,

132 ...Ë
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

133 
	$__vd¥ötf_chk
 (
__fd
, 
__Êag
,

134 c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__¨g
)

135 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

137 #ifde‡
__va_¨g_∑ck


138 
__f‹tify_fun˘i⁄
 

139 
	$d¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, ...)

141  
	`__d¥ötf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

142 
	`__va_¨g_∑ck
 ());

143 
	}
}

144 #ñi‡!
deföed
 
__˝lu•lus


145 
	#d¥ötf
(
fd
, ...) \

146 
	`__d¥ötf_chk
 (
fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

149 
__f‹tify_fun˘i⁄
 

150 
	$vd¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__≠
)

152  
	`__vd¥ötf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

153 
	}
}

156 #ifde‡
__USE_GNU


158 
	$__a•rötf_chk
 (**
__ª°ri˘
 
__±r
, 
__Êag
,

159 c⁄° *
__ª°ri˘
 
__fmt
, ...)

160 
__THROW
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 3, 4))Ë
__wur
;

161 
	$__va•rötf_chk
 (**
__ª°ri˘
 
__±r
, 
__Êag
,

162 c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__¨g
)

163 
__THROW
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 3, 0))Ë
__wur
;

164 
	$__ob°ack_¥ötf_chk
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

165 
__Êag
, c⁄° *
__ª°ri˘
 
__f‹m©
,

167 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

168 
	$__ob°ack_v¥ötf_chk
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

169 
__Êag
,

170 c⁄° *
__ª°ri˘
 
__f‹m©
,

171 
_G_va_li°
 
__¨gs
)

172 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

174 #ifde‡
__va_¨g_∑ck


175 
__f‹tify_fun˘i⁄
 

176 
	`__NTH
 (
	$a•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__fmt
, ...))

178  
	`__a•rötf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

179 
	`__va_¨g_∑ck
 ());

180 
	}
}

182 
__f‹tify_fun˘i⁄
 

183 
__NTH
 (
	$__a•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__fmt
,

186  
	`__a•rötf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

187 
	`__va_¨g_∑ck
 ());

188 
	}
}

190 
__f‹tify_fun˘i⁄
 

191 
__NTH
 (
	$ob°ack_¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

192 c⁄° *
__ª°ri˘
 
__fmt
, ...))

194  
	`__ob°ack_¥ötf_chk
 (
__ob°ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

195 
	`__va_¨g_∑ck
 ());

196 
	}
}

197 #ñi‡!
deföed
 
__˝lu•lus


198 
	#a•rötf
(
±r
, ...) \

199 
	`__a•rötf_chk
 (
±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

200 
	#__a•rötf
(
±r
, ...) \

201 
	`__a•rötf_chk
 (
±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

202 
	#ob°ack_¥ötf
(
ob°ack
, ...) \

203 
	`__ob°ack_¥ötf_chk
 (
ob°ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

206 
__f‹tify_fun˘i⁄
 

207 
__NTH
 (
	$va•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__fmt
,

208 
_G_va_li°
 
__≠
))

210  
	`__va•rötf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__≠
);

211 
	}
}

213 
__f‹tify_fun˘i⁄
 

214 
__NTH
 (
	$ob°ack_v¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

215 c⁄° *
__ª°ri˘
 
__fmt
, 
_G_va_li°
 
__≠
))

217  
	`__ob°ack_v¥ötf_chk
 (
__ob°ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

218 
__≠
);

219 
	}
}

225 #i‡
__GLIBC_USE
 (
DEPRECATED_GETS
)

226 *
	$__gës_chk
 (*
__°r
, 
size_t
Ë
__wur
;

227 *
	`__REDIRECT
 (
__gës_w¨n
, (*
__°r
), 
gës
)

228 
__wur
 
	`__w¨«âr
 ("please use fgets or getline instead, gets can't "

231 
__f‹tify_fun˘i⁄
 
__wur
 *

232 
	$gës
 (*
__°r
)

234 i‡(
	`__bos
 (
__°r
Ë!(
size_t
) -1)

235  
	`__gës_chk
 (
__°r
, 
	`__bos
 (__str));

236  
	`__gës_w¨n
 (
__°r
);

237 
	}
}

240 *
	$__fgës_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
, 
__n
,

241 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

242 *
	`__REDIRECT
 (
__fgës_Æüs
,

243 (*
__ª°ri˘
 
__s
, 
__n
,

244 
FILE
 *
__ª°ri˘
 
__°ªam
), 
fgës
Ë
__wur
;

245 *
	`__REDIRECT
 (
__fgës_chk_w¨n
,

246 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
, 
__n
,

247 
FILE
 *
__ª°ri˘
 
__°ªam
), 
__fgës_chk
)

248 
__wur
 
	`__w¨«âr
 ("fgets called with bigger sizeÅhanÜength "

251 
__f‹tify_fun˘i⁄
 
__wur
 *

252 
	$fgës
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

254 i‡(
	`__bos
 (
__s
Ë!(
size_t
) -1)

256 i‡(!
	`__buûtö_c⁄°™t_p
 (
__n
) || __n <= 0)

257  
	`__fgës_chk
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__°ªam
);

259 i‡((
size_t
Ë
__n
 > 
	`__bos
 (
__s
))

260  
	`__fgës_chk_w¨n
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__°ªam
);

262  
	`__fgës_Æüs
 (
__s
, 
__n
, 
__°ªam
);

263 
	}
}

265 
size_t
 
	$__‰ód_chk
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

266 
size_t
 
__size
, size_à
__n
,

267 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

268 
size_t
 
	`__REDIRECT
 (
__‰ód_Æüs
,

269 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

270 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
),

271 
‰ód
Ë
__wur
;

272 
size_t
 
	`__REDIRECT
 (
__‰ód_chk_w¨n
,

273 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

274 
size_t
 
__size
, size_à
__n
,

275 
FILE
 *
__ª°ri˘
 
__°ªam
),

276 
__‰ód_chk
)

277 
__wur
 
	`__w¨«âr
 ("fread called with bigger size *ÇmembÅhanÜength "

280 
__f‹tify_fun˘i⁄
 
__wur
 
size_t


281 
	$‰ód
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
, size_à
__n
,

282 
FILE
 *
__ª°ri˘
 
__°ªam
)

284 i‡(
	`__bos0
 (
__±r
Ë!(
size_t
) -1)

286 i‡(!
	`__buûtö_c⁄°™t_p
 (
__size
)

287 || !
	`__buûtö_c⁄°™t_p
 (
__n
)

288 || (
__size
 | 
__n
Ë>(((
size_t
) 1) << (8 *  (size_t) / 2)))

289  
	`__‰ód_chk
 (
__±r
, 
	`__bos0
 (__±r), 
__size
, 
__n
, 
__°ªam
);

291 i‡(
__size
 * 
__n
 > 
	`__bos0
 (
__±r
))

292  
	`__‰ód_chk_w¨n
 (
__±r
, 
	`__bos0
 (__±r), 
__size
, 
__n
, 
__°ªam
);

294  
	`__‰ód_Æüs
 (
__±r
, 
__size
, 
__n
, 
__°ªam
);

295 
	}
}

297 #ifde‡
__USE_GNU


298 *
	$__fgës_u∆ocked_chk
 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
,

299 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

300 *
	`__REDIRECT
 (
__fgës_u∆ocked_Æüs
,

301 (*
__ª°ri˘
 
__s
, 
__n
,

302 
FILE
 *
__ª°ri˘
 
__°ªam
), 
fgës_u∆ocked
Ë
__wur
;

303 *
	`__REDIRECT
 (
__fgës_u∆ocked_chk_w¨n
,

304 (*
__ª°ri˘
 
__s
, 
size_t
 
__size
, 
__n
,

305 
FILE
 *
__ª°ri˘
 
__°ªam
), 
__fgës_u∆ocked_chk
)

306 
__wur
 
	`__w¨«âr
 ("fgets_unlocked called with bigger sizeÅhanÜength "

309 
__f‹tify_fun˘i⁄
 
__wur
 *

310 
	$fgës_u∆ocked
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

312 i‡(
	`__bos
 (
__s
Ë!(
size_t
) -1)

314 i‡(!
	`__buûtö_c⁄°™t_p
 (
__n
) || __n <= 0)

315  
	`__fgës_u∆ocked_chk
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__°ªam
);

317 i‡((
size_t
Ë
__n
 > 
	`__bos
 (
__s
))

318  
	`__fgës_u∆ocked_chk_w¨n
 (
__s
, 
	`__bos
 (__s), 
__n
, 
__°ªam
);

320  
	`__fgës_u∆ocked_Æüs
 (
__s
, 
__n
, 
__°ªam
);

321 
	}
}

324 #ifde‡
__USE_MISC


325 #unde‡
‰ód_u∆ocked


326 
size_t
 
	$__‰ód_u∆ocked_chk
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

327 
size_t
 
__size
, size_à
__n
,

328 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

329 
size_t
 
	`__REDIRECT
 (
__‰ód_u∆ocked_Æüs
,

330 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

331 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
),

332 
‰ód_u∆ocked
Ë
__wur
;

333 
size_t
 
	`__REDIRECT
 (
__‰ód_u∆ocked_chk_w¨n
,

334 (*
__ª°ri˘
 
__±r
, 
size_t
 
__±æí
,

335 
size_t
 
__size
, size_à
__n
,

336 
FILE
 *
__ª°ri˘
 
__°ªam
),

337 
__‰ód_u∆ocked_chk
)

338 
__wur
 
	`__w¨«âr
 ("fread_unlocked called with bigger size *ÇmembÅhan "

341 
__f‹tify_fun˘i⁄
 
__wur
 
size_t


342 
	$‰ód_u∆ocked
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
, size_à
__n
,

343 
FILE
 *
__ª°ri˘
 
__°ªam
)

345 i‡(
	`__bos0
 (
__±r
Ë!(
size_t
) -1)

347 i‡(!
	`__buûtö_c⁄°™t_p
 (
__size
)

348 || !
	`__buûtö_c⁄°™t_p
 (
__n
)

349 || (
__size
 | 
__n
Ë>(((
size_t
) 1) << (8 *  (size_t) / 2)))

350  
	`__‰ód_u∆ocked_chk
 (
__±r
, 
	`__bos0
 (__±r), 
__size
, 
__n
,

351 
__°ªam
);

353 i‡(
__size
 * 
__n
 > 
	`__bos0
 (
__±r
))

354  
	`__‰ód_u∆ocked_chk_w¨n
 (
__±r
, 
	`__bos0
 (__±r), 
__size
, 
__n
,

355 
__°ªam
);

358 #ifde‡
__USE_EXTERN_INLINES


359 i‡(
	`__buûtö_c⁄°™t_p
 (
__size
)

360 && 
	`__buûtö_c⁄°™t_p
 (
__n
)

361 && (
__size
 | 
__n
Ë< (((
size_t
) 1) << (8 *  (size_t) / 2))

362 && 
__size
 * 
__n
 <= 8)

364 
size_t
 
__˙t
 = 
__size
 * 
__n
;

365 *
__˝å
 = (*Ë
__±r
;

366 i‡(
__˙t
 == 0)

369 ; 
__˙t
 > 0; --__cnt)

371 
__c
 = 
	`_IO_gëc_u∆ocked
 (
__°ªam
);

372 i‡(
__c
 =
EOF
)

374 *
__˝å
++ = 
__c
;

376  (
__˝å
 - (*Ë
__±r
Ë/ 
__size
;

379  
	`__‰ód_u∆ocked_Æüs
 (
__±r
, 
__size
, 
__n
, 
__°ªam
);

380 
	}
}

	@/usr/include/bits/stdio_lim.h

18 #i‚de‡
_BITS_STDIO_LIM_H


19 
	#_BITS_STDIO_LIM_H
 1

	)

21 #i‚de‡
_STDIO_H


25 
	#L_tm≤am
 20

	)

26 
	#TMP_MAX
 238328

	)

27 
	#FILENAME_MAX
 4096

	)

29 #ifde‡
__USE_POSIX


30 
	#L_˘îmid
 9

	)

31 #i‡!
deföed
 
__USE_XOPEN2K
 || deföed 
__USE_GNU


32 
	#L_cu£rid
 9

	)

36 #unde‡
FOPEN_MAX


37 
	#FOPEN_MAX
 16

	)

	@/usr/include/bits/stdlib-bsearch.h

19 
__exã∫_ölöe
 *

20 
	$b£¨ch
 (c⁄° *
__key
, c⁄° *
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

21 
__com∑r_‚_t
 
__com∑r
)

23 
size_t
 
__l
, 
__u
, 
__idx
;

24 c⁄° *
__p
;

25 
__com∑ris⁄
;

27 
__l
 = 0;

28 
__u
 = 
__nmemb
;

29 
__l
 < 
__u
)

31 
__idx
 = (
__l
 + 
__u
) / 2;

32 
__p
 = (*Ë(((c⁄° *Ë
__ba£
Ë+ (
__idx
 * 
__size
));

33 
__com∑ris⁄
 = (*
__com∑r
Ë(
__key
, 
__p
);

34 i‡(
__com∑ris⁄
 < 0)

35 
__u
 = 
__idx
;

36 i‡(
__com∑ris⁄
 > 0)

37 
__l
 = 
__idx
 + 1;

39  (*Ë
__p
;

42  
NULL
;

43 
	}
}

	@/usr/include/bits/stdlib-float.h

19 #i‚de‡
_STDLIB_H


23 #ifde‡
__USE_EXTERN_INLINES


24 
__exã∫_ölöe
 

25 
__NTH
 (
	$©of
 (c⁄° *
__≈å
))

27  
	`°πod
 (
__≈å
, (**Ë
NULL
);

28 
	}
}

	@/usr/include/bits/stdlib-ldbl.h

19 #i‚de‡
_STDLIB_H


23 #ifdef 
__USE_ISOC99


24 
	$__LDBL_REDIR1_DECL
 (
°πﬁd
, 
°πod
)

27 #ifde‡
__USE_GNU


28 
	$__LDBL_REDIR1_DECL
 (
°πﬁd_l
, 
°πod_l
)

31 #i‡
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

32 
	$__LDBL_REDIR1_DECL
 (
°r‰oml
, 
°r‰omd
)

35 #ifde‡
__USE_MISC


36 
	$__LDBL_REDIR1_DECL
 (
qecvt
, 
ecvt
)

37 
	$__LDBL_REDIR1_DECL
 (
qfcvt
, 
fcvt
)

38 
	$__LDBL_REDIR1_DECL
 (
qgcvt
, 
gcvt
)

39 
	$__LDBL_REDIR1_DECL
 (
qecvt_r
, 
ecvt_r
)

40 
	$__LDBL_REDIR1_DECL
 (
qfcvt_r
, 
fcvt_r
)

	@/usr/include/bits/stdlib.h

19 #i‚de‡
_STDLIB_H


23 *
	$__ªÆ∑th_chk
 (c⁄° *
__ª°ri˘
 
__«me
,

24 *
__ª°ri˘
 
__ªsﬁved
,

25 
size_t
 
__ªsﬁvedÀn
Ë
__THROW
 
__wur
;

26 *
	`__REDIRECT_NTH
 (
__ªÆ∑th_Æüs
,

27 (c⁄° *
__ª°ri˘
 
__«me
,

28 *
__ª°ri˘
 
__ªsﬁved
), 
ªÆ∑th
Ë
__wur
;

29 *
	`__REDIRECT_NTH
 (
__ªÆ∑th_chk_w¨n
,

30 (c⁄° *
__ª°ri˘
 
__«me
,

31 *
__ª°ri˘
 
__ªsﬁved
,

32 
size_t
 
__ªsﬁvedÀn
), 
__ªÆ∑th_chk
Ë
__wur


33 
	`__w¨«âr
 ("secondárgument ofÑealpath must beÉither NULL orát "

36 
__f‹tify_fun˘i⁄
 
__wur
 *

37 
	`__NTH
 (
	$ªÆ∑th
 (c⁄° *
__ª°ri˘
 
__«me
, *__ª°ri˘ 
__ªsﬁved
))

39 i‡(
	`__bos
 (
__ªsﬁved
Ë!(
size_t
) -1)

41 #i‡
deföed
 
_LIBC_LIMITS_H_
 && deföed 
PATH_MAX


42 i‡(
	`__bos
 (
__ªsﬁved
Ë< 
PATH_MAX
)

43  
	`__ªÆ∑th_chk_w¨n
 (
__«me
, 
__ªsﬁved
, 
	`__bos
 (__resolved));

45  
	`__ªÆ∑th_chk
 (
__«me
, 
__ªsﬁved
, 
	`__bos
 (__resolved));

48  
	`__ªÆ∑th_Æüs
 (
__«me
, 
__ªsﬁved
);

49 
	}
}

52 
	$__±¢ame_r_chk
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
,

53 
size_t
 
__ƒól
Ë
__THROW
 
	`__n⁄nuŒ
 ((2));

54 
	`__REDIRECT_NTH
 (
__±¢ame_r_Æüs
, (
__fd
, *
__buf
,

55 
size_t
 
__buÊí
), 
±¢ame_r
)

56 
	`__n⁄nuŒ
 ((2));

57 
	`__REDIRECT_NTH
 (
__±¢ame_r_chk_w¨n
,

58 (
__fd
, *
__buf
, 
size_t
 
__buÊí
,

59 
size_t
 
__ƒól
), 
__±¢ame_r_chk
)

60 
	`__n⁄nuŒ
 ((2)Ë
	`__w¨«âr
 ("ptsname_r called with buflen biggerÅhan "

63 
__f‹tify_fun˘i⁄
 

64 
	`__NTH
 (
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
))

66 i‡(
	`__bos
 (
__buf
Ë!(
size_t
) -1)

68 i‡(!
	`__buûtö_c⁄°™t_p
 (
__buÊí
))

69  
	`__±¢ame_r_chk
 (
__fd
, 
__buf
, 
__buÊí
, 
	`__bos
 (__buf));

70 i‡(
__buÊí
 > 
	`__bos
 (
__buf
))

71  
	`__±¢ame_r_chk_w¨n
 (
__fd
, 
__buf
, 
__buÊí
, 
	`__bos
 (__buf));

73  
	`__±¢ame_r_Æüs
 (
__fd
, 
__buf
, 
__buÊí
);

74 
	}
}

77 
	$__w˘omb_chk
 (*
__s
, 
wch¨_t
 
__wch¨
, 
size_t
 
__buÊí
)

78 
__THROW
 
__wur
;

79 
	`__REDIRECT_NTH
 (
__w˘omb_Æüs
, (*
__s
, 
wch¨_t
 
__wch¨
),

80 
w˘omb
Ë
__wur
;

82 
__f‹tify_fun˘i⁄
 
__wur
 

83 
	`__NTH
 (
	$w˘omb
 (*
__s
, 
wch¨_t
 
__wch¨
))

88 
	#__STDLIB_MB_LEN_MAX
 16

	)

89 #i‡
deföed
 
MB_LEN_MAX
 && MB_LEN_MAX !
__STDLIB_MB_LEN_MAX


92 i‡(
	`__bos
 (
__s
Ë!(
size_t
Ë-1 && 
__STDLIB_MB_LEN_MAX
 > __bos (__s))

93  
	`__w˘omb_chk
 (
__s
, 
__wch¨
, 
	`__bos
 (__s));

94  
	`__w˘omb_Æüs
 (
__s
, 
__wch¨
);

95 
	}
}

98 
size_t
 
	$__mb°owcs_chk
 (
wch¨_t
 *
__ª°ri˘
 
__d°
,

99 c⁄° *
__ª°ri˘
 
__§c
,

100 
size_t
 
__Àn
, size_à
__d°Àn
Ë
__THROW
;

101 
size_t
 
	`__REDIRECT_NTH
 (
__mb°owcs_Æüs
,

102 (
wch¨_t
 *
__ª°ri˘
 
__d°
,

103 c⁄° *
__ª°ri˘
 
__§c
,

104 
size_t
 
__Àn
), 
mb°owcs
);

105 
size_t
 
	`__REDIRECT_NTH
 (
__mb°owcs_chk_w¨n
,

106 (
wch¨_t
 *
__ª°ri˘
 
__d°
,

107 c⁄° *
__ª°ri˘
 
__§c
,

108 
size_t
 
__Àn
, size_à
__d°Àn
), 
__mb°owcs_chk
)

109 
	`__w¨«âr
 ("mbstowcs called with dst buffer smallerÅhanÜen "

112 
__f‹tify_fun˘i⁄
 
size_t


113 
	`__NTH
 (
	$mb°owcs
 (
wch¨_t
 *
__ª°ri˘
 
__d°
, c⁄° *__ª°ri˘ 
__§c
,

114 
size_t
 
__Àn
))

116 i‡(
	`__bos
 (
__d°
Ë!(
size_t
) -1)

118 i‡(!
	`__buûtö_c⁄°™t_p
 (
__Àn
))

119  
	`__mb°owcs_chk
 (
__d°
, 
__§c
, 
__Àn
,

120 
	`__bos
 (
__d°
Ë/  (
wch¨_t
));

122 i‡(
__Àn
 > 
	`__bos
 (
__d°
Ë/  (
wch¨_t
))

123  
	`__mb°owcs_chk_w¨n
 (
__d°
, 
__§c
, 
__Àn
,

124 
	`__bos
 (
__d°
Ë/  (
wch¨_t
));

126  
	`__mb°owcs_Æüs
 (
__d°
, 
__§c
, 
__Àn
);

127 
	}
}

130 
size_t
 
	$__wc°ombs_chk
 (*
__ª°ri˘
 
__d°
,

131 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
,

132 
size_t
 
__Àn
, size_à
__d°Àn
Ë
__THROW
;

133 
size_t
 
	`__REDIRECT_NTH
 (
__wc°ombs_Æüs
,

134 (*
__ª°ri˘
 
__d°
,

135 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
,

136 
size_t
 
__Àn
), 
wc°ombs
);

137 
size_t
 
	`__REDIRECT_NTH
 (
__wc°ombs_chk_w¨n
,

138 (*
__ª°ri˘
 
__d°
,

139 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
,

140 
size_t
 
__Àn
, size_à
__d°Àn
), 
__wc°ombs_chk
)

141 
	`__w¨«âr
 ("wcstombs called with dst buffer smallerÅhanÜen");

143 
__f‹tify_fun˘i⁄
 
size_t


144 
	`__NTH
 (
	$wc°ombs
 (*
__ª°ri˘
 
__d°
, c⁄° 
wch¨_t
 *__ª°ri˘ 
__§c
,

145 
size_t
 
__Àn
))

147 i‡(
	`__bos
 (
__d°
Ë!(
size_t
) -1)

149 i‡(!
	`__buûtö_c⁄°™t_p
 (
__Àn
))

150  
	`__wc°ombs_chk
 (
__d°
, 
__§c
, 
__Àn
, 
	`__bos
 (__dst));

151 i‡(
__Àn
 > 
	`__bos
 (
__d°
))

152  
	`__wc°ombs_chk_w¨n
 (
__d°
, 
__§c
, 
__Àn
, 
	`__bos
 (__dst));

154  
	`__wc°ombs_Æüs
 (
__d°
, 
__§c
, 
__Àn
);

155 
	}
}

	@/usr/include/bits/string_fortified.h

18 #i‚de‡
_BITS_STRING_FORTIFIED_H


19 
	#_BITS_STRING_FORTIFIED_H
 1

	)

21 #i‚de‡
_STRING_H


25 #i‡!
__GNUC_PREREQ
 (5,0)

26 
__w¨nde˛
 (
__w¨n_mem£t_zîo_Àn
,

30 
__f‹tify_fun˘i⁄
 *

31 
__NTH
 (
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

32 
size_t
 
__Àn
))

34  
	`__buûtö___mem˝y_chk
 (
__de°
, 
__§c
, 
__Àn
, 
	`__bos0
 (__dest));

35 
	}
}

37 
__f‹tify_fun˘i⁄
 *

38 
__NTH
 (
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__Àn
))

40  
	`__buûtö___memmove_chk
 (
__de°
, 
__§c
, 
__Àn
, 
	`__bos0
 (__dest));

41 
	}
}

43 #ifde‡
__USE_GNU


44 
__f‹tify_fun˘i⁄
 *

45 
__NTH
 (
	$memp˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

46 
size_t
 
__Àn
))

48  
	`__buûtö___memp˝y_chk
 (
__de°
, 
__§c
, 
__Àn
, 
	`__bos0
 (__dest));

49 
	}
}

58 
__f‹tify_fun˘i⁄
 *

59 
__NTH
 (
	$mem£t
 (*
__de°
, 
__ch
, 
size_t
 
__Àn
))

63 #i‡!
	`__GNUC_PREREQ
 (5,0)

64 i‡(
	`__buûtö_c⁄°™t_p
 (
__Àn
) && __len == 0

65 && (!
	`__buûtö_c⁄°™t_p
 (
__ch
) || __ch != 0))

67 
	`__w¨n_mem£t_zîo_Àn
 ();

68  
__de°
;

71  
	`__buûtö___mem£t_chk
 (
__de°
, 
__ch
, 
__Àn
, 
	`__bos0
 (__dest));

72 
	}
}

74 #ifde‡
__USE_MISC


75 
	~<bôs/°rögs_f‹tifõd.h
>

77 
	$__ex∂icô_bzîo_chk
 (*
__de°
, 
size_t
 
__Àn
, size_à
__de°Àn
)

78 
__THROW
 
	`__n⁄nuŒ
 ((1));

80 
__f‹tify_fun˘i⁄
 

81 
	`__NTH
 (
	$ex∂icô_bzîo
 (*
__de°
, 
size_t
 
__Àn
))

83 
	`__ex∂icô_bzîo_chk
 (
__de°
, 
__Àn
, 
	`__bos0
 (__dest));

84 
	}
}

87 
__f‹tify_fun˘i⁄
 *

88 
__NTH
 (
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
))

90  
	`__buûtö___°r˝y_chk
 (
__de°
, 
__§c
, 
	`__bos
 (__dest));

91 
	}
}

93 #ifde‡
__USE_GNU


94 
__f‹tify_fun˘i⁄
 *

95 
__NTH
 (
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
))

97  
	`__buûtö___°p˝y_chk
 (
__de°
, 
__§c
, 
	`__bos
 (__dest));

98 
	}
}

102 
__f‹tify_fun˘i⁄
 *

103 
__NTH
 (
	$°∫˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

104 
size_t
 
__Àn
))

106  
	`__buûtö___°∫˝y_chk
 (
__de°
, 
__§c
, 
__Àn
, 
	`__bos
 (__dest));

107 
	}
}

110 *
	$__°≤˝y_chk
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

111 
size_t
 
__de°Àn
Ë
__THROW
;

112 *
	`__REDIRECT_NTH
 (
__°≤˝y_Æüs
, (*
__de°
, c⁄° *
__§c
,

113 
size_t
 
__n
), 
°≤˝y
);

115 
__f‹tify_fun˘i⁄
 *

116 
	`__NTH
 (
	$°≤˝y
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
))

118 i‡(
	`__bos
 (
__de°
Ë!(
size_t
) -1

119 && (!
	`__buûtö_c⁄°™t_p
 (
__n
Ë|| __¿> 
	`__bos
 (
__de°
)))

120  
	`__°≤˝y_chk
 (
__de°
, 
__§c
, 
__n
, 
	`__bos
 (__dest));

121  
	`__°≤˝y_Æüs
 (
__de°
, 
__§c
, 
__n
);

122 
	}
}

125 
__f‹tify_fun˘i⁄
 *

126 
__NTH
 (
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
))

128  
	`__buûtö___°rˇt_chk
 (
__de°
, 
__§c
, 
	`__bos
 (__dest));

129 
	}
}

132 
__f‹tify_fun˘i⁄
 *

133 
__NTH
 (
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

134 
size_t
 
__Àn
))

136  
	`__buûtö___°∫ˇt_chk
 (
__de°
, 
__§c
, 
__Àn
, 
	`__bos
 (__dest));

137 
	}
}

	@/usr/include/bits/sys_errlist.h

19 #i‚de‡
_STDIO_H


25 #ifde‡ 
__USE_MISC


26 
sys_√º
;

27 c⁄° *c⁄° 
sys_îæi°
[];

29 #ifde‡ 
__USE_GNU


30 
_sys_√º
;

31 c⁄° *c⁄° 
_sys_îæi°
[];

	@/usr/include/bits/types.h

23 #i‚def 
_BITS_TYPES_H


24 
	#_BITS_TYPES_H
 1

	)

26 
	~<„©uªs.h
>

27 
	~<bôs/w‹dsize.h
>

30 
	t__u_ch¨
;

31 
	t__u_sh‹t
;

32 
	t__u_öt
;

33 
	t__u_l⁄g
;

36 sig√d 
	t__öt8_t
;

37 
	t__uöt8_t
;

38 sig√d 
	t__öt16_t
;

39 
	t__uöt16_t
;

40 sig√d 
	t__öt32_t
;

41 
	t__uöt32_t
;

42 #i‡
__WORDSIZE
 == 64

43 sig√d 
	t__öt64_t
;

44 
	t__uöt64_t
;

46 
__exãnsi⁄__
 sig√d 
	t__öt64_t
;

47 
__exãnsi⁄__
 
	t__uöt64_t
;

51 #i‡
__WORDSIZE
 == 64

52 
	t__quad_t
;

53 
	t__u_quad_t
;

55 
__exãnsi⁄__
 
	t__quad_t
;

56 
__exãnsi⁄__
 
	t__u_quad_t
;

60 #i‡
__WORDSIZE
 == 64

61 
	t__ötmax_t
;

62 
	t__uötmax_t
;

64 
__exãnsi⁄__
 
	t__ötmax_t
;

65 
__exãnsi⁄__
 
	t__uötmax_t
;

98 
	#__S16_TYPE
 

	)

99 
	#__U16_TYPE
 

	)

100 
	#__S32_TYPE
 

	)

101 
	#__U32_TYPE
 

	)

102 
	#__SLONGWORD_TYPE
 

	)

103 
	#__ULONGWORD_TYPE
 

	)

104 #i‡
__WORDSIZE
 == 32

105 
	#__SQUAD_TYPE
 
__quad_t


	)

106 
	#__UQUAD_TYPE
 
__u_quad_t


	)

107 
	#__SWORD_TYPE
 

	)

108 
	#__UWORD_TYPE
 

	)

109 
	#__SLONG32_TYPE
 

	)

110 
	#__ULONG32_TYPE
 

	)

111 
	#__S64_TYPE
 
__quad_t


	)

112 
	#__U64_TYPE
 
__u_quad_t


	)

115 
	#__STD_TYPE
 
__exãnsi⁄__
 

	)

116 #ñi‡
__WORDSIZE
 == 64

117 
	t__SQUAD_TYPE
 

	)

118 
	t__UQUAD_TYPE
 

	)

119 
	t__SWORD_TYPE
 

	)

120 
	t__UWORD_TYPE
 

	)

121 
	t__SLONG32_TYPE
 

	)

122 
	t__ULONG32_TYPE
 

	)

123 
	t__S64_TYPE
 

	)

124 
	t__U64_TYPE
 

	)

126 
	t__STD_TYPE
 

	)

130 
	~<bôs/ty≥sizes.h
>

133 
__STD_TYPE
 
	t__DEV_T_TYPE
 
	t__dev_t
;

134 
__STD_TYPE
 
__UID_T_TYPE
 
	g__uid_t
;

135 
__STD_TYPE
 
__GID_T_TYPE
 
	g__gid_t
;

136 
__STD_TYPE
 
__INO_T_TYPE
 
	g__öo_t
;

137 
__STD_TYPE
 
__INO64_T_TYPE
 
	g__öo64_t
;

138 
__STD_TYPE
 
__MODE_T_TYPE
 
	g__mode_t
;

139 
__STD_TYPE
 
__NLINK_T_TYPE
 
	g__∆ök_t
;

140 
__STD_TYPE
 
__OFF_T_TYPE
 
	g__off_t
;

141 
__STD_TYPE
 
__OFF64_T_TYPE
 
	g__off64_t
;

142 
__STD_TYPE
 
__PID_T_TYPE
 
	g__pid_t
;

143 
__STD_TYPE
 
__FSID_T_TYPE
 
	g__fsid_t
;

144 
__STD_TYPE
 
__CLOCK_T_TYPE
 
	g__˛ock_t
;

145 
__STD_TYPE
 
__RLIM_T_TYPE
 
	g__æim_t
;

146 
__STD_TYPE
 
__RLIM64_T_TYPE
 
	g__æim64_t
;

147 
__STD_TYPE
 
__ID_T_TYPE
 
	g__id_t
;

148 
__STD_TYPE
 
__TIME_T_TYPE
 
	g__time_t
;

149 
__STD_TYPE
 
__USECONDS_T_TYPE
 
	g__u£c⁄ds_t
;

150 
__STD_TYPE
 
__SUSECONDS_T_TYPE
 
	g__su£c⁄ds_t
;

152 
__STD_TYPE
 
__DADDR_T_TYPE
 
	g__daddr_t
;

153 
__STD_TYPE
 
__KEY_T_TYPE
 
	g__key_t
;

156 
__STD_TYPE
 
__CLOCKID_T_TYPE
 
	g__˛ockid_t
;

159 
__STD_TYPE
 
__TIMER_T_TYPE
 
	g__timî_t
;

162 
__STD_TYPE
 
__BLKSIZE_T_TYPE
 
	g__blksize_t
;

167 
__STD_TYPE
 
__BLKCNT_T_TYPE
 
	g__blk˙t_t
;

168 
__STD_TYPE
 
__BLKCNT64_T_TYPE
 
	g__blk˙t64_t
;

171 
__STD_TYPE
 
__FSBLKCNT_T_TYPE
 
	g__fsblk˙t_t
;

172 
__STD_TYPE
 
__FSBLKCNT64_T_TYPE
 
	g__fsblk˙t64_t
;

175 
__STD_TYPE
 
__FSFILCNT_T_TYPE
 
	g__fsfû˙t_t
;

176 
__STD_TYPE
 
__FSFILCNT64_T_TYPE
 
	g__fsfû˙t64_t
;

179 
__STD_TYPE
 
__FSWORD_T_TYPE
 
	g__fsw‹d_t
;

181 
__STD_TYPE
 
__SSIZE_T_TYPE
 
	g__ssize_t
;

184 
__STD_TYPE
 
__SYSCALL_SLONG_TYPE
 
	g__sysˇŒ_¶⁄g_t
;

186 
__STD_TYPE
 
__SYSCALL_ULONG_TYPE
 
	g__sysˇŒ_ul⁄g_t
;

190 
__off64_t
 
	t__loff_t
;

191 *
	t__ˇddr_t
;

194 
__STD_TYPE
 
__SWORD_TYPE
 
	g__öçå_t
;

197 
__STD_TYPE
 
__U32_TYPE
 
	g__sockÀn_t
;

202 
	t__sig_©omic_t
;

204 #unde‡
__STD_TYPE


	@/usr/include/bits/types/FILE.h

1 #i‚de‡
__FILE_deföed


2 
	#__FILE_deföed
 1

	)

4 
	g_IO_FILE
;

7 
_IO_FILE
 
	tFILE
;

	@/usr/include/bits/types/__FILE.h

1 #i‚de‡
____FILE_deföed


2 
	#____FILE_deföed
 1

	)

4 
	g_IO_FILE
;

5 
_IO_FILE
 
	t__FILE
;

	@/usr/include/bits/types/locale_t.h

19 #i‚de‡
_BITS_TYPES_LOCALE_T_H


20 
	#_BITS_TYPES_LOCALE_T_H
 1

	)

22 
	~<bôs/ty≥s/__loˇÀ_t.h
>

24 
__loˇÀ_t
 
	tloˇÀ_t
;

	@/usr/include/bits/waitflags.h

19 #i‡!
deföed
 
_SYS_WAIT_H
 && !deföed 
_STDLIB_H


25 
	#WNOHANG
 1

	)

26 
	#WUNTRACED
 2

	)

29 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


30 
	#WSTOPPED
 2

	)

31 
	#WEXITED
 4

	)

32 
	#WCONTINUED
 8

	)

33 
	#WNOWAIT
 0x01000000

	)

36 
	#__WNOTHREAD
 0x20000000

	)

38 
	#__WALL
 0x40000000

	)

39 
	#__WCLONE
 0x80000000

	)

42 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


43 #i‚de‡
__ENUM_IDTYPE_T


44 
	#__ENUM_IDTYPE_T
 1

	)

48 #unde‡
P_ALL


49 #unde‡
P_PID


50 #unde‡
P_PGID


54 
	mP_ALL
,

55 
	mP_PID
,

56 
	mP_PGID


57 } 
	tidty≥_t
;

	@/usr/include/bits/waitstatus.h

19 #i‡!
deföed
 
_SYS_WAIT_H
 && !deföed 
_STDLIB_H


28 
	#__WEXITSTATUS
(
°©us
Ë(((°©usË& 0xff00Ë>> 8)

	)

31 
	#__WTERMSIG
(
°©us
Ë((°©usË& 0x7f)

	)

34 
	#__WSTOPSIG
(
°©us
Ë
	`__WEXITSTATUS
(°©us)

	)

37 
	#__WIFEXITED
(
°©us
Ë(
	`__WTERMSIG
(°©usË=0)

	)

40 
	#__WIFSIGNALED
(
°©us
) \

41 (((sig√d Ë(((
°©us
Ë& 0x7fË+ 1Ë>> 1Ë> 0)

	)

44 
	#__WIFSTOPPED
(
°©us
Ë(((°©usË& 0xffË=0x7f)

	)

48 #ifde‡
WCONTINUED


49 
	#__WIFCONTINUED
(
°©us
Ë((°©usË=
__W_CONTINUED
)

	)

53 
	#__WCOREDUMP
(
°©us
Ë((°©usË& 
__WCOREFLAG
)

	)

56 
	#__W_EXITCODE
(
ªt
, 
sig
Ë(‘ëË<< 8 | (sig))

	)

57 
	#__W_STOPCODE
(
sig
Ë((sigË<< 8 | 0x7f)

	)

58 
	#__W_CONTINUED
 0xffff

	)

59 
	#__WCOREFLAG
 0x80

	)

	@/usr/include/bits/wchar.h

19 #i‚de‡
_BITS_WCHAR_H


20 
	#_BITS_WCHAR_H
 1

	)

33 #ifde‡
__WCHAR_MAX__


34 
	#__WCHAR_MAX
 
__WCHAR_MAX__


	)

35 #ñi‡
L
'\0' - 1 > 0

36 
	#__WCHAR_MAX
 (0xffffffffu + 
L
'\0')

	)

38 
	#__WCHAR_MAX
 (0x7ffffff‡+ 
L
'\0')

	)

41 #ifde‡
__WCHAR_MIN__


42 
	#__WCHAR_MIN
 
__WCHAR_MIN__


	)

43 #ñi‡
L
'\0' - 1 > 0

44 
	#__WCHAR_MIN
 (
L
'\0' + 0)

	)

46 
	#__WCHAR_MIN
 (-
__WCHAR_MAX
 - 1)

	)

	@/usr/include/bits/wordsize.h

3 #i‡
deföed
 
__x86_64__
 && !deföed 
__ILP32__


4 
	#__WORDSIZE
 64

	)

6 
	#__WORDSIZE
 32

	)

7 
	#__WORDSIZE32_SIZE_ULONG
 0

	)

8 
	#__WORDSIZE32_PTRDIFF_LONG
 0

	)

11 #ifde‡
__x86_64__


12 
	#__WORDSIZE_TIME64_COMPAT32
 1

	)

14 
	#__SYSCALL_WORDSIZE
 64

	)

16 
	#__WORDSIZE_TIME64_COMPAT32
 0

	)

	@/usr/include/strings.h

18 #i‚def 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<„©uªs.h
>

22 
	#__√ed_size_t


	)

23 
	~<°ddef.h
>

26 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


34 
	$bcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

38 
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__n
)

39 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

42 
	$bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

45 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`ödex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

50 c⁄° *
	`ödex
 (c⁄° *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

53 #i‡
deföed
 
__OPTIMIZE__


54 
__exã∫_Æways_ölöe
 *

55 
	`ödex
 (*
__s
, 
__c
Ë
__THROW


57  
	`__buûtö_ödex
 (
__s
, 
__c
);

60 
__exã∫_Æways_ölöe
 const *

61 
	`ödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


63  
	`__buûtö_ödex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$ödex
 (c⁄° *
__s
, 
__c
)

69 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

73 #ifde‡
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`rödex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

78 c⁄° *
	`rödex
 (c⁄° *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

81 #i‡
deföed
 
__OPTIMIZE__


82 
__exã∫_Æways_ölöe
 *

83 
	`rödex
 (*
__s
, 
__c
Ë
__THROW


85  
	`__buûtö_rödex
 (
__s
, 
__c
);

88 
__exã∫_Æways_ölöe
 const *

89 
	`rödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


91  
	`__buûtö_rödex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$rödex
 (c⁄° *
__s
, 
__c
)

97 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

101 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8
 || deföed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i
Ë
__THROW
 
__©åibuã_c⁄°__
;

109 #ifdef 
__USE_MISC


110 
	$ff¶
 (
__l
Ë
__THROW
 
__©åibuã_c⁄°__
;

111 
__exãnsi⁄__
 
	$ff¶l
 (
__Œ
)

112 
__THROW
 
__©åibuã_c⁄°__
;

116 
	$°rˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

117 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

120 
	$°∫ˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<bôs/ty≥s/loˇÀ_t.h
>

128 
	$°rˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
loˇÀ_t
 
__loc
)

129 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

133 
	$°∫ˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
,

134 
size_t
 
__n
, 
loˇÀ_t
 
__loc
)

135 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 4));

138 
__END_DECLS


140 #i‡
	`__GNUC_PREREQ
 (3,4Ë&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
deföed
 
__f‹tify_fun˘i⁄


143 #i‡
deföed
 
__USE_MISC
 || !deföed 
__USE_XOPEN2K8


144 
	~<bôs/°rögs_f‹tifõd.h
>

	@/usr/include/sys/types.h

22 #i‚def 
_SYS_TYPES_H


23 
	#_SYS_TYPES_H
 1

	)

25 
	~<„©uªs.h
>

27 
	g__BEGIN_DECLS


29 
	~<bôs/ty≥s.h
>

31 #ifdef 
__USE_MISC


32 #i‚de‡
__u_ch¨_deföed


33 
__u_ch¨
 
	tu_ch¨
;

34 
__u_sh‹t
 
	tu_sh‹t
;

35 
__u_öt
 
	tu_öt
;

36 
__u_l⁄g
 
	tu_l⁄g
;

37 
__quad_t
 
	tquad_t
;

38 
__u_quad_t
 
	tu_quad_t
;

39 
__fsid_t
 
	tfsid_t
;

40 
	#__u_ch¨_deföed


	)

44 
__loff_t
 
	tloff_t
;

46 #i‚de‡
__öo_t_deföed


47 #i‚de‡
__USE_FILE_OFFSET64


48 
__öo_t
 
	töo_t
;

50 
__öo64_t
 
	töo_t
;

52 
	#__öo_t_deföed


	)

54 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__öo64_t_deföed


55 
__öo64_t
 
	töo64_t
;

56 
	#__öo64_t_deföed


	)

59 #i‚de‡
__dev_t_deföed


60 
__dev_t
 
	tdev_t
;

61 
	#__dev_t_deföed


	)

64 #i‚de‡
__gid_t_deföed


65 
__gid_t
 
	tgid_t
;

66 
	#__gid_t_deföed


	)

69 #i‚de‡
__mode_t_deföed


70 
__mode_t
 
	tmode_t
;

71 
	#__mode_t_deföed


	)

74 #i‚de‡
__∆ök_t_deföed


75 
__∆ök_t
 
	t∆ök_t
;

76 
	#__∆ök_t_deföed


	)

79 #i‚de‡
__uid_t_deföed


80 
__uid_t
 
	tuid_t
;

81 
	#__uid_t_deföed


	)

84 #i‚de‡
__off_t_deföed


85 #i‚de‡
__USE_FILE_OFFSET64


86 
__off_t
 
	toff_t
;

88 
__off64_t
 
	toff_t
;

90 
	#__off_t_deföed


	)

92 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


93 
__off64_t
 
	toff64_t
;

94 
	#__off64_t_deföed


	)

97 #i‚de‡
__pid_t_deföed


98 
__pid_t
 
	tpid_t
;

99 
	#__pid_t_deföed


	)

102 #i‡(
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8
) \

103 && !
deföed
 
__id_t_deföed


104 
__id_t
 
	tid_t
;

105 
	#__id_t_deföed


	)

108 #i‚de‡
__ssize_t_deföed


109 
__ssize_t
 
	tssize_t
;

110 
	#__ssize_t_deföed


	)

113 #ifdef 
__USE_MISC


114 #i‚de‡
__daddr_t_deföed


115 
__daddr_t
 
	tdaddr_t
;

116 
__ˇddr_t
 
	tˇddr_t
;

117 
	#__daddr_t_deföed


	)

121 #i‡(
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN
Ë&& !deföed 
__key_t_deföed


122 
__key_t
 
	tkey_t
;

123 
	#__key_t_deföed


	)

126 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


127 
	~<bôs/ty≥s/˛ock_t.h
>

129 
	~<bôs/ty≥s/˛ockid_t.h
>

130 
	~<bôs/ty≥s/time_t.h
>

131 
	~<bôs/ty≥s/timî_t.h
>

133 #ifde‡
__USE_XOPEN


134 #i‚de‡
__u£c⁄ds_t_deföed


135 
__u£c⁄ds_t
 
	tu£c⁄ds_t
;

136 
	#__u£c⁄ds_t_deföed


	)

138 #i‚de‡
__su£c⁄ds_t_deföed


139 
__su£c⁄ds_t
 
	tsu£c⁄ds_t
;

140 
	#__su£c⁄ds_t_deföed


	)

144 
	#__√ed_size_t


	)

145 
	~<°ddef.h
>

147 #ifde‡
__USE_MISC


149 
	tul⁄g
;

150 
	tush‹t
;

151 
	tuöt
;

156 
	~<bôs/°döt-öä.h
>

158 #i‡!
__GNUC_PREREQ
 (2, 7)

161 
	tu_öt8_t
;

162 
	tu_öt16_t
;

163 
	tu_öt32_t
;

164 #i‡
__WORDSIZE
 == 64

165 
	tu_öt64_t
;

167 
__exãnsi⁄__
 
	tu_öt64_t
;

170 
	tªgi°î_t
;

175 
	#__u_ötN_t
(
N
, 
MODE
) \

176 
	tu_öt
##
	tN
##
	t_t
 
	t__©åibuã__
 ((
	t__mode__
 (
	tMODE
)))

	)

178 
	t__u_ötN_t
 (8, 
	t__QI__
);

179 
__u_ötN_t
 (16, 
__HI__
);

180 
__u_ötN_t
 (32, 
__SI__
);

181 
__u_ötN_t
 (64, 
__DI__
);

183 
	tªgi°î_t
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__w‹d__
)));

189 
	#__BIT_TYPES_DEFINED__
 1

	)

192 #ifdef 
__USE_MISC


194 
	~<ídün.h
>

197 
	~<sys/£À˘.h
>

204 
	#__SYSMACROS_DEPRECATED_INCLUSION


	)

205 
	~<sys/sysma¸os.h
>

206 #unde‡
__SYSMACROS_DEPRECATED_INCLUSION


210 #i‡(
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K8
) \

211 && !
deföed
 
__blksize_t_deföed


212 
__blksize_t
 
	tblksize_t
;

213 
	#__blksize_t_deföed


	)

217 #i‚de‡
__USE_FILE_OFFSET64


218 #i‚de‡
__blk˙t_t_deföed


219 
__blk˙t_t
 
	tblk˙t_t
;

220 
	#__blk˙t_t_deföed


	)

222 #i‚de‡
__fsblk˙t_t_deföed


223 
__fsblk˙t_t
 
	tfsblk˙t_t
;

224 
	#__fsblk˙t_t_deföed


	)

226 #i‚de‡
__fsfû˙t_t_deföed


227 
__fsfû˙t_t
 
	tfsfû˙t_t
;

228 
	#__fsfû˙t_t_deföed


	)

231 #i‚de‡
__blk˙t_t_deföed


232 
__blk˙t64_t
 
	tblk˙t_t
;

233 
	#__blk˙t_t_deföed


	)

235 #i‚de‡
__fsblk˙t_t_deföed


236 
__fsblk˙t64_t
 
	tfsblk˙t_t
;

237 
	#__fsblk˙t_t_deföed


	)

239 #i‚de‡
__fsfû˙t_t_deföed


240 
__fsfû˙t64_t
 
	tfsfû˙t_t
;

241 
	#__fsfû˙t_t_deföed


	)

245 #ifde‡
__USE_LARGEFILE64


246 
__blk˙t64_t
 
	tblk˙t64_t
;

247 
__fsblk˙t64_t
 
	tfsblk˙t64_t
;

248 
__fsfû˙t64_t
 
	tfsfû˙t64_t
;

253 #i‡
deföed
 
__USE_POSIX199506
 || deföed 
__USE_UNIX98


254 
	~<bôs/±hªadty≥s.h
>

257 
	g__END_DECLS


	@/usr/include/bits/_G_config.h

4 #i‚de‡
_BITS_G_CONFIG_H


5 
	#_BITS_G_CONFIG_H
 1

	)

7 #i‡!
deföed
 
_BITS_LIBIO_H
 && !deföed 
_G_CONFIG_H


13 
	~<bôs/ty≥s.h
>

14 
	#__√ed_size_t


	)

15 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


16 
	#__√ed_wch¨_t


	)

18 
	#__√ed_NULL


	)

19 
	~<°ddef.h
>

21 
	~<bôs/ty≥s/__mb°©e_t.h
>

22 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


23 
	~<bôs/ty≥s/wöt_t.h
>

28 
__off_t
 
	m__pos
;

29 
__mb°©e_t
 
	m__°©e
;

30 } 
	t_G_Âos_t
;

33 
__off64_t
 
	m__pos
;

34 
__mb°©e_t
 
	m__°©e
;

35 } 
	t_G_Âos64_t
;

36 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


37 
	~<gc⁄v.h
>

40 
__gc⁄v_öfo
 
	m__cd
;

43 
__gc⁄v_öfo
 
	m__cd
;

44 
__gc⁄v_°ï_d©a
 
	m__d©a
;

45 } 
	m__comböed
;

46 } 
	t_G_ic⁄v_t
;

51 
	#_G_va_li°
 
__gnuc_va_li°


	)

53 
	#_G_HAVE_MMAP
 1

	)

54 
	#_G_HAVE_MREMAP
 1

	)

56 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

59 
	#_G_HAVE_ST_BLKSIZE
 
	`deföed
 (
_STATBUF_ST_BLKSIZE
)

	)

61 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/bits/floatn-common.h

20 #i‚de‡
_BITS_FLOATN_COMMON_H


21 
	#_BITS_FLOATN_COMMON_H


	)

23 
	~<„©uªs.h
>

24 
	~<bôs/l⁄g-doubÀ.h
>

34 
	#__HAVE_FLOAT16
 0

	)

35 
	#__HAVE_FLOAT32
 1

	)

36 
	#__HAVE_FLOAT64
 1

	)

37 
	#__HAVE_FLOAT32X
 1

	)

38 
	#__HAVE_FLOAT128X
 0

	)

52 
	#__HAVE_DISTINCT_FLOAT16
 
__HAVE_FLOAT16


	)

53 
	#__HAVE_DISTINCT_FLOAT32
 0

	)

54 
	#__HAVE_DISTINCT_FLOAT64
 0

	)

55 
	#__HAVE_DISTINCT_FLOAT32X
 0

	)

56 
	#__HAVE_DISTINCT_FLOAT64X
 0

	)

57 
	#__HAVE_DISTINCT_FLOAT128X
 
__HAVE_FLOAT128X


	)

62 #i‡
__GNUC_PREREQ
 (7, 0Ë&& !
deföed
 
__˝lu•lus


63 
	#__HAVE_FLOATN_NOT_TYPEDEF
 1

	)

65 
	#__HAVE_FLOATN_NOT_TYPEDEF
 0

	)

68 #i‚de‡
__ASSEMBLER__


73 #i‡
__HAVE_FLOAT16


74 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


76 
	#__f16
(
x
Ë((
_Flﬂt16
Ëx##
f
)

	)

78 
	#__f16
(
x
Ëx##
f16


	)

82 #i‡
__HAVE_FLOAT32


83 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


84 
	#__f32
(
x
Ëx##
f


	)

86 
	#__f32
(
x
Ëx##
f32


	)

90 #i‡
__HAVE_FLOAT64


91 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


92 #ifde‡
__NO_LONG_DOUBLE_MATH


93 
	#__f64
(
x
Ëx##
l


	)

95 
	#__f64
(
x
Ë
	)
x

98 
	#__f64
(
x
Ëx##
f64


	)

102 #i‡
__HAVE_FLOAT32X


103 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


104 
	#__f32x
(
x
Ë
	)
x

106 
	#__f32x
(
x
Ëx##
f32x


	)

110 #i‡
__HAVE_FLOAT64X


111 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


112 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


113 
	#__f64x
(
x
Ëx##
l


	)

115 
	#__f64x
(
x
Ë
	`__f128
 (x)

	)

118 
	#__f64x
(
x
Ëx##
f64x


	)

122 #i‡
__HAVE_FLOAT128X


123 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


126 
	#__f128x
(
x
Ëx##
f128x


	)

131 #i‡
__HAVE_FLOAT16


132 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


133 
_Com∂ex
 
	t__cÊﬂt16
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__HC__
)));

134 
	#__CFLOAT16
 
__cÊﬂt16


	)

136 
	#__CFLOAT16
 
_Com∂ex
 
_Flﬂt16


	)

140 #i‡
__HAVE_FLOAT32


141 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


142 
	#__CFLOAT32
 
_Com∂ex
 

	)

144 
	#__CFLOAT32
 
_Com∂ex
 
_Flﬂt32


	)

148 #i‡
__HAVE_FLOAT64


149 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


150 #ifde‡
__NO_LONG_DOUBLE_MATH


151 
	#__CFLOAT64
 
_Com∂ex
 

	)

153 
	#__CFLOAT64
 
_Com∂ex
 

	)

156 
	#__CFLOAT64
 
_Com∂ex
 
_Flﬂt64


	)

160 #i‡
__HAVE_FLOAT32X


161 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


162 
	#__CFLOAT32X
 
_Com∂ex
 

	)

164 
	#__CFLOAT32X
 
_Com∂ex
 
_Flﬂt32x


	)

168 #i‡
__HAVE_FLOAT64X


169 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


170 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


171 
	#__CFLOAT64X
 
_Com∂ex
 

	)

173 
	#__CFLOAT64X
 
__CFLOAT128


	)

176 
	#__CFLOAT64X
 
_Com∂ex
 
_Flﬂt64x


	)

180 #i‡
__HAVE_FLOAT128X


181 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


184 
	#__CFLOAT128X
 
_Com∂ex
 
_Flﬂt128x


	)

189 #i‡
__HAVE_FLOAT16


191 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


192 
	t_Flﬂt16
 
	t__©åibuã__
 ((
	t__mode__
 (
	t__HF__
)));

195 #i‡!
__GNUC_PREREQ
 (7, 0)

196 
	#__buûtö_huge_vÆf16
(Ë((
_Flﬂt16
Ë
	`__buûtö_huge_vÆ
 ())

	)

197 
	#__buûtö_öff16
(Ë((
_Flﬂt16
Ë
	`__buûtö_öf
 ())

	)

198 
	#__buûtö_«nf16
(
x
Ë((
_Flﬂt16
Ë
	`__buûtö_«n
 (x))

	)

199 
	#__buûtö_«nsf16
(
x
Ë((
_Flﬂt16
Ë
	`__buûtö_«ns
 (x))

	)

204 #i‡
__HAVE_FLOAT32


206 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


207 
	t_Flﬂt32
;

210 #i‡!
__GNUC_PREREQ
 (7, 0)

211 
	#__buûtö_huge_vÆf32
(Ë(
	`__buûtö_huge_vÆf
 ())

	)

212 
	#__buûtö_öff32
(Ë(
	`__buûtö_öff
 ())

	)

213 
	#__buûtö_«nf32
(
x
Ë(
	`__buûtö_«nf
 (x))

	)

214 
	#__buûtö_«nsf32
(
x
Ë(
	`__buûtö_«nsf
 (x))

	)

219 #i‡
__HAVE_FLOAT64


228 #ifde‡
__NO_LONG_DOUBLE_MATH


230 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


231 
	t_Flﬂt64
;

234 #i‡!
__GNUC_PREREQ
 (7, 0)

235 
	#__buûtö_huge_vÆf64
(Ë(
	`__buûtö_huge_vÆl
 ())

	)

236 
	#__buûtö_öff64
(Ë(
	`__buûtö_öÊ
 ())

	)

237 
	#__buûtö_«nf64
(
x
Ë(
	`__buûtö_«∆
 (x))

	)

238 
	#__buûtö_«nsf64
(
x
Ë(
	`__buûtö_«n¶
 (x))

	)

243 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


244 
	t_Flﬂt64
;

247 #i‡!
__GNUC_PREREQ
 (7, 0)

248 
	#__buûtö_huge_vÆf64
(Ë(
	`__buûtö_huge_vÆ
 ())

	)

249 
	#__buûtö_öff64
(Ë(
	`__buûtö_öf
 ())

	)

250 
	#__buûtö_«nf64
(
x
Ë(
	`__buûtö_«n
 (x))

	)

251 
	#__buûtö_«nsf64
(
x
Ë(
	`__buûtö_«ns
 (x))

	)

258 #i‡
__HAVE_FLOAT32X


260 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


261 
	t_Flﬂt32x
;

264 #i‡!
__GNUC_PREREQ
 (7, 0)

265 
	#__buûtö_huge_vÆf32x
(Ë(
	`__buûtö_huge_vÆ
 ())

	)

266 
	#__buûtö_öff32x
(Ë(
	`__buûtö_öf
 ())

	)

267 
	#__buûtö_«nf32x
(
x
Ë(
	`__buûtö_«n
 (x))

	)

268 
	#__buûtö_«nsf32x
(
x
Ë(
	`__buûtö_«ns
 (x))

	)

273 #i‡
__HAVE_FLOAT64X


275 #i‡
__HAVE_FLOAT64X_LONG_DOUBLE


277 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


278 
	t_Flﬂt64x
;

281 #i‡!
__GNUC_PREREQ
 (7, 0)

282 
	#__buûtö_huge_vÆf64x
(Ë(
	`__buûtö_huge_vÆl
 ())

	)

283 
	#__buûtö_öff64x
(Ë(
	`__buûtö_öÊ
 ())

	)

284 
	#__buûtö_«nf64x
(
x
Ë(
	`__buûtö_«∆
 (x))

	)

285 
	#__buûtö_«nsf64x
(
x
Ë(
	`__buûtö_«n¶
 (x))

	)

290 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


291 
_Flﬂt128
 
	t_Flﬂt64x
;

294 #i‡!
__GNUC_PREREQ
 (7, 0)

295 
	#__buûtö_huge_vÆf64x
(Ë(
	`__buûtö_huge_vÆf128
 ())

	)

296 
	#__buûtö_öff64x
(Ë(
	`__buûtö_öff128
 ())

	)

297 
	#__buûtö_«nf64x
(
x
Ë(
	`__buûtö_«nf128
 (x))

	)

298 
	#__buûtö_«nsf64x
(
x
Ë(
	`__buûtö_«nsf128
 (x))

	)

305 #i‡
__HAVE_FLOAT128X


307 #i‡!
__GNUC_PREREQ
 (7, 0Ë|| 
deföed
 
__˝lu•lus


311 #i‡!
__GNUC_PREREQ
 (7, 0)

312 
	#__buûtö_huge_vÆf128x
(Ë((
_Flﬂt128x
Ë
	`__buûtö_huge_vÆ
 ())

	)

313 
	#__buûtö_öff128x
(Ë((
_Flﬂt128x
Ë
	`__buûtö_öf
 ())

	)

314 
	#__buûtö_«nf128x
(
x
Ë((
_Flﬂt128x
Ë
	`__buûtö_«n
 (x))

	)

315 
	#__buûtö_«nsf128x
(
x
Ë((
_Flﬂt128x
Ë
	`__buûtö_«ns
 (x))

	)

	@/usr/include/bits/getopt_core.h

20 #i‚de‡
_GETOPT_CORE_H


21 
	#_GETOPT_CORE_H
 1

	)

28 
__BEGIN_DECLS


36 *
›èrg
;

50 
›töd
;

55 
›ãº
;

59 
›t›t
;

91 
	$gë›t
 (
___¨gc
, *c⁄° *
___¨gv
, c⁄° *
__sh‹t›ts
)

92 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

94 
__END_DECLS


	@/usr/include/bits/libio-ldbl.h

19 #i‚de‡
_BITS_LIBIO_LDBL_H


20 
	#_BITS_LIBIO_LDBL_H
 1

	)

22 #i‚de‡
_BITS_LIBIO_H


26 
	$__LDBL_REDIR_DECL
 (
_IO_vfsˇnf
)

27 
	$__LDBL_REDIR_DECL
 (
_IO_vÂrötf
)

	@/usr/include/bits/libm-simd-decl-stubs.h

19 #i‚de‡
_MATH_H


33 #i‚de‡
_BITS_LIBM_SIMD_DECL_STUBS_H


34 
	#_BITS_LIBM_SIMD_DECL_STUBS_H
 1

	)

36 
	#__DECL_SIMD_cos


	)

37 
	#__DECL_SIMD_cosf


	)

38 
	#__DECL_SIMD_co¶


	)

39 
	#__DECL_SIMD_cosf16


	)

40 
	#__DECL_SIMD_cosf32


	)

41 
	#__DECL_SIMD_cosf64


	)

42 
	#__DECL_SIMD_cosf128


	)

43 
	#__DECL_SIMD_cosf32x


	)

44 
	#__DECL_SIMD_cosf64x


	)

45 
	#__DECL_SIMD_cosf128x


	)

47 
	#__DECL_SIMD_sö


	)

48 
	#__DECL_SIMD_söf


	)

49 
	#__DECL_SIMD_söl


	)

50 
	#__DECL_SIMD_söf16


	)

51 
	#__DECL_SIMD_söf32


	)

52 
	#__DECL_SIMD_söf64


	)

53 
	#__DECL_SIMD_söf128


	)

54 
	#__DECL_SIMD_söf32x


	)

55 
	#__DECL_SIMD_söf64x


	)

56 
	#__DECL_SIMD_söf128x


	)

58 
	#__DECL_SIMD_söcos


	)

59 
	#__DECL_SIMD_söcosf


	)

60 
	#__DECL_SIMD_söco¶


	)

61 
	#__DECL_SIMD_söcosf16


	)

62 
	#__DECL_SIMD_söcosf32


	)

63 
	#__DECL_SIMD_söcosf64


	)

64 
	#__DECL_SIMD_söcosf128


	)

65 
	#__DECL_SIMD_söcosf32x


	)

66 
	#__DECL_SIMD_söcosf64x


	)

67 
	#__DECL_SIMD_söcosf128x


	)

69 
	#__DECL_SIMD_log


	)

70 
	#__DECL_SIMD_logf


	)

71 
	#__DECL_SIMD_logl


	)

72 
	#__DECL_SIMD_logf16


	)

73 
	#__DECL_SIMD_logf32


	)

74 
	#__DECL_SIMD_logf64


	)

75 
	#__DECL_SIMD_logf128


	)

76 
	#__DECL_SIMD_logf32x


	)

77 
	#__DECL_SIMD_logf64x


	)

78 
	#__DECL_SIMD_logf128x


	)

80 
	#__DECL_SIMD_exp


	)

81 
	#__DECL_SIMD_expf


	)

82 
	#__DECL_SIMD_ex∂


	)

83 
	#__DECL_SIMD_expf16


	)

84 
	#__DECL_SIMD_expf32


	)

85 
	#__DECL_SIMD_expf64


	)

86 
	#__DECL_SIMD_expf128


	)

87 
	#__DECL_SIMD_expf32x


	)

88 
	#__DECL_SIMD_expf64x


	)

89 
	#__DECL_SIMD_expf128x


	)

91 
	#__DECL_SIMD_pow


	)

92 
	#__DECL_SIMD_powf


	)

93 
	#__DECL_SIMD_powl


	)

94 
	#__DECL_SIMD_powf16


	)

95 
	#__DECL_SIMD_powf32


	)

96 
	#__DECL_SIMD_powf64


	)

97 
	#__DECL_SIMD_powf128


	)

98 
	#__DECL_SIMD_powf32x


	)

99 
	#__DECL_SIMD_powf64x


	)

100 
	#__DECL_SIMD_powf128x


	)

	@/usr/include/bits/pthreadtypes.h

19 #i‚de‡
_BITS_PTHREADTYPES_COMMON_H


20 
	#_BITS_PTHREADTYPES_COMMON_H
 1

	)

23 
	~<bôs/thªad-sh¨ed-ty≥s.h
>

27 
	t±hªad_t
;

34 
	m__size
[
__SIZEOF_PTHREAD_MUTEXATTR_T
];

35 
	m__Æign
;

36 } 
	t±hªad_muãx©å_t
;

43 
	m__size
[
__SIZEOF_PTHREAD_CONDATTR_T
];

44 
	m__Æign
;

45 } 
	t±hªad_c⁄d©å_t
;

49 
	t±hªad_key_t
;

53 
	t__ONCE_ALIGNMENT
 
	t±hªad_⁄˚_t
;

56 
	u±hªad_©å_t


58 
	m__size
[
__SIZEOF_PTHREAD_ATTR_T
];

59 
	m__Æign
;

61 #i‚de‡
__have_±hªad_©å_t


62 
±hªad_©å_t
 
	t±hªad_©å_t
;

63 
	#__have_±hªad_©å_t
 1

	)

69 
__±hªad_muãx_s
 
	m__d©a
;

70 
	m__size
[
__SIZEOF_PTHREAD_MUTEX_T
];

71 
	m__Æign
;

72 } 
	t±hªad_muãx_t
;

77 
__±hªad_c⁄d_s
 
	m__d©a
;

78 
	m__size
[
__SIZEOF_PTHREAD_COND_T
];

79 
__exãnsi⁄__
 
	m__Æign
;

80 } 
	t±hªad_c⁄d_t
;

83 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


88 
__±hªad_rwlock_¨ch_t
 
	m__d©a
;

89 
	m__size
[
__SIZEOF_PTHREAD_RWLOCK_T
];

90 
	m__Æign
;

91 } 
	t±hªad_rwlock_t
;

95 
	m__size
[
__SIZEOF_PTHREAD_RWLOCKATTR_T
];

96 
	m__Æign
;

97 } 
	t±hªad_rwlock©å_t
;

101 #ifde‡
__USE_XOPEN2K


103 vﬁ©ûê
	t±hªad_•ölock_t
;

110 
	m__size
[
__SIZEOF_PTHREAD_BARRIER_T
];

111 
	m__Æign
;

112 } 
	t±hªad_b¨rõr_t
;

116 
	m__size
[
__SIZEOF_PTHREAD_BARRIERATTR_T
];

117 
	m__Æign
;

118 } 
	t±hªad_b¨rõøâr_t
;

	@/usr/include/bits/strings_fortified.h

19 #i‚de‡
__STRINGS_FORTIFIED


20 
	#__STRINGS_FORTIFIED
 1

	)

22 
__f‹tify_fun˘i⁄
 

23 
__NTH
 (
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__Àn
))

25 (Ë
	`__buûtö___memmove_chk
 (
__de°
, 
__§c
, 
__Àn
, 
	`__bos0
 (__dest));

26 
	}
}

28 
__f‹tify_fun˘i⁄
 

29 
__NTH
 (
	$bzîo
 (*
__de°
, 
size_t
 
__Àn
))

31 (Ë
	`__buûtö___mem£t_chk
 (
__de°
, '\0', 
__Àn
, 
	`__bos0
 (__dest));

32 
	}
}

	@/usr/include/bits/types/__locale_t.h

20 #i‚de‡
_BITS_TYPES___LOCALE_T_H


21 
	#_BITS_TYPES___LOCALE_T_H
 1

	)

28 
	s__loˇÀ_°ru˘


31 
__loˇÀ_d©a
 *
	m__loˇÀs
[13];

34 c⁄° *
	m__˘y≥_b
;

35 c⁄° *
	m__˘y≥_tﬁowî
;

36 c⁄° *
	m__˘y≥_touµî
;

39 c⁄° *
	m__«mes
[13];

42 
__loˇÀ_°ru˘
 *
	t__loˇÀ_t
;

	@/usr/include/bits/types/clock_t.h

1 #i‚de‡
__˛ock_t_deföed


2 
	#__˛ock_t_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

7 
__˛ock_t
 
	t˛ock_t
;

	@/usr/include/bits/types/clockid_t.h

1 #i‚de‡
__˛ockid_t_deföed


2 
	#__˛ockid_t_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

7 
__˛ockid_t
 
	t˛ockid_t
;

	@/usr/include/bits/types/time_t.h

1 #i‚de‡
__time_t_deföed


2 
	#__time_t_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

7 
__time_t
 
	ttime_t
;

	@/usr/include/bits/types/timer_t.h

1 #i‚de‡
__timî_t_deföed


2 
	#__timî_t_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

7 
__timî_t
 
	ttimî_t
;

	@/usr/include/bits/typesizes.h

19 #i‚de‡
_BITS_TYPES_H


23 #i‚def 
_BITS_TYPESIZES_H


24 
	#_BITS_TYPESIZES_H
 1

	)

30 #i‡
deföed
 
__x86_64__
 && deföed 
__ILP32__


31 
	#__SYSCALL_SLONG_TYPE
 
__SQUAD_TYPE


	)

32 
	#__SYSCALL_ULONG_TYPE
 
__UQUAD_TYPE


	)

34 
	#__SYSCALL_SLONG_TYPE
 
__SLONGWORD_TYPE


	)

35 
	#__SYSCALL_ULONG_TYPE
 
__ULONGWORD_TYPE


	)

38 
	#__DEV_T_TYPE
 
__UQUAD_TYPE


	)

39 
	#__UID_T_TYPE
 
__U32_TYPE


	)

40 
	#__GID_T_TYPE
 
__U32_TYPE


	)

41 
	#__INO_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

42 
	#__INO64_T_TYPE
 
__UQUAD_TYPE


	)

43 
	#__MODE_T_TYPE
 
__U32_TYPE


	)

44 #ifde‡
__x86_64__


45 
	#__NLINK_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

46 
	#__FSWORD_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

48 
	#__NLINK_T_TYPE
 
__UWORD_TYPE


	)

49 
	#__FSWORD_T_TYPE
 
__SWORD_TYPE


	)

51 
	#__OFF_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

52 
	#__OFF64_T_TYPE
 
__SQUAD_TYPE


	)

53 
	#__PID_T_TYPE
 
__S32_TYPE


	)

54 
	#__RLIM_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

55 
	#__RLIM64_T_TYPE
 
__UQUAD_TYPE


	)

56 
	#__BLKCNT_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

57 
	#__BLKCNT64_T_TYPE
 
__SQUAD_TYPE


	)

58 
	#__FSBLKCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

59 
	#__FSBLKCNT64_T_TYPE
 
__UQUAD_TYPE


	)

60 
	#__FSFILCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

61 
	#__FSFILCNT64_T_TYPE
 
__UQUAD_TYPE


	)

62 
	#__ID_T_TYPE
 
__U32_TYPE


	)

63 
	#__CLOCK_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

64 
	#__TIME_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

65 
	#__USECONDS_T_TYPE
 
__U32_TYPE


	)

66 
	#__SUSECONDS_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

67 
	#__DADDR_T_TYPE
 
__S32_TYPE


	)

68 
	#__KEY_T_TYPE
 
__S32_TYPE


	)

69 
	#__CLOCKID_T_TYPE
 
__S32_TYPE


	)

70 
	#__TIMER_T_TYPE
 *

	)

71 
	#__BLKSIZE_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

72 
	#__FSID_T_TYPE
 såu˘ { 
__vÆ
[2]; }

	)

73 
	#__SSIZE_T_TYPE
 
__SWORD_TYPE


	)

74 
	#__CPU_MASK_TYPE
 
__SYSCALL_ULONG_TYPE


	)

76 #ifde‡
__x86_64__


80 
	#__OFF_T_MATCHES_OFF64_T
 1

	)

83 
	#__INO_T_MATCHES_INO64_T
 1

	)

86 
	#__RLIM_T_MATCHES_RLIM64_T
 1

	)

88 
	#__RLIM_T_MATCHES_RLIM64_T
 0

	)

92 
	#__FD_SETSIZE
 1024

	)

	@/usr/include/endian.h

18 #i‚def 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<„©uªs.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<bôs/ídün.h
>

40 #i‚de‡
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_MISC


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #i‡
__BYTE_ORDER
 =
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
ËLO, 
	)
HI

53 #ñi‡
__BYTE_ORDER
 =
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
ËHI, 
	)
LO

58 #i‡
deföed
 
__USE_MISC
 && !deföed 
__ASSEMBLER__


60 
	~<bôs/byãsw≠.h
>

61 
	~<bôs/uöä-idítôy.h
>

63 #i‡
__BYTE_ORDER
 =
__LITTLE_ENDIAN


64 
	#htobe16
(
x
Ë
	`__bsw≠_16
 (x)

	)

65 
	#htﬁe16
(
x
Ë
	`__uöt16_idítôy
 (x)

	)

66 
	#be16toh
(
x
Ë
	`__bsw≠_16
 (x)

	)

67 
	#À16toh
(
x
Ë
	`__uöt16_idítôy
 (x)

	)

69 
	#htobe32
(
x
Ë
	`__bsw≠_32
 (x)

	)

70 
	#htﬁe32
(
x
Ë
	`__uöt32_idítôy
 (x)

	)

71 
	#be32toh
(
x
Ë
	`__bsw≠_32
 (x)

	)

72 
	#À32toh
(
x
Ë
	`__uöt32_idítôy
 (x)

	)

74 
	#htobe64
(
x
Ë
	`__bsw≠_64
 (x)

	)

75 
	#htﬁe64
(
x
Ë
	`__uöt64_idítôy
 (x)

	)

76 
	#be64toh
(
x
Ë
	`__bsw≠_64
 (x)

	)

77 
	#À64toh
(
x
Ë
	`__uöt64_idítôy
 (x)

	)

80 
	#htobe16
(
x
Ë
	`__uöt16_idítôy
 (x)

	)

81 
	#htﬁe16
(
x
Ë
	`__bsw≠_16
 (x)

	)

82 
	#be16toh
(
x
Ë
	`__uöt16_idítôy
 (x)

	)

83 
	#À16toh
(
x
Ë
	`__bsw≠_16
 (x)

	)

85 
	#htobe32
(
x
Ë
	`__uöt32_idítôy
 (x)

	)

86 
	#htﬁe32
(
x
Ë
	`__bsw≠_32
 (x)

	)

87 
	#be32toh
(
x
Ë
	`__uöt32_idítôy
 (x)

	)

88 
	#À32toh
(
x
Ë
	`__bsw≠_32
 (x)

	)

90 
	#htobe64
(
x
Ë
	`__uöt64_idítôy
 (x)

	)

91 
	#htﬁe64
(
x
Ë
	`__bsw≠_64
 (x)

	)

92 
	#be64toh
(
x
Ë
	`__uöt64_idítôy
 (x)

	)

93 
	#À64toh
(
x
Ë
	`__bsw≠_64
 (x)

	)

	@/usr/include/features.h

18 #i‚def 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

119 #unde‡
__USE_ISOC11


120 #unde‡
__USE_ISOC99


121 #unde‡
__USE_ISOC95


122 #unde‡
__USE_ISOCXX11


123 #unde‡
__USE_POSIX


124 #unde‡
__USE_POSIX2


125 #unde‡
__USE_POSIX199309


126 #unde‡
__USE_POSIX199506


127 #unde‡
__USE_XOPEN


128 #unde‡
__USE_XOPEN_EXTENDED


129 #unde‡
__USE_UNIX98


130 #unde‡
__USE_XOPEN2K


131 #unde‡
__USE_XOPEN2KXSI


132 #unde‡
__USE_XOPEN2K8


133 #unde‡
__USE_XOPEN2K8XSI


134 #unde‡
__USE_LARGEFILE


135 #unde‡
__USE_LARGEFILE64


136 #unde‡
__USE_FILE_OFFSET64


137 #unde‡
__USE_MISC


138 #unde‡
__USE_ATFILE


139 #unde‡
__USE_GNU


140 #unde‡
__USE_FORTIFY_LEVEL


141 #unde‡
__KERNEL_STRICT_NAMES


142 #unde‡
__GLIBC_USE_DEPRECATED_GETS


146 #i‚de‡
_LOOSE_KERNEL_NAMES


147 
	#__KERNEL_STRICT_NAMES


	)

157 #i‡
deföed
 
__GNUC__
 && deföed 
__GNUC_MINOR__


158 
	#__GNUC_PREREQ
(
maj
, 
mö
) \

159 ((
__GNUC__
 << 16Ë+ 
__GNUC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

161 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë0

	)

168 #i‡
deföed
 
__˛™g_maj‹__
 && deföed 
__˛™g_mö‹__


169 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
) \

170 ((
__˛™g_maj‹__
 << 16Ë+ 
__˛™g_mö‹__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

172 
	#__glibc_˛™g_¥îeq
(
maj
, 
mö
Ë0

	)

176 
	#__GLIBC_USE
(
F
Ë
__GLIBC_USE_
 ## 
	)
F

182 #i‡(
deföed
 
_BSD_SOURCE
 || deföed 
_SVID_SOURCE
) \

183 && !
deföed
 
	g_DEFAULT_SOURCE


185 #unde‡
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

190 #ifde‡
_GNU_SOURCE


191 #unde‡
_ISOC95_SOURCE


192 
	#_ISOC95_SOURCE
 1

	)

193 #unde‡
_ISOC99_SOURCE


194 
	#_ISOC99_SOURCE
 1

	)

195 #unde‡
_ISOC11_SOURCE


196 
	#_ISOC11_SOURCE
 1

	)

197 #unde‡
_POSIX_SOURCE


198 
	#_POSIX_SOURCE
 1

	)

199 #unde‡
_POSIX_C_SOURCE


200 
	#_POSIX_C_SOURCE
 200809L

	)

201 #unde‡
_XOPEN_SOURCE


202 
	#_XOPEN_SOURCE
 700

	)

203 #unde‡
_XOPEN_SOURCE_EXTENDED


204 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

205 #unde‡
_LARGEFILE64_SOURCE


206 
	#_LARGEFILE64_SOURCE
 1

	)

207 #unde‡
_DEFAULT_SOURCE


208 
	#_DEFAULT_SOURCE
 1

	)

209 #unde‡
_ATFILE_SOURCE


210 
	#_ATFILE_SOURCE
 1

	)

215 #i‡(
deföed
 
_DEFAULT_SOURCE
 \

216 || (!
deföed
 
	g__STRICT_ANSI__
 \

217 && !
deföed
 
	g_ISOC99_SOURCE
 \

218 && !
deföed
 
	g_POSIX_SOURCE
 && !deföed 
	g_POSIX_C_SOURCE
 \

219 && !
deföed
 
	g_XOPEN_SOURCE
))

220 #unde‡
_DEFAULT_SOURCE


221 
	#_DEFAULT_SOURCE
 1

	)

225 #i‡(
deföed
 
_ISOC11_SOURCE
 \

226 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

227 
	#__USE_ISOC11
 1

	)

231 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

232 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

233 
	#__USE_ISOC99
 1

	)

237 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

238 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

239 
	#__USE_ISOC95
 1

	)

242 #ifde‡
__˝lu•lus


244 #i‡
__˝lu•lus
 >= 201703L

245 
	#__USE_ISOC11
 1

	)

249 #i‡
__˝lu•lus
 >201103L || 
deföed
 
__GXX_EXPERIMENTAL_CXX0X__


250 
	#__USE_ISOCXX11
 1

	)

251 
	#__USE_ISOC99
 1

	)

258 #ifde‡
_DEFAULT_SOURCE


259 #i‡!
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE


260 
	#__USE_POSIX_IMPLICITLY
 1

	)

262 #unde‡
_POSIX_SOURCE


263 
	#_POSIX_SOURCE
 1

	)

264 #unde‡
_POSIX_C_SOURCE


265 
	#_POSIX_C_SOURCE
 200809L

	)

268 #i‡((!
deföed
 
__STRICT_ANSI__
 \

269 || (
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

270 && !
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE
)

271 
	#_POSIX_SOURCE
 1

	)

272 #i‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

273 
	#_POSIX_C_SOURCE
 2

	)

274 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

275 
	#_POSIX_C_SOURCE
 199506L

	)

276 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

277 
	#_POSIX_C_SOURCE
 200112L

	)

279 
	#_POSIX_C_SOURCE
 200809L

	)

281 
	#__USE_POSIX_IMPLICITLY
 1

	)

290 #i‡((!
deföed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

291 && (
deföed
 
_REENTRANT
 || deföed 
_THREAD_SAFE
))

292 
	#_POSIX_SOURCE
 1

	)

293 #unde‡
_POSIX_C_SOURCE


294 
	#_POSIX_C_SOURCE
 199506L

	)

297 #i‡(
deföed
 
_POSIX_SOURCE
 \

298 || (
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

299 || 
deföed
 
_XOPEN_SOURCE
)

300 
	#__USE_POSIX
 1

	)

303 #i‡
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || deföed 
_XOPEN_SOURCE


304 
	#__USE_POSIX2
 1

	)

307 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

308 
	#__USE_POSIX199309
 1

	)

311 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

312 
	#__USE_POSIX199506
 1

	)

315 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

316 
	#__USE_XOPEN2K
 1

	)

317 #unde‡
__USE_ISOC95


318 
	#__USE_ISOC95
 1

	)

319 #unde‡
__USE_ISOC99


320 
	#__USE_ISOC99
 1

	)

323 #i‡
deföed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

324 
	#__USE_XOPEN2K8
 1

	)

325 #unde‡
_ATFILE_SOURCE


326 
	#_ATFILE_SOURCE
 1

	)

329 #ifdef 
_XOPEN_SOURCE


330 
	#__USE_XOPEN
 1

	)

331 #i‡(
_XOPEN_SOURCE
 - 0) >= 500

332 
	#__USE_XOPEN_EXTENDED
 1

	)

333 
	#__USE_UNIX98
 1

	)

334 #unde‡
_LARGEFILE_SOURCE


335 
	#_LARGEFILE_SOURCE
 1

	)

336 #i‡(
_XOPEN_SOURCE
 - 0) >= 600

337 #i‡(
_XOPEN_SOURCE
 - 0) >= 700

338 
	#__USE_XOPEN2K8
 1

	)

339 
	#__USE_XOPEN2K8XSI
 1

	)

341 
	#__USE_XOPEN2K
 1

	)

342 
	#__USE_XOPEN2KXSI
 1

	)

343 #unde‡
__USE_ISOC95


344 
	#__USE_ISOC95
 1

	)

345 #unde‡
__USE_ISOC99


346 
	#__USE_ISOC99
 1

	)

349 #ifde‡
_XOPEN_SOURCE_EXTENDED


350 
	#__USE_XOPEN_EXTENDED
 1

	)

355 #ifde‡
_LARGEFILE_SOURCE


356 
	#__USE_LARGEFILE
 1

	)

359 #ifde‡
_LARGEFILE64_SOURCE


360 
	#__USE_LARGEFILE64
 1

	)

363 #i‡
deföed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

364 
	#__USE_FILE_OFFSET64
 1

	)

367 #i‡
deföed
 
_DEFAULT_SOURCE


368 
	#__USE_MISC
 1

	)

371 #ifdef 
_ATFILE_SOURCE


372 
	#__USE_ATFILE
 1

	)

375 #ifdef 
_GNU_SOURCE


376 
	#__USE_GNU
 1

	)

379 #i‡
deföed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

380 && 
__GNUC_PREREQ
 (4, 1Ë&& 
deföed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

381 #i‡
_FORTIFY_SOURCE
 > 1

382 
	#__USE_FORTIFY_LEVEL
 2

	)

384 
	#__USE_FORTIFY_LEVEL
 1

	)

387 
	#__USE_FORTIFY_LEVEL
 0

	)

394 #i‡
deföed
 
__˝lu•lus
 ? __˝lu•lu†>201402L : deföed 
__USE_ISOC11


395 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

397 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

402 
	~<°dc-¥edef.h
>

410 #unde‡
__GNU_LIBRARY__


411 
	#__GNU_LIBRARY__
 6

	)

415 
	#__GLIBC__
 2

	)

416 
	#__GLIBC_MINOR__
 27

	)

418 
	#__GLIBC_PREREQ
(
maj
, 
mö
) \

419 ((
__GLIBC__
 << 16Ë+ 
__GLIBC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

422 #i‚de‡
__ASSEMBLER__


423 #i‚de‡
_SYS_CDEFS_H


424 
	~<sys/cdefs.h
>

429 #i‡
deföed
 
__USE_FILE_OFFSET64
 && !deföed 
__REDIRECT


430 
	#__USE_LARGEFILE
 1

	)

431 
	#__USE_LARGEFILE64
 1

	)

437 #i‡
__GNUC_PREREQ
 (2, 7Ë&& 
deföed
 
__OPTIMIZE__
 \

438 && !
deföed
 
	g__OPTIMIZE_SIZE__
 && !deföed 
	g__NO_INLINE__
 \

439 && 
deföed
 
	g__exã∫_ölöe


440 
	#__USE_EXTERN_INLINES
 1

	)

448 
	~<gnu/°ubs.h
>

	@/usr/include/sys/cdefs.h

18 #i‚def 
_SYS_CDEFS_H


19 
	#_SYS_CDEFS_H
 1

	)

22 #i‚de‡
_FEATURES_H


23 
	~<„©uªs.h
>

29 #i‡
deföed
 
__GNUC__
 && !deföed 
__STDC__


34 #unde‡
__P


35 #unde‡
__PMT


37 #ifde‡
__GNUC__


41 #i‡
__GNUC_PREREQ
 (4, 6Ë&& !
deföed
 
_LIBC


42 
	#__LEAF
 , 
__Àaf__


	)

43 
	#__LEAF_ATTR
 
	`__©åibuã__
 ((
__Àaf__
))

	)

45 
	#__LEAF


	)

46 
	#__LEAF_ATTR


	)

54 #i‡!
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (3, 3)

55 
	#__THROW
 
	`__©åibuã__
 ((
__nŸhrow__
 
__LEAF
))

	)

56 
	#__THROWNL
 
	`__©åibuã__
 ((
__nŸhrow__
))

	)

57 
	#__NTH
(
f˘
Ë
	`__©åibuã__
 ((
__nŸhrow__
 
__LEAF
)Ë
	)
fct

58 
	#__NTHNL
(
f˘
Ë
	`__©åibuã__
 ((
__nŸhrow__
)Ë
	)
fct

60 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (2,8)

61 
	#__THROW
 
	`throw
 ()

	)

62 
	#__THROWNL
 
	`throw
 ()

	)

63 
	#__NTH
(
f˘
Ë
__LEAF_ATTR
 f˘ 
	`throw
 ()

	)

64 
	#__NTHNL
(
f˘
Ëf˘ 
	`throw
 ()

	)

66 
	#__THROW


	)

67 
	#__THROWNL


	)

68 
	#__NTH
(
f˘
Ë
	)
fct

69 
	#__NTHNL
(
f˘
Ë
	)
fct

75 
	#__ölöe


	)

77 
	#__THROW


	)

78 
	#__THROWNL


	)

79 
	#__NTH
(
f˘
Ë
	)
fct

86 #i‡
deföed
 
__˛™g__
 && deföed 
__has_exãnsi⁄


87 
	#__glibc_˛™g_has_exãnsi⁄
(
ext
Ë
	`__has_exãnsi⁄
 (ext)

	)

89 
	#__glibc_˛™g_has_exãnsi⁄
(
ext
Ë0

	)

94 
	#__P
(
¨gs
Ë
	)
args

95 
	#__PMT
(
¨gs
Ë
	)
args

100 
	#__CONCAT
(
x
,
y
Ëx ## 
	)
y

101 
	#__STRING
(
x
Ë#x

	)

104 
	#__±r_t
 *

	)

108 #ifdef 
__˝lu•lus


109 
	#__BEGIN_DECLS
 "C" {

	)

110 
	#__END_DECLS
 }

	)

112 
	#__BEGIN_DECLS


	)

113 
	#__END_DECLS


	)

118 
	#__bos
(
±r
Ë
	`__buûtö_obje˘_size
 (±r, 
__USE_FORTIFY_LEVEL
 > 1)

	)

119 
	#__bos0
(
±r
Ë
	`__buûtö_obje˘_size
 (±r, 0)

	)

121 #i‡
__GNUC_PREREQ
 (4,3)

122 
	#__w¨nde˛
(
«me
, 
msg
) \

123 
	`«me
 (Ë
	`__©åibuã__
((
	`__w¨nög__
 (
msg
)))

	)

124 
	#__w¨«âr
(
msg
Ë
	`__©åibuã__
((
	`__w¨nög__
 (msg)))

	)

125 
	#__îr‹de˛
(
«me
, 
msg
) \

126 
	`«me
 (Ë
	`__©åibuã__
((
	`__îr‹__
 (
msg
)))

	)

128 
	#__w¨nde˛
(
«me
, 
msg
Ë
	`«me
 ()

	)

129 
	#__w¨«âr
(
msg
)

	)

130 
	#__îr‹de˛
(
«me
, 
msg
Ë
	`«me
 ()

	)

137 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

138 
	#__Êex¨r
 []

	)

139 
	#__glibc_c99_Êex¨r_avaûabÀ
 1

	)

140 #ñi‡
__GNUC_PREREQ
 (2,97)

143 
	#__Êex¨r
 []

	)

144 
	#__glibc_c99_Êex¨r_avaûabÀ
 1

	)

145 #ñi‡
deföed
 
__GNUC__


148 
	#__Êex¨r
 [0]

	)

149 
	#__glibc_c99_Êex¨r_avaûabÀ
 1

	)

152 
	#__Êex¨r
 [1]

	)

153 
	#__glibc_c99_Êex¨r_avaûabÀ
 0

	)

167 #i‡
deföed
 
__GNUC__
 && __GNUC__ >= 2

169 
	#__REDIRECT
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê¥Ÿÿ
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

170 #ifde‡
__˝lu•lus


171 
	#__REDIRECT_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

172 
«me
 
¥Ÿo
 
__THROW
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

173 
	#__REDIRECT_NTHNL
(
«me
, 
¥Ÿo
, 
Æüs
) \

174 
«me
 
¥Ÿo
 
__THROWNL
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs))

	)

176 
	#__REDIRECT_NTH
(
«me
, 
¥Ÿo
, 
Æüs
) \

177 
«me
 
¥Ÿo
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs)Ë
__THROW


	)

178 
	#__REDIRECT_NTHNL
(
«me
, 
¥Ÿo
, 
Æüs
) \

179 
«me
 
¥Ÿo
 
	`__asm__
 (
	`__ASMNAME
 (#Æüs)Ë
__THROWNL


	)

181 
	#__ASMNAME
(
˙ame
Ë
	`__ASMNAME2
 (
__USER_LABEL_PREFIX__
, c«me)

	)

182 
	#__ASMNAME2
(
¥efix
, 
˙ame
Ë
	`__STRING
 (¥efixË
	)
cname

195 #i‡!
deföed
 
__GNUC__
 || __GNUC__ < 2

196 
	#__©åibuã__
(
xyz
Ë

	)

202 #i‡
__GNUC_PREREQ
 (2,96)

203 
	#__©åibuã_mÆloc__
 
	`__©åibuã__
 ((
__mÆloc__
))

	)

205 
	#__©åibuã_mÆloc__


	)

210 #i‡
__GNUC_PREREQ
 (4, 3)

211 
	#__©åibuã_Æloc_size__
(
∑øms
) \

212 
	`__©åibuã__
 ((
__Æloc_size__
 
∑øms
))

	)

214 
	#__©åibuã_Æloc_size__
(
∑øms
Ë

	)

220 #i‡
__GNUC_PREREQ
 (2,96)

221 
	#__©åibuã_puª__
 
	`__©åibuã__
 ((
__puª__
))

	)

223 
	#__©åibuã_puª__


	)

227 #i‡
__GNUC_PREREQ
 (2,5)

228 
	#__©åibuã_c⁄°__
 
	`__©åibuã__
 ((
__c⁄°__
))

	)

230 
	#__©åibuã_c⁄°__


	)

236 #i‡
__GNUC_PREREQ
 (3,1)

237 
	#__©åibuã_u£d__
 
	`__©åibuã__
 ((
__u£d__
))

	)

238 
	#__©åibuã_noölöe__
 
	`__©åibuã__
 ((
__noölöe__
))

	)

240 
	#__©åibuã_u£d__
 
	`__©åibuã__
 ((
__unu£d__
))

	)

241 
	#__©åibuã_noölöe__


	)

245 #i‡
__GNUC_PREREQ
 (3,2)

246 
	#__©åibuã_dïªˇãd__
 
	`__©åibuã__
 ((
__dïªˇãd__
))

	)

248 
	#__©åibuã_dïªˇãd__


	)

254 #i‡
__GNUC_PREREQ
 (4,5) || \

255 
	$__glibc_˛™g_has_exãnsi⁄
 (
__©åibuã_dïªˇãd_wôh_mesßge__
)

256 
	#__©åibuã_dïªˇãd_msg__
(
msg
) \

257 
	`__©åibuã__
 ((
	`__dïªˇãd__
 (
msg
)))

	)

259 
	#__©åibuã_dïªˇãd_msg__
(
msg
Ë
__©åibuã_dïªˇãd__


	)

268 #i‡
	`__GNUC_PREREQ
 (2,8)

269 
	#__©åibuã_f‹m©_¨g__
(
x
Ë
	`__©åibuã__
 ((
	`__f‹m©_¨g__
 (x)))

	)

271 
	#__©åibuã_f‹m©_¨g__
(
x
Ë

	)

278 #i‡
	`__GNUC_PREREQ
 (2,97)

279 
	#__©åibuã_f‹m©_°rfm⁄__
(
a
,
b
) \

280 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__°rfm⁄__
, 
a
, 
b
)))

	)

282 
	#__©åibuã_f‹m©_°rfm⁄__
(
a
,
b
Ë

	)

287 #i‡
	`__GNUC_PREREQ
 (3,3)

288 
	#__n⁄nuŒ
(
∑øms
Ë
	`__©åibuã__
 ((
__n⁄nuŒ__
Ö¨ams))

	)

290 
	#__n⁄nuŒ
(
∑øms
)

	)

295 #i‡
	`__GNUC_PREREQ
 (3,4)

296 
	#__©åibuã_w¨n_unu£d_ªsu…__
 \

297 
	`__©åibuã__
 ((
__w¨n_unu£d_ªsu…__
))

	)

298 #i‡
__USE_FORTIFY_LEVEL
 > 0

299 
	#__wur
 
__©åibuã_w¨n_unu£d_ªsu…__


	)

302 
	#__©åibuã_w¨n_unu£d_ªsu…__


	)

304 #i‚de‡
__wur


305 
	#__wur


	)

309 #i‡
	`__GNUC_PREREQ
 (3,2)

313 #unde‡
__Æways_ölöe


314 
	#__Æways_ölöe
 
__ölöe
 
	`__©åibuã__
 ((
__Æways_ölöe__
))

	)

316 #unde‡
__Æways_ölöe


317 
	#__Æways_ölöe
 
__ölöe


	)

322 #i‡
	`__GNUC_PREREQ
 (4,3)

323 
	#__©åibuã_¨tificül__
 
	`__©åibuã__
 ((
__¨tificül__
))

	)

325 
	#__©åibuã_¨tificül__


	)

337 #i‡(!
deföed
 
__˝lu•lus
 || 
	`__GNUC_PREREQ
 (4,3) \

338 || (
deföed
 
__˛™g__
 && (deföed 
__GNUC_STDC_INLINE__
 \

339 || 
deföed
 
__GNUC_GNU_INLINE__
)))

340 #i‡
deföed
 
__GNUC_STDC_INLINE__
 || deföed 
__˝lu•lus


341 
	#__exã∫_ölöe
 
__ölöe
 
	`__©åibuã__
 ((
__gnu_ölöe__
))

	)

342 
	#__exã∫_Æways_ölöe
 \

343 
__Æways_ölöe
 
	`__©åibuã__
 ((
__gnu_ölöe__
))

	)

345 
	#__exã∫_ölöe
 
__ölöe


	)

346 
	#__exã∫_Æways_ölöe
 
__Æways_ölöe


	)

350 #ifde‡
__exã∫_Æways_ölöe


351 
	#__f‹tify_fun˘i⁄
 
__exã∫_Æways_ölöe
 
__©åibuã_¨tificül__


	)

356 #i‡
	`__GNUC_PREREQ
 (4,3)

357 
	#__va_¨g_∑ck
(Ë
	`__buûtö_va_¨g_∑ck
 ()

	)

358 
	#__va_¨g_∑ck_Àn
(Ë
	`__buûtö_va_¨g_∑ck_Àn
 ()

	)

365 #i‡!
	`__GNUC_PREREQ
 (2,8)

366 
	#__exãnsi⁄__


	)

370 #i‡!
	`__GNUC_PREREQ
 (2,92)

371 
	#__ª°ri˘


	)

377 #i‡
	`__GNUC_PREREQ
 (3,1Ë&& !
deföed
 
__GNUG__


378 
	#__ª°ri˘_¨r
 
__ª°ri˘


	)

380 #ifde‡
__GNUC__


381 
	#__ª°ri˘_¨r


	)

383 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

384 
	#__ª°ri˘_¨r
 
ª°ri˘


	)

387 
	#__ª°ri˘_¨r


	)

392 #i‡
__GNUC__
 >= 3

393 
	#__glibc_u∆ikñy
(
c⁄d
Ë
	`__buûtö_ex≥˘
 ((c⁄d), 0)

	)

394 
	#__glibc_likñy
(
c⁄d
Ë
	`__buûtö_ex≥˘
 ((c⁄d), 1)

	)

396 
	#__glibc_u∆ikñy
(
c⁄d
Ë(c⁄d)

	)

397 
	#__glibc_likñy
(
c⁄d
Ë(c⁄d)

	)

400 #i‡(!
deföed
 
_N‹ëu∫
 \

401 && (
deföed
 
__STDC_VERSION__
 ? __STDC_VERSION__ : 0) < 201112 \

402 && !
	$__GNUC_PREREQ
 (4,7))

403 #i‡
	`__GNUC_PREREQ
 (2,8)

404 
	#_N‹ëu∫
 
	`__©åibuã__
 ((
__n‹ëu∫__
))

	)

406 
	#_N‹ëu∫


	)

410 #i‡
	`__GNUC_PREREQ
 (8, 0)

414 
	#__©åibuã_n⁄°rög__
 
	`__©åibuã__
 ((
__n⁄°rög__
))

	)

416 
	#__©åibuã_n⁄°rög__


	)

419 #i‡(!
deföed
 
_Sètic_as£π
 && !deföed 
__˝lu•lus
 \

420 && (
deföed
 
__STDC_VERSION__
 ? __STDC_VERSION__ : 0) < 201112 \

421 && (!
	`__GNUC_PREREQ
 (4, 6Ë|| 
deföed
 
__STRICT_ANSI__
))

422 
	#_Sètic_as£π
(
ex¥
, 
dügno°ic
) \

423 (*
	`__Sètic_as£π_fun˘i⁄
 ()) \

424 [!! (°ru˘ { 
__îr‹_if_√g©ive
: (
ex¥
Ë? 2 : -1; })]

	)

427 
	~<bôs/w‹dsize.h
>

428 
	~<bôs/l⁄g-doubÀ.h
>

430 #i‡
deföed
 
__LONG_DOUBLE_MATH_OPTIONAL
 && deföed 
__NO_LONG_DOUBLE_MATH


431 
	#__LDBL_COMPAT
 1

	)

432 #ifde‡
__REDIRECT


433 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT
 («me,ÖrŸo,álüs)

	)

434 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
) \

435 
	`__LDBL_REDIR1
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##«me)

	)

436 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT_NTH
 («me,ÖrŸo,álüs)

	)

437 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
) \

438 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##«me)

	)

439 
	#__LDBL_REDIR1_DECL
(
«me
, 
Æüs
) \

440 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 (#Æüs));

	)

441 
	#__LDBL_REDIR_DECL
(
«me
) \

442 
	`__ty≥of
 (
«me
Ë«mê
	`__asm
 (
	`__ASMNAME
 ("__∆dbl_" #«me));

	)

443 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

444 
	`__LDBL_REDIR1
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##
Æüs
)

	)

445 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

446 
	`__LDBL_REDIR1_NTH
 (
«me
, 
¥Ÿo
, 
__∆dbl_
##
Æüs
)

	)

449 #i‡!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT


450 
	#__LDBL_REDIR1
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê
	)
proto

451 
	#__LDBL_REDIR
(
«me
, 
¥Ÿo
Ë«mê
	)
proto

452 
	#__LDBL_REDIR1_NTH
(
«me
, 
¥Ÿo
, 
Æüs
Ë«mê¥Ÿÿ
__THROW


	)

453 
	#__LDBL_REDIR_NTH
(
«me
, 
¥Ÿo
Ë«mê¥Ÿÿ
__THROW


	)

454 
	#__LDBL_REDIR_DECL
(
«me
)

	)

455 #ifde‡
__REDIRECT


456 
	#__REDIRECT_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
Ë
	`__REDIRECT
 («me,ÖrŸo,álüs)

	)

457 
	#__REDIRECT_NTH_LDBL
(
«me
, 
¥Ÿo
, 
Æüs
) \

458 
	`__REDIRECT_NTH
 (
«me
, 
¥Ÿo
, 
Æüs
)

	)

467 #i‡
	`__GNUC_PREREQ
 (4,8Ë|| 
	`__glibc_˛™g_¥îeq
 (3,5)

468 
	#__glibc_ma¸o_w¨nög1
(
mesßge
Ë
	`_Pøgma
 (#mesßge)

	)

469 
	#__glibc_ma¸o_w¨nög
(
mesßge
) \

470 
	`__glibc_ma¸o_w¨nög1
 (
GCC
 
w¨nög
 
mesßge
)

	)

472 
	#__glibc_ma¸o_w¨nög
(
msg
)

	)

482 #i‡!
deföed
 
__˝lu•lus
 \

483 && (
	`__GNUC_PREREQ
 (4, 9) \

484 || 
	`__glibc_˛™g_has_exãnsi⁄
 (
c_gíîic_£À˘i⁄s
) \

485 || (!
deföed
 
__GNUC__
 && deföed 
__STDC_VERSION__
 \

486 && 
__STDC_VERSION__
 >= 201112L))

487 
	#__HAVE_GENERIC_SELECTION
 1

	)

489 
	#__HAVE_GENERIC_SELECTION
 0

	)

	@/usr/include/sys/select.h

21 #i‚de‡
_SYS_SELECT_H


22 
	#_SYS_SELECT_H
 1

	)

24 
	~<„©uªs.h
>

27 
	~<bôs/ty≥s.h
>

30 
	~<bôs/£À˘.h
>

33 
	~<bôs/ty≥s/sig£t_t.h
>

36 
	~<bôs/ty≥s/time_t.h
>

37 
	~<bôs/ty≥s/°ru˘_timevÆ.h
>

38 #ifde‡
__USE_XOPEN2K


39 
	~<bôs/ty≥s/°ru˘_time•ec.h
>

42 #i‚de‡
__su£c⁄ds_t_deföed


43 
__su£c⁄ds_t
 
	tsu£c⁄ds_t
;

44 
	#__su£c⁄ds_t_deföed


	)

49 
	t__fd_mask
;

52 #unde‡
__NFDBITS


54 
	#__NFDBITS
 (8 * (Ë (
__fd_mask
))

	)

55 
	#__FD_ELT
(
d
Ë((dË/ 
__NFDBITS
)

	)

56 
	#__FD_MASK
(
d
Ë((
__fd_mask
Ë(1UL << ((dË% 
__NFDBITS
)))

	)

63 #ifde‡
__USE_XOPEN


64 
__fd_mask
 
	mfds_bôs
[
__FD_SETSIZE
 / 
__NFDBITS
];

65 
	#__FDS_BITS
(
£t
Ë((£t)->
fds_bôs
)

	)

67 
__fd_mask
 
	m__fds_bôs
[
__FD_SETSIZE
 / 
__NFDBITS
];

68 
	#__FDS_BITS
(
£t
Ë((£t)->
__fds_bôs
)

	)

70 } 
	tfd_£t
;

73 
	#FD_SETSIZE
 
__FD_SETSIZE


	)

75 #ifde‡
__USE_MISC


77 
__fd_mask
 
	tfd_mask
;

80 
	#NFDBITS
 
__NFDBITS


	)

85 
	#FD_SET
(
fd
, 
fd£ç
Ë
	`__FD_SET
 (fd, fd£ç)

	)

86 
	#FD_CLR
(
fd
, 
fd£ç
Ë
	`__FD_CLR
 (fd, fd£ç)

	)

87 
	#FD_ISSET
(
fd
, 
fd£ç
Ë
	`__FD_ISSET
 (fd, fd£ç)

	)

88 
	#FD_ZERO
(
fd£ç
Ë
	`__FD_ZERO
 (fd£ç)

	)

91 
__BEGIN_DECLS


101 
£À˘
 (
__nfds
, 
fd_£t
 *
__ª°ri˘
 
__ªadfds
,

102 
fd_£t
 *
__ª°ri˘
 
__wrôefds
,

103 
fd_£t
 *
__ª°ri˘
 
__ex˚±fds
,

104 
timevÆ
 *
__ª°ri˘
 
__timeout
);

106 #ifde‡
__USE_XOPEN2K


113 
p£À˘
 (
__nfds
, 
fd_£t
 *
__ª°ri˘
 
__ªadfds
,

114 
fd_£t
 *
__ª°ri˘
 
__wrôefds
,

115 
fd_£t
 *
__ª°ri˘
 
__ex˚±fds
,

116 c⁄° 
time•ec
 *
__ª°ri˘
 
__timeout
,

117 c⁄° 
__sig£t_t
 *
__ª°ri˘
 
__sigmask
);

122 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__GNUC__


123 
	~<bôs/£À˘2.h
>

126 
	g__END_DECLS


	@/usr/include/sys/sysmacros.h

19 #i‚de‡
_SYS_SYSMACROS_H_OUTER


21 #i‚de‡
__SYSMACROS_DEPRECATED_INCLUSION


22 
	#_SYS_SYSMACROS_H_OUTER
 1

	)

30 #unde‡
maj‹


31 #unde‡
mö‹


32 #unde‡
makedev


36 #i‚de‡
_SYS_SYSMACROS_H


37 
	#_SYS_SYSMACROS_H
 1

	)

39 
	~<„©uªs.h
>

40 
	~<bôs/ty≥s.h
>

41 
	~<bôs/sysma¸os.h
>

52 
	#__SYSMACROS_DM
(
symbﬁ
Ë
__SYSMACROS_DM1
 \

53 (
In
 
the
 
GNU
 
C
 
Libøry
, #symbﬁ 
is
 
deföed
\
n
\

54 
by
 <
sys
/
sysma¸os
.
h
>. 
F‹
 
hi°‹iˇl
 
com∑tibûôy
, 
ô
 
is
\
n
\

55 
cuºíéy
 
deföed
 
by
 <
sys
/
ty≥s
.
h
> 
as
 
wñl
, 
but
 
we
 
∂™
 
to
\
n
\

56 
ªmove
 
this
 
so⁄
. 
To
 
u£
 #symbﬁ, 
ö˛ude
 <
sys
/
sysma¸os
.
h
>\
n
\

57 
dúe˘ly
. 
If
 
you
 
did
 
nŸ
 
öãnd
 
to
 
u£
 
a
 
sy°em
-
deföed
 
ma¸o
\
n
\

58 #symbﬁ, 
you
 
should
 
undeföe
 
ô
 
a·î
 
ö˛udög
 <
sys
/
ty≥s
.
h
>.)

	)

62 
	#__SYSMACROS_DM1
(...Ë
	`__glibc_ma¸o_w¨nög
 (#__VA_ARGS__)

	)

64 
	#__SYSMACROS_DECL_TEMPL
(
πy≥
, 
«me
, 
¥Ÿo
) \

65 
πy≥
 
gnu_dev_
##
«me
 
¥Ÿo
 
__THROW
 
__©åibuã_c⁄°__
;

	)

67 
	#__SYSMACROS_IMPL_TEMPL
(
πy≥
, 
«me
, 
¥Ÿo
) \

68 
__exãnsi⁄__
 
__exã∫_ölöe
 
__©åibuã_c⁄°__
 
πy≥
 \

69 
	`__NTH
 (
gnu_dev_
##
«me
 
¥Ÿo
)

	)

71 
__BEGIN_DECLS


73 
	$__SYSMACROS_DECLARE_MAJOR
 (
__SYSMACROS_DECL_TEMPL
)

74 
	$__SYSMACROS_DECLARE_MINOR
 (
__SYSMACROS_DECL_TEMPL
)

75 
	$__SYSMACROS_DECLARE_MAKEDEV
 (
__SYSMACROS_DECL_TEMPL
)

77 #ifde‡
__USE_EXTERN_INLINES


79 
	$__SYSMACROS_DEFINE_MAJOR
 (
__SYSMACROS_IMPL_TEMPL
)

80 
	$__SYSMACROS_DEFINE_MINOR
 (
__SYSMACROS_IMPL_TEMPL
)

81 
	$__SYSMACROS_DEFINE_MAKEDEV
 (
__SYSMACROS_IMPL_TEMPL
)

85 
__END_DECLS


89 #i‚de‡
__SYSMACROS_NEED_IMPLEMENTATION


90 #unde‡
__SYSMACROS_DECL_TEMPL


91 #unde‡
__SYSMACROS_IMPL_TEMPL


92 #unde‡
__SYSMACROS_DECLARE_MAJOR


93 #unde‡
__SYSMACROS_DECLARE_MINOR


94 #unde‡
__SYSMACROS_DECLARE_MAKEDEV


95 #unde‡
__SYSMACROS_DEFINE_MAJOR


96 #unde‡
__SYSMACROS_DEFINE_MINOR


97 #unde‡
__SYSMACROS_DEFINE_MAKEDEV


100 #ifde‡
__SYSMACROS_DEPRECATED_INCLUSION


101 
	#maj‹
(
dev
Ë
	`__SYSMACROS_DM
 (
maj‹
Ë
	`gnu_dev_maj‹
 (dev)

	)

102 
	#mö‹
(
dev
Ë
	`__SYSMACROS_DM
 (
mö‹
Ë
	`gnu_dev_mö‹
 (dev)

	)

103 
	#makedev
(
maj
, 
mö
Ë
	`__SYSMACROS_DM
 (
makedev
Ë
	`gnu_dev_makedev
 (maj, mö)

	)

105 
	#maj‹
(
dev
Ë
	`gnu_dev_maj‹
 (dev)

	)

106 
	#mö‹
(
dev
Ë
	`gnu_dev_mö‹
 (dev)

	)

107 
	#makedev
(
maj
, 
mö
Ë
	`gnu_dev_makedev
 (maj, mö)

	)

	@/usr/include/bits/byteswap.h

19 #i‡!
deföed
 
_BYTESWAP_H
 && !deföed 
_NETINET_IN_H
 && !deföed 
_ENDIAN_H


23 #i‚de‡
_BITS_BYTESWAP_H


24 
	#_BITS_BYTESWAP_H
 1

	)

26 
	~<„©uªs.h
>

27 
	~<bôs/ty≥s.h
>

28 
	~<bôs/w‹dsize.h
>

31 
	#__bsw≠_c⁄°™t_16
(
x
) \

32 ((Ë((((
x
Ë>> 8Ë& 0xffË| (((xË& 0xffË<< 8)))

	)

35 
	~<bôs/byãsw≠-16.h
>

38 
	#__bsw≠_c⁄°™t_32
(
x
) \

39 ((((
x
) & 0xff000000) >> 24) | (((x) & 0x00ff0000) >> 8) | \

40 (((
x
Ë& 0x0000ff00Ë<< 8Ë| (((xË& 0x000000ffË<< 24))

	)

42 #ifde‡
__GNUC__


43 #i‡
__GNUC_PREREQ
 (4, 3)

44 
__ölöe
 

45 
	$__bsw≠_32
 (
__bsx
)

47  
	`__buûtö_bsw≠32
 (
__bsx
);

48 
	}
}

49 #ñi‡
__GNUC__
 >= 2

50 #i‡
__WORDSIZE
 =64 || (
deföed
 
__i486__
 || deföed 
__≥¡ium__
 \

51 || 
deföed
 
	g__≥¡ium¥o__
 || deföed 
	g__≥¡ium4__
 \

52 || 
deföed
 
	g__k8__
 || deföed 
	g__©hl⁄__
 \

53 || 
deföed
 
	g__k6__
 || deföed 
	g__noc⁄a__
 \

54 || 
deföed
 
	g__c‹e2__
 || deföed 
	g__geode__
 \

55 || 
deföed
 
	g__amdÁm10__
)

58 
	#__bsw≠_32
(
x
) \

59 (
__exãnsi⁄__
 \

60 ({ 
__v
, 
__x
 = (
x
); \

61 i‡(
	`__buûtö_c⁄°™t_p
 (
__x
)) \

62 
__v
 = 
	`__bsw≠_c⁄°™t_32
 (
__x
); \

64 
	`__asm__
 ("bsw≠ %0" : "Ù" (
__v
Ë: "0" (
__x
)); \

65 
__v
; }))

	)

67 
	#__bsw≠_32
(
x
) \

68 (
__exãnsi⁄__
 \

69 ({ 
__v
, 
__x
 = (
x
); \

70 i‡(
	`__buûtö_c⁄°™t_p
 (
__x
)) \

71 
__v
 = 
	`__bsw≠_c⁄°™t_32
 (
__x
); \

73 
	`__asm__
 ("rorw $8, %w0;" \

76 : "Ù" (
__v
) \

77 : "0" (
__x
) \

79 
__v
; }))

	)

82 
	#__bsw≠_32
(
x
) \

83 (
__exãnsi⁄__
 \

84 ({ 
__x
 = (
x
); 
	`__bsw≠_c⁄°™t_32
 (__x); }))

	)

87 
__ölöe
 

88 
	$__bsw≠_32
 (
__bsx
)

90  
	`__bsw≠_c⁄°™t_32
 (
__bsx
);

91 
	}
}

95 #i‡
__GNUC_PREREQ
 (2, 0)

97 
	#__bsw≠_c⁄°™t_64
(
x
) \

98 (
	`__exãnsi⁄__
 ((((
x
) & 0xff00000000000000ull) >> 56) \

99 | (((
x
) & 0x00ff000000000000ull) >> 40) \

100 | (((
x
) & 0x0000ff0000000000ull) >> 24) \

101 | (((
x
) & 0x000000ff00000000ull) >> 8) \

102 | (((
x
) & 0x00000000ff000000ull) << 8) \

103 | (((
x
) & 0x0000000000ff0000ull) << 24) \

104 | (((
x
) & 0x000000000000ff00ull) << 40) \

105 | (((
x
Ë& 0x00000000000000ffuŒË<< 56)))

	)

107 #i‡
__GNUC_PREREQ
 (4, 3)

108 
__ölöe
 
__uöt64_t


109 
	$__bsw≠_64
 (
__uöt64_t
 
__bsx
)

111  
	`__buûtö_bsw≠64
 (
__bsx
);

112 
	}
}

113 #ñi‡
__WORDSIZE
 == 64

114 
	#__bsw≠_64
(
x
) \

115 (
__exãnsi⁄__
 \

116 ({ 
__uöt64_t
 
__v
, 
__x
 = (
x
); \

117 i‡(
	`__buûtö_c⁄°™t_p
 (
__x
)) \

118 
__v
 = 
	`__bsw≠_c⁄°™t_64
 (
__x
); \

120 
	`__asm__
 ("bsw≠ %q0" : "Ù" (
__v
Ë: "0" (
__x
)); \

121 
__v
; }))

	)

123 
	#__bsw≠_64
(
x
) \

124 (
__exãnsi⁄__
 \

125 ({ uni⁄ { 
__exãnsi⁄__
 
__uöt64_t
 
__Œ
; \

126 
__l
[2]; } 
__w
, 
__r
; \

127 i‡(
	`__buûtö_c⁄°™t_p
 (
x
)) \

128 
__r
.
__Œ
 = 
	`__bsw≠_c⁄°™t_64
 (
x
); \

131 
__w
.
__Œ
 = (
x
); \

132 
__r
.
__l
[0] = 
	`__bsw≠_32
 (
__w
.__l[1]); \

133 
__r
.
__l
[1] = 
	`__bsw≠_32
 (
__w
.__l[0]); \

135 
__r
.
__Œ
; }))

	)

138 
	#__bsw≠_c⁄°™t_64
(
x
) \

139 ((((
x
) & 0xff00000000000000ull) >> 56) \

140 | (((
x
) & 0x00ff000000000000ull) >> 40) \

141 | (((
x
) & 0x0000ff0000000000ull) >> 24) \

142 | (((
x
) & 0x000000ff00000000ull) >> 8) \

143 | (((
x
) & 0x00000000ff000000ull) << 8) \

144 | (((
x
) & 0x0000000000ff0000ull) << 24) \

145 | (((
x
) & 0x000000000000ff00ull) << 40) \

146 | (((
x
Ë& 0x00000000000000ffuŒË<< 56))

	)

148 
__ölöe
 
__uöt64_t


149 
	$__bsw≠_64
 (
__uöt64_t
 
__bsx
)

151  
	`__bsw≠_c⁄°™t_64
 (
__bsx
);

152 
	}
}

	@/usr/include/bits/endian.h

3 #i‚de‡
_ENDIAN_H


7 
	#__BYTE_ORDER
 
__LITTLE_ENDIAN


	)

	@/usr/include/bits/long-double.h

	@/usr/include/bits/select.h

18 #i‚de‡
_SYS_SELECT_H


22 
	~<bôs/w‹dsize.h
>

25 #i‡
deföed
 
__GNUC__
 && __GNUC__ >= 2

27 #i‡
__WORDSIZE
 == 64

28 
	#__FD_ZERO_STOS
 "°osq"

	)

30 
	#__FD_ZERO_STOS
 "°o¶"

	)

33 
	#__FD_ZERO
(
fd•
) \

35 
__d0
, 
__d1
; \

36 
__asm__
 
	`__vﬁ©ûe__
 ("˛d;Ñï; " 
__FD_ZERO_STOS
 \

37 : "=c" (
__d0
), "=D" (
__d1
) \

38 : "a" (0), "0" ( (
fd_£t
) \

39 /  (
__fd_mask
)), \

40 "1" (&
	`__FDS_BITS
 (
fd•
)[0]) \

42 } 0)

	)

48 
	#__FD_ZERO
(
£t
) \

50 
__i
; \

51 
fd_£t
 *
__¨r
 = (
£t
); \

52 
__i
 = 0; __ò<  (
fd_£t
Ë/  (
__fd_mask
); ++__i) \

53 
	`__FDS_BITS
 (
__¨r
)[
__i
] = 0; \

54 } 0)

	)

58 
	#__FD_SET
(
d
, 
£t
) \

59 ((Ë(
	`__FDS_BITS
 (
£t
)[
	`__FD_ELT
 (
d
)] |
	`__FD_MASK
 (d)))

	)

60 
	#__FD_CLR
(
d
, 
£t
) \

61 ((Ë(
	`__FDS_BITS
 (
£t
)[
	`__FD_ELT
 (
d
)] &~
	`__FD_MASK
 (d)))

	)

62 
	#__FD_ISSET
(
d
, 
£t
) \

63 ((
	`__FDS_BITS
 (
£t
)[
	`__FD_ELT
 (
d
)] & 
	`__FD_MASK
 (d)Ë!0)

	)

	@/usr/include/bits/select2.h

19 #i‚de‡
_SYS_SELECT_H


24 
__fdñt_chk
 (
__d
);

25 
	$__fdñt_w¨n
 (
__d
)

26 
	`__w¨«âr
 ("bit outside of fd_set selected");

27 #unde‡
__FD_ELT


28 
	#__FD_ELT
(
d
) \

29 
__exãnsi⁄__
 \

30 ({ 
__d
 = (
d
); \

31 (
	`__buûtö_c⁄°™t_p
 (
__d
) \

32 ? (0 <
__d
 && __d < 
__FD_SETSIZE
 \

33 ? (
__d
 / 
__NFDBITS
) \

34 : 
	`__fdñt_w¨n
 (
__d
)) \

35 : 
	`__fdñt_chk
 (
__d
)); 
	}
})

	)

	@/usr/include/bits/sysmacros.h

19 #i‚de‡
_BITS_SYSMACROS_H


20 
	#_BITS_SYSMACROS_H
 1

	)

22 #i‚de‡
_SYS_SYSMACROS_H


36 
	#__SYSMACROS_DECLARE_MAJOR
(
DECL_TEMPL
) \

37 
	`DECL_TEMPL
(, 
maj‹
, (
__dev_t
 
__dev
))

	)

39 
	#__SYSMACROS_DEFINE_MAJOR
(
DECL_TEMPL
) \

40 
	`__SYSMACROS_DECLARE_MAJOR
 (
DECL_TEMPL
) \

42 
__maj‹
; \

43 
__maj‹
 = ((
__dev
 & (
__dev_t
) 0x00000000000fff00u) >> 8); \

44 
__maj‹
 |((
__dev
 & (
__dev_t
) 0xfffff00000000000u) >> 32); \

45  
__maj‹
; \

46 }

	)

48 
	#__SYSMACROS_DECLARE_MINOR
(
DECL_TEMPL
) \

49 
	`DECL_TEMPL
(, 
mö‹
, (
__dev_t
 
__dev
))

	)

51 
	#__SYSMACROS_DEFINE_MINOR
(
DECL_TEMPL
) \

52 
	`__SYSMACROS_DECLARE_MINOR
 (
DECL_TEMPL
) \

54 
__mö‹
; \

55 
__mö‹
 = ((
__dev
 & (
__dev_t
) 0x00000000000000ffu) >> 0); \

56 
__mö‹
 |((
__dev
 & (
__dev_t
) 0x00000ffffff00000u) >> 12); \

57  
__mö‹
; \

58 }

	)

60 
	#__SYSMACROS_DECLARE_MAKEDEV
(
DECL_TEMPL
) \

61 
	`DECL_TEMPL
(
__dev_t
, 
makedev
, (
__maj‹
, 
__mö‹
))

	)

63 
	#__SYSMACROS_DEFINE_MAKEDEV
(
DECL_TEMPL
) \

64 
	`__SYSMACROS_DECLARE_MAKEDEV
 (
DECL_TEMPL
) \

66 
__dev_t
 
__dev
; \

67 
__dev
 = (((
__dev_t
Ë(
__maj‹
 & 0x00000fffu)) << 8); \

68 
__dev
 |(((
__dev_t
Ë(
__maj‹
 & 0xfffff000u)) << 32); \

69 
__dev
 |(((
__dev_t
Ë(
__mö‹
 & 0x000000ffu)) << 0); \

70 
__dev
 |(((
__dev_t
Ë(
__mö‹
 & 0xffffff00u)) << 12); \

71  
__dev
; \

72 }

	)

	@/usr/include/bits/thread-shared-types.h

19 #i‚de‡
_THREAD_SHARED_TYPES_H


20 
	#_THREAD_SHARED_TYPES_H
 1

	)

77 
	~<bôs/±hªadty≥s-¨ch.h
>

81 #i‡!
__PTHREAD_MUTEX_USE_UNION


82 
	s__±hªad_öã∫Æ_li°


84 
__±hªad_öã∫Æ_li°
 *
	m__¥ev
;

85 
__±hªad_öã∫Æ_li°
 *
	m__√xt
;

86 } 
	t__±hªad_li°_t
;

88 
	s__±hªad_öã∫Æ_¶i°


90 
__±hªad_öã∫Æ_¶i°
 *
	m__√xt
;

91 } 
	t__±hªad_¶i°_t
;

95 #i‡
__PTHREAD_MUTEX_LOCK_ELISION


96 #i‡!
__PTHREAD_MUTEX_USE_UNION


97 
	#__PTHREAD_SPINS_DATA
 \

98 
__•ös
; \

99 
__ñisi⁄


	)

100 
	#__PTHREAD_SPINS
 0, 0

	)

102 
	#__PTHREAD_SPINS_DATA
 \

105 
__e•ös
; \

106 
__ìlisi⁄
; \

107 } 
__ñisi⁄_d©a


	)

108 
	#__PTHREAD_SPINS
 { 0, 0 }

	)

109 
	#__•ös
 
__ñisi⁄_d©a
.
__e•ös


	)

110 
	#__ñisi⁄
 
__ñisi⁄_d©a
.
__ìlisi⁄


	)

113 
	#__PTHREAD_SPINS_DATA
 
__•ös


	)

115 
	#__PTHREAD_SPINS
 0

	)

118 
	s__±hªad_muãx_s


120 
__lock
 
	m__LOCK_ALIGNMENT
;

121 
	m__cou¡
;

122 
	m__ow√r
;

123 #i‡!
__PTHREAD_MUTEX_NUSERS_AFTER_KIND


124 
	m__nu£rs
;

128 
	m__köd
;

129 
	m__PTHREAD_COMPAT_PADDING_MID


130 #i‡
__PTHREAD_MUTEX_NUSERS_AFTER_KIND


131 
	m__nu£rs
;

133 #i‡!
__PTHREAD_MUTEX_USE_UNION


134 
	m__PTHREAD_SPINS_DATA
;

135 
__±hªad_li°_t
 
	m__li°
;

136 
	#__PTHREAD_MUTEX_HAVE_PREV
 1

	)

138 
__exãnsi⁄__
 union

140 
	m__PTHREAD_SPINS_DATA
;

141 
__±hªad_¶i°_t
 
	m__li°
;

143 
	#__PTHREAD_MUTEX_HAVE_PREV
 0

	)

145 
	m__PTHREAD_COMPAT_PADDING_END


151 
	s__±hªad_c⁄d_s


153 
__exãnsi⁄__
 union

155 
__exãnsi⁄__
 
	m__w£q
;

158 
	m__low
;

159 
	m__high
;

160 } 
	m__w£q32
;

162 
__exãnsi⁄__
 union

164 
__exãnsi⁄__
 
	m__g1_°¨t
;

167 
	m__low
;

168 
	m__high
;

169 } 
	m__g1_°¨t32
;

171 
	m__g_ªfs
[2] 
	m__LOCK_ALIGNMENT
;

172 
	m__g_size
[2];

173 
	m__g1_‹ig_size
;

174 
	m__wªfs
;

175 
	m__g_sig«ls
[2];

	@/usr/include/bits/types/__mbstate_t.h

1 #i‚de‡
____mb°©e_t_deföed


2 
	#____mb°©e_t_deföed
 1

	)

8 #i‚de‡
__WINT_TYPE__


9 
	#__WINT_TYPE__
 

	)

15 
	m__cou¡
;

18 
__WINT_TYPE__
 
	m__wch
;

19 
	m__wchb
[4];

20 } 
	m__vÆue
;

21 } 
	t__mb°©e_t
;

	@/usr/include/bits/types/sigset_t.h

1 #i‚de‡
__sig£t_t_deföed


2 
	#__sig£t_t_deföed
 1

	)

4 
	~<bôs/ty≥s/__sig£t_t.h
>

7 
__sig£t_t
 
	tsig£t_t
;

	@/usr/include/bits/types/struct_timespec.h

1 #i‚de‡
__time•ec_deföed


2 
	#__time•ec_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

8 
	stime•ec


10 
__time_t
 
	mtv_£c
;

11 
__sysˇŒ_¶⁄g_t
 
	mtv_n£c
;

	@/usr/include/bits/types/struct_timeval.h

1 #i‚de‡
__timevÆ_deföed


2 
	#__timevÆ_deföed
 1

	)

4 
	~<bôs/ty≥s.h
>

8 
	stimevÆ


10 
__time_t
 
	mtv_£c
;

11 
__su£c⁄ds_t
 
	mtv_u£c
;

	@/usr/include/bits/types/wint_t.h

1 #i‚de‡
__wöt_t_deföed


2 
	#__wöt_t_deföed
 1

	)

9 #i‚de‡
_WINT_T


10 
	#_WINT_T
 1

	)

16 #i‚de‡
__WINT_TYPE__


17 
	#__WINT_TYPE__
 

	)

20 
__WINT_TYPE__
 
	twöt_t
;

	@/usr/include/bits/uintn-identity.h

19 #i‡!
deföed
 
_NETINET_IN_H
 && !deföed 
_ENDIAN_H


23 #i‚de‡
_BITS_UINTN_IDENTITY_H


24 
	#_BITS_UINTN_IDENTITY_H
 1

	)

26 
	~<bôs/ty≥s.h
>

32 
__ölöe
 
__uöt16_t


33 
	$__uöt16_idítôy
 (
__uöt16_t
 
__x
)

35  
__x
;

36 
	}
}

38 
__ölöe
 
__uöt32_t


39 
	$__uöt32_idítôy
 (
__uöt32_t
 
__x
)

41  
__x
;

42 
	}
}

44 
__ölöe
 
__uöt64_t


45 
	$__uöt64_idítôy
 (
__uöt64_t
 
__x
)

47  
__x
;

48 
	}
}

	@/usr/include/gconv.h

22 #i‚de‡
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<„©uªs.h
>

26 
	~<bôs/ty≥s/__mb°©e_t.h
>

27 
	~<bôs/ty≥s/wöt_t.h
>

29 
	#__√ed_size_t


	)

30 
	#__√ed_wch¨_t


	)

31 
	~<°ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch¨_t
Ë0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004,

60 
	m__GCONV_TRANSLIT
 = 0x0008

65 
	g__gc⁄v_°ï
;

66 
	g__gc⁄v_°ï_d©a
;

67 
	g__gc⁄v_lﬂded_obje˘
;

71 (*
	t__gc⁄v_f˘
Ë(
	t__gc⁄v_°ï
 *, 
	t__gc⁄v_°ï_d©a
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wöt_t
 (*
	t__gc⁄v_btowc_f˘
Ë(
	t__gc⁄v_°ï
 *, );

79 (*
	t__gc⁄v_öô_f˘
Ë(
	t__gc⁄v_°ï
 *);

80 (*
	t__gc⁄v_íd_f˘
Ë(
	t__gc⁄v_°ï
 *);

84 
	s__gc⁄v_°ï


86 
__gc⁄v_lﬂded_obje˘
 *
__shlib_h™dÀ
;

87 c⁄° *
__mod«me
;

89 
__cou¡î
;

91 *
__‰om_«me
;

92 *
__to_«me
;

94 
__gc⁄v_f˘
 
__f˘
;

95 
__gc⁄v_btowc_f˘
 
__btowc_f˘
;

96 
__gc⁄v_öô_f˘
 
__öô_f˘
;

97 
__gc⁄v_íd_f˘
 
__íd_f˘
;

101 
__mö_√eded_‰om
;

102 
__max_√eded_‰om
;

103 
__mö_√eded_to
;

104 
__max_√eded_to
;

107 
__°©eful
;

109 *
__d©a
;

114 
	s__gc⁄v_°ï_d©a


116 *
__outbuf
;

117 *
__outbu„nd
;

121 
__Êags
;

125 
__övoˇti⁄_cou¡î
;

129 
__öã∫Æ_u£
;

131 
__mb°©e_t
 *
__°©ï
;

132 
__mb°©e_t
 
__°©e
;

138 
	s__gc⁄v_öfo


140 
size_t
 
__n°ïs
;

141 
__gc⁄v_°ï
 *
__°ïs
;

142 
__exãnsi⁄__
 
__gc⁄v_°ï_d©a
 
__d©a
[0];

143 } *
	t__gc⁄v_t
;

146 
	`__gc⁄v_å™¶ôî©e
 (
__gc⁄v_°ï
 *
°ï
,

147 
__gc⁄v_°ï_d©a
 *
°ï_d©a
,

148 c⁄° *
öbuf°¨t
,

149 c⁄° **
öbuÂ
,

150 c⁄° *
öbu„nd
,

151 **
outbuf°¨t
,

152 
size_t
 *
úªvîsibÀ
);

	@/usr/include/gnu/stubs.h

6 #i‡!
deföed
 
__x86_64__


7 
	~<gnu/°ubs-32.h
>

9 #i‡
deföed
 
__x86_64__
 && deföed 
__LP64__


10 
	~<gnu/°ubs-64.h
>

12 #i‡
deföed
 
__x86_64__
 && deföed 
__ILP32__


13 
	~<gnu/°ubs-x32.h
>

	@/usr/include/stdc-predef.h

18 #i‚def 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde‡
__GCC_IEC_559


37 #i‡
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde‡
__GCC_IEC_559_COMPLEX


45 #i‡
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

58 
	#__STDC_ISO_10646__
 201706L

	)

61 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/bits/byteswap-16.h

19 #i‚de‡
_BITS_BYTESWAP_H


23 #ifde‡
__GNUC__


24 #i‡
__GNUC__
 >= 2

25 
	#__bsw≠_16
(
x
) \

26 (
__exãnsi⁄__
 \

27 ({ 
__v
, 
__x
 = (Ë(
x
); \

28 i‡(
	`__buûtö_c⁄°™t_p
 (
__x
)) \

29 
__v
 = 
	`__bsw≠_c⁄°™t_16
 (
__x
); \

31 
	`__asm__
 ("rorw $8, %w0" \

32 : "Ù" (
__v
) \

33 : "0" (
__x
) \

35 
__v
; }))

	)

38 
	#__bsw≠_16
(
x
) \

39 (
__exãnsi⁄__
 \

40 ({ 
__x
 = (Ë(
x
); \

41 
	`__bsw≠_c⁄°™t_16
 (
__x
); }))

	)

44 
__ölöe
 

45 
	$__bsw≠_16
 (
__bsx
)

47  
	`__bsw≠_c⁄°™t_16
 (
__bsx
);

48 
	}
}

	@/usr/include/bits/pthreadtypes-arch.h

18 #i‚de‡
_BITS_PTHREADTYPES_ARCH_H


19 
	#_BITS_PTHREADTYPES_ARCH_H
 1

	)

21 
	~<bôs/w‹dsize.h
>

23 #ifde‡
__x86_64__


24 #i‡
__WORDSIZE
 == 64

25 
	#__SIZEOF_PTHREAD_MUTEX_T
 40

	)

26 
	#__SIZEOF_PTHREAD_ATTR_T
 56

	)

27 
	#__SIZEOF_PTHREAD_MUTEX_T
 40

	)

28 
	#__SIZEOF_PTHREAD_RWLOCK_T
 56

	)

29 
	#__SIZEOF_PTHREAD_BARRIER_T
 32

	)

31 
	#__SIZEOF_PTHREAD_MUTEX_T
 32

	)

32 
	#__SIZEOF_PTHREAD_ATTR_T
 32

	)

33 
	#__SIZEOF_PTHREAD_MUTEX_T
 32

	)

34 
	#__SIZEOF_PTHREAD_RWLOCK_T
 44

	)

35 
	#__SIZEOF_PTHREAD_BARRIER_T
 20

	)

38 
	#__SIZEOF_PTHREAD_MUTEX_T
 24

	)

39 
	#__SIZEOF_PTHREAD_ATTR_T
 36

	)

40 
	#__SIZEOF_PTHREAD_MUTEX_T
 24

	)

41 
	#__SIZEOF_PTHREAD_RWLOCK_T
 32

	)

42 
	#__SIZEOF_PTHREAD_BARRIER_T
 20

	)

44 
	#__SIZEOF_PTHREAD_MUTEXATTR_T
 4

	)

45 
	#__SIZEOF_PTHREAD_COND_T
 48

	)

46 
	#__SIZEOF_PTHREAD_CONDATTR_T
 4

	)

47 
	#__SIZEOF_PTHREAD_RWLOCKATTR_T
 8

	)

48 
	#__SIZEOF_PTHREAD_BARRIERATTR_T
 4

	)

51 
	#__PTHREAD_COMPAT_PADDING_MID


	)

52 
	#__PTHREAD_COMPAT_PADDING_END


	)

53 
	#__PTHREAD_MUTEX_LOCK_ELISION
 1

	)

54 #ifde‡
__x86_64__


55 
	#__PTHREAD_MUTEX_NUSERS_AFTER_KIND
 0

	)

56 
	#__PTHREAD_MUTEX_USE_UNION
 0

	)

58 
	#__PTHREAD_MUTEX_NUSERS_AFTER_KIND
 1

	)

59 
	#__PTHREAD_MUTEX_USE_UNION
 1

	)

62 
	#__LOCK_ALIGNMENT


	)

63 
	#__ONCE_ALIGNMENT


	)

65 
	s__±hªad_rwlock_¨ch_t


67 
	m__ªadîs
;

68 
	m__wrôîs
;

69 
	m__wΩha£_fuãx
;

70 
	m__wrôîs_fuãx
;

71 
	m__∑d3
;

72 
	m__∑d4
;

73 #ifde‡
__x86_64__


74 
	m__cur_wrôî
;

75 
	m__sh¨ed
;

76 sig√d 
	m__rwñisi⁄
;

77 #ifde‡ 
__ILP32__


78 
	m__∑d1
[3];

79 
	#__PTHREAD_RWLOCK_ELISION_EXTRA
 0, { 0, 0, 0 }

	)

81 
	m__∑d1
[7];

82 
	#__PTHREAD_RWLOCK_ELISION_EXTRA
 0, { 0, 0, 0, 0, 0, 0, 0 }

	)

84 
	m__∑d2
;

87 
	m__Êags
;

88 
	#__PTHREAD_RWLOCK_INT_FLAGS_SHARED
 1

	)

92 
	m__Êags
;

93 
	m__sh¨ed
;

94 sig√d 
	m__rwñisi⁄
;

95 
	#__PTHREAD_RWLOCK_ELISION_EXTRA
 0

	)

96 
	m__∑d2
;

97 
	m__cur_wrôî
;

101 #i‚de‡
__x86_64__


103 
	#__˛ónup_f˘_©åibuã
 
	`__©åibuã__
 ((
	`__ªg∑rm__
 (1)))

	)

	@/usr/include/bits/types/__sigset_t.h

1 #i‚de‡
____sig£t_t_deföed


2 
	#____sig£t_t_deföed


	)

4 
	#_SIGSET_NWORDS
 (1024 / (8 *  ()))

	)

7 
	m__vÆ
[
_SIGSET_NWORDS
];

8 } 
	t__sig£t_t
;

	@/usr/include/gnu/stubs-32.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub_chÊags


	)

11 
	#__°ub_Áâach


	)

12 
	#__°ub_fchÊags


	)

13 
	#__°ub_fdëach


	)

14 
	#__°ub_gây


	)

15 
	#__°ub_lchmod


	)

16 
	#__°ub_ªvoke


	)

17 
	#__°ub_£éogö


	)

18 
	#__°ub_sigªtu∫


	)

19 
	#__°ub_s°k


	)

20 
	#__°ub_°ty


	)

	@/usr/include/gnu/stubs-64.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub___com∑t_bdÊush


	)

11 
	#__°ub_chÊags


	)

12 
	#__°ub_Áâach


	)

13 
	#__°ub_fchÊags


	)

14 
	#__°ub_fdëach


	)

15 
	#__°ub_gëmsg


	)

16 
	#__°ub_gây


	)

17 
	#__°ub_lchmod


	)

18 
	#__°ub_putmsg


	)

19 
	#__°ub_ªvoke


	)

20 
	#__°ub_£éogö


	)

21 
	#__°ub_sigªtu∫


	)

22 
	#__°ub_s°k


	)

23 
	#__°ub_°ty


	)

	@/usr/include/gnu/stubs-x32.h

6 #ifde‡
_LIBC


7 #îr‹ 
Aµliˇti⁄s
 
may
 
nŸ
 
deföe
 
the
 
ma¸o
 
_LIBC


10 
	#__°ub___com∑t_bdÊush


	)

11 
	#__°ub___com∑t_¸óã_moduÀ


	)

12 
	#__°ub___com∑t_gë_kî√l_syms


	)

13 
	#__°ub___com∑t_quîy_moduÀ


	)

14 
	#__°ub___com∑t_u£lib


	)

15 
	#__°ub_chÊags


	)

16 
	#__°ub_Áâach


	)

17 
	#__°ub_fchÊags


	)

18 
	#__°ub_fdëach


	)

19 
	#__°ub_gëmsg


	)

20 
	#__°ub_gây


	)

21 
	#__°ub_lchmod


	)

22 
	#__°ub_nfs£rv˘l


	)

23 
	#__°ub_putmsg


	)

24 
	#__°ub_ªvoke


	)

25 
	#__°ub_£éogö


	)

26 
	#__°ub_sigªtu∫


	)

27 
	#__°ub_s°k


	)

28 
	#__°ub_°ty


	)

	@
1
.
1
/usr/include
190
9111
Template/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
Template/Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
Template/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c
Template/Libraries/CMSIS/Include/arm_common_tables.h
Template/Libraries/CMSIS/Include/arm_const_structs.h
Template/Libraries/CMSIS/Include/arm_math.h
Template/Libraries/CMSIS/Include/core_cm0.h
Template/Libraries/CMSIS/Include/core_cm0plus.h
Template/Libraries/CMSIS/Include/core_cm3.h
Template/Libraries/CMSIS/Include/core_cm4.h
Template/Libraries/CMSIS/Include/core_cm7.h
Template/Libraries/CMSIS/Include/core_cmFunc.h
Template/Libraries/CMSIS/Include/core_cmInstr.h
Template/Libraries/CMSIS/Include/core_cmSimd.h
Template/Libraries/CMSIS/Include/core_sc000.h
Template/Libraries/CMSIS/Include/core_sc300.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cec.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dfsdm.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dsi.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash_ramfunc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmpi2c.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_lptim.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_qspi.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spdifrx.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cec.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dfsdm.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dsi.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash_ramfunc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmpi2c.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_lptim.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_qspi.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spdifrx.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c
Template/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c
Template/User/AT/AT_ESP.c
Template/User/AT/AT_ESP.h
Template/User/debug/debug.c
Template/User/debug/debug.h
Template/User/main.c
Template/User/stm32f4xx_conf.h
Template/User/stm32f4xx_it.c
Template/User/stm32f4xx_it.h
Template/User/systick/bsp_systick.c
Template/User/systick/bsp_systick.h
Template/User/usart2/bsp_usart2.c
Template/User/usart2/bsp_usart2.h
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/alloca.h
/usr/include/bits/floatn.h
/usr/include/bits/flt-eval-method.h
/usr/include/bits/fp-fast.h
/usr/include/bits/fp-logb.h
/usr/include/bits/getopt_posix.h
/usr/include/bits/iscanonical.h
/usr/include/bits/libc-header-start.h
/usr/include/bits/libio.h
/usr/include/bits/math-finite.h
/usr/include/bits/math-vector.h
/usr/include/bits/mathcalls-helper-functions.h
/usr/include/bits/mathcalls.h
/usr/include/bits/mathinline.h
/usr/include/bits/stdint-intn.h
/usr/include/bits/stdint-uintn.h
/usr/include/bits/stdio-ldbl.h
/usr/include/bits/stdio.h
/usr/include/bits/stdio2.h
/usr/include/bits/stdio_lim.h
/usr/include/bits/stdlib-bsearch.h
/usr/include/bits/stdlib-float.h
/usr/include/bits/stdlib-ldbl.h
/usr/include/bits/stdlib.h
/usr/include/bits/string_fortified.h
/usr/include/bits/sys_errlist.h
/usr/include/bits/types.h
/usr/include/bits/types/FILE.h
/usr/include/bits/types/__FILE.h
/usr/include/bits/types/locale_t.h
/usr/include/bits/waitflags.h
/usr/include/bits/waitstatus.h
/usr/include/bits/wchar.h
/usr/include/bits/wordsize.h
/usr/include/strings.h
/usr/include/sys/types.h
/usr/include/bits/_G_config.h
/usr/include/bits/floatn-common.h
/usr/include/bits/getopt_core.h
/usr/include/bits/libio-ldbl.h
/usr/include/bits/libm-simd-decl-stubs.h
/usr/include/bits/pthreadtypes.h
/usr/include/bits/strings_fortified.h
/usr/include/bits/types/__locale_t.h
/usr/include/bits/types/clock_t.h
/usr/include/bits/types/clockid_t.h
/usr/include/bits/types/time_t.h
/usr/include/bits/types/timer_t.h
/usr/include/bits/typesizes.h
/usr/include/endian.h
/usr/include/features.h
/usr/include/sys/cdefs.h
/usr/include/sys/select.h
/usr/include/sys/sysmacros.h
/usr/include/bits/byteswap.h
/usr/include/bits/endian.h
/usr/include/bits/long-double.h
/usr/include/bits/select.h
/usr/include/bits/select2.h
/usr/include/bits/sysmacros.h
/usr/include/bits/thread-shared-types.h
/usr/include/bits/types/__mbstate_t.h
/usr/include/bits/types/sigset_t.h
/usr/include/bits/types/struct_timespec.h
/usr/include/bits/types/struct_timeval.h
/usr/include/bits/types/wint_t.h
/usr/include/bits/uintn-identity.h
/usr/include/gconv.h
/usr/include/gnu/stubs.h
/usr/include/stdc-predef.h
/usr/include/bits/byteswap-16.h
/usr/include/bits/pthreadtypes-arch.h
/usr/include/bits/types/__sigset_t.h
/usr/include/gnu/stubs-32.h
/usr/include/gnu/stubs-64.h
/usr/include/gnu/stubs-x32.h
