; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple riscv64 -o - %s \
; RUN:     -mattr=+experimental-v,+experimental-zvlsseg | FileCheck %s

declare { <vscale x 1 x double>, <vscale x 1 x double>, <vscale x 1 x double> } @llvm.epi.vlseg3.strided.nxv1f64(double *%a, i64 %stride, i64 %avl)

define <vscale x 1 x double> @test_vlseg3_f64(double *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg3_f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a2, a2, e64,m1,tu,mu
; CHECK-NEXT:    vlsseg3e64.v v16, (a0), a1
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18
; CHECK-NEXT:    ret
  %x = call { <vscale x 1 x double>, <vscale x 1 x double>, <vscale x 1 x double> } @llvm.epi.vlseg3.strided.nxv1f64(double* %a, i64 %stride, i64 %avl)
  %y = extractvalue { <vscale x 1 x double>, <vscale x 1 x double>, <vscale x 1 x double> } %x, 0
  ret <vscale x 1 x double> %y
}

declare void @llvm.epi.vsseg3.strided.nxv1f64(<vscale x 1 x double> %v0, <vscale x 1 x double> %v1, <vscale x 1 x double> %v2, double *%a, i64 %stride, i64 %avl)

define void @test_vsseg3_f64(<vscale x 1 x double> %v0, <vscale x 1 x double> %v1, <vscale x 1 x double> %v2, double *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg3_f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v18 killed $v18 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vsetvli a2, a2, e64,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vssseg3e64.v v16, (a0), a1
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg3.strided.nxv1f64(<vscale x 1 x double> %v0, <vscale x 1 x double> %v1, <vscale x 1 x double> %v2, double *%a, i64 %stride, i64 %avl)
  ret void
}

declare { <vscale x 2 x float>, <vscale x 2 x float>, <vscale x 2 x float> } @llvm.epi.vlseg3.strided.nxv2f32(float *%a, i64 %stride, i64 %avl)

define <vscale x 2 x float> @test_vlseg3_f32(float *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg3_f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a2, a2, e32,m1,tu,mu
; CHECK-NEXT:    vlsseg3e32.v v16, (a0), a1
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18
; CHECK-NEXT:    ret
  %x = call { <vscale x 2 x float>, <vscale x 2 x float>, <vscale x 2 x float> } @llvm.epi.vlseg3.strided.nxv2f32(float* %a, i64 %stride, i64 %avl)
  %y = extractvalue { <vscale x 2 x float>, <vscale x 2 x float>, <vscale x 2 x float> } %x, 0
  ret <vscale x 2 x float> %y
}

declare void @llvm.epi.vsseg3.strided.nxv2f32(<vscale x 2 x float> %v0, <vscale x 2 x float> %v1, <vscale x 2 x float> %v2, float *%a, i64 %stride, i64 %avl)

define void @test_vsseg3_f32(<vscale x 2 x float> %v0, <vscale x 2 x float> %v1, <vscale x 2 x float> %v2, float *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg3_f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v18 killed $v18 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vsetvli a2, a2, e32,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vssseg3e32.v v16, (a0), a1
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg3.strided.nxv2f32(<vscale x 2 x float> %v0, <vscale x 2 x float> %v1, <vscale x 2 x float> %v2, float *%a, i64 %stride, i64 %avl)
  ret void
}

declare { <vscale x 1 x i64>, <vscale x 1 x i64>, <vscale x 1 x i64> } @llvm.epi.vlseg3.strided.nxv1i64(i64 *%a, i64 %stride, i64 %avl)

define <vscale x 1 x i64> @test_vlseg3_i64(i64 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg3_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a2, a2, e64,m1,tu,mu
; CHECK-NEXT:    vlsseg3e64.v v16, (a0), a1
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18
; CHECK-NEXT:    ret
  %x = call { <vscale x 1 x i64>, <vscale x 1 x i64>, <vscale x 1 x i64> } @llvm.epi.vlseg3.strided.nxv1i64(i64* %a, i64 %stride, i64 %avl)
  %y = extractvalue { <vscale x 1 x i64>, <vscale x 1 x i64>, <vscale x 1 x i64> } %x, 0
  ret <vscale x 1 x i64> %y
}

declare void @llvm.epi.vsseg3.strided.nxv1i64(<vscale x 1 x i64> %v0, <vscale x 1 x i64> %v1, <vscale x 1 x i64> %v2, i64 *%a, i64 %stride, i64 %avl)

define void @test_vsseg3_i64(<vscale x 1 x i64> %v0, <vscale x 1 x i64> %v1, <vscale x 1 x i64> %v2, i64 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg3_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v18 killed $v18 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vsetvli a2, a2, e64,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vssseg3e64.v v16, (a0), a1
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg3.strided.nxv1i64(<vscale x 1 x i64> %v0, <vscale x 1 x i64> %v1, <vscale x 1 x i64> %v2, i64 *%a, i64 %stride, i64 %avl)
  ret void
}

declare { <vscale x 2 x i32>, <vscale x 2 x i32>, <vscale x 2 x i32> } @llvm.epi.vlseg3.strided.nxv2i32(i32 *%a, i64 %stride, i64 %avl)

define <vscale x 2 x i32> @test_vlseg3_i32(i32 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg3_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a2, a2, e32,m1,tu,mu
; CHECK-NEXT:    vlsseg3e32.v v16, (a0), a1
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18
; CHECK-NEXT:    ret
  %x = call { <vscale x 2 x i32>, <vscale x 2 x i32>, <vscale x 2 x i32> } @llvm.epi.vlseg3.strided.nxv2i32(i32* %a, i64 %stride, i64 %avl)
  %y = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32>, <vscale x 2 x i32> } %x, 0
  ret <vscale x 2 x i32> %y
}

declare void @llvm.epi.vsseg3.strided.nxv2i32(<vscale x 2 x i32> %v0, <vscale x 2 x i32> %v1, <vscale x 2 x i32> %v2, i32 *%a, i64 %stride, i64 %avl)

define void @test_vsseg3_i32(<vscale x 2 x i32> %v0, <vscale x 2 x i32> %v1, <vscale x 2 x i32> %v2, i32 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg3_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v18 killed $v18 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vsetvli a2, a2, e32,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vssseg3e32.v v16, (a0), a1
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg3.strided.nxv2i32(<vscale x 2 x i32> %v0, <vscale x 2 x i32> %v1, <vscale x 2 x i32> %v2, i32 *%a, i64 %stride, i64 %avl)
  ret void
}

declare { <vscale x 4 x i16>, <vscale x 4 x i16>, <vscale x 4 x i16> } @llvm.epi.vlseg3.strided.nxv4i16(i16 *%a, i64 %stride, i64 %avl)

define <vscale x 4 x i16> @test_vlseg3_i16(i16 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg3_i16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a2, a2, e16,m1,tu,mu
; CHECK-NEXT:    vlsseg3e16.v v16, (a0), a1
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18
; CHECK-NEXT:    ret
  %x = call { <vscale x 4 x i16>, <vscale x 4 x i16>, <vscale x 4 x i16> } @llvm.epi.vlseg3.strided.nxv4i16(i16* %a, i64 %stride, i64 %avl)
  %y = extractvalue { <vscale x 4 x i16>, <vscale x 4 x i16>, <vscale x 4 x i16> } %x, 0
  ret <vscale x 4 x i16> %y
}

declare void @llvm.epi.vsseg3.strided.nxv4i16(<vscale x 4 x i16> %v0, <vscale x 4 x i16> %v1, <vscale x 4 x i16> %v2, i16 *%a, i64 %stride, i64 %avl)

define void @test_vsseg3_i16(<vscale x 4 x i16> %v0, <vscale x 4 x i16> %v1, <vscale x 4 x i16> %v2, i16 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg3_i16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v18 killed $v18 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vsetvli a2, a2, e16,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vssseg3e16.v v16, (a0), a1
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg3.strided.nxv4i16(<vscale x 4 x i16> %v0, <vscale x 4 x i16> %v1, <vscale x 4 x i16> %v2, i16 *%a, i64 %stride, i64 %avl)
  ret void
}

declare { <vscale x 8 x i8>, <vscale x 8 x i8>, <vscale x 8 x i8> } @llvm.epi.vlseg3.strided.nxv8i8(i8 *%a, i64 %stride, i64 %avl)

define <vscale x 8 x i8> @test_vlseg3_i8(i8 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg3_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a2, a2, e8,m1,tu,mu
; CHECK-NEXT:    vlsseg3e8.v v16, (a0), a1
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18
; CHECK-NEXT:    ret
  %x = call { <vscale x 8 x i8>, <vscale x 8 x i8>, <vscale x 8 x i8> } @llvm.epi.vlseg3.strided.nxv8i8(i8* %a, i64 %stride, i64 %avl)
  %y = extractvalue { <vscale x 8 x i8>, <vscale x 8 x i8>, <vscale x 8 x i8> } %x, 0
  ret <vscale x 8 x i8> %y
}

declare void @llvm.epi.vsseg3.strided.nxv8i8(<vscale x 8 x i8> %v0, <vscale x 8 x i8> %v1, <vscale x 8 x i8> %v2, i8 *%a, i64 %stride, i64 %avl)

define void @test_vsseg3_i8(<vscale x 8 x i8> %v0, <vscale x 8 x i8> %v1, <vscale x 8 x i8> %v2, i8 *%a, i64 %stride, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg3_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v18 killed $v18 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vsetvli a2, a2, e8,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17_v18 def $v16_v17_v18
; CHECK-NEXT:    vssseg3e8.v v16, (a0), a1
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg3.strided.nxv8i8(<vscale x 8 x i8> %v0, <vscale x 8 x i8> %v1, <vscale x 8 x i8> %v2, i8 *%a, i64 %stride, i64 %avl)
  ret void
}
