--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.163ns.
--------------------------------------------------------------------------------

Paths for end point my_serial_rx/data_q_2 (SLICE_X9Y37.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_10 (FF)
  Destination:          my_serial_rx/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_10 to my_serial_rx/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_10
    SLICE_X5Y22.D2       net (fanout=3)        0.750   my_serial_rx/ctr_q<10>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.408   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (1.567ns logic, 3.527ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_3 (FF)
  Destination:          my_serial_rx/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_3 to my_serial_rx/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.DQ       Tcko                  0.525   my_serial_rx/ctr_q<3>
                                                       my_serial_rx/ctr_q_3
    SLICE_X5Y22.D5       net (fanout=3)        0.618   my_serial_rx/ctr_q<3>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.408   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (1.662ns logic, 3.395ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_0 (FF)
  Destination:          my_serial_rx/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_0 to my_serial_rx/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AQ       Tcko                  0.525   my_serial_rx/ctr_q<3>
                                                       my_serial_rx/ctr_q_0
    SLICE_X5Y22.D3       net (fanout=3)        0.616   my_serial_rx/ctr_q<0>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.408   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.662ns logic, 3.393ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_rx/data_q_1 (SLICE_X9Y37.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_10 (FF)
  Destination:          my_serial_rx/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_10 to my_serial_rx/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_10
    SLICE_X5Y22.D2       net (fanout=3)        0.750   my_serial_rx/ctr_q<10>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.390   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (1.549ns logic, 3.527ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_3 (FF)
  Destination:          my_serial_rx/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_3 to my_serial_rx/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.DQ       Tcko                  0.525   my_serial_rx/ctr_q<3>
                                                       my_serial_rx/ctr_q_3
    SLICE_X5Y22.D5       net (fanout=3)        0.618   my_serial_rx/ctr_q<3>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.390   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.644ns logic, 3.395ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_0 (FF)
  Destination:          my_serial_rx/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_0 to my_serial_rx/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AQ       Tcko                  0.525   my_serial_rx/ctr_q<3>
                                                       my_serial_rx/ctr_q_0
    SLICE_X5Y22.D3       net (fanout=3)        0.616   my_serial_rx/ctr_q<0>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.390   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (1.644ns logic, 3.393ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_rx/data_q_3 (SLICE_X9Y37.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_10 (FF)
  Destination:          my_serial_rx/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_10 to my_serial_rx/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.430   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/ctr_q_10
    SLICE_X5Y22.D2       net (fanout=3)        0.750   my_serial_rx/ctr_q<10>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.382   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.068ns (1.541ns logic, 3.527ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_3 (FF)
  Destination:          my_serial_rx/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_3 to my_serial_rx/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.DQ       Tcko                  0.525   my_serial_rx/ctr_q<3>
                                                       my_serial_rx/ctr_q_3
    SLICE_X5Y22.D5       net (fanout=3)        0.618   my_serial_rx/ctr_q<3>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.382   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (1.636ns logic, 3.395ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_serial_rx/ctr_q_0 (FF)
  Destination:          my_serial_rx/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_serial_rx/ctr_q_0 to my_serial_rx/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AQ       Tcko                  0.525   my_serial_rx/ctr_q<3>
                                                       my_serial_rx/ctr_q_0
    SLICE_X5Y22.D3       net (fanout=3)        0.616   my_serial_rx/ctr_q<0>
    SLICE_X5Y22.D        Tilo                  0.259   my_serial_rx/ctr_q<12>
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>_SW0
    SLICE_X6Y22.A4       net (fanout=2)        0.704   N24
    SLICE_X6Y22.A        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/GND_4_o_GND_4_o_equal_9_o<12>
    SLICE_X6Y22.B4       net (fanout=15)       0.481   my_serial_rx/GND_4_o_GND_4_o_equal_9_o
    SLICE_X6Y22.B        Tilo                  0.235   my_serial_rx/GND_4_o_GND_4_o_equal_5_o<12>1
                                                       my_serial_rx/_n0093_inv11
    SLICE_X9Y37.CE       net (fanout=2)        1.592   my_serial_rx/Mmux_new_data_d11
    SLICE_X9Y37.CLK      Tceck                 0.382   my_serial_rx/data_q<3>
                                                       my_serial_rx/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.636ns logic, 3.393ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_serial_tx/bit_ctr_q_0 (SLICE_X5Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_serial_tx/bit_ctr_q_0 (FF)
  Destination:          my_serial_tx/bit_ctr_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_serial_tx/bit_ctr_q_0 to my_serial_tx/bit_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.CQ       Tcko                  0.198   my_serial_tx/bit_ctr_q<0>
                                                       my_serial_tx/bit_ctr_q_0
    SLICE_X5Y15.C5       net (fanout=3)        0.058   my_serial_tx/bit_ctr_q<0>
    SLICE_X5Y15.CLK      Tah         (-Th)    -0.215   my_serial_tx/bit_ctr_q<0>
                                                       my_serial_tx/bit_ctr_q_0_rstpot
                                                       my_serial_tx/bit_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.413ns logic, 0.058ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_tx/state_q_FSM_FFd2 (SLICE_X4Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_serial_tx/state_q_FSM_FFd2 (FF)
  Destination:          my_serial_tx/state_q_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_serial_tx/state_q_FSM_FFd2 to my_serial_tx/state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.DQ       Tcko                  0.234   my_serial_tx/state_q_FSM_FFd2
                                                       my_serial_tx/state_q_FSM_FFd2
    SLICE_X4Y15.D6       net (fanout=11)       0.047   my_serial_tx/state_q_FSM_FFd2
    SLICE_X4Y15.CLK      Tah         (-Th)    -0.197   my_serial_tx/state_q_FSM_FFd2
                                                       my_serial_tx/state_q_FSM_FFd2-In
                                                       my_serial_tx/state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.431ns logic, 0.047ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Paths for end point my_serial_tx/state_q_FSM_FFd1 (SLICE_X4Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_serial_tx/state_q_FSM_FFd1 (FF)
  Destination:          my_serial_tx/state_q_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_serial_tx/state_q_FSM_FFd1 to my_serial_tx/state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.AQ       Tcko                  0.234   my_serial_tx/state_q_FSM_FFd2
                                                       my_serial_tx/state_q_FSM_FFd1
    SLICE_X4Y15.A6       net (fanout=13)       0.060   my_serial_tx/state_q_FSM_FFd1
    SLICE_X4Y15.CLK      Tah         (-Th)    -0.197   my_serial_tx/state_q_FSM_FFd2
                                                       my_serial_tx/state_q_FSM_FFd1-In1
                                                       my_serial_tx/state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.431ns logic, 0.060ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_servo_4/ctr_q<3>/CLK
  Logical resource: my_servo_4/ctr_q_0/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_servo_4/ctr_q<3>/CLK
  Logical resource: my_servo_4/ctr_q_1/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.163|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1808 paths, 0 nets, and 561 connections

Design statistics:
   Minimum period:   5.163ns{1}   (Maximum frequency: 193.686MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 23 09:19:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



