    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; CC
CC__0__DM__MASK EQU 0x07
CC__0__DM__SHIFT EQU 0
CC__0__DR EQU CYREG_PRT0_DR
CC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CC__0__HSIOM_MASK EQU 0x0000000F
CC__0__HSIOM_SHIFT EQU 0
CC__0__INTCFG EQU CYREG_PRT0_INTCFG
CC__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CC__0__MASK EQU 0x01
CC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CC__0__PC EQU CYREG_PRT0_PC
CC__0__PC2 EQU CYREG_PRT0_PC2
CC__0__PORT EQU 0
CC__0__PS EQU CYREG_PRT0_PS
CC__0__SHIFT EQU 0
CC__DR EQU CYREG_PRT0_DR
CC__INTCFG EQU CYREG_PRT0_INTCFG
CC__INTSTAT EQU CYREG_PRT0_INTSTAT
CC__MASK EQU 0x01
CC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CC__PC EQU CYREG_PRT0_PC
CC__PC2 EQU CYREG_PRT0_PC2
CC__PORT EQU 0
CC__PS EQU CYREG_PRT0_PS
CC__SHIFT EQU 0

; TM
TM__0__DM__MASK EQU 0x38
TM__0__DM__SHIFT EQU 3
TM__0__DR EQU CYREG_PRT2_DR
TM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TM__0__HSIOM_MASK EQU 0x000000F0
TM__0__HSIOM_SHIFT EQU 4
TM__0__INTCFG EQU CYREG_PRT2_INTCFG
TM__0__INTSTAT EQU CYREG_PRT2_INTSTAT
TM__0__MASK EQU 0x02
TM__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TM__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TM__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TM__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TM__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TM__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TM__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TM__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TM__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TM__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TM__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TM__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TM__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TM__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TM__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TM__0__PC EQU CYREG_PRT2_PC
TM__0__PC2 EQU CYREG_PRT2_PC2
TM__0__PORT EQU 2
TM__0__PS EQU CYREG_PRT2_PS
TM__0__SHIFT EQU 1
TM__DR EQU CYREG_PRT2_DR
TM__INTCFG EQU CYREG_PRT2_INTCFG
TM__INTSTAT EQU CYREG_PRT2_INTSTAT
TM__MASK EQU 0x02
TM__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TM__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TM__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TM__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TM__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TM__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TM__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TM__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TM__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TM__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TM__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TM__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TM__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TM__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TM__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TM__PC EQU CYREG_PRT2_PC
TM__PC2 EQU CYREG_PRT2_PC2
TM__PORT EQU 2
TM__PS EQU CYREG_PRT2_PS
TM__SHIFT EQU 1

; BAT
BAT__0__DM__MASK EQU 0x7000
BAT__0__DM__SHIFT EQU 12
BAT__0__DR EQU CYREG_PRT2_DR
BAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BAT__0__HSIOM_MASK EQU 0x000F0000
BAT__0__HSIOM_SHIFT EQU 16
BAT__0__INTCFG EQU CYREG_PRT2_INTCFG
BAT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT__0__MASK EQU 0x10
BAT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
BAT__0__OUT_SEL_SHIFT EQU 8
BAT__0__OUT_SEL_VAL EQU 3
BAT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT__0__PC EQU CYREG_PRT2_PC
BAT__0__PC2 EQU CYREG_PRT2_PC2
BAT__0__PORT EQU 2
BAT__0__PS EQU CYREG_PRT2_PS
BAT__0__SHIFT EQU 4
BAT__DR EQU CYREG_PRT2_DR
BAT__INTCFG EQU CYREG_PRT2_INTCFG
BAT__INTSTAT EQU CYREG_PRT2_INTSTAT
BAT__MASK EQU 0x10
BAT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BAT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BAT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BAT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BAT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BAT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BAT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BAT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BAT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BAT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BAT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BAT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BAT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BAT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BAT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BAT__PC EQU CYREG_PRT2_PC
BAT__PC2 EQU CYREG_PRT2_PC2
BAT__PORT EQU 2
BAT__PS EQU CYREG_PRT2_PS
BAT__SHIFT EQU 4

; INH
INH__0__DM__MASK EQU 0x38
INH__0__DM__SHIFT EQU 3
INH__0__DR EQU CYREG_PRT0_DR
INH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
INH__0__HSIOM_MASK EQU 0x000000F0
INH__0__HSIOM_SHIFT EQU 4
INH__0__INTCFG EQU CYREG_PRT0_INTCFG
INH__0__INTSTAT EQU CYREG_PRT0_INTSTAT
INH__0__MASK EQU 0x02
INH__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INH__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INH__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INH__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INH__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INH__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INH__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INH__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INH__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INH__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INH__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INH__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INH__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INH__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INH__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INH__0__PC EQU CYREG_PRT0_PC
INH__0__PC2 EQU CYREG_PRT0_PC2
INH__0__PORT EQU 0
INH__0__PS EQU CYREG_PRT0_PS
INH__0__SHIFT EQU 1
INH__DR EQU CYREG_PRT0_DR
INH__INTCFG EQU CYREG_PRT0_INTCFG
INH__INTSTAT EQU CYREG_PRT0_INTSTAT
INH__MASK EQU 0x02
INH__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
INH__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
INH__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
INH__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
INH__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
INH__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
INH__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
INH__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
INH__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
INH__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
INH__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
INH__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
INH__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
INH__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
INH__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
INH__PC EQU CYREG_PRT0_PC
INH__PC2 EQU CYREG_PRT0_PC2
INH__PORT EQU 0
INH__PS EQU CYREG_PRT0_PS
INH__SHIFT EQU 1

; V_DD
V_DD__0__DM__MASK EQU 0x07
V_DD__0__DM__SHIFT EQU 0
V_DD__0__DR EQU CYREG_PRT2_DR
V_DD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V_DD__0__HSIOM_MASK EQU 0x0000000F
V_DD__0__HSIOM_SHIFT EQU 0
V_DD__0__INTCFG EQU CYREG_PRT2_INTCFG
V_DD__0__INTSTAT EQU CYREG_PRT2_INTSTAT
V_DD__0__MASK EQU 0x01
V_DD__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_DD__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_DD__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_DD__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_DD__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_DD__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_DD__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_DD__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_DD__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_DD__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_DD__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_DD__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_DD__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_DD__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_DD__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_DD__0__PC EQU CYREG_PRT2_PC
V_DD__0__PC2 EQU CYREG_PRT2_PC2
V_DD__0__PORT EQU 2
V_DD__0__PS EQU CYREG_PRT2_PS
V_DD__0__SHIFT EQU 0
V_DD__DR EQU CYREG_PRT2_DR
V_DD__INTCFG EQU CYREG_PRT2_INTCFG
V_DD__INTSTAT EQU CYREG_PRT2_INTSTAT
V_DD__MASK EQU 0x01
V_DD__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_DD__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_DD__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_DD__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_DD__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_DD__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_DD__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_DD__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_DD__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_DD__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_DD__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_DD__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_DD__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_DD__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_DD__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_DD__PC EQU CYREG_PRT2_PC
V_DD__PC2 EQU CYREG_PRT2_PC2
V_DD__PORT EQU 2
V_DD__PS EQU CYREG_PRT2_PS
V_DD__SHIFT EQU 0

; V_SS
V_SS__0__DM__MASK EQU 0x1C0
V_SS__0__DM__SHIFT EQU 6
V_SS__0__DR EQU CYREG_PRT2_DR
V_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V_SS__0__HSIOM_MASK EQU 0x00000F00
V_SS__0__HSIOM_SHIFT EQU 8
V_SS__0__INTCFG EQU CYREG_PRT2_INTCFG
V_SS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
V_SS__0__MASK EQU 0x04
V_SS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_SS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_SS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_SS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_SS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_SS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_SS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_SS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_SS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_SS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_SS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_SS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_SS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_SS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_SS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_SS__0__PC EQU CYREG_PRT2_PC
V_SS__0__PC2 EQU CYREG_PRT2_PC2
V_SS__0__PORT EQU 2
V_SS__0__PS EQU CYREG_PRT2_PS
V_SS__0__SHIFT EQU 2
V_SS__DR EQU CYREG_PRT2_DR
V_SS__INTCFG EQU CYREG_PRT2_INTCFG
V_SS__INTSTAT EQU CYREG_PRT2_INTSTAT
V_SS__MASK EQU 0x04
V_SS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V_SS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V_SS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V_SS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V_SS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V_SS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V_SS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V_SS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V_SS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V_SS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V_SS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V_SS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V_SS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V_SS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V_SS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V_SS__PC EQU CYREG_PRT2_PC
V_SS__PC2 EQU CYREG_PRT2_PC2
V_SS__PORT EQU 2
V_SS__PS EQU CYREG_PRT2_PS
V_SS__SHIFT EQU 2

; IDAC_1_cy_psoc4_idac
IDAC_1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; Counter_1_CounterUDB
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Counter_1_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_1_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01

; ResolutionClk
ResolutionClk__DIVIDER_MASK EQU 0x0000FFFF
ResolutionClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
ResolutionClk__ENABLE_MASK EQU 0x80000000
ResolutionClk__MASK EQU 0x80000000
ResolutionClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
