// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Mon Aug 27 14:22:04 2018
// Host        : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_vdma_0_0_sim_netlist.v
// Design      : design_1_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_data2addr_stop_req,
    m_axi_s2mm_wvalid,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_dqual_reg_empty_reg,
    E,
    fifo_wren,
    s_axis_cmd_tvalid_reg,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    s_axis_cmd_tvalid_reg_0,
    p_9_out,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    FIFO_Full_reg,
    p_12_out,
    datamover_idle_reg_0,
    s2mm_halt_cmplt,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_bready,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    m_axi_s2mm_aclk,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    halt_i_reg_0,
    DOBDO,
    p_56_out,
    p_58_out,
    sts_tready_reg,
    m_axi_mm2s_rlast,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    ram_full_fb_i_reg,
    mm2s_halt,
    cmnd_wr,
    p_69_out,
    datamover_idle,
    s2mm_halt,
    cmnd_wr_0,
    \hsize_vid_reg[15] ,
    dma_err,
    s2mm_soft_reset,
    CO,
    s2mm_dmacr,
    datamover_idle_1,
    m_axi_mm2s_arready,
    m_axi_s2mm_wready,
    empty_fwft_i_reg,
    m_axi_s2mm_awready,
    in,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_data2addr_stop_req;
  output m_axi_s2mm_wvalid;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output [0:0]Q;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output fifo_wren;
  output [0:0]s_axis_cmd_tvalid_reg;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  output [0:0]s_axis_cmd_tvalid_reg_0;
  output p_9_out;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  output [0:0]FIFO_Full_reg;
  output p_12_out;
  output datamover_idle_reg_0;
  output s2mm_halt_cmplt;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output decerr_i_reg_0;
  output slverr_i_reg_0;
  output interr_i_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output m_axi_s2mm_bready;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input m_axi_s2mm_aclk;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  input halt_i_reg_0;
  input [0:0]DOBDO;
  input p_56_out;
  input p_58_out;
  input sts_tready_reg;
  input m_axi_mm2s_rlast;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input ram_full_fb_i_reg;
  input mm2s_halt;
  input cmnd_wr;
  input [0:0]p_69_out;
  input datamover_idle;
  input s2mm_halt;
  input cmnd_wr_0;
  input [0:0]\hsize_vid_reg[15] ;
  input dma_err;
  input s2mm_soft_reset;
  input [0:0]CO;
  input [0:0]s2mm_dmacr;
  input datamover_idle_1;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_wready;
  input empty_fwft_i_reg;
  input m_axi_s2mm_awready;
  input [48:0]in;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [1:0]m_axi_s2mm_bresp;
  input [31:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire cmnd_wr_0;
  wire datamover_idle;
  wire datamover_idle_1;
  wire datamover_idle_reg;
  wire datamover_idle_reg_0;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire dma_err;
  wire empty_fwft_i_reg;
  wire fifo_wren;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [48:0]in;
  wire interr_i_reg;
  wire interr_i_reg_0;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_12_out;
  wire p_24_out;
  wire p_56_out;
  wire p_58_out;
  wire [0:0]p_69_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire [0:0]s_axis_cmd_tvalid_reg_0;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_data2addr_stop_req;
  wire sig_dqual_reg_empty_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .decerr_i_reg(decerr_i_reg),
        .fifo_wren(fifo_wren),
        .halt_i_reg(halt_i_reg),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_24_out(p_24_out),
        .p_56_out(p_56_out),
        .p_58_out(p_58_out),
        .p_69_out(p_69_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_halt_reg_dly1_reg(sig_data2addr_stop_req),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.CO(CO),
        .D(D),
        .DOBDO(DOBDO),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .Q(FIFO_Full_reg),
        .cmnd_wr_0(cmnd_wr_0),
        .datamover_idle_1(datamover_idle_1),
        .datamover_idle_reg(datamover_idle_reg_0),
        .decerr_i_reg(decerr_i_reg_0),
        .dma_err(dma_err),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .halt_i_reg(halt_i_reg_0),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .interr_i_reg(interr_i_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg_0),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .slverr_i_reg(slverr_i_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_inhibit_rdy_n,
    sig_ld_xfer_reg_tmp_reg,
    sig_halt_cmplt_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    sig_stream_rst,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    m_axi_mm2s_arready,
    in);
  output out;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_inhibit_rdy_n;
  output sig_ld_xfer_reg_tmp_reg;
  output sig_halt_cmplt_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input m_axi_mm2s_arready;
  input [37:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_47 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_7 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_reg;
  wire sig_ld_xfer_reg_tmp_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_45 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[39:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_7 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_done_reg_1(sig_init_done_reg_0),
        .sig_init_done_reg_2(sig_init_done_reg_1),
        .sig_init_reg(sig_init_reg),
        .sig_ld_xfer_reg_tmp_reg(sig_ld_xfer_reg_tmp_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_47 ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_7 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_reg),
        .O(sig_halt_cmplt_reg));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_47 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_47 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0
   (out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_awready,
    p_22_out,
    in);
  output out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_awready;
  input p_22_out;
  input [38:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire \sig_next_addr_reg[31]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[40:4]}),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(m_axi_s2mm_awready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done,
    sig_init_done_0,
    Q,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    s_axis_cmd_tvalid_reg,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    p_56_out,
    p_58_out,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    mm2s_halt,
    cmnd_wr,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done;
  output sig_init_done_0;
  output [0:0]Q;
  output [0:0]FIFO_Full_reg;
  output sig_inhibit_rdy_n;
  output [0:0]s_axis_cmd_tvalid_reg;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input sig_init_reg2_reg_0;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input p_56_out;
  input p_58_out;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input mm2s_halt;
  input cmnd_wr;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [48:0]in;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire [0:0]FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire decerr_i_reg;
  wire [48:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_56_out;
  wire p_58_out;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_input_reg_empty;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(FIFO_Full_reg),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_58_out(p_58_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg2_reg(sig_init_reg2_reg_0),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_39 I_CMD_FIFO
       (.Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_56_out(p_56_out),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0
   (sig_init_reg2,
    s_axis_cmd_tvalid_reg,
    p_9_out,
    Q,
    p_12_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_reset_reg,
    s2mm_halt,
    cmnd_wr_0,
    \hsize_vid_reg[15] ,
    dma_err,
    s2mm_soft_reset,
    CO,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_wdc_status_going_full,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_next_calc_error_reg,
    m_axis_s2mm_sts_tready,
    \s_axis_cmd_tdata_reg[63] ,
    in);
  output sig_init_reg2;
  output [0:0]s_axis_cmd_tvalid_reg;
  output p_9_out;
  output [0:0]Q;
  output p_12_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output [0:0]FIFO_Full_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [49:0]out;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_reset_reg;
  input s2mm_halt;
  input cmnd_wr_0;
  input [0:0]\hsize_vid_reg[15] ;
  input dma_err;
  input s2mm_soft_reset;
  input [0:0]CO;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_wdc_status_going_full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_next_calc_error_reg;
  input m_axis_s2mm_sts_tready;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [17:0]in;

  wire [0:0]CO;
  wire [0:0]FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire I_CMD_FIFO_n_3;
  wire [0:0]Q;
  wire cmnd_wr_0;
  wire decerr_i_reg;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [17:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire p_12_out;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(I_CMD_FIFO_n_3),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.Q(FIFO_Full_reg),
        .cmnd_wr_0(cmnd_wr_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_CMD_FIFO_n_3),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_init_reg2,
    s_axis_cmd_tvalid_reg,
    Q,
    sig_init_done_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_reset_reg,
    s2mm_halt,
    cmnd_wr_0,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    \s_axis_cmd_tdata_reg[63] );
  output sig_init_reg2;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]Q;
  output sig_init_done_reg_0;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_reset_reg;
  input s2mm_halt;
  input cmnd_wr_0;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire [0:0]Q;
  wire cmnd_wr_0;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Q(Q),
        .cmnd_wr_0(cmnd_wr_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_39
   (sig_init_done,
    Q,
    s_axis_cmd_tvalid_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    p_56_out,
    mm2s_halt,
    cmnd_wr,
    in);
  output sig_init_done;
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input p_56_out;
  input mm2s_halt;
  input cmnd_wr;
  input [48:0]in;

  wire [0:0]Q;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_56_out;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_40 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_56_out(p_56_out),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done_0,
    Q,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    p_58_out,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done_0;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input p_58_out;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_58_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_0;
  wire sig_init_reg2_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_58_out(p_58_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_22_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_posted_to_axi_2_reg;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_22_out;
  input [38:0]in;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_45
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_push_addr_reg1_out,
    sig_ld_xfer_reg_tmp_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_push_addr_reg1_out;
  output sig_ld_xfer_reg_tmp_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__1_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_reg;
  wire sig_ld_xfer_reg_tmp_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_46 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_ld_xfer_reg_tmp_reg(sig_ld_xfer_reg_tmp_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_2),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_done_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_done_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__1_n_0),
        .Q(sig_init_done_2),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    sig_push_dqual_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    D,
    out,
    sig_last_dbeat_reg,
    E,
    sig_dqual_reg_empty_reg,
    sig_ld_new_cmd_reg_reg,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    m_axi_mm2s_rlast,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output sig_push_dqual_reg;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [7:0]D;
  output [3:0]out;
  output sig_last_dbeat_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_next_cmd_cmplt_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input m_axi_mm2s_rlast;
  input [7:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire [7:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [3:0]out;
  wire p_24_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .p_24_out(p_24_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3
   (sig_init_done,
    p_9_out,
    Q,
    p_12_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    \hsize_vid_reg[15] ,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    CO,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wdc_status_going_full,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_next_calc_error_reg,
    m_axis_s2mm_sts_tready,
    in);
  output sig_init_done;
  output p_9_out;
  output [0:0]Q;
  output p_12_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input [0:0]\hsize_vid_reg[15] ;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [0:0]CO;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wdc_status_going_full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_next_calc_error_reg;
  input m_axis_s2mm_sts_tready;
  input [17:0]in;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [17:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_12_out;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4
   (sig_init_done,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_bready,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    out,
    Q,
    sig_data2wsc_calc_err_reg,
    in,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output sig_init_done;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output m_axi_s2mm_bready;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input out;
  input [3:0]Q;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]in;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sel,
    \sig_wdc_statcnt_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    D,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    Q,
    sig_coelsc_reg_empty,
    sig_data2wsc_valid,
    \sig_wdc_statcnt_reg[3] ,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done_0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [16:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output sel;
  output \sig_wdc_statcnt_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [2:0]D;
  output [0:0]E;
  output [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_data2wsc_valid;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]in;
  input [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt_reg[2] ;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[2] (\sig_wdc_statcnt_reg[2] ),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    sig_last_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    FIFO_Full_reg,
    D,
    out,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    \sig_dbeat_cntr_reg[2] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    p_11_out,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_inhibit_rdy_n_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_s_ready_out_reg,
    sig_m_valid_out_reg,
    sig_data2addr_stop_req,
    sig_dqual_reg_full_reg,
    sig_next_calc_error_reg_reg,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_posted_to_axi_reg,
    sig_last_mmap_dbeat_reg,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output sig_last_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]FIFO_Full_reg;
  output [4:0]D;
  output [2:0]out;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input \sig_dbeat_cntr_reg[2] ;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input p_11_out;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_inhibit_rdy_n_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_s_ready_out_reg;
  input sig_m_valid_out_reg;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_full_reg;
  input sig_next_calc_error_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_posted_to_axi_reg;
  input sig_last_mmap_dbeat_reg;
  input [7:0]sig_xfer_calc_err_reg_reg;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [7:0]sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_last_mmap_dbeat_reg_reg_0(sig_last_mmap_dbeat_reg_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6_25
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    Q,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_sm_pop_cmd_fifo,
    p_9_out_1,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg,
    p_7_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [16:0]out;
  output [1:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_sm_pop_cmd_fifo;
  input p_9_out_1;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;
  input p_7_out;
  input [18:0]in;

  wire [1:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire sig_cmd_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_m_valid_out_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6_26 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_eop_sent_reg0,
    din,
    Q,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    lsig_set_absorb2tlast,
    sig_inhibit_rdy_n,
    m_axi_s2mm_aclk,
    sig_m_valid_out_reg,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_halt_xfer_reg,
    out,
    \sig_mssa_index_reg_out_reg[1] ,
    sig_strm_tlast,
    slice_insert_valid,
    \storage_data_reg[4] );
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_eop_sent_reg0;
  output [0:0]din;
  output [0:0]Q;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output lsig_set_absorb2tlast;
  output sig_inhibit_rdy_n;
  input m_axi_s2mm_aclk;
  input sig_m_valid_out_reg;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_eop_halt_xfer_reg;
  input out;
  input \sig_mssa_index_reg_out_reg[1] ;
  input sig_strm_tlast;
  input slice_insert_valid;
  input [4:0]\storage_data_reg[4] ;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]din;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__3_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_strm_tlast;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(sig_eop_sent_reg0),
        .din(din),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4] (\storage_data_reg[4] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__3
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__3_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
   (sig_reset_reg,
    sig_csm_pop_child_cmd,
    in,
    sig_next_cmd_cmplt_reg_reg,
    p_9_out_1,
    sig_psm_halt,
    sig_input_reg_empty,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    p_11_out,
    p_22_out,
    sig_child_qual_first_of_2,
    \sig_xfer_addr_reg_reg[1]_0 ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    rd_en,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    S,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    sig_child_qual_first_of_2_reg_0,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    Q,
    dout,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_4,
    FIFO_Full_reg_0,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    empty,
    sig_inhibit_rdy_n_5,
    FIFO_Full_reg_1,
    CO,
    D);
  output sig_reset_reg;
  output sig_csm_pop_child_cmd;
  output [38:0]in;
  output [1:0]sig_next_cmd_cmplt_reg_reg;
  output p_9_out_1;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [18:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  output p_11_out;
  output p_22_out;
  output sig_child_qual_first_of_2;
  output [1:0]\sig_xfer_addr_reg_reg[1]_0 ;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output rd_en;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  output [3:0]S;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [49:0]out;
  input sig_child_qual_first_of_2_reg_0;
  input [3:0]O;
  input [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  input [0:0]Q;
  input [8:0]dout;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_inhibit_rdy_n_4;
  input FIFO_Full_reg_0;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  input empty;
  input sig_inhibit_rdy_n_5;
  input FIFO_Full_reg_1;
  input [0:0]CO;
  input [4:0]D;

  wire [0:0]CO;
  wire [4:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[3]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_csm_state_reg_n_0_[6] ;
  wire [18:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_2_n_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [15:0]data;
  wire [8:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out_1;
  wire rd_en;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_is_zero__0;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [6:0]sig_btt_residue_slice;
  wire [8:0]sig_btt_upper_slice;
  wire [6:6]sig_bytes_to_mbaa;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:2]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_3;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_child_qual_first_of_2_reg_0;
  wire sig_child_tag_reg0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_4;
  wire sig_inhibit_rdy_n_5;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_reg2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire [1:0]sig_next_cmd_cmplt_reg_reg;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_i_1_n_0;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_ns;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_2_n_0 ;
  wire \sig_realigner_btt2[4]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire sig_reset_reg;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_skip_align2mbaa_s_h_i_3_n_0;
  wire sig_skip_align2mbaa_s_h_i_4_n_0;
  wire sig_skip_align2mbaa_s_h_i_5_n_0;
  wire sig_skip_align2mbaa_s_h_i_6_n_0;
  wire sig_skip_align2mbaa_s_h_i_7_n_0;
  wire sig_stream_rst;
  wire [1:0]\sig_xfer_addr_reg_reg[1]_0 ;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire \sig_xfer_len_reg[4]_i_3_n_0 ;
  wire [3:3]\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I3(sig_child_cmd_reg_full),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_child_error_reg),
        .I3(p_22_out),
        .I4(p_11_out),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \FSM_onehot_sig_csm_state[3]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[3] ),
        .I1(p_22_out),
        .I2(p_11_out),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[6] ),
        .I2(sig_csm_pop_child_cmd_ns),
        .I3(sig_child_error_reg),
        .I4(empty),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(p_22_out),
        .I3(p_11_out),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_sig_csm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_11_out),
        .I2(p_22_out),
        .O(sig_csm_pop_sf_fifo_ns));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[3] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[6] ),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hF5F5A1B1)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_push_input_reg13_out),
        .I4(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .O(sig_psm_state_ns[0]));
  LUT5 #(
    .INIT(32'hF3AA0000)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(p_10_out),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[0]),
        .I4(sig_psm_state[1]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFC0)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_push_input_reg13_out),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'h50F050F053F050F0)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_realign_reg_empty),
        .I1(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[0]),
        .I4(sig_psm_state[1]),
        .I5(sig_child_cmd_reg_full),
        .O(sig_psm_state_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(p_10_out),
        .I1(sig_skip_align2mbaa),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa_s_h),
        .O(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_reset_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(out[15]),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(out[14]),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[13]),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[12]),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(p_10_out),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(p_10_out),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_5 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_4 ),
        .Q(sig_btt_upper_slice[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED [3],\sig_btt_cntr_reg[15]_i_2_n_1 ,\sig_btt_cntr_reg[15]_i_2_n_2 ,\sig_btt_cntr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_2_n_4 ,\sig_btt_cntr_reg[15]_i_2_n_5 ,\sig_btt_cntr_reg[15]_i_2_n_6 ,\sig_btt_cntr_reg[15]_i_2_n_7 }),
        .S({\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_reset_reg));
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_bytes_to_mbaa),
        .I1(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa2_carry_i_10
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h0154157C)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h000155541115777C)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_bytes_to_mbaa),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h06606009)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h000156A856A80001)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_btt_residue_slice[3]),
        .I5(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_input_addr_reg[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_input_addr_reg[5]),
        .O(sig_bytes_to_mbaa));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero__0),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(p_10_out),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero__0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(p_10_out),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[7]),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(sig_child_addr_cntr_lsh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[11:8]));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_5_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[6:4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[7],sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_i_8_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_5
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,sig_child_addr_lsh_rollover_reg_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3:2],\sig_xfer_addr_reg_reg[1]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_child_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    sig_child_qual_first_of_2_i_1
       (.I0(p_32_out),
        .I1(dout[7]),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_csm_pop_child_cmd),
        .I4(sig_child_qual_first_of_2),
        .I5(sig_reset_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_inhibit_rdy_n_4),
        .I3(FIFO_Full_reg_0),
        .I4(p_22_out),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_csm_ld_xfer),
        .I2(p_11_out),
        .I3(sig_inhibit_rdy_n),
        .I4(FIFO_Full_reg),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0302)) 
    sig_csm_ld_xfer_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(p_22_out),
        .I2(p_11_out),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I1(sig_child_cmd_reg_full),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_push_input_reg13_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_reset_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_3),
        .O(sig_init_done_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_done_reg_2));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_input_burst_type_reg_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0004)) 
    sig_input_burst_type_reg_i_2__0
       (.I0(Q),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(p_10_out),
        .O(sig_push_input_reg13_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_psm_state[1]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[1]),
        .I3(sig_child_cmd_reg_full),
        .O(sig_psm_ld_chcmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_i_1_n_0),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h2040)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_realign_reg_empty),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000A0000C00A000)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_realign_reg_empty),
        .I1(\FSM_sequential_sig_psm_state[2]_i_2_n_0 ),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[0]),
        .I4(sig_psm_state[1]),
        .I5(sig_child_cmd_reg_full),
        .O(sig_psm_pop_input_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [18]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [17]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [16]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_reset_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(p_9_out_1),
        .I3(sig_inhibit_rdy_n_5),
        .I4(FIFO_Full_reg_1),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(p_9_out_1),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[4]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[5]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_btt_upper_slice[7]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_btt_upper_slice[8]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[15]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .O(\sig_realigner_btt2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(\sig_realigner_btt2[4]_i_2_n_0 ),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .O(\sig_realigner_btt2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_input_addr_reg[4]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_psm_ld_chcmd_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_reset_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    sig_skip_align2mbaa_s_h_i_2
       (.I0(sig_bytes_to_mbaa),
        .I1(p_10_out),
        .I2(sig_skip_align2mbaa_s_h_i_3_n_0),
        .I3(sig_btt_lt_b2mbaa2),
        .I4(sig_skip_align2mbaa_s_h_i_4_n_0),
        .I5(sig_skip_align2mbaa_s_h_i_5_n_0),
        .O(sig_skip_align2mbaa));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_skip_align2mbaa_s_h_i_3
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_btt_upper_slice[7]),
        .I3(sig_btt_upper_slice[6]),
        .I4(sig_skip_align2mbaa_s_h_i_6_n_0),
        .O(sig_skip_align2mbaa_s_h_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBFFFFBE)) 
    sig_skip_align2mbaa_s_h_i_4
       (.I0(sig_skip_align2mbaa_s_h_i_7_n_0),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_btt_residue_slice[1]),
        .I3(sig_btt_residue_slice[0]),
        .I4(sig_input_addr_reg[0]),
        .I5(sig_btt_residue_slice[6]),
        .O(sig_skip_align2mbaa_s_h_i_4_n_0));
  LUT5 #(
    .INIT(32'h06606009)) 
    sig_skip_align2mbaa_s_h_i_5
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[4]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_skip_align2mbaa_s_h_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    sig_skip_align2mbaa_s_h_i_6
       (.I0(sig_first_realigner_cmd),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_btt_upper_slice[5]),
        .I3(sig_btt_upper_slice[4]),
        .I4(sig_btt_upper_slice[8]),
        .I5(sig_btt_upper_slice[3]),
        .O(sig_skip_align2mbaa_s_h_i_6_n_0));
  LUT6 #(
    .INIT(64'hF9F9F99F9F9F9FF6)) 
    sig_skip_align2mbaa_s_h_i_7
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_skip_align2mbaa_s_h_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_next_cmd_cmplt_reg_reg[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_first_of_2_reg_0),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(sig_xfer_cache_reg0));
  LUT5 #(
    .INIT(32'hABAABBBB)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(sig_reset_reg),
        .I1(\sig_xfer_len_reg[4]_i_3_n_0 ),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(p_11_out),
        .O(sig_xfer_cache_reg0));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \sig_xfer_len_reg[4]_i_3 
       (.I0(sig_inhibit_rdy_n_4),
        .I1(FIFO_Full_reg_0),
        .I2(p_22_out),
        .I3(p_11_out),
        .I4(sig_csm_ld_xfer),
        .O(\sig_xfer_len_reg[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    xpm_fifo_base_inst_i_1__0
       (.I0(p_32_out),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
   (dout,
    empty,
    out,
    sig_ibtt2wdc_tlast,
    \sig_byte_cntr_reg[6]_0 ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    DI,
    Q,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    E,
    sig_xfer_is_seq_reg_reg,
    \FSM_onehot_sig_csm_state_reg[4] ,
    D,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    din,
    sig_reset_reg,
    sig_halt_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_mssa_index,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_child_qual_first_of_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_m_valid_out_reg_0,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_eop_halt_xfer,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] );
  output [8:0]dout;
  output empty;
  output out;
  output sig_ibtt2wdc_tlast;
  output \sig_byte_cntr_reg[6]_0 ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output [0:0]DI;
  output [32:0]Q;
  output \GEN_INDET_BTT.lsig_eop_reg_reg ;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg;
  output \FSM_onehot_sig_csm_state_reg[4] ;
  output [4:0]D;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input [33:0]din;
  input sig_reset_reg;
  input sig_halt_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input [0:0]sig_mssa_index;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_child_qual_first_of_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_m_valid_out_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input sig_eop_halt_xfer;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_sig_csm_state_reg[4] ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire I_DATA_FIFO_n_35;
  wire I_XD_FIFO_n_10;
  wire [3:0]O;
  wire [32:0]Q;
  wire [3:0]S;
  wire [33:0]din;
  wire [8:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [3:0]p_0_in;
  wire p_1_in;
  wire rd_en;
  wire sig_burst_dbeat_cntr0;
  wire [3:0]sig_burst_dbeat_cntr_reg__0;
  wire [6:3]sig_byte_cntr;
  wire \sig_byte_cntr[2]_i_1_n_0 ;
  wire \sig_byte_cntr_reg[6]_0 ;
  wire [6:2]sig_byte_cntr_reg__0;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_csm_pop_child_cmd;
  wire [33:0]sig_data_fifo_data_out;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_eop_halt_xfer;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg_reg;
  wire sig_ibtt2wdc_tlast;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_mssa_index;
  wire sig_pop_data_fifo;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_xfer_is_seq_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.DI(DI),
        .E(E),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .Q(Q),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_35),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.E(sig_good_strm_dbeat1_out),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_35),
        .full(p_1_in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord I_XD_FIFO
       (.CO(CO),
        .D(sig_byte_cntr[6:5]),
        .E(sig_good_strm_dbeat1_out),
        .\FSM_onehot_sig_csm_state_reg[4] (\FSM_onehot_sig_csm_state_reg[4] ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .O(O),
        .Q(sig_burst_dbeat_cntr_reg__0),
        .S(S),
        .SR(I_XD_FIFO_n_10),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr_reg__0}),
        .dout(dout),
        .empty(empty),
        .full(p_1_in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (sig_burst_dbeat_cntr0),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_mssa_index(sig_mssa_index),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (D));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[1]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sig_burst_dbeat_cntr[3]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg__0[3]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[0]),
        .I3(sig_burst_dbeat_cntr_reg__0[2]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[0]),
        .Q(sig_burst_dbeat_cntr_reg__0[0]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[1]),
        .Q(sig_burst_dbeat_cntr_reg__0[1]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[2]),
        .Q(sig_burst_dbeat_cntr_reg__0[2]),
        .R(sig_burst_dbeat_cntr0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(p_0_in[3]),
        .Q(sig_burst_dbeat_cntr_reg__0[3]),
        .R(sig_burst_dbeat_cntr0));
  LUT3 #(
    .INIT(8'hA6)) 
    \sig_byte_cntr[2]_i_1 
       (.I0(sig_mssa_index),
        .I1(sig_byte_cntr_reg__0[2]),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \sig_byte_cntr[3]_i_1 
       (.I0(sig_mssa_index),
        .I1(sig_byte_cntr_reg__0[2]),
        .I2(sig_byte_cntr_reg__0[3]),
        .I3(sig_clr_dbc_reg),
        .O(sig_byte_cntr[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sig_byte_cntr[4]_i_1 
       (.I0(sig_byte_cntr_reg__0[4]),
        .I1(sig_clr_dbc_reg),
        .I2(sig_mssa_index),
        .I3(sig_byte_cntr_reg__0[2]),
        .I4(sig_byte_cntr_reg__0[3]),
        .O(sig_byte_cntr[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(\sig_byte_cntr[2]_i_1_n_0 ),
        .Q(sig_byte_cntr_reg__0[2]),
        .R(I_XD_FIFO_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[3]),
        .Q(sig_byte_cntr_reg__0[3]),
        .R(I_XD_FIFO_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[4]),
        .Q(sig_byte_cntr_reg__0[4]),
        .R(I_XD_FIFO_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[5]),
        .Q(sig_byte_cntr_reg__0[5]),
        .R(I_XD_FIFO_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_good_strm_dbeat1_out),
        .D(sig_byte_cntr[6]),
        .Q(sig_byte_cntr_reg__0[6]),
        .R(I_XD_FIFO_n_10));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[33]),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(din[32]),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_halt_reg_dly1_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_dqual_reg_empty_reg,
    E,
    fifo_wren,
    s_axis_cmd_tvalid_reg,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    p_56_out,
    p_58_out,
    sts_tready_reg,
    m_axi_mm2s_rlast,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    ram_full_fb_i_reg,
    mm2s_halt,
    cmnd_wr,
    p_69_out,
    datamover_idle,
    m_axi_mm2s_arready,
    in);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_halt_reg_dly1_reg;
  output [0:0]Q;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output fifo_wren;
  output [0:0]s_axis_cmd_tvalid_reg;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input p_56_out;
  input p_58_out;
  input sts_tready_reg;
  input m_axi_mm2s_rlast;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input ram_full_fb_i_reg;
  input mm2s_halt;
  input cmnd_wr;
  input [0:0]p_69_out;
  input datamover_idle;
  input m_axi_mm2s_arready;
  input [48:0]in;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_1;
  wire I_ADDR_CNTL_n_10;
  wire I_ADDR_CNTL_n_5;
  wire I_ADDR_CNTL_n_6;
  wire I_ADDR_CNTL_n_7;
  wire I_ADDR_CNTL_n_9;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_0;
  wire I_CMD_STATUS_n_7;
  wire I_MSTR_PCC_n_1;
  wire I_MSTR_PCC_n_3;
  wire I_MSTR_PCC_n_4;
  wire I_MSTR_PCC_n_47;
  wire I_MSTR_PCC_n_5;
  wire I_MSTR_PCC_n_6;
  wire I_RD_DATA_CNTL_n_0;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire fifo_wren;
  wire halt_i_reg;
  wire [48:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_24_out;
  wire p_56_out;
  wire p_58_out;
  wire [0:0]p_69_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc_error_pushed;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_dqual_reg_empty_reg;
  wire sig_halt_reg_dly1_reg;
  wire sig_halt_reg_dly3;
  wire sig_input_reg_empty;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire sig_next_calc_error_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.\INFERRED_GEN.cnt_i_reg[0] (I_ADDR_CNTL_n_1),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_10),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(sig_halt_reg_dly1_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_ADDR_CNTL_n_5),
        .sig_init_done_reg_0(I_ADDR_CNTL_n_6),
        .sig_init_done_reg_1(I_ADDR_CNTL_n_7),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_ld_xfer_reg_tmp_reg(I_ADDR_CNTL_n_9),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.FIFO_Full_reg(Q),
        .\INFERRED_GEN.cnt_i_reg[1] (I_CMD_STATUS_n_0),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .decerr_i_reg(decerr_i_reg),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_56_out(p_56_out),
        .p_58_out(p_58_out),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(I_MSTR_PCC_n_47),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_ADDR_CNTL_n_5),
        .sig_init_reg2_reg_0(I_ADDR_CNTL_n_7),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rd_sts_slverr_reg_reg(I_CMD_STATUS_n_7),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.FIFO_Full_reg(I_MSTR_PCC_n_47),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_9),
        .FIFO_Full_reg_1(I_RD_DATA_CNTL_n_0),
        .FIFO_Full_reg_2(I_ADDR_CNTL_n_1),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof}),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .FIFO_Full_reg(I_CMD_STATUS_n_0),
        .\INFERRED_GEN.cnt_i_reg[0] (I_RD_DATA_CNTL_n_0),
        .fifo_wren(fifo_wren),
        .in({I_MSTR_PCC_n_1,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(sig_addr2data_addr_posted),
        .p_24_out(p_24_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_halt_reg_dly1_reg_0(sig_halt_reg_dly1_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_ADDR_CNTL_n_6),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_7),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_37 I_RESET
       (.datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .halt_i_reg(halt_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_69_out(p_69_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(I_ADDR_CNTL_n_10),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
   (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    out,
    sig_strm_tlast,
    sig_mssa_index,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    \sig_burst_dbeat_cntr_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \sig_btt_cntr_reg[15] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ,
    sig_btt_eq_0_reg,
    sig_eop_sent,
    din,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    DOBDO,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    empty_fwft_i_reg,
    sig_reset_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    lsig_absorb2tlast,
    lsig_set_absorb2tlast,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    E,
    sig_sm_ld_dre_cmd_reg,
    sig_sm_ld_dre_cmd_reg_0,
    sig_sm_ld_dre_cmd_reg_1,
    sig_btt_eq_0,
    \storage_data_reg[4] ,
    sig_eop_halt_xfer_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram );
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output out;
  output sig_strm_tlast;
  output [0:0]sig_mssa_index;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output \sig_burst_dbeat_cntr_reg[0] ;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output \sig_btt_cntr_reg[15] ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  output sig_btt_eq_0_reg;
  output sig_eop_sent;
  output [32:0]din;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]DOBDO;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input empty_fwft_i_reg;
  input sig_reset_reg;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input lsig_absorb2tlast;
  input lsig_set_absorb2tlast;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input [0:0]E;
  input sig_sm_ld_dre_cmd_reg;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_sm_ld_dre_cmd_reg_1;
  input sig_btt_eq_0;
  input [3:0]\storage_data_reg[4] ;
  input sig_eop_halt_xfer_reg;
  input [0:0]Q;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;

  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [0:0]Q;
  wire [32:0]din;
  wire empty_fwft_i_reg;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire p_7_out;
  wire \sig_btt_cntr_reg[15] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_2_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_sent;
  wire sig_last_reg_out_i_1__1_n_0;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [0:0]sig_mssa_index;
  wire \sig_mssa_index_reg_out[1]_i_1_n_0 ;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__3_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_ld_dre_cmd_reg_1;
  wire sig_sm_pop_cmd_fifo;
  wire [0:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg[0]_i_1_n_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire [3:0]\storage_data_reg[4] ;

  assign \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg  = sig_s_ready_out;
  assign out = sig_m_valid_out;
  LUT6 #(
    .INIT(64'h55550C0000000000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(lsig_cmd_fetch_pause),
        .I4(sig_need_cmd_flush),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 ));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h4F44FFFF)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I2(lsig_absorb2tlast),
        .I3(lsig_set_absorb2tlast),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_btt_cntr_reg[15] ));
  LUT6 #(
    .INIT(64'hBBBBBBBFAAAAAAAE)) 
    sig_btt_eq_0_i_1
       (.I0(\sig_btt_cntr_reg[15] ),
        .I1(E),
        .I2(sig_sm_ld_dre_cmd_reg),
        .I3(sig_sm_ld_dre_cmd_reg_0),
        .I4(sig_sm_ld_dre_cmd_reg_1),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_burst_dbeat_cntr[3]_i_3 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_burst_dbeat_cntr_reg[0] ));
  LUT4 #(
    .INIT(16'h5540)) 
    sig_clr_dbc_reg_i_2
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_m_valid_out),
        .I2(\storage_data_reg[4] [3]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(p_7_out),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full0),
        .O(sig_cmd_full_reg));
  LUT6 #(
    .INIT(64'hD555FFFFD555D555)) 
    sig_cmd_full_i_2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(lsig_absorb2tlast),
        .I2(sig_strm_tlast),
        .I3(sig_m_valid_out),
        .I4(lsig_set_absorb2tlast),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .O(sig_cmd_full0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [10]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [11]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [12]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [13]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [14]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [15]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [16]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [17]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [18]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [19]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [20]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [21]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [22]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [23]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [24]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [25]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [26]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [27]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [28]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [29]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [30]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDDDFDFDFDFDF)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_m_valid_dup),
        .I1(lsig_absorb2tlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(\storage_data_reg[4] [2]),
        .I4(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I5(sig_m_valid_out),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [31]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [9]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(din[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(din[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(din[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(din[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(din[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(din[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(din[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(din[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(din[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(din[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(din[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(din[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(din[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(din[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(din[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(din[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(din[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(din[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(din[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(din[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(din[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(din[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(din[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(din[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_2_n_0 ),
        .Q(din[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(din[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(din[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(din[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(din[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(din[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(din[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(din[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    sig_eop_sent_reg_i_1
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I2(lsig_absorb2tlast),
        .I3(lsig_set_absorb2tlast),
        .O(sig_eop_sent));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    sig_last_reg_out_i_1__1
       (.I0(DOBDO),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .I3(sig_data_reg_out_en),
        .I4(sig_strm_tlast),
        .O(sig_last_reg_out_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_1__1_n_0),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0400444444444444)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(empty_fwft_i_reg),
        .I5(sig_data_reg_out_en),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(sig_s_ready_dup3),
        .I1(sig_strb_skid_reg),
        .I2(sig_data_reg_out_en),
        .I3(sig_mssa_index),
        .O(\sig_mssa_index_reg_out[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_mssa_index_reg_out[1]_i_1_n_0 ),
        .Q(sig_mssa_index),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1__3
       (.I0(sig_s_ready_dup),
        .I1(empty_fwft_i_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_reset_reg),
        .I4(sig_s_ready_dup_i_2_n_0),
        .O(sig_s_ready_dup_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    sig_s_ready_dup_i_2
       (.I0(sig_m_valid_out),
        .I1(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I2(\storage_data_reg[4] [2]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I4(lsig_absorb2tlast),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hE0)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_strb_skid_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_strb_skid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strb_skid_reg[0]_i_1_n_0 ),
        .Q(sig_strb_skid_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    xpm_fifo_base_inst_i_2
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(sig_eop_halt_xfer_reg),
        .I2(Q),
        .O(din[32]));
  LUT5 #(
    .INIT(32'hD5000000)) 
    xpm_fifo_base_inst_i_6
       (.I0(sig_mssa_index),
        .I1(\storage_data_reg[4] [0]),
        .I2(\storage_data_reg[4] [1]),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (sig_init_reg,
    in,
    sig_sm_halt_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    sig_next_cmd_cmplt_reg_reg,
    FIFO_Full_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    out,
    Q,
    FIFO_Full_reg_0,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_2,
    sig_inhibit_rdy_n_0);
  output sig_init_reg;
  output [37:0]in;
  output sig_sm_halt_reg;
  output sig_calc_error_pushed;
  output sig_input_reg_empty;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output [1:0]sig_next_cmd_cmplt_reg_reg;
  output FIFO_Full_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [49:0]out;
  input [0:0]Q;
  input FIFO_Full_reg_0;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_2;
  input sig_inhibit_rdy_n_0;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_2;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [0:0]Q;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero__0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire [1:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  (* RTL_KEEP = "yes" *) wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  (* RTL_KEEP = "yes" *) wire sig_sm_ld_calc3_reg_ns;
  (* RTL_KEEP = "yes" *) wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire sig_stream_rst;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h003A3F3A003A003A)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(FIFO_Full_reg_0),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_mstr2data_cmd_valid),
        .I4(FIFO_Full_reg_1),
        .I5(sig_inhibit_rdy_n),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc3_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_calc_error_pushed),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(FIFO_Full_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[37]),
        .I1(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[34]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[37]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[36]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[35]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555C55)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[34]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(in[37]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[49]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[48]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[47]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[46]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[41]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[40]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[39]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[38]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[45]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[44]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[43]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[42]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[18]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[28]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[29]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[30]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[31]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[32]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(in[37]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[33]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[19]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[20]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[21]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[22]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[23]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[24]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[25]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[26]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[27]),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[2]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAA800080)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(in[37]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(in[37]),
        .I5(out[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hCCCCCECC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero__0),
        .I1(in[37]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero__0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[37]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(FIFO_Full_reg_2),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(FIFO_Full_reg_1),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[37]),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[16]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[17]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg11_out),
        .I2(sig_init_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_inhibit_rdy_n_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_inhibit_rdy_n_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_inhibit_rdy_n_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_inhibit_rdy_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_halt_reg_dly1_reg_0,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_inhibit_rdy_n,
    sig_addr_posted_cntr,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_dqual_reg_empty_reg_0,
    E,
    fifo_wren,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    m_axi_mm2s_rlast,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    ram_full_fb_i_reg,
    sig_rsc2data_ready,
    in,
    sig_rst2all_stop_request,
    out);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output sig_halt_reg_dly1_reg_0;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_inhibit_rdy_n;
  output [2:0]sig_addr_posted_cntr;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output sig_dqual_reg_empty_reg_0;
  output [0:0]E;
  output fifo_wren;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input m_axi_mm2s_rlast;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input ram_full_fb_i_reg;
  input sig_rsc2data_ready;
  input [7:0]in;
  input sig_rst2all_stop_request;
  input out;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_wren;
  wire [7:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire p_24_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:23]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_full_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly1_reg_0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_sequential_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(fifo_wren),
        .I1(ram_full_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6_n_0 ),
        .I1(sig_halt_reg_dly1_reg_0),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT6 #(
    .INIT(64'h00000000000000F4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(m_axi_mm2s_rvalid),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ),
        .I3(s_axis_fifo_ainit_nosync),
        .I4(p_24_out),
        .I5(ram_full_i_reg),
        .O(fifo_wren));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_halt_reg_dly1_reg_0),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(sig_cmd_fifo_data_out),
        .p_24_out(p_24_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .\sig_addr_posted_cntr_reg[0] (sig_addr_posted_cntr[0]),
        .\sig_addr_posted_cntr_reg[1] (sig_addr_posted_cntr[1]),
        .\sig_addr_posted_cntr_reg[2] (sig_addr_posted_cntr[2]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[6] (sig_last_dbeat_i_2_n_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_dly1_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg_reg_n_0),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAADAA4AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hCCECC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_coelsc_reg_full_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg_0),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_halt_reg_dly1_reg_0),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_halt_reg_dly1_reg_0),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(sig_dbeat_cntr[4]),
        .O(sig_last_dbeat_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sig_last_dbeat_i_3
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .O(sig_last_dbeat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_last_dbeat),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg,
    sig_stream_rst,
    datamover_idle_reg,
    s2mm_halt_cmplt,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    halt_i_reg,
    s2mm_halt,
    s2mm_dmacr,
    datamover_idle_1,
    sig_next_calc_error_reg,
    \sig_addr_posted_cntr_reg[0] ,
    sig_halt_reg_dly3,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_s_h_halt_reg;
  output sig_stream_rst;
  output datamover_idle_reg;
  output s2mm_halt_cmplt;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input halt_i_reg;
  input s2mm_halt;
  input [0:0]s2mm_dmacr;
  input datamover_idle_1;
  input sig_next_calc_error_reg;
  input \sig_addr_posted_cntr_reg[0] ;
  input sig_halt_reg_dly3;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;

  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire datamover_idle_1;
  wire datamover_idle_reg;
  wire halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_reg_dly3;
  wire sig_next_calc_error_reg;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1__0
       (.I0(s2mm_halt_cmplt),
        .I1(s2mm_halt),
        .I2(s2mm_dmacr),
        .I3(datamover_idle_1),
        .O(datamover_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(\sig_addr_posted_cntr_reg[0] ),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .I4(sig_addr_reg_empty_reg),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    sig_last_reg_out_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_37
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    sig_stream_rst,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    mm2s_halt,
    p_69_out,
    datamover_idle,
    sig_calc_error_reg_reg,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output sig_stream_rst;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input mm2s_halt;
  input [0:0]p_69_out;
  input datamover_idle;
  input sig_calc_error_reg_reg;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire datamover_idle;
  wire datamover_idle_reg;
  wire halt_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [0:0]p_69_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(mm2s_halt),
        .I2(p_69_out),
        .I3(datamover_idle),
        .O(datamover_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_2
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_2_n_0),
        .Q(mm2s_halt_cmplt),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_wvalid,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wlast,
    s_axis_cmd_tvalid_reg,
    p_9_out,
    Q,
    p_12_out,
    datamover_idle_reg,
    s2mm_halt_cmplt,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    halt_i_reg,
    DOBDO,
    s2mm_halt,
    cmnd_wr_0,
    \hsize_vid_reg[15] ,
    dma_err,
    s2mm_soft_reset,
    CO,
    s2mm_dmacr,
    datamover_idle_1,
    m_axi_s2mm_wready,
    empty_fwft_i_reg,
    m_axi_s2mm_awready,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output m_axi_s2mm_wvalid;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wlast;
  output [0:0]s_axis_cmd_tvalid_reg;
  output p_9_out;
  output [0:0]Q;
  output p_12_out;
  output datamover_idle_reg;
  output s2mm_halt_cmplt;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  output [31:0]m_axi_s2mm_awaddr;
  output [4:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  input halt_i_reg;
  input [0:0]DOBDO;
  input s2mm_halt;
  input cmnd_wr_0;
  input [0:0]\hsize_vid_reg[15] ;
  input dma_err;
  input s2mm_soft_reset;
  input [0:0]CO;
  input [0:0]s2mm_dmacr;
  input datamover_idle_1;
  input m_axi_s2mm_wready;
  input empty_fwft_i_reg;
  input m_axi_s2mm_awready;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [1:0]m_axi_s2mm_bresp;
  input [31:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DOBDO;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_21 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ;
  wire [1:1]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_5;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_done ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_1;
  wire I_WR_DATA_CNTL_n_26;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_28;
  wire [0:0]Q;
  wire cmnd_wr_0;
  wire datamover_idle_1;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire dma_err;
  wire empty_fwft_i_reg;
  wire halt_i_reg;
  wire [0:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [4:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire p_11_out;
  wire p_12_out;
  wire p_12_out_0;
  wire p_13_out;
  wire p_14_out;
  wire [4:0]p_19_out;
  wire p_1_out;
  wire [1:0]p_20_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire [31:2]p_30_out;
  wire p_3_out;
  wire [15:0]p_5_out;
  wire p_9_out;
  wire p_9_out_1;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2addr_stop_req;
  wire [15:2]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dqual_reg_full;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire sig_good_strm_dbeat11_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire [2:2]sig_ibtt2wdc_stbs_asserted;
  wire sig_ibtt2wdc_tlast;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_s_h_halt_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [4:0]sig_xfer_len;
  wire slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ),
        .D(sig_xfer_len),
        .DI(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .E(sig_good_strm_dbeat11_out),
        .\FSM_onehot_sig_csm_state_reg[4] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 }),
        .Q({sig_ibtt2wdc_stbs_asserted,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_21 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 }),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 }),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata}),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .\sig_byte_cntr_reg[6]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 }),
        .\sig_child_addr_reg_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6 ),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_26),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .sig_m_valid_out_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ),
        .sig_mssa_index(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_is_seq_reg_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ),
        .D(sig_xfer_len),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_1),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_1),
        .FIFO_Full_reg_1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ({p_1_out,p_2_out,p_3_out,p_5_out}),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 }),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 }),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_9_out_1(p_9_out_1),
        .rd_en(sig_pop_xd_fifo),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_4(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_5(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_3(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ),
        .sig_init_done_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ),
        .sig_init_done_reg_1(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ),
        .sig_init_done_reg_2(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ),
        .sig_init_done_reg_3(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_cmd_cmplt_reg_reg({p_12_out_0,p_14_out}),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_addr_reg_reg[1]_0 (sig_child_addr_cntr_lsh_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(D),
        .DOBDO(DOBDO),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty ),
        .din({sig_dre2ibtt_eop,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata}),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13 ),
        .in({p_1_out,p_2_out,p_3_out,p_5_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid ),
        .p_9_out_1(p_9_out_1),
        .\sig_burst_dbeat_cntr_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_12 ),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_70 ),
        .sig_mssa_index(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.\INFERRED_GEN.cnt_i_reg[1] (I_ADDR_CNTL_n_1),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_22_out(p_22_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_73 ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.CO(CO),
        .FIFO_Full_reg(\I_CMD_FIFO/sig_rd_empty ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (I_CMD_STATUS_n_5),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_CMD_STATUS_n_10),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .Q(Q),
        .cmnd_wr_0(cmnd_wr_0),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:10],sig_wsc2stat_status[6:4]}),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ),
        .datamover_idle_1(datamover_idle_1),
        .datamover_idle_reg(datamover_idle_reg),
        .halt_i_reg(halt_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .\sig_addr_posted_cntr_reg[0] (I_WR_DATA_CNTL_n_27),
        .sig_addr_reg_empty_reg(I_WR_STATUS_CNTLR_n_28),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_21 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_22 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(sig_skid2data_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[6] (I_WR_DATA_CNTL_n_29),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_next_calc_error_reg_reg(I_WR_DATA_CNTL_n_30),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.DI(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ),
        .E(sig_good_strm_dbeat11_out),
        .FIFO_Full_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .FIFO_Full_reg_0(I_WR_STATUS_CNTLR_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 (I_WR_DATA_CNTL_n_26),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_DATA_CNTL_n_1),
        .Q(sig_ibtt2wdc_stbs_asserted),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_skid2data_wready),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_dbeat_cntr_reg[0]_0 (I_WR_DATA_CNTL_n_29),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_cmplt_reg(I_WR_DATA_CNTL_n_27),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_10),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_m_valid_out_reg(I_WR_DATA_CNTL_n_30),
        .sig_m_valid_out_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ),
        .sig_m_valid_out_reg_1(sig_ibtt2wdc_tvalid),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_71 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_xfer_calc_err_reg_reg({p_13_out,p_12_out_0,p_14_out,p_19_out}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.\GEN_INDET_BTT.lsig_eop_reg_reg ({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .\INFERRED_GEN.cnt_i_reg[1] (I_WR_STATUS_CNTLR_n_0),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:10],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_cmplt_reg(I_WR_STATUS_CNTLR_n_28),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_5),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ),
        .sig_mmap_reset_reg_reg_0(\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_72 ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
   (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    sig_eop_halt_xfer,
    sig_mssa_index,
    \sig_burst_dbeat_cntr_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ,
    sig_inhibit_rdy_n,
    din,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    DOBDO,
    sig_mmap_reset_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    empty_fwft_i_reg,
    sig_reset_reg,
    sig_m_valid_out_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    p_9_out_1,
    in,
    D);
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output out;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output sig_eop_halt_xfer;
  output [0:0]sig_mssa_index;
  output \sig_burst_dbeat_cntr_reg[0] ;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  output sig_inhibit_rdy_n;
  output [33:0]din;
  output [0:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]DOBDO;
  input sig_mmap_reset_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input empty_fwft_i_reg;
  input sig_reset_reg;
  input sig_m_valid_out_reg;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input p_9_out_1;
  input [18:0]in;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_44 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DRE_CNTL_FIFO_n_26;
  wire I_DRE_CNTL_FIFO_n_4;
  wire [0:0]Q;
  wire [33:0]din;
  wire empty_fwft_i_reg;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire p_9_out_1;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire [23:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_eop_halt_xfer;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_m_valid_out_reg;
  wire sig_mmap_reset_reg_reg;
  wire [0:0]sig_mssa_index;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_4),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(sig_cmdcntl_sm_state_ns[0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (D),
        .DOBDO(DOBDO),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_44 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (sig_cmdcntl_sm_state),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_7 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DRE_CNTL_FIFO_n_26),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (sig_rd_empty),
        .Q(Q),
        .din(din),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_mssa_index(sig_mssa_index),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_realign_eof_reg_reg({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6_25 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns[2:1]),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (I_DRE_CNTL_FIFO_n_26),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (sig_cmdcntl_sm_state),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (I_DRE_CNTL_FIFO_n_4),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_rd_empty),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .sig_cmd_empty_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_44 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0 ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
   (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    out,
    sig_eop_halt_xfer_reg_0,
    p_7_out,
    sig_mssa_index,
    \sig_burst_dbeat_cntr_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    din,
    Q,
    D,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    DOBDO,
    sig_realign_eof_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_ld_dre_cmd,
    empty_fwft_i_reg,
    sig_reset_reg,
    sig_m_valid_out_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_sm_pop_cmd_fifo,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram );
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output out;
  output sig_eop_halt_xfer_reg_0;
  output p_7_out;
  output [0:0]sig_mssa_index;
  output \sig_burst_dbeat_cntr_reg[0] ;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output [33:0]din;
  output [0:0]Q;
  output [0:0]D;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]DOBDO;
  input [16:0]sig_realign_eof_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_ld_dre_cmd;
  input empty_fwft_i_reg;
  input sig_reset_reg;
  input sig_m_valid_out_reg;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input sig_sm_pop_cmd_fifo;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;

  wire [0:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DOBDO;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire I_MSSAI_SKID_BUF_n_10;
  wire I_MSSAI_SKID_BUF_n_12;
  wire I_MSSAI_SKID_BUF_n_4;
  wire I_MSSAI_SKID_BUF_n_5;
  wire I_MSSAI_SKID_BUF_n_8;
  wire I_MSSAI_SKID_BUF_n_9;
  wire I_TSTRB_FIFO_n_0;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_15;
  wire SLICE_INSERTION_n_16;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [33:0]din;
  wire empty_fwft_i_reg;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_cmd_fetch_pause;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire [15:0]sel0;
  wire [1:0]sig_btt_cntr;
  wire sig_btt_cntr03_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire \sig_burst_dbeat_cntr_reg[0] ;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_eop_halt_xfer_reg_0;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire [0:0]sig_mssa_index;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire [16:0]sig_realign_eof_reg_reg;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire [4:0]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire [4:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4343434363734373)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .I4(sig_need_cmd_flush),
        .I5(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(D));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(p_7_out),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_10),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .DOBDO(DOBDO),
        .E(sig_btt_cntr03_out),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (I_MSSAI_SKID_BUF_n_9),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0 (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_10),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .Q(Q),
        .din({din[33],din[31:0]}),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .\sig_btt_cntr_reg[15] (I_MSSAI_SKID_BUF_n_8),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_12),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_5),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg_0),
        .sig_eop_sent(sig_eop_sent),
        .sig_mssa_index(sig_mssa_index),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(sig_btt_eq_0_i_2_n_0),
        .sig_sm_ld_dre_cmd_reg_0(sig_btt_eq_0_i_3_n_0),
        .sig_sm_ld_dre_cmd_reg_1(sig_btt_eq_0_i_4_n_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast),
        .\storage_data_reg[4] ({sig_tstrb_fifo_data_out[4],sig_tstrb_fifo_data_out[2:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7 I_TSTRB_FIFO
       (.\INFERRED_GEN.cnt_i_reg[0] (I_TSTRB_FIFO_n_0),
        .Q(Q),
        .din(din[32]),
        .\gen_wr_a.gen_word_narrow.mem_reg ({sig_tstrb_fifo_data_out[4],sig_tstrb_fifo_data_out[2:0]}),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg_0),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[1] (I_MSSAI_SKID_BUF_n_9),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4] (slice_insert_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .DI({SLICE_INSERTION_n_6,SLICE_INSERTION_n_7}),
        .E(sig_btt_cntr03_out),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_8),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,sig_btt_cntr}),
        .S({SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11}),
        .\gen_wr_a.gen_word_narrow.mem_reg (slice_insert_data),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_5),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_4),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(SLICE_INSERTION_n_3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_btt_cntr_dup),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_1),
        .sig_eop_halt_xfer_reg_0(sig_eop_halt_xfer_reg_0),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_max_first_increment_reg[0] (\sig_max_first_increment_reg_n_0_[0] ),
        .\sig_max_first_increment_reg[1] (\sig_max_first_increment_reg_n_0_[1] ),
        .\sig_max_first_increment_reg[2] (\sig_max_first_increment_reg_n_0_[2] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4]_0 ({SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15,SLICE_INSERTION_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_5),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_4),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_3),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_realign_eof_reg_reg[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_realign_eof_reg_reg[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_realign_eof_reg_reg[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_realign_eof_reg_reg[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_realign_eof_reg_reg[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_realign_eof_reg_reg[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_3__0 
       (.I0(sig_realign_eof_reg_reg[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_realign_eof_reg_reg[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_realign_eof_reg_reg[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_realign_eof_reg_reg[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_realign_eof_reg_reg[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_realign_eof_reg_reg[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_realign_eof_reg_reg[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_realign_eof_reg_reg[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_realign_eof_reg_reg[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_realign_eof_reg_reg[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_8));
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[15] ),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[1]),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr[0]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr[1]),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[13]),
        .I1(sel0[14]),
        .I2(sel0[12]),
        .I3(sel0[15]),
        .I4(sig_btt_eq_0_i_5_n_0),
        .I5(sig_btt_eq_0_i_6_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[6]),
        .I1(sig_realign_eof_reg_reg[5]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[5]),
        .I4(sel0[4]),
        .I5(sel0[7]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[0]),
        .I1(sig_realign_eof_reg_reg[3]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[3]),
        .I4(sel0[2]),
        .I5(sel0[1]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[8]),
        .I1(sig_realign_eof_reg_reg[8]),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_realign_eof_reg_reg[9]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(sig_realign_eof_reg_reg[11]),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_realign_eof_reg_reg[10]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_12),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,SLICE_INSERTION_n_6,SLICE_INSERTION_n_7}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11}));
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15,SLICE_INSERTION_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_5),
        .Q(p_7_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_4),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_realign_eof_reg_reg[16]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(sig_eop_halt_xfer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(sig_realign_eof_reg_reg[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg__0[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_realign_eof_reg_reg[0]),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_realign_eof_reg_reg[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(sig_eop_sent_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
   (dout,
    empty,
    SR,
    \sig_byte_cntr_reg[6] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_xfer_is_seq_reg_reg,
    \FSM_onehot_sig_csm_state_reg[4] ,
    \sig_burst_dbeat_cntr_reg[0] ,
    sig_clr_dbeat_cntr0_out,
    E,
    D,
    \sig_xfer_len_reg_reg[4] ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg,
    din,
    rd_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_child_qual_first_of_2,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_m_valid_out_reg_0,
    sig_mssa_index,
    full,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_eop_halt_xfer,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] );
  output [8:0]dout;
  output empty;
  output [0:0]SR;
  output \sig_byte_cntr_reg[6] ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_xfer_is_seq_reg_reg;
  output \FSM_onehot_sig_csm_state_reg[4] ;
  output [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]E;
  output [1:0]D;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;
  input [6:0]din;
  input rd_en;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_child_qual_first_of_2;
  input [3:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_m_valid_out_reg_0;
  input [0:0]sig_mssa_index;
  input full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input sig_eop_halt_xfer;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_csm_state_reg[4] ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [6:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_byte_cntr_reg[6] ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_mssa_index;
  wire sig_stream_rst;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_sig_csm_state_reg[4] (\FSM_onehot_sig_csm_state_reg[4] ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_mssa_index(sig_mssa_index),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en);
  output full;
  output [33:0]dout;
  output empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [33:0]din;
  input rd_en;

  wire [0:0]E;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.E(E),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
   (out,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    \sig_dbeat_cntr_reg[6] ,
    sig_dqual_reg_full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_wready,
    sig_reset_reg,
    sig_next_calc_error_reg_reg,
    D);
  output out;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_dqual_reg_full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_wready;
  input sig_reset_reg;
  input sig_next_calc_error_reg_reg;
  input [31:0]D;

  wire [31:0]D;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_full;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_next_calc_error_reg_reg;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    sig_last_reg_out_i_2
       (.I0(sig_dqual_reg_full),
        .I1(\sig_dbeat_cntr_reg[6] ),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .I4(sig_data_reg_out_en),
        .I5(m_axi_s2mm_wlast),
        .O(sig_last_reg_out_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_2_n_0),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h2E220000)) 
    sig_last_skid_reg_i_1
       (.I0(sig_last_skid_reg),
        .I1(sig_s_ready_dup),
        .I2(\sig_dbeat_cntr_reg[6] ),
        .I3(sig_dqual_reg_full),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_last_skid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_skid_reg_i_1_n_0),
        .Q(sig_last_skid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00005DDD00000000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(sig_reset_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__2
       (.I0(m_axi_s2mm_wready),
        .I1(sig_reset_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_next_calc_error_reg_reg),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
   (out,
    sig_ibtt2wdc_tlast,
    DI,
    Q,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    E,
    rd_en,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    dout,
    empty,
    sig_reset_reg,
    sig_halt_reg_reg,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output out;
  output sig_ibtt2wdc_tlast;
  output [0:0]DI;
  output [32:0]Q;
  output \GEN_INDET_BTT.lsig_eop_reg_reg ;
  output [0:0]E;
  output rd_en;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [33:0]dout;
  input empty;
  input sig_reset_reg;
  input sig_halt_reg_reg;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]DI;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [32:0]Q;
  wire [33:0]dout;
  wire empty;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire s2mm_strm_eop;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_1__1_n_0 ;
  wire \sig_data_reg_out[34]_i_1_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[34] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_halt_reg_reg;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [4:4]sig_strb_skid_mux_out;
  wire [4:4]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign out = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_halt_reg_reg),
        .O(E));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_halt_reg_reg),
        .I2(Q[32]),
        .I3(lsig_end_of_cmd_reg),
        .O(DI));
  LUT4 #(
    .INIT(16'hFD20)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_halt_reg_reg),
        .I2(s2mm_strm_eop),
        .I3(lsig_eop_reg),
        .O(\GEN_INDET_BTT.lsig_eop_reg_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[0] ),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[10] ),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[11] ),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[12] ),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[13] ),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[14] ),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[15] ),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[16] ),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[17] ),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[18] ),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[19] ),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[1] ),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[20] ),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[21] ),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[22] ),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[23] ),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[24] ),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[25] ),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[26] ),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[27] ),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[28] ),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[29] ),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[2] ),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[30] ),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[31] ),
        .O(\sig_data_reg_out[31]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(sig_s_ready_dup),
        .I1(\sig_data_skid_reg_reg_n_0_[34] ),
        .O(\sig_data_reg_out[34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[3] ),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[4] ),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[5] ),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[6] ),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[7] ),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[8] ),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(\sig_data_skid_reg_reg_n_0_[9] ),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[34]_i_1_n_0 ),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(1'b1),
        .Q(\sig_data_skid_reg_reg_n_0_[34] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h08000F000A000F00)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(sig_halt_reg_reg),
        .I2(sig_reset_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(empty),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8AFFFF)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_s_ready_dup),
        .I1(empty),
        .I2(sig_m_valid_dup),
        .I3(sig_reset_reg),
        .I4(sig_halt_reg_reg),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(sig_halt_reg_reg),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_2 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg),
        .O(sig_strb_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out),
        .Q(s2mm_strm_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    xpm_fifo_base_inst_i_4
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
   (slice_insert_valid,
    sig_eop_halt_xfer_reg,
    sig_valid_fifo_ld12_out,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg1_reg,
    DI,
    S,
    E,
    \storage_data_reg[4]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    m_axi_s2mm_aclk,
    sig_eop_halt_xfer_reg_0,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    CO,
    ld_btt_cntr_reg2,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    out,
    \sig_max_first_increment_reg[2] ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \sig_max_first_increment_reg[1] ,
    \sig_max_first_increment_reg[0] ,
    sig_curr_eof_reg,
    Q,
    sig_curr_strt_offset,
    sig_fifo_mssai,
    sig_stream_rst);
  output slice_insert_valid;
  output sig_eop_halt_xfer_reg;
  output sig_valid_fifo_ld12_out;
  output ld_btt_cntr_reg3_reg;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg1_reg;
  output [1:0]DI;
  output [3:0]S;
  output [0:0]E;
  output [3:0]\storage_data_reg[4]_0 ;
  output [4:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  input m_axi_s2mm_aclk;
  input sig_eop_halt_xfer_reg_0;
  input \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [15:0]out;
  input \sig_max_first_increment_reg[2] ;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \sig_max_first_increment_reg[1] ;
  input \sig_max_first_increment_reg[0] ;
  input sig_curr_eof_reg;
  input [15:0]Q;
  input [1:0]sig_curr_strt_offset;
  input [1:0]sig_fifo_mssai;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire [15:0]Q;
  wire [3:0]S;
  wire \areset_d_reg_n_0_[0] ;
  wire [4:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire [15:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_halt_xfer_reg_0;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire \sig_max_first_increment_reg[0] ;
  wire \sig_max_first_increment_reg[1] ;
  wire \sig_max_first_increment_reg[2] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;
  wire [3:0]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[2]_i_2_n_0 ;
  wire \storage_data[2]_i_3_n_0 ;
  wire \storage_data[2]_i_4_n_0 ;
  wire \storage_data[2]_i_5_n_0 ;
  wire [3:0]\storage_data_reg[4]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .O(ld_btt_cntr_reg2_reg));
  LUT6 #(
    .INIT(64'h000000007F774040)) 
    ld_btt_cntr_reg3_i_1
       (.I0(CO),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_eq_0),
        .I4(ld_btt_cntr_reg3),
        .I5(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[14]),
        .I1(out[15]),
        .O(\storage_data_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[12]),
        .I1(out[13]),
        .O(\storage_data_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[10]),
        .I1(out[11]),
        .O(\storage_data_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[8]),
        .I1(out[9]),
        .O(\storage_data_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[3]),
        .I1(\sig_max_first_increment_reg[2] ),
        .I2(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(out[1]),
        .I1(\sig_max_first_increment_reg[1] ),
        .I2(\sig_max_first_increment_reg[0] ),
        .I3(out[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h41)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(out[3]),
        .I1(out[2]),
        .I2(\sig_max_first_increment_reg[2] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(\sig_max_first_increment_reg[1] ),
        .I1(out[1]),
        .I2(\sig_max_first_increment_reg[0] ),
        .I3(out[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer_reg_0),
        .I2(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .O(sig_eop_halt_xfer_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[0]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[1]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[1]));
  LUT5 #(
    .INIT(32'h11151515)) 
    \storage_data[2]_i_1 
       (.I0(\storage_data[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(sig_curr_strt_offset[1]),
        .I3(sig_curr_strt_offset[0]),
        .I4(Q[0]),
        .O(sig_tstrb_fifo_data_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storage_data[2]_i_2 
       (.I0(\storage_data[2]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[8]),
        .I3(Q[14]),
        .I4(Q[11]),
        .I5(\storage_data[2]_i_4_n_0 ),
        .O(\storage_data[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \storage_data[2]_i_3 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\storage_data[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \storage_data[2]_i_4 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(Q[12]),
        .I4(\storage_data[2]_i_5_n_0 ),
        .O(\storage_data[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[2]_i_5 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[7]),
        .O(\storage_data[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[3]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[3]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[4]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h0000004F)) 
    \storage_data[4]_i_2 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(slice_insert_valid),
        .I3(p_1_in),
        .I4(\areset_d_reg_n_0_[0] ),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[0]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[1]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[2]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[3]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_halt_reg_dly1,
    sig_data2addr_stop_req,
    sig_wsc2stat_status_valid,
    in,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_wr_fifo,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n,
    sig_halt_cmplt_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n_reg,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_bresp,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_s_h_halt_reg);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_halt_reg_dly1;
  output sig_data2addr_stop_req;
  output sig_wsc2stat_status_valid;
  output [17:0]in;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_wr_fifo;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n;
  output sig_halt_cmplt_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input [1:0]m_axi_s2mm_bresp;
  input [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  input sig_s_h_halt_reg;

  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ;
  wire [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire [17:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_addr_reg_empty;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [22:4]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_s_h_halt_reg;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sig_push_coelsc_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(sig_rd_empty_0),
        .in(in[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_dcntl_sfifo_out[22:8],sig_dcntl_sfifo_out[5:4]}),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[2] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .\sig_wdc_statcnt_reg[3] (sig_wdc_statcnt_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(in[11]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(in[12]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(in[13]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(in[14]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(in[15]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(in[16]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(in[3]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(in[4]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(in[5]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(in[6]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(in[7]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(in[8]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(in[9]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(in[10]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(in[1]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(in[17]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(in[0]),
        .R(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(sig_coelsc_reg_empty),
        .S(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(in[2]),
        .R(sig_inhibit_rdy_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_8),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_rd_empty_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .Q(sig_addr_posted_cntr_reg__0),
        .in(in[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_calc_err_reg(sig_dcntl_sfifo_out[4]),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000C02)) 
    sig_halt_cmplt_i_3__0
       (.I0(sig_addr_reg_empty),
        .I1(sig_addr_posted_cntr_reg__0[0]),
        .I2(sig_addr_posted_cntr_reg__0[1]),
        .I3(sig_addr2wsc_calc_error),
        .I4(sig_addr_posted_cntr_reg__0[3]),
        .I5(sig_addr_posted_cntr_reg__0[2]),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_26 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[2]),
        .I1(sig_wdc_statcnt_reg__0[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly3,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_init_done,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    sig_inhibit_rdy_n,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ,
    sig_halt_cmplt_reg,
    FIFO_Full_reg,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_m_valid_out_reg,
    sig_stream_rst,
    sig_halt_reg_dly1,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_m_valid_out_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_0,
    p_11_out,
    sig_data2addr_stop_req,
    out,
    sig_m_valid_out_reg_1,
    Q,
    sig_ibtt2wdc_tlast,
    sig_inhibit_rdy_n_reg,
    sig_posted_to_axi_reg,
    sig_xfer_calc_err_reg_reg,
    E,
    DI);
  output sig_halt_reg_dly3;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_next_calc_error_reg;
  output sig_dqual_reg_full;
  output sig_init_done;
  output sig_data2wsc_valid;
  output [16:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output sig_inhibit_rdy_n;
  output \GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ;
  output sig_halt_cmplt_reg;
  output [0:0]FIFO_Full_reg;
  output \sig_dbeat_cntr_reg[0]_0 ;
  output sig_m_valid_out_reg;
  input sig_stream_rst;
  input sig_halt_reg_dly1;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_m_valid_out_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wr_fifo;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_0;
  input p_11_out;
  input sig_data2addr_stop_req;
  input out;
  input sig_m_valid_out_reg_1;
  input [0:0]Q;
  input sig_ibtt2wdc_tlast;
  input sig_inhibit_rdy_n_reg;
  input sig_posted_to_axi_reg;
  input [7:0]sig_xfer_calc_err_reg_reg;
  input [0:0]E;
  input [0:0]DI;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[5]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[9]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [16:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_11_out;
  wire [7:0]p_1_in;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[6]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__0_n_0;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_1_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [7:0]sig_xfer_calc_err_reg_reg;
  wire [3:1]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_1_in[4:0]),
        .E(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_dbeat_cntr[4:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[6]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[2] (sig_last_dbeat_i_3__0_n_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_last_mmap_dbeat_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .sig_last_mmap_dbeat_reg_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .sig_m_valid_out_reg(sig_m_valid_out_reg_1),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(out),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_2 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[13]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_3 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[12]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_4 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[11]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[13]_i_5 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[10]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(lsig_end_of_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h51555555)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(out),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[15]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[14]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[2]_i_1 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(Q),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_3 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[5]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_4 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[4]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_5 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[3]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2F0FD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[5]_i_6 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(Q),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_2 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[9]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_3 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[8]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_4 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[7]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD0F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[9]_i_5 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(in[6]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[13]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[13]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3:1],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_O_UNCONNECTED [3:2],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({1'b0,1'b0,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr[2]_i_1_n_0 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_6 ,\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[5]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[5]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[5]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[5]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[5]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[9]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[9]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[9]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[9]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[9]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'hFDDD2000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_m_valid_out_reg_1),
        .I1(\GEN_INDET_BTT.lsig_byte_cntr_reg[2]_0 ),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_ibtt2wdc_tlast),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_out_reg_0),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hF0C2BCF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_push_err2wsc),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C000A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_push_err2wsc),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[3]),
        .I3(\sig_dbeat_cntr[6]_i_2_n_0 ),
        .I4(sig_dbeat_cntr[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA200000008)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I1(\sig_dbeat_cntr[6]_i_2_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_dbeat_cntr[6]_i_2 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00EA00AA00AA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dqual_reg_empty),
        .I1(sig_last_dbeat_reg_n_0),
        .I2(sig_next_sequential_reg),
        .I3(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I4(\sig_dbeat_cntr_reg[0]_0 ),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .O(\sig_dbeat_cntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hA208)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I1(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_inhibit_rdy_n_reg),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_dqual_reg_full),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    sig_last_dbeat_i_3__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .I1(sig_last_dbeat_i_4_n_0),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .O(sig_last_dbeat_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[6]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .I1(\sig_dbeat_cntr_reg[0]_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    sig_last_reg_out_i_3
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[6]_i_2_n_0 ),
        .O(\sig_dbeat_cntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .O(sig_ld_new_cmd_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__0_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBFFFFF)) 
    sig_m_valid_dup_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_m_valid_out_reg_1),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .O(sig_m_valid_out_reg));
  LUT3 #(
    .INIT(8'h8F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_last_mmap_dbeat),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_next_calc_error_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .O(sig_push_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8A00)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_data2wsc_valid),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_i_1_n_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "virtex7" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "16" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_GENLOCK_MODE = "2" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "16" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
(* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_119;
  wire AXI_LITE_REG_INTERFACE_I_n_120;
  wire AXI_LITE_REG_INTERFACE_I_n_121;
  wire AXI_LITE_REG_INTERFACE_I_n_122;
  wire AXI_LITE_REG_INTERFACE_I_n_123;
  wire AXI_LITE_REG_INTERFACE_I_n_124;
  wire AXI_LITE_REG_INTERFACE_I_n_125;
  wire AXI_LITE_REG_INTERFACE_I_n_126;
  wire AXI_LITE_REG_INTERFACE_I_n_127;
  wire AXI_LITE_REG_INTERFACE_I_n_128;
  wire AXI_LITE_REG_INTERFACE_I_n_129;
  wire AXI_LITE_REG_INTERFACE_I_n_130;
  wire AXI_LITE_REG_INTERFACE_I_n_131;
  wire AXI_LITE_REG_INTERFACE_I_n_132;
  wire AXI_LITE_REG_INTERFACE_I_n_133;
  wire AXI_LITE_REG_INTERFACE_I_n_134;
  wire AXI_LITE_REG_INTERFACE_I_n_135;
  wire AXI_LITE_REG_INTERFACE_I_n_136;
  wire AXI_LITE_REG_INTERFACE_I_n_137;
  wire AXI_LITE_REG_INTERFACE_I_n_138;
  wire AXI_LITE_REG_INTERFACE_I_n_139;
  wire AXI_LITE_REG_INTERFACE_I_n_140;
  wire AXI_LITE_REG_INTERFACE_I_n_141;
  wire AXI_LITE_REG_INTERFACE_I_n_142;
  wire AXI_LITE_REG_INTERFACE_I_n_143;
  wire AXI_LITE_REG_INTERFACE_I_n_144;
  wire AXI_LITE_REG_INTERFACE_I_n_145;
  wire AXI_LITE_REG_INTERFACE_I_n_146;
  wire AXI_LITE_REG_INTERFACE_I_n_147;
  wire AXI_LITE_REG_INTERFACE_I_n_148;
  wire AXI_LITE_REG_INTERFACE_I_n_149;
  wire AXI_LITE_REG_INTERFACE_I_n_150;
  wire AXI_LITE_REG_INTERFACE_I_n_151;
  wire AXI_LITE_REG_INTERFACE_I_n_152;
  wire AXI_LITE_REG_INTERFACE_I_n_153;
  wire AXI_LITE_REG_INTERFACE_I_n_154;
  wire AXI_LITE_REG_INTERFACE_I_n_155;
  wire AXI_LITE_REG_INTERFACE_I_n_156;
  wire AXI_LITE_REG_INTERFACE_I_n_157;
  wire AXI_LITE_REG_INTERFACE_I_n_158;
  wire AXI_LITE_REG_INTERFACE_I_n_159;
  wire AXI_LITE_REG_INTERFACE_I_n_160;
  wire AXI_LITE_REG_INTERFACE_I_n_161;
  wire AXI_LITE_REG_INTERFACE_I_n_162;
  wire AXI_LITE_REG_INTERFACE_I_n_163;
  wire AXI_LITE_REG_INTERFACE_I_n_73;
  wire AXI_LITE_REG_INTERFACE_I_n_81;
  wire AXI_LITE_REG_INTERFACE_I_n_82;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_20 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_6 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_153 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_10 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_8 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_39 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_40 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_41 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_42 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_43 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_44 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_53 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_91 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_92 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_3 ;
  wire I_AXI_DMA_INTRPT_n_1;
  wire I_AXI_DMA_INTRPT_n_40;
  wire I_AXI_DMA_INTRPT_n_41;
  wire \I_CMDSTS/p_12_out ;
  wire \I_CMDSTS/p_9_out ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0_9 ;
  wire \I_DMA_REGISTER/irqdelay_wren_i ;
  wire \I_DMA_REGISTER/p_14_out ;
  wire \I_DMA_REGISTER/p_15_out ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire \I_DMA_REGISTER/reset_counts_12 ;
  wire I_PRMRY_DATAMOVER_n_14;
  wire I_PRMRY_DATAMOVER_n_17;
  wire I_PRMRY_DATAMOVER_n_18;
  wire I_PRMRY_DATAMOVER_n_20;
  wire I_PRMRY_DATAMOVER_n_39;
  wire I_PRMRY_DATAMOVER_n_41;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_43;
  wire I_PRMRY_DATAMOVER_n_44;
  wire I_PRMRY_DATAMOVER_n_45;
  wire I_PRMRY_DATAMOVER_n_46;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_24;
  wire I_RST_MODULE_n_25;
  wire I_RST_MODULE_n_26;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_31;
  wire I_RST_MODULE_n_32;
  wire I_RST_MODULE_n_34;
  wire I_RST_MODULE_n_35;
  wire I_RST_MODULE_n_37;
  wire I_RST_MODULE_n_51;
  wire I_RST_MODULE_n_52;
  wire I_RST_MODULE_n_53;
  wire I_RST_MODULE_n_54;
  wire \I_SM/cmnds_queued0 ;
  wire \I_SM/cmnds_queued0_13 ;
  wire \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \I_SM/fsize_mismatch_err_s1 ;
  wire \I_SM/p_3_out ;
  wire \I_STS_MNGR/datamover_idle ;
  wire \I_STS_MNGR/datamover_idle_6 ;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire cmnd_wr_7;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire dm2linebuf_mm2s_tlast;
  wire dm2linebuf_s2mm_tready;
  wire dma_err;
  wire dma_err_4;
  wire [3:0]dma_irq_mask_i;
  wire fifo_wren;
  wire frame_sync_aligned;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire initial_frame;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [4:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [23:8]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i_8;
  wire [12:1]minusOp;
  wire [12:1]minusOp_1;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [23:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire [0:0]\^mm2s_frame_ptr_out ;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire p_0_in;
  wire p_0_out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_12_out_10;
  wire p_13_out;
  wire p_14_out;
  wire p_19_in;
  wire [12:0]p_1_in;
  wire [12:1]p_1_in_0;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_2_out;
  wire p_2_out_2;
  wire p_2_out_3;
  wire [4:0]p_31_out;
  wire [4:0]p_32_out;
  wire [4:0]p_33_out;
  wire p_36_out;
  wire p_37_out;
  wire p_39_out;
  wire p_3_in;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire [0:0]p_49_out;
  wire p_4_out;
  wire p_4_out_11;
  wire p_50_out;
  wire p_56_out;
  wire [63:0]p_57_out;
  wire p_58_out;
  wire p_65_out;
  wire p_68_out;
  wire [31:0]p_69_out;
  wire p_75_out;
  wire p_76_out;
  wire [4:0]p_77_out;
  wire [4:0]p_78_out;
  wire [31:0]p_79_out;
  wire p_7_out;
  wire [4:0]p_81_out;
  wire [31:0]p_82_out;
  wire p_89_out;
  wire [31:0]p_91_out;
  wire p_93_out;
  wire prmtr_update_complete;
  wire prmtr_update_complete_5;
  wire [43:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_axis_resetn;
  wire s2mm_cdc2dmac_fsync;
  wire [4:0]s2mm_chnl_current_frame;
  wire [12:0]s2mm_crnt_vsize;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [31:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [0:0]\^s2mm_frame_ptr_out ;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_core;
  wire s2mm_ftchcmdsts_idle;
  wire [4:0]s2mm_genlock_pair_frame;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire s2mm_ip2axi_introut;
  wire [7:0]s2mm_irqdelay_status;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s2mm_prmry_resetn;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_valid0;
  wire sof_flag;
  wire strm_all_lines_rcvd_no_dwidth;
  wire strm_not_finished_no_dwidth;
  wire [12:0]vsize_counter_no_dwidth;
  wire [3:3]\NLW_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_CO_UNCONNECTED ;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4:0] = \^m_axi_s2mm_awlen [4:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const1> ;
  assign m_axi_s2mm_wstrb[2] = \<const1> ;
  assign m_axi_s2mm_wstrb[1] = \<const1> ;
  assign m_axi_s2mm_wstrb[0] = \<const1> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axis_mm2s_tkeep[3] = \<const1> ;
  assign m_axis_mm2s_tkeep[2] = \<const1> ;
  assign m_axis_mm2s_tkeep[1] = \<const1> ;
  assign m_axis_mm2s_tkeep[0] = \<const1> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_frame_ptr_out[5] = \<const0> ;
  assign mm2s_frame_ptr_out[4] = \<const0> ;
  assign mm2s_frame_ptr_out[3] = \<const0> ;
  assign mm2s_frame_ptr_out[2] = \<const0> ;
  assign mm2s_frame_ptr_out[1] = \<const0> ;
  assign mm2s_frame_ptr_out[0] = \^mm2s_frame_ptr_out [0];
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const1> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \^s2mm_frame_ptr_out [0];
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const1> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (dma_irq_mask_i),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_92 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93 }),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride[15]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] (s2mm_chnl_current_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] (s2mm_genlock_pair_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] (p_31_out),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] (p_32_out),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] (s2mm_axi2ip_wrdata),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 (p_79_out),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] (AXI_LITE_REG_INTERFACE_I_n_73),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (AXI_LITE_REG_INTERFACE_I_n_119),
        .\GEN_FOR_FLUSH.fsize_err_reg (AXI_LITE_REG_INTERFACE_I_n_158),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (AXI_LITE_REG_INTERFACE_I_n_160),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 }),
        .\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 }),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (p_82_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (AXI_LITE_REG_INTERFACE_I_n_108),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (AXI_LITE_REG_INTERFACE_I_n_107),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] (AXI_LITE_REG_INTERFACE_I_n_106),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_121,AXI_LITE_REG_INTERFACE_I_n_122,AXI_LITE_REG_INTERFACE_I_n_123,AXI_LITE_REG_INTERFACE_I_n_124,AXI_LITE_REG_INTERFACE_I_n_125,AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142,AXI_LITE_REG_INTERFACE_I_n_143,AXI_LITE_REG_INTERFACE_I_n_144,AXI_LITE_REG_INTERFACE_I_n_145,AXI_LITE_REG_INTERFACE_I_n_146,AXI_LITE_REG_INTERFACE_I_n_147,AXI_LITE_REG_INTERFACE_I_n_148,AXI_LITE_REG_INTERFACE_I_n_149,AXI_LITE_REG_INTERFACE_I_n_150,AXI_LITE_REG_INTERFACE_I_n_151,AXI_LITE_REG_INTERFACE_I_n_152}),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] [31:15]),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 (\s2mm_reg_module_strt_addr[0] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (p_77_out),
        .Q(p_78_out),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_irqdelay_status(mm2s_irqdelay_status),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqdelay_status(s2mm_irqdelay_status),
        .dly_irq_reg(AXI_LITE_REG_INTERFACE_I_n_156),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_162),
        .dly_irq_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ),
        .dly_irq_reg_2(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_interr_reg(AXI_LITE_REG_INTERFACE_I_n_157),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_interr_reg_1(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_53 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_81),
        .\dmacr_i_reg[0]_0 (AXI_LITE_REG_INTERFACE_I_n_120),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .err_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_82,AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105}),
        .ioc_irq_reg(AXI_LITE_REG_INTERFACE_I_n_155),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_161),
        .ioc_irq_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .ioc_irq_reg_2(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .lsize_err_reg(AXI_LITE_REG_INTERFACE_I_n_159),
        .lsize_err_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_err_reg(AXI_LITE_REG_INTERFACE_I_n_163),
        .lsize_more_err_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(mm2s_axi2ip_rdaddr),
        .p_14_out(\I_DMA_REGISTER/p_14_out ),
        .p_15_out(\I_DMA_REGISTER/p_15_out ),
        .p_68_out(p_68_out),
        .p_69_out({p_69_out[31:16],p_69_out[4],p_69_out[0]}),
        .p_75_out(p_75_out),
        .p_76_out(p_76_out),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_0(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_153),
        .prmtr_updt_complete_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_154),
        .\ptr_ref_i_reg[4] (p_81_out),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize[15]),
        .\reg_module_hsize_reg[15]_0 (s2mm_reg_module_hsize),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_153 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[43:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr({s2mm_dmacr[31:16],s2mm_dmacr[4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(p_36_out),
        .stop_reg(s2mm_stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(p_1_in_0),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (p_33_out),
        .E(I_PRMRY_DATAMOVER_n_17),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_6 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (mm2s_axi2ip_wrdata[4]),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] (p_31_out),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] (p_32_out),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_41),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_42),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_43),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .\dmacr_i_reg[2] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .halt_i_reg(\I_SM/cmnds_queued0_13 ),
        .halted_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ),
        .halted_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ),
        .initial_frame(initial_frame),
        .initial_frame_reg_0(p_2_out_3),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .minusOp(minusOp_1),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_frame_ptr_out(\^mm2s_frame_ptr_out ),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(m_axis_mm2s_tvalid),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_2_out(p_2_out),
        .p_37_out(p_37_out),
        .p_39_out(p_39_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_50_out(p_50_out),
        .p_56_out(p_56_out),
        .p_58_out(p_58_out),
        .p_65_out(p_65_out),
        .p_68_out(p_68_out),
        .p_69_out({p_69_out[3],p_69_out[1:0]}),
        .p_75_out(p_75_out),
        .prmtr_update_complete(prmtr_update_complete),
        .\ptr_ref_i_reg[4] (p_78_out),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .\sig_addr_cntr_lsh_kh_reg[31] ({p_57_out[63:32],p_57_out[23],p_57_out[15:0]}),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_18),
        .stop(p_36_out),
        .zero_vsize_err_reg(p_49_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.Q(mm2s_irqthresh_status),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .p_0_in(p_0_in),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_2_out(p_2_out),
        .p_37_out(p_37_out),
        .p_46_out(p_46_out),
        .p_47_out(p_47_out),
        .p_4_out(p_4_out),
        .p_69_out({p_69_out[4],p_69_out[0]}),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.D(p_1_in_0),
        .DIBDI(sof_flag),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .\GEN_FREE_RUN_MODE.frame_sync_out_reg (I_RST_MODULE_n_25),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 (I_RST_MODULE_n_20),
        .SR(I_RST_MODULE_n_21),
        .all_idle_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_6 ),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .minusOp(minusOp_1),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(m_axis_mm2s_tvalid),
        .p_12_out(p_12_out),
        .p_23_out(p_23_out),
        .ram_full_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2 ),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_valid_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_20 ),
        .sig_dqual_reg_empty_reg(p_2_out_2),
        .sig_halt_reg_reg(dm2linebuf_mm2s_tlast),
        .sig_last_reg_out_reg(I_RST_MODULE_n_24),
        .sig_m_valid_out_reg(I_RST_MODULE_n_26),
        .\vsize_vid_reg[0] (p_49_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (p_2_out_3),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (p_33_out),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (p_11_out),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (mm2s_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_107),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] (AXI_LITE_REG_INTERFACE_I_n_108),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_106),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_153),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_155),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_156),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (AXI_LITE_REG_INTERFACE_I_n_73),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_153 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (p_78_out),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (p_77_out),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .Q({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 }),
        .SR(p_0_in),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (AXI_LITE_REG_INTERFACE_I_n_81),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_19),
        .err_d1_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .err_d1_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .err_d1_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .in0({AXI_LITE_REG_INTERFACE_I_n_82,AXI_LITE_REG_INTERFACE_I_n_83,AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105}),
        .initial_frame(initial_frame),
        .introut_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .irqdelay_wren_i(\I_DMA_REGISTER/irqdelay_wren_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(p_79_out),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_45_out(p_45_out),
        .p_50_out(p_50_out),
        .p_65_out(p_65_out),
        .p_68_out(p_68_out),
        .p_69_out({p_69_out[31:16],p_69_out[4:3],p_69_out[1:0]}),
        .p_75_out(p_75_out),
        .p_76_out(p_76_out),
        .prmry_in(p_39_out),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13 ),
        .prmry_resetn_i_reg_0(mm2s_prmry_resetn),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_51),
        .s_axis_cmd_tvalid_reg(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ),
        .stop(p_36_out),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .\vert_count_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .irqdelay_wren_i(\I_DMA_REGISTER/irqdelay_wren_i ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(mm2s_axis_resetn),
        .p_14_out(p_14_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_50_out(p_50_out),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .sig_m_valid_out_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_20 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ),
        .Q(d_tready_before_fsync_clr_flag1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(I_RST_MODULE_n_35),
        .Q(d_tready_before_fsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .Q(s2mm_fsize_less_err_flag_10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_8 ),
        .Q(d_tready_sof_late),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ),
        .Q(s2mm_tuser_to_fsync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_19_in),
        .Q(s_axis_s2mm_tuser_d1),
        .R(I_RST_MODULE_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(strm_not_finished_no_dwidth),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(I_RST_MODULE_n_31),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0 ),
        .S(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10 
       (.I0(vsize_counter_no_dwidth[12]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11 
       (.I0(vsize_counter_no_dwidth[11]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12 
       (.I0(vsize_counter_no_dwidth[10]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13 
       (.I0(vsize_counter_no_dwidth[9]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0 ),
        .I1(vsize_counter_no_dwidth[6]),
        .I2(vsize_counter_no_dwidth[5]),
        .I3(vsize_counter_no_dwidth[8]),
        .I4(vsize_counter_no_dwidth[7]),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0 ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8 
       (.I0(vsize_counter_no_dwidth[10]),
        .I1(vsize_counter_no_dwidth[9]),
        .I2(vsize_counter_no_dwidth[12]),
        .I3(vsize_counter_no_dwidth[11]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9 
       (.I0(vsize_counter_no_dwidth[2]),
        .I1(vsize_counter_no_dwidth[1]),
        .I2(vsize_counter_no_dwidth[4]),
        .I3(vsize_counter_no_dwidth[3]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3 
       (.I0(vsize_counter_no_dwidth[4]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4 
       (.I0(vsize_counter_no_dwidth[3]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5 
       (.I0(vsize_counter_no_dwidth[2]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6 
       (.I0(vsize_counter_no_dwidth[1]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3 
       (.I0(vsize_counter_no_dwidth[8]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4 
       (.I0(vsize_counter_no_dwidth[7]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5 
       (.I0(vsize_counter_no_dwidth[6]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6 
       (.I0(vsize_counter_no_dwidth[5]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[0]),
        .Q(vsize_counter_no_dwidth[0]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[10]),
        .Q(vsize_counter_no_dwidth[10]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[11]),
        .Q(vsize_counter_no_dwidth[11]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[12]),
        .Q(vsize_counter_no_dwidth[12]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  CARRY4 \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7 
       (.CI(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_CO_UNCONNECTED [3],\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_n_1 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_n_2 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter_no_dwidth[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[1]),
        .Q(vsize_counter_no_dwidth[1]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[2]),
        .Q(vsize_counter_no_dwidth[2]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[3]),
        .Q(vsize_counter_no_dwidth[3]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[4]),
        .Q(vsize_counter_no_dwidth[4]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  CARRY4 \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_1 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_2 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter_no_dwidth[0]),
        .DI(vsize_counter_no_dwidth[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[5]),
        .Q(vsize_counter_no_dwidth[5]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[6]),
        .Q(vsize_counter_no_dwidth[6]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[7]),
        .Q(vsize_counter_no_dwidth[7]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[8]),
        .Q(vsize_counter_no_dwidth[8]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  CARRY4 \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2 
       (.CI(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0 ),
        .CO({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_1 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_2 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter_no_dwidth[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0 ,\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(strm_all_lines_rcvd_no_dwidth),
        .D(p_1_in[9]),
        .Q(vsize_counter_no_dwidth[9]),
        .R(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_10 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_91 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_8 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (I_RST_MODULE_n_34),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ),
        .M_Data(p_91_out),
        .M_Last(p_93_out),
        .M_VALID(p_89_out),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .drop_fsync_d_pulse_gen_fsize_less_err(p_10_out),
        .out(s2mm_axis_resetn),
        .p_19_in(p_19_in),
        .ram_full_i_reg(p_3_in),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_halt(s2mm_halt),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_valid0(s_valid0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0 \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.CO(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_39 ),
        .D(s2mm_axi2ip_wrdata[4]),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70 ),
        .E(I_PRMRY_DATAMOVER_n_20),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_28),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_41 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] (s2mm_chnl_current_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] (s2mm_genlock_pair_frame),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_40 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_44),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_45),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_46),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_44 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0_9 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .cmnd_wr(cmnd_wr_7),
        .datamover_idle(\I_STS_MNGR/datamover_idle_6 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_43 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_err(dma_err_4),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_42 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ),
        .\dmacr_i_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(p_10_out),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .frame_sync_aligned(frame_sync_aligned),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(\I_SM/cmnds_queued0 ),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i_8),
        .mm2s_frame_ptr_out(\^mm2s_frame_ptr_out ),
        .out(s2mm_prmry_resetn),
        .p_12_out(\I_CMDSTS/p_12_out ),
        .p_3_out(\I_SM/p_3_out ),
        .p_9_out(\I_CMDSTS/p_9_out ),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_69 ),
        .prmtr_update_complete(prmtr_update_complete_5),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86 ),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .run_stop_d1_reg(s2mm_stop),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[1:0]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_ptr_out(\^s2mm_frame_ptr_out ),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_sts_wdata({m_axis_s2mm_sts_tdata[23:10],m_axis_s2mm_sts_tdata[8]}),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d1_reg(\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_3 ),
        .s_fsync_d2(s_fsync_d2),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_39),
        .\sig_input_addr_reg_reg[31] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .\vert_count_reg[12] (s2mm_crnt_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.E(strm_all_lines_rcvd_no_dwidth),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] (I_AXI_DMA_INTRPT_n_41),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 (I_RST_MODULE_n_32),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (s2mm_irqthresh_status),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ),
        .M_Last(p_93_out),
        .Q(vsize_counter_no_dwidth[0]),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .frame_sync_aligned(frame_sync_aligned),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i_8),
        .out(s2mm_axis_resetn),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\sig_user_reg_out_reg[0] (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(linebuf2dm_s2mm_tdata),
        .DOBDO(linebuf2dm_s2mm_tlast),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_37),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (s2mm_axis_resetn),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0 ),
        .M_Data(p_91_out),
        .M_Last(p_93_out),
        .M_VALID(p_89_out),
        .SR(p_7_out),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .\dmacr_i_reg[0] (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_10 ),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .\gcc0.gc0.count_reg[8] (p_3_in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_out),
        .p_3_out(\I_SM/p_3_out ),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(dm2linebuf_s2mm_tready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\sig_user_reg_out_reg[0] (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ),
        .\vsize_vid_reg[12] (s2mm_crnt_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.D(s2mm_axi2ip_wrdata),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_axis_resetn),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_69 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ({AXI_LITE_REG_INTERFACE_I_n_121,AXI_LITE_REG_INTERFACE_I_n_122,AXI_LITE_REG_INTERFACE_I_n_123,AXI_LITE_REG_INTERFACE_I_n_124,AXI_LITE_REG_INTERFACE_I_n_125,AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142,AXI_LITE_REG_INTERFACE_I_n_143,AXI_LITE_REG_INTERFACE_I_n_144,AXI_LITE_REG_INTERFACE_I_n_145,AXI_LITE_REG_INTERFACE_I_n_146,AXI_LITE_REG_INTERFACE_I_n_147,AXI_LITE_REG_INTERFACE_I_n_148,AXI_LITE_REG_INTERFACE_I_n_149,AXI_LITE_REG_INTERFACE_I_n_150,AXI_LITE_REG_INTERFACE_I_n_151,AXI_LITE_REG_INTERFACE_I_n_152}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_154),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (AXI_LITE_REG_INTERFACE_I_n_160),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_161),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_162),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_163),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (AXI_LITE_REG_INTERFACE_I_n_119),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_157),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_44 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_158),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_159),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_92 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93 }),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_41 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (p_81_out),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_89 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .Q(s2mm_irqdelay_status),
        .SR(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_43 ),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_err(dma_err_4),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_53 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54 ),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_27),
        .\dmacr_i_reg[2]_0 (AXI_LITE_REG_INTERFACE_I_n_120),
        .err_d1_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .err_d1_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .err_d1_reg_1(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .err_d1_reg_2(dma_irq_mask_i),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_85 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .\hsize_vid_reg[15] (s2mm_reg_module_hsize),
        .introut_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .introut_reg_0({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 }),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_82_out),
        .p_12_out(p_12_out_10),
        .p_14_out(\I_DMA_REGISTER/p_14_out ),
        .p_15_out(\I_DMA_REGISTER/p_15_out ),
        .p_4_out(p_4_out_11),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ),
        .prmry_resetn_i_reg_0(s2mm_prmry_resetn),
        .prmtr_update_complete(prmtr_update_complete_5),
        .reset_counts(\I_DMA_REGISTER/reset_counts_12 ),
        .reset_counts_reg(I_RST_MODULE_n_52),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[43:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr({s2mm_dmacr[31:16],s2mm_dmacr[4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(\I_CMDSTS/s_axis_cmd_tvalid0_9 ),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .sig_s_ready_out_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_91 ),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_42 ),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .\vsize_vid_reg[12] (s2mm_reg_module_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0 \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.E(I_AXI_DMA_INTRPT_n_1),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_28),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1 ),
        .Q(s2mm_irqdelay_status[7]),
        .out(s2mm_axis_resetn),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[31]),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1 \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_28),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_3 ),
        .SR(p_7_out),
        .out(s2mm_prmry_resetn),
        .prmtr_update_complete(prmtr_update_complete_5),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_halt(s2mm_halt),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_70 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2 ),
        .E(I_AXI_DMA_INTRPT_n_1),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (I_AXI_DMA_INTRPT_n_40),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg (I_AXI_DMA_INTRPT_n_41),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (p_4_out_11),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5 ),
        .Q(mm2s_irqdelay_status),
        .SR(p_11_out),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .hold_sof_reg(\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mask_fsync_out_i_0(mask_fsync_out_i_8),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(mm2s_prmry_resetn),
        .p_12_out(p_12_out_10),
        .p_13_out(p_13_out),
        .p_4_out(p_4_out),
        .p_50_out(p_50_out),
        .p_69_out(p_69_out[31:16]),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ),
        .prmry_resetn_i_reg_0(s2mm_prmry_resetn),
        .prmry_resetn_i_reg_1(p_0_in),
        .reset_counts_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .s2mm_dmacr({s2mm_dmacr[23:16],s2mm_dmacr[4]}),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.CO(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_39 ),
        .D(linebuf2dm_s2mm_tdata),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (dm2linebuf_mm2s_tlast),
        .DOBDO(linebuf2dm_s2mm_tlast),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .FIFO_Full_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (s2mm_dm_prmry_resetn),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (dm2linebuf_s2mm_tready),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ({m_axis_s2mm_sts_tdata[23:10],m_axis_s2mm_sts_tdata[8]}),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .cmnd_wr_0(cmnd_wr_7),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_1(\I_STS_MNGR/datamover_idle_6 ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_18),
        .datamover_idle_reg_0(I_PRMRY_DATAMOVER_n_39),
        .decerr_i_reg(I_PRMRY_DATAMOVER_n_41),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_44),
        .dma_err(dma_err_4),
        .empty_fwft_i_reg(p_0_out),
        .fifo_wren(fifo_wren),
        .halt_i_reg(I_RST_MODULE_n_53),
        .halt_i_reg_0(I_RST_MODULE_n_54),
        .\hsize_vid_reg[15] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_40 ),
        .in({p_57_out[63:32],p_57_out[23],p_57_out[15:0]}),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_43),
        .interr_i_reg_0(I_PRMRY_DATAMOVER_n_46),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .p_12_out(\I_CMDSTS/p_12_out ),
        .p_24_out(p_24_out),
        .p_56_out(p_56_out),
        .p_58_out(p_58_out),
        .p_69_out(p_69_out[0]),
        .p_9_out(\I_CMDSTS/p_9_out ),
        .ram_full_fb_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2 ),
        .ram_full_i_reg(p_2_out_2),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(I_PRMRY_DATAMOVER_n_17),
        .s_axis_cmd_tvalid_reg_0(I_PRMRY_DATAMOVER_n_20),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_data2addr_stop_req(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req ),
        .sig_dqual_reg_empty_reg(I_PRMRY_DATAMOVER_n_14),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .slverr_i_reg(I_PRMRY_DATAMOVER_n_42),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_45),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .DIBDI(sof_flag),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] (p_0_in),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (I_RST_MODULE_n_20),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg (I_RST_MODULE_n_24),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (I_RST_MODULE_n_25),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (I_RST_MODULE_n_26),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] (I_RST_MODULE_n_21),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] (s2mm_axi2ip_wrdata[2]),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg (I_RST_MODULE_n_37),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg (I_RST_MODULE_n_35),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (I_RST_MODULE_n_32),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg (I_RST_MODULE_n_31),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] (p_1_in),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0 ),
        .M_Last(p_93_out),
        .M_VALID(p_89_out),
        .Q(vsize_counter_no_dwidth[0]),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .axi_resetn(axi_resetn),
        .\cmnds_queued_reg[0] (\I_SM/cmnds_queued0_13 ),
        .\cmnds_queued_reg[0]_0 (\I_SM/cmnds_queued0 ),
        .\cmnds_queued_reg[7] (p_39_out),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .dma_err(dma_err),
        .dma_err_3(dma_err_4),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_19),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_27),
        .fifo_wren(fifo_wren),
        .\gcc0.gc0.count_reg[0] (s2mm_axis_resetn),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(s2mm_ftchcmdsts_idle),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_0(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .minusOp(minusOp),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_prmry_resetn),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_69_out(p_69_out[0]),
        .p_75_out(p_75_out),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .ram_full_i_reg(p_2_out_2),
        .ram_full_i_reg_0(p_3_in),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_4(\I_DMA_REGISTER/reset_counts_12 ),
        .reset_counts_reg(I_RST_MODULE_n_51),
        .reset_counts_reg_0(I_RST_MODULE_n_52),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d2_reg(I_RST_MODULE_n_28),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .s_soft_reset_i0_2(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .\sig_addr_posted_cntr_reg[0] (I_PRMRY_DATAMOVER_n_14),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(mm2s_dm_prmry_resetn),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(s2mm_dm_prmry_resetn),
        .sig_data2addr_stop_req(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req ),
        .sig_last_reg_out_reg(mm2s_axis_resetn),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_53),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_54),
        .sig_s_ready_out_reg(I_RST_MODULE_n_34),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop(p_36_out),
        .stop_reg(s2mm_stop),
        .strm_not_finished_no_dwidth(strm_not_finished_no_dwidth),
        .sts_tready_reg(s2mm_prmry_resetn),
        .\vsize_vid_reg[12] (s2mm_crnt_vsize));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
   (\cmnds_queued_reg[7] ,
    err_i_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \cmnds_queued_reg[7]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    stop_reg,
    stop_i,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    mm2s_prmry_resetn,
    m_axi_mm2s_aclk,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SR,
    E,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    Q,
    mm2s_halt,
    p_75_out,
    frame_sync_reg,
    axis_data_available,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    zero_vsize_err,
    zero_hsize_err);
  output \cmnds_queued_reg[7] ;
  output err_i_reg_0;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]\cmnds_queued_reg[7]_0 ;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output stop_reg;
  output stop_i;
  output \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  input mm2s_prmry_resetn;
  input m_axi_mm2s_aclk;
  input p_0_in;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SR;
  input [0:0]E;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  input [0:0]Q;
  input mm2s_halt;
  input p_75_out;
  input frame_sync_reg;
  input axis_data_available;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [48:0]D;
  input zero_vsize_err;
  input zero_hsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire axis_data_available;
  wire \cmnds_queued_reg[7] ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_0_in;
  wire p_54_out;
  wire p_55_out;
  wire p_75_out;
  wire [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  wire stop_i;
  wire stop_reg;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_dmacntrl_cs[1]_i_4 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .I1(axis_data_available),
        .O(\FSM_sequential_dmacntrl_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[1]_i_5 
       (.I0(mm2s_halt),
        .I1(stop_reg),
        .I2(p_75_out),
        .I3(frame_sync_reg),
        .O(\FSM_sequential_dmacntrl_cs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\cmnds_queued_reg[7] ),
        .I1(Q),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(p_55_out),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(p_54_out),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \cmnds_queued[7]_i_2 
       (.I0(\cmnds_queued_reg[7] ),
        .I1(Q),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(p_55_out),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(p_55_out),
        .I1(zero_vsize_err),
        .I2(zero_hsize_err),
        .I3(err_i_reg_0),
        .I4(p_54_out),
        .I5(stop_reg),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(stop_reg),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(err_i_reg_0),
        .R(p_0_in));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(p_54_out),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(stop_reg),
        .I1(p_75_out),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_prmry_resetn),
        .Q(\cmnds_queued_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0
   (m_axis_s2mm_sts_tready,
    err_i_reg_0,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \cmnds_queued_reg[7] ,
    stop_i,
    stop_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_input_addr_reg_reg[31] ,
    out,
    m_axi_s2mm_aclk,
    regdir_idle_i1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_12_out,
    p_9_out,
    SR,
    E,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    Q,
    s2mm_soft_reset,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    zero_vsize_err,
    zero_hsize_err);
  output m_axis_s2mm_sts_tready;
  output err_i_reg_0;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]\cmnds_queued_reg[7] ;
  output stop_i;
  output stop_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [48:0]\sig_input_addr_reg_reg[31] ;
  input out;
  input m_axi_s2mm_aclk;
  input regdir_idle_i1;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input p_12_out;
  input p_9_out;
  input [0:0]SR;
  input [0:0]E;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  input [0:0]Q;
  input s2mm_soft_reset;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [48:0]D;
  input zero_vsize_err;
  input zero_hsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire err_i_i_1__0_n_0;
  wire err_i_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire p_12_out;
  wire p_9_out;
  wire regdir_idle_i1;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_soft_reset;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire stop_i;
  wire stop_reg;
  wire zero_hsize_err;
  wire zero_vsize_err;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_9_out),
        .Q(lsize_more_mismatch_err),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_12_out),
        .Q(lsize_mismatch_err),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1__0 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1__0 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  LUT3 #(
    .INIT(8'hD2)) 
    \cmnds_queued[7]_i_2__0 
       (.I0(m_axis_s2mm_sts_tready),
        .I1(Q),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(s2mm_dma_decerr_set),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1__0
       (.I0(s2mm_dma_slverr_set),
        .I1(s2mm_dma_decerr_set),
        .I2(err_i_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(stop_reg),
        .O(err_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1__0_n_0),
        .Q(stop_reg),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(err_i_reg_0),
        .R(regdir_idle_i1));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_input_addr_reg_reg[31] [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_input_addr_reg_reg[31] [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\sig_input_addr_reg_reg[31] [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\sig_input_addr_reg_reg[31] [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\sig_input_addr_reg_reg[31] [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\sig_input_addr_reg_reg[31] [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\sig_input_addr_reg_reg[31] [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_input_addr_reg_reg[31] [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\sig_input_addr_reg_reg[31] [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_input_addr_reg_reg[31] [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\sig_input_addr_reg_reg[31] [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\sig_input_addr_reg_reg[31] [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\sig_input_addr_reg_reg[31] [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\sig_input_addr_reg_reg[31] [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\sig_input_addr_reg_reg[31] [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\sig_input_addr_reg_reg[31] [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\sig_input_addr_reg_reg[31] [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\sig_input_addr_reg_reg[31] [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_input_addr_reg_reg[31] [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\sig_input_addr_reg_reg[31] [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\sig_input_addr_reg_reg[31] [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\sig_input_addr_reg_reg[31] [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\sig_input_addr_reg_reg[31] [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\sig_input_addr_reg_reg[31] [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\sig_input_addr_reg_reg[31] [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\sig_input_addr_reg_reg[31] [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\sig_input_addr_reg_reg[31] [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\sig_input_addr_reg_reg[31] [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\sig_input_addr_reg_reg[31] [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_input_addr_reg_reg[31] [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\sig_input_addr_reg_reg[31] [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\sig_input_addr_reg_reg[31] [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\sig_input_addr_reg_reg[31] [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\sig_input_addr_reg_reg[31] [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\sig_input_addr_reg_reg[31] [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\sig_input_addr_reg_reg[31] [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\sig_input_addr_reg_reg[31] [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\sig_input_addr_reg_reg[31] [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\sig_input_addr_reg_reg[31] [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\sig_input_addr_reg_reg[31] [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_input_addr_reg_reg[31] [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\sig_input_addr_reg_reg[31] [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\sig_input_addr_reg_reg[31] [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\sig_input_addr_reg_reg[31] [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\sig_input_addr_reg_reg[31] [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_input_addr_reg_reg[31] [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_input_addr_reg_reg[31] [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_input_addr_reg_reg[31] [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_input_addr_reg_reg[31] [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(s2mm_dma_slverr_set),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1__0
       (.I0(stop_reg),
        .I1(s2mm_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
   (p_24_out,
    p_23_out,
    mask_fsync_out_i,
    p_46_out,
    p_25_out,
    p_4_out,
    p_69_out,
    p_0_in,
    p_37_out,
    m_axi_mm2s_aclk,
    p_2_out,
    prmry_resetn_i_reg,
    p_47_out,
    Q);
  output p_24_out;
  output p_23_out;
  output mask_fsync_out_i;
  output p_46_out;
  output p_25_out;
  output p_4_out;
  input [1:0]p_69_out;
  input p_0_in;
  input p_37_out;
  input m_axi_mm2s_aclk;
  input p_2_out;
  input prmry_resetn_i_reg;
  input p_47_out;
  input [7:0]Q;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire [7:0]Q;
  wire all_idle_d1;
  wire all_idle_d2;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire p_0_in;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_2_out;
  wire p_37_out;
  wire p_46_out;
  wire p_47_out;
  wire p_4_out;
  wire [1:0]p_69_out;
  wire p_8_out__0;
  wire prmry_resetn_i_reg;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(p_24_out),
        .I1(p_47_out),
        .O(p_46_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_37_out),
        .Q(all_idle_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_8_out__0),
        .Q(p_24_out),
        .R(p_0_in));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_23_out),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(p_24_out),
        .I1(p_47_out),
        .I2(Q[6]),
        .I3(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I4(Q[7]),
        .I5(p_69_out[1]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_resetn_i_reg),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(mask_fsync_out_i),
        .I1(p_47_out),
        .O(p_25_out));
  LUT3 #(
    .INIT(8'h40)) 
    p_8_out
       (.I0(all_idle_d2),
        .I1(all_idle_d1),
        .I2(p_69_out[0]),
        .O(p_8_out__0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0
   (frame_sync_aligned,
    s2mm_dmac2cdc_fsync_out,
    mask_fsync_out_i,
    E,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ,
    SS,
    s2mm_cdc2dmac_fsync,
    m_axi_s2mm_aclk,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ,
    s2mm_valid_video_prmtrs,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ,
    Q,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ,
    M_Last,
    out,
    s2mm_tuser_to_fsync_out,
    \sig_user_reg_out_reg[0] ,
    d_tready_before_fsync_clr_flag1,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    s_fsync_d2,
    s_fsync_d1);
  output frame_sync_aligned;
  output s2mm_dmac2cdc_fsync_out;
  output mask_fsync_out_i;
  output [0:0]E;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  input [0:0]SS;
  input s2mm_cdc2dmac_fsync;
  input m_axi_s2mm_aclk;
  input \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  input s2mm_valid_video_prmtrs;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ;
  input [0:0]Q;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ;
  input M_Last;
  input out;
  input s2mm_tuser_to_fsync_out;
  input \sig_user_reg_out_reg[0] ;
  input d_tready_before_fsync_clr_flag1;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input s_fsync_d2;
  input s_fsync_d1;

  wire [0:0]E;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ;
  wire M_Last;
  wire [0:0]Q;
  wire [0:0]SS;
  wire d_tready_before_fsync_clr_flag1;
  wire frame_sync_aligned;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire out;
  wire p_2_out;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_video_prmtrs;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire \sig_user_reg_out_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_cdc2dmac_fsync),
        .Q(frame_sync_aligned),
        .R(SS));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1 
       (.I0(frame_sync_aligned),
        .I1(mask_fsync_out_i),
        .I2(s2mm_valid_video_prmtrs),
        .O(p_2_out));
  FDRE \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [7]),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [6]),
        .I3(s2mm_valid_video_prmtrs),
        .I4(s_fsync_d2),
        .I5(s_fsync_d1),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [5]),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404044)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(out),
        .I2(s2mm_tuser_to_fsync_out),
        .I3(\sig_user_reg_out_reg[0] ),
        .I4(d_tready_before_fsync_clr_flag1),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ));
  LUT5 #(
    .INIT(32'hAAFEAAAA)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ),
        .I2(Q),
        .I3(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ),
        .I4(M_Last),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
   (p_45_out,
    mm2s_frame_ptr_out,
    p_0_in__7,
    p_0_in,
    E,
    m_axi_mm2s_aclk,
    mm2s_prmry_resetn,
    p_68_out,
    p_69_out,
    Q);
  output p_45_out;
  output [0:0]mm2s_frame_ptr_out;
  output p_0_in__7;
  input p_0_in;
  input [0:0]E;
  input m_axi_mm2s_aclk;
  input mm2s_prmry_resetn;
  input p_68_out;
  input [0:0]p_69_out;
  input [4:0]Q;

  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire [0:0]E;
  wire [4:0]Q;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_frame_ptr_out;
  wire mm2s_prmry_resetn;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire p_0_in;
  wire p_0_in__7;
  wire p_45_out;
  wire p_68_out;
  wire [0:0]p_69_out;
  wire s_frame_ptr_out;

  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_2 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(mm2s_frame_ptr_out),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(p_0_in));
  LUT6 #(
    .INIT(64'hDFFDFDFDFDFDFDFD)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(p_68_out),
        .I2(mstr_reverse_order),
        .I3(E),
        .I4(p_69_out),
        .I5(p_0_in__7),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(p_0_in__7));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(p_45_out),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0
   (s2mm_valid_frame_sync,
    mstr_reverse_order,
    s2mm_frame_ptr_out,
    D,
    regdir_idle_i1,
    mm2s_frame_ptr_out,
    m_axi_s2mm_aclk,
    valid_frame_sync_d2,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 );
  output s2mm_valid_frame_sync;
  output mstr_reverse_order;
  output [0:0]s2mm_frame_ptr_out;
  output [0:0]D;
  input regdir_idle_i1;
  input [0:0]mm2s_frame_ptr_out;
  input m_axi_s2mm_aclk;
  input valid_frame_sync_d2;
  input \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;

  wire [0:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire [0:0]dm_binary_frame_ptr;
  wire dm_mstr_reverse_order;
  wire m_axi_s2mm_aclk;
  wire [0:0]mm2s_frame_ptr_out;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire regdir_idle_i1;
  wire [0:0]s2mm_frame_ptr_out;
  wire s2mm_valid_frame_sync;
  wire s_frame_ptr_out;
  wire valid_frame_sync_d2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I 
       (.dm_mstr_reverse_order(dm_mstr_reverse_order),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .regdir_idle_i1(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dm_mstr_reverse_order),
        .Q(dm_binary_frame_ptr),
        .R(regdir_idle_i1));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_2 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(s2mm_frame_ptr_out),
        .R(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(s2mm_valid_frame_sync),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dm_binary_frame_ptr),
        .Q(D),
        .R(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux
   (dm_mstr_reverse_order,
    regdir_idle_i1,
    mm2s_frame_ptr_out,
    m_axi_s2mm_aclk);
  output dm_mstr_reverse_order;
  input regdir_idle_i1;
  input [0:0]mm2s_frame_ptr_out;
  input m_axi_s2mm_aclk;

  wire dm_mstr_reverse_order;
  wire \frame_ptr_out_reg_n_0_[0] ;
  wire m_axi_s2mm_aclk;
  wire [0:0]mm2s_frame_ptr_out;
  wire regdir_idle_i1;

  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[0] ),
        .O(dm_mstr_reverse_order));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out),
        .Q(\frame_ptr_out_reg_n_0_[0] ),
        .R(regdir_idle_i1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
   (ch1_dly_irq_set,
    E,
    ch2_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    ch2_delay_cnt_en,
    ch2_irqthresh_decr_mask_sig,
    s2mm_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ,
    SR,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    m_axi_s2mm_aclk,
    p_12_out,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ,
    SS,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    prmry_resetn_i_reg,
    hold_sof_reg,
    p_69_out,
    p_13_out,
    out,
    p_50_out,
    ch1_delay_zero,
    s2mm_dmacr,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    prmry_resetn_i_reg_0,
    s2mm_tstvect_fsync,
    p_4_out,
    mask_fsync_out_i,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ,
    mask_fsync_out_i_0,
    prmry_resetn_i_reg_1,
    reset_counts_reg,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 );
  output ch1_dly_irq_set;
  output [0:0]E;
  output ch2_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output ch2_delay_cnt_en;
  output ch2_irqthresh_decr_mask_sig;
  output s2mm_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input m_axi_s2mm_aclk;
  input p_12_out;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  input [0:0]SS;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  input prmry_resetn_i_reg;
  input hold_sof_reg;
  input [15:0]p_69_out;
  input p_13_out;
  input out;
  input p_50_out;
  input ch1_delay_zero;
  input [8:0]s2mm_dmacr;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input prmry_resetn_i_reg_0;
  input s2mm_tstvect_fsync;
  input p_4_out;
  input mask_fsync_out_i;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  input mask_fsync_out_i_0;
  input [0:0]prmry_resetn_i_reg_1;
  input [0:0]reset_counts_reg;
  input [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ;

  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]E;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_dly_irq_set;
  wire ch2_delay_cnt_en;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_dly_irq_set;
  wire ch2_irqthresh_decr_mask_sig;
  wire hold_sof_reg;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i_0;
  wire mm2s_ioc_irq_set;
  wire out;
  wire p_12_out;
  wire p_13_out;
  wire p_26_out;
  wire [7:0]p_2_in;
  wire p_4_out;
  wire p_50_out;
  wire [15:0]p_69_out;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire [0:0]prmry_resetn_i_reg_1;
  wire [0:0]reset_counts_reg;
  wire [8:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_tstvect_fsync;

  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(p_4_out),
        .I1(out),
        .I2(mask_fsync_out_i),
        .I3(mm2s_ioc_irq_set),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .I1(s2mm_dmacr[0]),
        .I2(prmry_resetn_i_reg_0),
        .I3(mask_fsync_out_i_0),
        .I4(s2mm_ioc_irq_set),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF04FFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .I3(prmry_resetn_i_reg),
        .I4(ch1_delay_cnt_en),
        .I5(hold_sof_reg),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_zero),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(p_26_out));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(p_69_out[15]),
        .I2(Q[6]),
        .I3(p_69_out[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(p_69_out[9]),
        .I3(Q[0]),
        .I4(p_69_out[8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(p_69_out[12]),
        .I2(Q[3]),
        .I3(p_69_out[11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(p_69_out[13]),
        .I2(Q[2]),
        .I3(p_69_out[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_26_out),
        .Q(ch1_dly_irq_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(p_13_out),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I2(out),
        .I3(p_50_out),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(p_69_out[0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(p_69_out[1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(p_69_out[2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(p_69_out[3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(p_69_out[4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I3(p_69_out[5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(p_69_out[6]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ),
        .I3(p_69_out[7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I5(p_13_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(prmry_resetn_i_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(reset_counts_reg),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(prmry_resetn_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(E),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_12_out),
        .Q(ch2_dly_irq_set),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ),
        .I1(prmry_resetn_i_reg_0),
        .I2(s2mm_tstvect_fsync),
        .I3(ch2_irqthresh_decr_mask_sig),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .Q(ch2_irqthresh_decr_mask_sig),
        .R(SS));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I1(s2mm_dmacr[1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I1(s2mm_dmacr[2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(s2mm_dmacr[3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I5(s2mm_dmacr[4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I5(s2mm_dmacr[5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(s2mm_dmacr[6]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I3(s2mm_dmacr[7]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(s2mm_dmacr[8]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
   (D,
    out,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[0] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    p_15_out,
    \dmacr_i_reg[1] ,
    p_14_out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \dmacr_i_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    prmtr_updt_complete_i_reg,
    prmtr_updt_complete_i_reg_0,
    ioc_irq_reg,
    dly_irq_reg,
    dma_interr_reg,
    dma_interr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg,
    s_axi_lite_rdata,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    p_75_out,
    stop,
    p_69_out,
    mm2s_ioc_irq_set,
    p_68_out,
    \reg_module_hsize_reg[0] ,
    dma_interr_reg_1,
    \reg_module_hsize_reg[4] ,
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_slverr_reg,
    \reg_module_hsize_reg[5] ,
    dma_decerr_reg,
    \reg_module_hsize_reg[6] ,
    ioc_irq_reg_1,
    \reg_module_hsize_reg[12] ,
    dly_irq_reg_1,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ,
    err_irq_reg,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    ch1_irqdelay_status,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    stop_reg,
    s2mm_ioc_irq_set,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \reg_module_hsize_reg[15]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    \reg_module_vsize_reg[12] ,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ,
    dma_interr_reg_2,
    dma_slverr_reg_0,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_2,
    dly_irq_reg_2,
    err_irq_reg_0,
    lsize_more_err_reg_0,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    ch2_irqdelay_status,
    s2mm_dmasr,
    ch1_dly_irq_set,
    s2mm_dma_interr_set,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    lsize_mismatch_err,
    s2mm_fsize_more_or_sof_late_s,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] );
  output [31:0]D;
  output [1:0]out;
  output [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  output [6:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[0] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  output p_15_out;
  output \dmacr_i_reg[1] ;
  output p_14_out;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output \dmacr_i_reg[0]_0 ;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  output prmtr_updt_complete_i_reg;
  output prmtr_updt_complete_i_reg_0;
  output ioc_irq_reg;
  output dly_irq_reg;
  output dma_interr_reg;
  output dma_interr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg;
  output [31:0]s_axi_lite_rdata;
  output [5:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input p_75_out;
  input stop;
  input [17:0]p_69_out;
  input mm2s_ioc_irq_set;
  input p_68_out;
  input \reg_module_hsize_reg[0] ;
  input dma_interr_reg_1;
  input \reg_module_hsize_reg[4] ;
  input [4:0]\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_slverr_reg;
  input \reg_module_hsize_reg[5] ;
  input dma_decerr_reg;
  input \reg_module_hsize_reg[6] ;
  input ioc_irq_reg_1;
  input \reg_module_hsize_reg[12] ;
  input dly_irq_reg_1;
  input \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ;
  input err_irq_reg;
  input \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ;
  input [16:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [0:0]\reg_module_hsize_reg[15] ;
  input [0:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input [7:0]ch1_irqdelay_status;
  input [18:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input stop_reg;
  input s2mm_ioc_irq_set;
  input [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [15:0]\reg_module_hsize_reg[15]_0 ;
  input [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  input dma_interr_reg_2;
  input dma_slverr_reg_0;
  input [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_decerr_reg_0;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_err_reg_0;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_2;
  input dly_irq_reg_2;
  input err_irq_reg_0;
  input lsize_more_err_reg_0;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input [7:0]ch2_irqdelay_status;
  input [0:0]s2mm_dmasr;
  input ch1_dly_irq_set;
  input s2mm_dma_interr_set;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input lsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late_s;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;

  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ;
  wire [0:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [4:0]\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire [16:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dly_irq_reg_2;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[1] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire err_irq_reg;
  wire err_irq_reg_0;
  wire fsize_mismatch_err_s1;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire ioc_irq_reg_2;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33__0_n_0;
  wire ip2axi_rddata_int_inferred_i_34__0_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35__0_n_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_36__0_n_0;
  wire ip2axi_rddata_int_inferred_i_37__0_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38__0_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39__0_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40__0_n_0;
  wire ip2axi_rddata_int_inferred_i_41__0_n_0;
  wire ip2axi_rddata_int_inferred_i_42__0_n_0;
  wire ip2axi_rddata_int_inferred_i_43__0_n_0;
  wire ip2axi_rddata_int_inferred_i_44__0_n_0;
  wire ip2axi_rddata_int_inferred_i_45__0_n_0;
  wire ip2axi_rddata_int_inferred_i_46__0_n_0;
  wire ip2axi_rddata_int_inferred_i_47__0_n_0;
  wire ip2axi_rddata_int_inferred_i_48__0_n_0;
  wire ip2axi_rddata_int_inferred_i_49__0_n_0;
  wire ip2axi_rddata_int_inferred_i_50__0_n_0;
  wire ip2axi_rddata_int_inferred_i_51__0_n_0;
  wire ip2axi_rddata_int_inferred_i_52__0_n_0;
  wire ip2axi_rddata_int_inferred_i_53__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54__0_n_0;
  wire ip2axi_rddata_int_inferred_i_55__0_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59_n_0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_61_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_66_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_prmry_resetn;
  wire p_14_out;
  wire p_15_out;
  wire [5:0]p_2_in__0;
  wire [3:2]p_2_out;
  wire p_68_out;
  wire [17:0]p_69_out;
  wire p_75_out;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [0:0]\reg_module_hsize_reg[15] ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [5:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s2mm_dma_interr_set;
  wire [18:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire stop;
  wire stop_reg;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  LUT2 #(
    .INIT(4'h8)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .I1(s2mm_dmacr[16]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .I1(s2mm_dmacr[8]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D({mm2s_axi2ip_wrdata_cdc_tig[23:16],mm2s_axi2ip_wrdata_cdc_tig[13:12],mm2s_axi2ip_wrdata_cdc_tig[0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_1),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_1),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .p_69_out(p_69_out[1:0]),
        .p_75_out(p_75_out),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop(stop),
        .wvalid(wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_69 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_6_n_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_6_n_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ({s2mm_axi2ip_wrdata_cdc_tig[31:15],s2mm_axi2ip_wrdata_cdc_tig[13:11],s2mm_axi2ip_wrdata_cdc_tig[8:7],s2mm_axi2ip_wrdata_cdc_tig[4],s2mm_axi2ip_wrdata_cdc_tig[0]}),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg_0),
        .dly_irq_reg_0(dly_irq_reg_2),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_interr_reg_1(dma_interr_reg_2),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[1] (\dmacr_i_reg[1] ),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .ioc_irq_reg(ioc_irq_reg_0),
        .ioc_irq_reg_0(ioc_irq_reg_2),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_err_reg(lsize_err_reg),
        .lsize_err_reg_0(lsize_err_reg_0),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_err_reg_0(lsize_more_err_reg_0),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2_0(prmry_reset2_0),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr({s2mm_dmacr[18:2],s2mm_dmacr[0]}),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop_reg(stop_reg),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[10]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[11]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[20]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[24]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_2_out[3]),
        .I5(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[26]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[27]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_2_out[3]),
        .I5(p_2_out[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_2_out[3]),
        .I5(p_2_out[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h38AC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h03E3)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[4]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_2_out[3]),
        .I5(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[6]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[8]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[9]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_2_in__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_2_in__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_2_in__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_2_in__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_2_in__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_2_in__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[0]),
        .Q(p_2_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[1]),
        .Q(p_2_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[17]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[7]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [16]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[8]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [6]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [7]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_10__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [6]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[9]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [22]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[7]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [5]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [6]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_11__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [5]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[8]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [21]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[6]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [4]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [5]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_12__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [4]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[7]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [20]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [3]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [4]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_13__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [3]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[6]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [19]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[4]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [2]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [3]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_14__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [2]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [18]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[3]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [1]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [2]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_15__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [1]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[4]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [17]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[2]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [0]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [1]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_16__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [0]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[3]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [16]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [0]),
        .I4(\reg_module_hsize_reg[15] ),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .O(in0[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_17__0
       (.I0(ip2axi_rddata_int_inferred_i_36__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [15]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8080A000)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(err_irq_reg),
        .I2(ip2axi_rddata_int_inferred_i_38_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [4]),
        .I4(ip2axi_rddata_int_inferred_i_39_n_0),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_18__0
       (.I0(ip2axi_rddata_int_inferred_i_38__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [14]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8080A000)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(dly_irq_reg_1),
        .I2(ip2axi_rddata_int_inferred_i_38_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [3]),
        .I4(ip2axi_rddata_int_inferred_i_39_n_0),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ),
        .O(in0[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_19__0
       (.I0(ip2axi_rddata_int_inferred_i_39__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [13]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_1__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[7]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[18]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [31]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[16]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[6]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [15]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [2]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ioc_irq_reg_1),
        .I4(\reg_module_hsize_reg[12] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .O(in0[4]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_20__0
       (.I0(ip2axi_rddata_int_inferred_i_40__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_41__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_21__0
       (.I0(ip2axi_rddata_int_inferred_i_42__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_43__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_22__0
       (.I0(ip2axi_rddata_int_inferred_i_44__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [10]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_23__0
       (.I0(ip2axi_rddata_int_inferred_i_45__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [9]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_24__0
       (.I0(ip2axi_rddata_int_inferred_i_46__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_47__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_25__0
       (.I0(ip2axi_rddata_int_inferred_i_48__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_49__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [1]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(dma_decerr_reg),
        .I4(\reg_module_hsize_reg[6] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .O(in0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_26__0
       (.I0(ip2axi_rddata_int_inferred_i_50__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_51__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [0]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(dma_slverr_reg),
        .I4(\reg_module_hsize_reg[5] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .O(in0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_27__0
       (.I0(ip2axi_rddata_int_inferred_i_52__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[1]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(dma_interr_reg_1),
        .I4(\reg_module_hsize_reg[4] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .O(in0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_28__0
       (.I0(ip2axi_rddata_int_inferred_i_54__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_55__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_29__0
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(ip2axi_rddata_int_inferred_i_57_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_2__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[6]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[17]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [30]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[15]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[5]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [14]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[21]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_30__0
       (.I0(ip2axi_rddata_int_inferred_i_58_n_0),
        .I1(ip2axi_rddata_int_inferred_i_59_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    ip2axi_rddata_int_inferred_i_31__0
       (.I0(ip2axi_rddata_int_inferred_i_60_n_0),
        .I1(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[0]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(p_68_out),
        .I4(\reg_module_hsize_reg[0] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    ip2axi_rddata_int_inferred_i_32__0
       (.I0(ip2axi_rddata_int_inferred_i_62_n_0),
        .I1(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I2(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .I3(ip2axi_rddata_int_inferred_i_63_n_0),
        .I4(ip2axi_rddata_int_inferred_i_64_n_0),
        .I5(\reg_module_hsize_reg[15]_0 [0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ip2axi_rddata_int_inferred_i_33__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ip2axi_rddata_int_inferred_i_34__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_35__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(lsize_more_err_reg_0),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] [1]),
        .I4(\reg_module_hsize_reg[15]_0 [15]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ip2axi_rddata_int_inferred_i_37__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_37__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(err_irq_reg_0),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [9]),
        .I4(\reg_module_hsize_reg[15]_0 [14]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_38__0_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(dly_irq_reg_2),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [8]),
        .I4(\reg_module_hsize_reg[15]_0 [13]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_3__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[5]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[16]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [29]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[14]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[4]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [13]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [12]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ioc_irq_reg_2),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [7]),
        .I4(\reg_module_vsize_reg[12] [12]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [11]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [11]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [6]),
        .I4(\reg_module_vsize_reg[12] [11]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [5]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\reg_module_vsize_reg[12] [10]),
        .I4(\reg_module_hsize_reg[15]_0 [10]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [4]),
        .I2(ip2axi_rddata_int_inferred_i_65_n_0),
        .I3(\reg_module_vsize_reg[12] [9]),
        .I4(\reg_module_hsize_reg[15]_0 [9]),
        .I5(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(ip2axi_rddata_int_inferred_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [8]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [8]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(lsize_err_reg_0),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [3]),
        .I4(\reg_module_vsize_reg[12] [8]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [7]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [7]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [2]),
        .I4(\reg_module_vsize_reg[12] [7]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_4__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[4]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[15]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [28]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[13]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[3]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [12]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [6]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_51__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(dma_decerr_reg_0),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [1]),
        .I4(\reg_module_vsize_reg[12] [6]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_51__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_52__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [5]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_53__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(dma_slverr_reg_0),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] [0]),
        .I4(\reg_module_vsize_reg[12] [5]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54__0
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [4]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_54__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_55__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(dma_interr_reg_2),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[2]),
        .I4(\reg_module_vsize_reg[12] [4]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [3]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] [0]),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [3]),
        .I4(\reg_module_vsize_reg[12] [3]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(s2mm_soft_reset),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [2]),
        .I4(\reg_module_vsize_reg[12] [2]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_5__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[3]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[14]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [27]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[12]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[2]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [11]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(ip2axi_rddata_int_inferred_i_64_n_0),
        .I1(\reg_module_hsize_reg[15]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I3(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(s2mm_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [1]),
        .I4(\reg_module_vsize_reg[12] [1]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_61_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(s2mm_dmacr[0]),
        .I2(ip2axi_rddata_int_inferred_i_66_n_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [0]),
        .I4(\reg_module_vsize_reg[12] [0]),
        .I5(ip2axi_rddata_int_inferred_i_65_n_0),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(s2mm_dmasr),
        .I1(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(ip2axi_rddata_int_inferred_i_67_n_0),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_66_n_0));
  LUT4 #(
    .INIT(16'h8880)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [0]),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_6__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[2]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[13]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [26]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[11]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[1]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [10]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_7__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[1]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[12]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [25]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[10]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(ch1_irqdelay_status[0]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [9]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_8__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ch2_irqdelay_status[0]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[11]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [24]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(p_69_out[9]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [7]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [8]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_9__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [7]),
        .I2(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I3(s2mm_dmacr[10]),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 [23]),
        .I5(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(sig_awvalid_arrived_d1),
        .I1(awvalid),
        .I2(write_has_started),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000BA00BA00BA00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(sig_awvalid_arrived_d1),
        .I2(awvalid),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
   (out,
    DIBDI,
    ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    all_idle_reg,
    p_12_out,
    minusOp,
    s_valid_reg,
    m_axis_mm2s_tdata,
    m_axi_mm2s_aclk,
    E,
    m_axi_mm2s_rdata,
    sig_halt_reg_reg,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_aclk,
    s_axis_fifo_ainit_nosync,
    SR,
    sig_m_valid_out_reg,
    \GEN_FREE_RUN_MODE.frame_sync_out_reg ,
    sig_last_reg_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ,
    m_axis_mm2s_tready,
    p_23_out,
    D,
    \vsize_vid_reg[0] ,
    mm2s_axis_resetn,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren);
  output out;
  output [0:0]DIBDI;
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output all_idle_reg;
  output p_12_out;
  output [11:0]minusOp;
  output s_valid_reg;
  output [31:0]m_axis_mm2s_tdata;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [0:0]sig_halt_reg_reg;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_aclk;
  input s_axis_fifo_ainit_nosync;
  input [0:0]SR;
  input sig_m_valid_out_reg;
  input \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  input sig_last_reg_out_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  input m_axis_mm2s_tready;
  input p_23_out;
  input [11:0]D;
  input [0:0]\vsize_vid_reg[0] ;
  input mm2s_axis_resetn;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;

  wire [11:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \GEN_FREE_RUN_MODE.frame_sync_out_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_15_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire [0:0]SR;
  wire all_idle_reg;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_d1;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_tlast_d1;
  wire m_axis_tready_d1;
  wire m_axis_tvalid_d1;
  wire [11:0]minusOp;
  wire mm2s_axis_resetn;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [33:0]p_10_out;
  wire p_12_out;
  wire [0:0]p_1_in;
  wire p_23_out;
  wire p_4_in;
  wire p_5_in;
  wire p_8_in;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire s_valid_reg;
  wire sig_dqual_reg_empty_reg;
  wire [0:0]sig_halt_reg_reg;
  wire sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire [12:0]vsize_counter;
  wire [0:0]\vsize_vid_reg[0] ;
  wire [3:3]\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ),
        .Q(DIBDI),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO 
       (.DIBDI({DIBDI,sig_halt_reg_reg}),
        .E(E),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(p_5_in),
        .p_10_out(p_10_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_s_ready_out_reg(p_4_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_53 \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.empty_fwft_i_reg(p_5_in),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(out),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .out(p_4_in),
        .p_10_out(p_10_out),
        .s_valid_reg(s_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_reg),
        .Q(m_axis_tlast_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.frame_sync_out_reg ),
        .Q(m_axis_tready_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_out_reg),
        .Q(m_axis_tvalid_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1 
       (.I0(p_12_out),
        .I1(p_23_out),
        .O(all_lines_xfred));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(all_idle_reg),
        .S(SR));
  LUT4 #(
    .INIT(16'h888B)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1 
       (.I0(\vsize_vid_reg[0] ),
        .I1(p_23_out),
        .I2(vsize_counter[0]),
        .I3(p_12_out),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[3]),
        .I1(vsize_counter[4]),
        .I2(vsize_counter[1]),
        .I3(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[0]),
        .I1(vsize_counter[10]),
        .I2(vsize_counter[9]),
        .I3(vsize_counter[11]),
        .I4(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12 
       (.I0(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13 
       (.I0(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14 
       (.I0(vsize_counter[10]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_15 
       (.I0(vsize_counter[9]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2 
       (.I0(p_23_out),
        .I1(m_axis_tready_d1),
        .I2(m_axis_tvalid_d1),
        .I3(m_axis_tlast_d1),
        .I4(p_8_in),
        .I5(p_12_out),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(vsize_counter[6]),
        .I3(vsize_counter[7]),
        .I4(vsize_counter[4]),
        .I5(vsize_counter[5]),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5 
       (.I0(m_axis_tready_d1),
        .I1(m_axis_tvalid_d1),
        .I2(m_axis_tlast_d1),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ),
        .O(p_12_out));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[11]),
        .I1(vsize_counter[9]),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[12]),
        .I4(vsize_counter[10]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[3]),
        .I2(vsize_counter[0]),
        .I3(vsize_counter[1]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[7]),
        .I1(vsize_counter[8]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[6]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in),
        .Q(vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[9]),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[10]),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[11]),
        .Q(vsize_counter[12]),
        .R(SR));
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[11:8]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[0]),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[1]),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[2]),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[3]),
        .Q(vsize_counter[4]),
        .R(SR));
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[3:0]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[4]),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[5]),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[6]),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[7]),
        .Q(vsize_counter[8]),
        .R(SR));
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[7:4]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D[8]),
        .Q(vsize_counter[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(crnt_vsize_d1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(crnt_vsize_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(crnt_vsize_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(crnt_vsize_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(crnt_vsize_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(crnt_vsize_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(crnt_vsize_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(crnt_vsize_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(crnt_vsize_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(crnt_vsize_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(crnt_vsize_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(crnt_vsize_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(crnt_vsize_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr
   (cmnd_wr,
    p_58_out,
    p_37_out,
    p_45_out,
    mm2s_frame_ptr_out,
    stop,
    p_50_out,
    p_56_out,
    datamover_idle,
    prmtr_update_complete,
    p_47_out,
    initial_frame,
    \INFERRED_GEN.cnt_i_reg[1] ,
    halted_reg,
    D,
    zero_vsize_err_reg,
    p_39_out,
    dma_err,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    p_2_out,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] ,
    p_0_in,
    m_axi_mm2s_aclk,
    mm2s_prmry_resetn,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_69_out,
    p_46_out,
    SR,
    E,
    sig_halt_cmplt_reg,
    halted_reg_0,
    p_24_out,
    Q,
    p_68_out,
    p_23_out,
    minusOp,
    p_12_out,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    out,
    p_65_out,
    \dmacr_i_reg[2] ,
    p_75_out,
    mm2s_halt,
    \ptr_ref_i_reg[4] ,
    mask_fsync_out_i,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    initial_frame_reg_0,
    halt_i_reg);
  output cmnd_wr;
  output p_58_out;
  output p_37_out;
  output p_45_out;
  output [0:0]mm2s_frame_ptr_out;
  output stop;
  output p_50_out;
  output p_56_out;
  output datamover_idle;
  output prmtr_update_complete;
  output p_47_out;
  output initial_frame;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output halted_reg;
  output [11:0]D;
  output [0:0]zero_vsize_err_reg;
  output p_39_out;
  output dma_err;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output p_2_out;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] ;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input mm2s_prmry_resetn;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [2:0]p_69_out;
  input p_46_out;
  input [0:0]SR;
  input [0:0]E;
  input sig_halt_cmplt_reg;
  input halted_reg_0;
  input p_24_out;
  input [0:0]Q;
  input p_68_out;
  input p_23_out;
  input [11:0]minusOp;
  input p_12_out;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input out;
  input p_65_out;
  input \dmacr_i_reg[2] ;
  input p_75_out;
  input mm2s_halt;
  input [4:0]\ptr_ref_i_reg[4] ;
  input mask_fsync_out_i;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [0:0]initial_frame_reg_0;
  input [0:0]halt_i_reg;

  wire [11:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ;
  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_4;
  wire I_CMDSTS_n_5;
  wire I_CMDSTS_n_8;
  wire I_SM_n_10;
  wire I_SM_n_11;
  wire I_SM_n_12;
  wire I_SM_n_13;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_8;
  wire I_SM_n_9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire VIDEO_REG_I_n_27;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire axis_data_available;
  wire cmnd_wr;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[2] ;
  wire frame_sync_reg;
  wire [0:0]halt_i_reg;
  wire halted_reg;
  wire halted_reg_0;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire [0:0]initial_frame_reg_0;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [11:0]minusOp;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_frame_ptr_out;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire p_0_in;
  wire p_0_in__7;
  wire p_12_out;
  wire p_23_out;
  wire p_24_out;
  wire p_2_out;
  wire p_37_out;
  wire p_39_out;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire [12:1]p_49_out;
  wire p_4_out;
  wire p_50_out;
  wire p_56_out;
  wire p_58_out;
  wire p_65_out;
  wire p_68_out;
  wire [2:0]p_69_out;
  wire p_75_out;
  wire prmtr_update_complete;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_halt_cmplt_reg;
  wire stop;
  wire stop_i;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [0:0]zero_vsize_err_reg;

  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [0]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [1]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [2]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [3]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [4]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h44F4)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I2(\ptr_ref_i_reg[4] [0]),
        .I3(p_69_out[1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(p_69_out[1]),
        .I1(\ptr_ref_i_reg[4] [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(p_69_out[1]),
        .I1(\ptr_ref_i_reg[4] [2]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(p_69_out[1]),
        .I1(\ptr_ref_i_reg[4] [3]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4444F4444444)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(p_69_out[1]),
        .I1(\ptr_ref_i_reg[4] [4]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(valid_frame_sync_d2),
        .I1(p_69_out[2]),
        .I2(p_0_in__7),
        .I3(p_69_out[1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(initial_frame_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(initial_frame_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(initial_frame_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(initial_frame_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(initial_frame_reg_0));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] [0]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] [1]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] [2]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] [3]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] [4]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_4_out),
        .Q(p_50_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_46_out),
        .Q(valid_frame_sync_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56}),
        .E(E),
        .\FSM_sequential_dmacntrl_cs_reg[0] (I_CMDSTS_n_5),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (I_CMDSTS_n_8),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (p_56_out),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SR(SR),
        .axis_data_available(axis_data_available),
        .\cmnds_queued_reg[7] (p_58_out),
        .\cmnds_queued_reg[7]_0 (I_CMDSTS_n_4),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .err_i_reg_0(I_CMDSTS_n_1),
        .frame_sync_reg(frame_sync_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .p_75_out(p_75_out),
        .\sig_addr_cntr_lsh_kh_reg[31] (\sig_addr_cntr_lsh_kh_reg[31] ),
        .stop_i(stop_i),
        .stop_reg(dma_err),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_62),
        .D({I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56}),
        .E(I_CMDSTS_n_4),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 (dm_address),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (p_47_out),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .Q({p_49_out,zero_vsize_err_reg}),
        .axis_data_available(axis_data_available),
        .dma_err(dma_err),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .frame_sync_reg(frame_sync_reg),
        .halt_i_reg(I_CMDSTS_n_5),
        .halt_i_reg_0(halt_i_reg),
        .\hsize_vid_reg[15] (crnt_hsize),
        .interr_i_reg(I_CMDSTS_n_1),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .p_24_out(p_24_out),
        .p_2_out(p_2_out),
        .p_39_out(p_39_out),
        .p_4_out(p_4_out),
        .p_58_out(p_58_out),
        .p_69_out(p_69_out[0]),
        .p_75_out(p_75_out),
        .s_axis_cmd_tvalid_reg(cmnd_wr),
        .s_axis_cmd_tvalid_reg_0(I_CMDSTS_n_8),
        .s_axis_cmd_tvalid_reg_1(p_56_out),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61}),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_65 I_STS_MNGR
       (.\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (VIDEO_REG_I_n_27),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0 (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .datamover_idle(datamover_idle),
        .halted_reg(halted_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_0_in(p_0_in),
        .p_37_out(p_37_out),
        .p_39_out(p_39_out),
        .p_68_out(p_68_out),
        .p_69_out(p_69_out[0]),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.E(valid_frame_sync_d2),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .p_0_in__7(p_0_in__7),
        .p_45_out(p_45_out),
        .p_68_out(p_68_out),
        .p_69_out(p_69_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_66 VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_62),
        .D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (crnt_hsize),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] (prmtr_update_complete),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (p_47_out),
        .Q({p_49_out,zero_vsize_err_reg}),
        .\VFLIP_DISABLE.dm_address_reg[15] ({VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61}),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[31] (crnt_start_address),
        .all_idle_reg(VIDEO_REG_I_n_27),
        .halted_reg(halted_reg_0),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .minusOp(minusOp),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_39_out(p_39_out),
        .p_65_out(p_65_out),
        .p_68_out(p_68_out),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(p_24_out),
        .I2(mm2s_prmry_resetn),
        .I3(p_68_out),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0
   (drop_fsync_d_pulse_gen_fsize_less_err_d1,
    fsize_mismatch_err_s1,
    cmnd_wr,
    m_axis_s2mm_sts_tready,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s2mm_valid_frame_sync,
    s2mm_frame_ptr_out,
    run_stop_d1_reg,
    s2mm_tstvect_fsync,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    halt_i0,
    s2mm_fsize_mismatch_err,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    halted_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    fsize_err_to_dm_halt_flag_ored,
    s2mm_fsize_mismatch_err_flag,
    \vert_count_reg[12] ,
    dma_err,
    s2mm_dma_interr_set,
    prmry_in,
    CO,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    dma_slverr_reg,
    dma_decerr_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \sig_input_addr_reg_reg[31] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s_axis_s2mm_aclk,
    p_3_out,
    regdir_idle_i1,
    s2mm_dmac2cdc_fsync_out,
    m_axi_s2mm_aclk,
    frame_sync_aligned,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_12_out,
    p_9_out,
    s2mm_dmacr,
    mm2s_frame_ptr_out,
    s2mm_valid_frame_sync_cmb,
    SR,
    E,
    sig_halt_cmplt_reg,
    prmtr_updt_complete_i_reg,
    s_fsync_d1_reg,
    s2mm_soft_reset,
    soft_reset_d1,
    run_stop_d1,
    prmry_resetn_i_reg,
    ch2_delay_cnt_en,
    s2mm_vid2cdc_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    s2mm_dmasr,
    fsize_err_to_dm_halt_flag,
    s2mm_halt,
    Q,
    s_fsync_d2,
    s_fsync_d1,
    \dmacr_i_reg[2] ,
    s2mm_fsize_more_or_sof_late_s,
    s2mm_sts_wdata,
    mask_fsync_out_i,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    halt_i_reg);
  output drop_fsync_d_pulse_gen_fsize_less_err_d1;
  output fsize_mismatch_err_s1;
  output cmnd_wr;
  output m_axis_s2mm_sts_tready;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s2mm_valid_frame_sync;
  output [0:0]s2mm_frame_ptr_out;
  output run_stop_d1_reg;
  output s2mm_tstvect_fsync;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output s2mm_valid_video_prmtrs;
  output halt_i0;
  output s2mm_fsize_mismatch_err;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  output halted_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output fsize_err_to_dm_halt_flag_ored;
  output s2mm_fsize_mismatch_err_flag;
  output [12:0]\vert_count_reg[12] ;
  output dma_err;
  output s2mm_dma_interr_set;
  output prmry_in;
  output [0:0]CO;
  output [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output [48:0]\sig_input_addr_reg_reg[31] ;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] ;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s_axis_s2mm_aclk;
  input p_3_out;
  input regdir_idle_i1;
  input s2mm_dmac2cdc_fsync_out;
  input m_axi_s2mm_aclk;
  input frame_sync_aligned;
  input out;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input p_12_out;
  input p_9_out;
  input [1:0]s2mm_dmacr;
  input [0:0]mm2s_frame_ptr_out;
  input s2mm_valid_frame_sync_cmb;
  input [0:0]SR;
  input [0:0]E;
  input sig_halt_cmplt_reg;
  input prmtr_updt_complete_i_reg;
  input s_fsync_d1_reg;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input run_stop_d1;
  input prmry_resetn_i_reg;
  input ch2_delay_cnt_en;
  input s2mm_vid2cdc_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  input [0:0]s2mm_dmasr;
  input fsize_err_to_dm_halt_flag;
  input s2mm_halt;
  input [0:0]Q;
  input s_fsync_d2;
  input s_fsync_d1;
  input \dmacr_i_reg[2] ;
  input s2mm_fsize_more_or_sof_late_s;
  input [14:0]s2mm_sts_wdata;
  input mask_fsync_out_i;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [0:0]D;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [0:0]halt_i_reg;

  wire [0:0]CO;
  wire [0:0]D;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_5;
  wire I_SM_n_12;
  wire I_SM_n_13;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire [0:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire VIDEO_REG_I_n_36;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[2] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire frame_sync_aligned;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_s1;
  wire halt_i0;
  wire [0:0]halt_i_reg;
  wire halted_reg;
  wire halted_set_i0;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire [0:0]mm2s_frame_ptr_out;
  wire mstr_reverse_order;
  wire out;
  wire p_12_out;
  wire p_3_out;
  wire p_3_out_0;
  wire p_9_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire regdir_idle_i1;
  wire run_stop_d1;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [1:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [0:0]s2mm_frame_ptr_out;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire [14:0]s2mm_sts_wdata;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_fsync_d1;
  wire s_fsync_d1_reg;
  wire s_fsync_d2;
  wire sig_halt_cmplt_reg;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire [0:0]slv_frame_ref_out;
  wire soft_reset_d1;
  wire stop_i;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire [12:0]\vert_count_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [0]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [1]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [2]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [3]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [4]),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] [0]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] [1]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] [2]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] [3]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] [4]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_3_out_0),
        .Q(s2mm_tstvect_fsync),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h2F)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(s2mm_tstvect_fsync),
        .I1(ch2_irqthresh_decr_mask_sig),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0 I_CMDSTS
       (.D({I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66}),
        .E(E),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (s_axis_s2mm_cmd_tvalid),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SR(SR),
        .\cmnds_queued_reg[7] (I_CMDSTS_n_5),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .err_i_reg_0(I_CMDSTS_n_1),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .stop_i(stop_i),
        .stop_reg(dma_err),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0 I_SM
       (.CO(VIDEO_REG_I_n_52),
        .D({I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66}),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg (s2mm_fsize_mismatch_err),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (I_SM_n_13),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (s2mm_tstvect_fsync),
        .E(I_CMDSTS_n_5),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 (fsize_mismatch_err_s1),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (D),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 (dm_address),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (s2mm_valid_video_prmtrs),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .datamover_idle(datamover_idle),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .err_i_reg(dma_err),
        .frame_sync_aligned(frame_sync_aligned),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .halt_i0(halt_i0),
        .halt_i_reg(halt_i_reg),
        .halted_set_i0(halted_set_i0),
        .\hsize_vid_reg[15] (crnt_hsize),
        .interr_i_reg(I_CMDSTS_n_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mstr_reverse_order(mstr_reverse_order),
        .out(out),
        .p_3_out(p_3_out),
        .p_3_out_0(p_3_out_0),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .regdir_idle_i1(regdir_idle_i1),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(cmnd_wr),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .soft_reset_d1(soft_reset_d1),
        .stop_reg(run_stop_d1_reg),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_36,VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51}),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vert_count_reg[0]_0 (I_SM_n_12),
        .\vsize_vid_reg[12] (\vert_count_reg[12] ),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr I_STS_MNGR
       (.datamover_idle(datamover_idle),
        .halted_reg(halted_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0 VIDEO_GENLOCK_I
       (.D(slv_frame_ref_out),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (I_SM_n_13),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mstr_reverse_order(mstr_reverse_order),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(CO),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] (s2mm_valid_video_prmtrs),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .Q(crnt_hsize),
        .\VFLIP_DISABLE.dm_address_reg[15] ({VIDEO_REG_I_n_36,VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51}),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[19] (VIDEO_REG_I_n_52),
        .\VFLIP_DISABLE.dm_address_reg[31] (crnt_start_address),
        .\dmacr_i_reg[0] (I_SM_n_12),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_sts_wdata(s2mm_sts_wdata),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d1_reg(s_fsync_d1_reg),
        .s_fsync_d2(s_fsync_d2),
        .\vert_count_reg[12] (\vert_count_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(run_stop_d1_reg),
        .R(regdir_idle_i1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
   (D,
    out,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[0] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    p_15_out,
    s2mm_axi2ip_wrce,
    p_14_out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \dmacr_i_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    prmtr_updt_complete_i_reg,
    prmtr_updt_complete_i_reg_0,
    ioc_irq_reg,
    dly_irq_reg,
    dma_interr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    p_76_out,
    s2mm_ip2axi_introut,
    Q,
    \ptr_ref_i_reg[4] ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    p_75_out,
    stop,
    p_69_out,
    mm2s_ioc_irq_set,
    p_68_out,
    \reg_module_hsize_reg[0] ,
    dma_interr_reg_0,
    \reg_module_hsize_reg[4] ,
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_slverr_reg,
    \reg_module_hsize_reg[5] ,
    dma_decerr_reg,
    \reg_module_hsize_reg[6] ,
    ioc_irq_reg_1,
    \reg_module_hsize_reg[12] ,
    dly_irq_reg_1,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ,
    err_irq_reg,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    ch1_irqdelay_status,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    stop_reg,
    s2mm_ioc_irq_set,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \reg_module_hsize_reg[15]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    \reg_module_vsize_reg[12] ,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ,
    dma_interr_reg_1,
    dma_slverr_reg_0,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_2,
    dly_irq_reg_2,
    err_irq_reg_0,
    lsize_more_err_reg_0,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    ch2_irqdelay_status,
    s2mm_dmasr,
    ch1_dly_irq_set,
    s2mm_dma_interr_set,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    lsize_mismatch_err,
    s2mm_fsize_more_or_sof_late_s,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]D;
  output [1:0]out;
  output [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output mm2s_introut;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  output [6:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[0] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  output p_15_out;
  output [7:0]s2mm_axi2ip_wrce;
  output p_14_out;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output \dmacr_i_reg[0]_0 ;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  output prmtr_updt_complete_i_reg;
  output prmtr_updt_complete_i_reg_0;
  output ioc_irq_reg;
  output dly_irq_reg;
  output dma_interr_reg;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input p_76_out;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\ptr_ref_i_reg[4] ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input p_75_out;
  input stop;
  input [17:0]p_69_out;
  input mm2s_ioc_irq_set;
  input p_68_out;
  input \reg_module_hsize_reg[0] ;
  input dma_interr_reg_0;
  input \reg_module_hsize_reg[4] ;
  input [4:0]\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_slverr_reg;
  input \reg_module_hsize_reg[5] ;
  input dma_decerr_reg;
  input \reg_module_hsize_reg[6] ;
  input ioc_irq_reg_1;
  input \reg_module_hsize_reg[12] ;
  input dly_irq_reg_1;
  input \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ;
  input err_irq_reg;
  input \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ;
  input [16:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [0:0]\reg_module_hsize_reg[15] ;
  input [0:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input [7:0]ch1_irqdelay_status;
  input [18:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input stop_reg;
  input s2mm_ioc_irq_set;
  input [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [15:0]\reg_module_hsize_reg[15]_0 ;
  input [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  input dma_interr_reg_1;
  input dma_slverr_reg_0;
  input [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_decerr_reg_0;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_err_reg_0;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_2;
  input dly_irq_reg_2;
  input err_irq_reg_0;
  input lsize_more_err_reg_0;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input [7:0]ch2_irqdelay_status;
  input [0:0]s2mm_dmasr;
  input ch1_dly_irq_set;
  input s2mm_dma_interr_set;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input lsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late_s;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [1:0]\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ;
  wire [0:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ;
  wire [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [4:0]\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [16:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dly_irq_reg_2;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire err_irq_reg;
  wire err_irq_reg_0;
  wire fsize_mismatch_err_s1;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire ioc_irq_reg_2;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_prmry_resetn;
  wire [1:0]out;
  wire p_14_out;
  wire p_15_out;
  wire [4:0]p_4_in;
  wire p_68_out;
  wire [17:0]p_69_out;
  wire p_75_out;
  wire p_76_out;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [0:0]\reg_module_hsize_reg[15] ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [7:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire s2mm_dma_interr_set;
  wire [18:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late_s;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;
  wire stop_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] (\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] (\GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] (s2mm_ip2axi_frame_store_cdc_tig),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_irqdelay_status(ch1_irqdelay_status),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_irqdelay_status(ch2_irqdelay_status),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .dly_irq_reg_1(dly_irq_reg_1),
        .dly_irq_reg_2(dly_irq_reg_2),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(s2mm_axi2ip_wrce[2]),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_interr_reg_2(dma_interr_reg_1),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[1] (s2mm_axi2ip_wrce[1]),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .err_irq_reg(err_irq_reg),
        .err_irq_reg_0(err_irq_reg_0),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .ioc_irq_reg_1(ioc_irq_reg_1),
        .ioc_irq_reg_2(ioc_irq_reg_2),
        .lsize_err_reg(lsize_err_reg),
        .lsize_err_reg_0(lsize_err_reg_0),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_err_reg_0(lsize_more_err_reg_0),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_68_out(p_68_out),
        .p_69_out(p_69_out),
        .p_75_out(p_75_out),
        .prmry_reset2(prmry_reset2),
        .prmry_reset2_0(prmry_reset2_0),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg_0),
        .\reg_module_hsize_reg[0] (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[12] (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15]_0 ),
        .\reg_module_hsize_reg[4] (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5] (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6] (\reg_module_hsize_reg[6] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[7:3],s2mm_axi2ip_wrce[0]}),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop),
        .stop_reg(stop_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .p_76_out(p_76_out),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [0]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [1]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [3]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [4]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_68 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [0]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [1]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [2]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [3]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [4]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_in[0]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_in[1]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_in[2]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_in[3]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_4_in[4]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_4_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_4_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_4_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_4_in[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_4_in[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
   (out,
    p_69_out,
    reset_counts,
    irqdelay_wren_i,
    err_d1_reg,
    err_d1_reg_0,
    err_d1_reg_1,
    introut_reg,
    dly_irq_reg,
    p_75_out,
    p_68_out,
    p_76_out,
    p_65_out,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    ch1_delay_zero,
    p_13_out,
    Q,
    E,
    err_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \vsize_vid_reg[12] ,
    \stride_vid_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \vert_count_reg[0] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    s_axis_cmd_tvalid_reg,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    in0,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    reset_counts_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \dmacr_i_reg[2] ,
    \dmacr_i_reg[2]_0 ,
    prmry_resetn_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    p_24_out,
    p_14_out,
    prmry_resetn_i_reg_0,
    ch1_dly_irq_set,
    p_25_out,
    p_50_out,
    p_45_out,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ,
    dma_err,
    mm2s_halt,
    prmtr_update_complete,
    initial_frame,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [31:0]out;
  output [19:0]p_69_out;
  output reset_counts;
  output irqdelay_wren_i;
  output err_d1_reg;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output introut_reg;
  output dly_irq_reg;
  output p_75_out;
  output p_68_out;
  output p_76_out;
  output p_65_out;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output ch1_delay_zero;
  output p_13_out;
  output [4:0]Q;
  output [0:0]E;
  output err_irq_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\stride_vid_reg[15] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  output \vert_count_reg[0] ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [23:0]in0;
  input [0:0]SR;
  input [6:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input m_axi_mm2s_aclk;
  input reset_counts_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \dmacr_i_reg[2] ;
  input \dmacr_i_reg[2]_0 ;
  input prmry_resetn_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input p_24_out;
  input p_14_out;
  input prmry_resetn_i_reg_0;
  input ch1_dly_irq_set;
  input p_25_out;
  input p_50_out;
  input p_45_out;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  input dma_err;
  input mm2s_halt;
  input prmtr_update_complete;
  input initial_frame;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [31:0]D;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [0:0]E;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_87 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire I_DMA_REGISTER_n_38;
  wire I_DMA_REGISTER_n_39;
  wire I_DMA_REGISTER_n_40;
  wire I_DMA_REGISTER_n_41;
  wire I_DMA_REGISTER_n_42;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire decerr_i_reg;
  wire dly_irq_reg;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire err_d1_reg;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_irq_reg;
  wire halt_reset;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [23:0]in0;
  wire initial_frame;
  wire introut_reg;
  wire irqdelay_wren_i;
  wire m_axi_mm2s_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire [31:0]out;
  wire p_13_out;
  wire p_14_out;
  wire p_24_out;
  wire p_25_out;
  wire p_45_out;
  wire p_50_out;
  wire p_64_out;
  wire p_65_out;
  wire p_68_out;
  wire [19:0]p_69_out;
  wire p_75_out;
  wire p_76_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire reset_counts;
  wire reset_counts_reg;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire stop;
  wire [15:0]\stride_vid_reg[15] ;
  wire \vert_count_reg[0] ;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .Q({I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42}),
        .SR(SR),
        .\dmacr_i_reg[2] (p_75_out),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_87 }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[6:3]),
        .p_64_out(p_64_out),
        .p_65_out(p_65_out),
        .p_69_out(p_69_out[2:0]),
        .prmry_resetn_i_reg(prmry_resetn_i_reg_0),
        .stop(stop),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:3],D[1]}),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .E(E),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (reset_counts),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .Q({Q[4:2],I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42,Q[1:0]}),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .decerr_i_reg(decerr_i_reg),
        .dly_irq_reg_0(dly_irq_reg),
        .dma_err(dma_err),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2]_0 ),
        .err_d1_reg_0(err_d1_reg),
        .err_d1_reg_1(err_d1_reg_0),
        .err_d1_reg_2(err_d1_reg_1),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .initial_frame(initial_frame),
        .introut_reg_0(introut_reg),
        .irqdelay_wren_i(irqdelay_wren_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_45_out(p_45_out),
        .p_50_out(p_50_out),
        .p_64_out(p_64_out),
        .p_69_out(p_69_out),
        .p_76_out(p_76_out),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg_0),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts_reg_0(reset_counts_reg),
        .s_axis_cmd_tvalid_reg(p_68_out),
        .s_axis_cmd_tvalid_reg_0(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0),
        .slverr_i_reg(slverr_i_reg),
        .soft_reset_d1_reg(p_75_out),
        .\vert_count_reg[0] (\vert_count_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[23:4],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,in0[3:1],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_87 ,in0[0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0
   (s2mm_dmacr,
    s2mm_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    err_d1_reg,
    introut_reg,
    dly_irq_reg,
    err_d1_reg_0,
    err_d1_reg_1,
    s2mm_dmasr,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    SR,
    p_4_out,
    p_12_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ,
    introut_reg_0,
    err_d1_reg_2,
    err_irq_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    s_axis_cmd_tvalid_reg,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    sig_s_ready_out_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    SS,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    reset_counts_reg,
    p_15_out,
    p_14_out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \dmacr_i_reg[2]_0 ,
    prmry_resetn_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    Q,
    s2mm_vid2cdc_packet_sof,
    ch2_delay_cnt_en,
    s2mm_cdc2dmac_fsync,
    prmry_resetn_i_reg_0,
    ch2_dly_irq_set,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    prmtr_update_complete,
    s_fsync_d1,
    s_fsync_d2,
    dma_err,
    s2mm_halt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    d_tready_before_fsync_clr_flag1,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    d_tready_sof_late,
    s2mm_tuser_to_fsync_out,
    d_tready_before_fsync,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] );
  output [18:0]s2mm_dmacr;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output err_d1_reg;
  output introut_reg;
  output dly_irq_reg;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output [0:0]s2mm_dmasr;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output [0:0]SR;
  output p_4_out;
  output p_12_out;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ;
  output [9:0]introut_reg_0;
  output [3:0]err_d1_reg_2;
  output err_irq_reg;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output [0:0]s_axis_cmd_tvalid_reg;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output sig_s_ready_out_reg;
  output [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\stride_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [0:0]SS;
  input [7:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2] ;
  input [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input reset_counts_reg;
  input p_15_out;
  input p_14_out;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  input \dmacr_i_reg[2]_0 ;
  input prmry_resetn_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  input [7:0]Q;
  input s2mm_vid2cdc_packet_sof;
  input ch2_delay_cnt_en;
  input s2mm_cdc2dmac_fsync;
  input prmry_resetn_i_reg_0;
  input ch2_dly_irq_set;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input prmtr_update_complete;
  input s_fsync_d1;
  input s_fsync_d2;
  input dma_err;
  input s2mm_halt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input d_tready_before_fsync_clr_flag1;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input d_tready_sof_late;
  input s2mm_tuser_to_fsync_out;
  input d_tready_before_fsync;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;

  wire [31:0]D;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch2_delay_cnt_en;
  wire ch2_dly_irq_set;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire decerr_i_reg;
  wire dly_irq_reg;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire err_d1_reg;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire [3:0]err_d1_reg_2;
  wire err_irq_reg;
  wire halt_reset;
  wire [15:0]\hsize_vid_reg[15] ;
  wire introut_reg;
  wire [9:0]introut_reg_0;
  wire lsize_err_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]out;
  wire p_12_out;
  wire p_14_out;
  wire p_15_out;
  wire p_4_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire reset_counts;
  wire reset_counts_reg;
  wire [7:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [18:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_vid2cdc_packet_sof;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;
  wire sig_s_ready_out_reg;
  wire slverr_i_reg;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0 \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .SS(SS),
        .halted_reg(s2mm_dmasr),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_resetn_i_reg(prmry_resetn_i_reg_0),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[7:4]),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0 I_DMA_REGISTER
       (.D(D),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\FSM_sequential_dmacntrl_cs_reg[0] ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (s2mm_dmasr),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .decerr_i_reg(decerr_i_reg),
        .dly_irq_reg_0(dly_irq_reg),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_slverr_reg_0(dma_slverr_reg),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2]_0 ),
        .err_d1_reg_0(err_d1_reg),
        .err_d1_reg_1(err_d1_reg_0),
        .err_d1_reg_2(err_d1_reg_1),
        .err_d1_reg_3(err_d1_reg_2),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .introut_reg_0(introut_reg),
        .introut_reg_1(introut_reg_0),
        .lsize_err_reg_0(lsize_err_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_12_out(p_12_out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_4_out(p_4_out),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg_0),
        .reset_counts(reset_counts),
        .reset_counts_reg_0(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .slverr_i_reg(slverr_i_reg),
        .soft_reset_d1_reg(s2mm_soft_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0 LITE_READ_MUX_I
       (.\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0
   (out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] );
  output [31:0]out;
  input [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
   (p_64_out,
    p_65_out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \vsize_vid_reg[12] ,
    \stride_vid_reg[15] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    SR,
    p_69_out,
    m_axi_mm2s_aclk,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    prmry_resetn_i_reg,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \dmacr_i_reg[2] ,
    Q,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ,
    mm2s_axi2ip_wrce,
    D);
  output p_64_out;
  output p_65_out;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\stride_vid_reg[15] ;
  output [7:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input [0:0]SR;
  input [2:0]p_69_out;
  input m_axi_mm2s_aclk;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  input prmry_resetn_i_reg;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  input \dmacr_i_reg[2] ;
  input [4:0]Q;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  input [3:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \dmacr_i_reg[2] ;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [7:0]in0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_52_n_0;
  wire ip2axi_rddata_int_inferred_i_53_n_0;
  wire m_axi_mm2s_aclk;
  wire [3:0]mm2s_axi2ip_wrce;
  wire p_64_out;
  wire p_65_out;
  wire [2:0]p_69_out;
  wire prmry_resetn_i_reg;
  wire regdir_idle_i_i_1_n_0;
  wire run_stop_d1;
  wire stop;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\stride_vid_reg[15] [0]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\stride_vid_reg[15] [10]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\stride_vid_reg[15] [11]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\stride_vid_reg[15] [12]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\stride_vid_reg[15] [13]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\stride_vid_reg[15] [14]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\stride_vid_reg[15] [15]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\stride_vid_reg[15] [1]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\stride_vid_reg[15] [2]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\stride_vid_reg[15] [3]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\stride_vid_reg[15] [4]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\stride_vid_reg[15] [5]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\stride_vid_reg[15] [6]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\stride_vid_reg[15] [7]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\stride_vid_reg[15] [8]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\stride_vid_reg[15] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(Q[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(ip2axi_rddata_int_inferred_i_44_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(Q[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(Q[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(Q[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(Q[0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(ip2axi_rddata_int_inferred_i_51_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(p_69_out[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(ip2axi_rddata_int_inferred_i_52_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(\dmacr_i_reg[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(ip2axi_rddata_int_inferred_i_53_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(p_69_out[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hF0C0A00000C0A000)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\stride_vid_reg[15] [14]),
        .I1(\hsize_vid_reg[15] [14]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ));
  LUT6 #(
    .INIT(64'hF0C0A00000C0A000)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\stride_vid_reg[15] [13]),
        .I1(\hsize_vid_reg[15] [13]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\hsize_vid_reg[15] [12]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [12]),
        .I5(\stride_vid_reg[15] [12]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\hsize_vid_reg[15] [11]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [11]),
        .I5(\stride_vid_reg[15] [11]),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\hsize_vid_reg[15] [10]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [10]),
        .I5(\stride_vid_reg[15] [10]),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\hsize_vid_reg[15] [9]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [9]),
        .I5(\stride_vid_reg[15] [9]),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\hsize_vid_reg[15] [8]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [8]),
        .I5(\stride_vid_reg[15] [8]),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\hsize_vid_reg[15] [7]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [7]),
        .I5(\stride_vid_reg[15] [7]),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\hsize_vid_reg[15] [6]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [6]),
        .I5(\stride_vid_reg[15] [6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\hsize_vid_reg[15] [5]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [5]),
        .I5(\stride_vid_reg[15] [5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\hsize_vid_reg[15] [4]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [4]),
        .I5(\stride_vid_reg[15] [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(\hsize_vid_reg[15] [3]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [3]),
        .I5(\stride_vid_reg[15] [3]),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(\hsize_vid_reg[15] [2]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [2]),
        .I5(\stride_vid_reg[15] [2]),
        .O(ip2axi_rddata_int_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(\hsize_vid_reg[15] [1]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [1]),
        .I5(\stride_vid_reg[15] [1]),
        .O(ip2axi_rddata_int_inferred_i_53_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\hsize_vid_reg[15] [0]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [0]),
        .I5(\stride_vid_reg[15] [0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .Q(p_64_out),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\hsize_vid_reg[15] [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\hsize_vid_reg[15] [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\hsize_vid_reg[15] [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\hsize_vid_reg[15] [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\hsize_vid_reg[15] [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\hsize_vid_reg[15] [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\hsize_vid_reg[15] [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\hsize_vid_reg[15] [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\hsize_vid_reg[15] [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\hsize_vid_reg[15] [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\hsize_vid_reg[15] [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\hsize_vid_reg[15] [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\hsize_vid_reg[15] [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\hsize_vid_reg[15] [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\hsize_vid_reg[15] [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\hsize_vid_reg[15] [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\vsize_vid_reg[12] [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\vsize_vid_reg[12] [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\vsize_vid_reg[12] [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\vsize_vid_reg[12] [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\vsize_vid_reg[12] [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\vsize_vid_reg[12] [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\vsize_vid_reg[12] [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\vsize_vid_reg[12] [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\vsize_vid_reg[12] [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\vsize_vid_reg[12] [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\vsize_vid_reg[12] [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\vsize_vid_reg[12] [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\vsize_vid_reg[12] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDDFFFFFDDDFDFD)) 
    regdir_idle_i_i_1
       (.I0(prmry_resetn_i_reg),
        .I1(stop),
        .I2(p_65_out),
        .I3(run_stop_d1),
        .I4(p_69_out[0]),
        .I5(p_64_out),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(p_65_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_69_out[0]),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0
   (s2mm_prmtr_updt_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ,
    m_axi_s2mm_aclk,
    prmtr_update_complete,
    s_fsync_d1,
    s_fsync_d2,
    prmry_resetn_i_reg,
    halted_reg,
    SS,
    s2mm_axi2ip_wrce,
    D);
  output s2mm_prmtr_updt_complete;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\stride_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  input m_axi_s2mm_aclk;
  input prmtr_update_complete;
  input s_fsync_d1;
  input s_fsync_d2;
  input prmry_resetn_i_reg;
  input halted_reg;
  input [0:0]SS;
  input [3:0]s2mm_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [0:0]SS;
  wire halted_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire m_axi_s2mm_aclk;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [3:0]s2mm_axi2ip_wrce;
  wire s2mm_prmtr_updt_complete;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\stride_vid_reg[15] [0]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\stride_vid_reg[15] [10]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\stride_vid_reg[15] [11]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\stride_vid_reg[15] [12]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\stride_vid_reg[15] [13]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\stride_vid_reg[15] [14]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\stride_vid_reg[15] [15]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\stride_vid_reg[15] [1]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\stride_vid_reg[15] [2]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\stride_vid_reg[15] [3]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\stride_vid_reg[15] [4]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\stride_vid_reg[15] [5]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\stride_vid_reg[15] [6]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\stride_vid_reg[15] [7]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\stride_vid_reg[15] [8]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\stride_vid_reg[15] [9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000E2EE0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0 
       (.I0(s2mm_prmtr_updt_complete),
        .I1(prmtr_update_complete),
        .I2(s_fsync_d1),
        .I3(s_fsync_d2),
        .I4(prmry_resetn_i_reg),
        .I5(halted_reg),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] ),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\hsize_vid_reg[15] [0]),
        .R(SS));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\hsize_vid_reg[15] [10]),
        .R(SS));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\hsize_vid_reg[15] [11]),
        .R(SS));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\hsize_vid_reg[15] [12]),
        .R(SS));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\hsize_vid_reg[15] [13]),
        .R(SS));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\hsize_vid_reg[15] [14]),
        .R(SS));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\hsize_vid_reg[15] [15]),
        .R(SS));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\hsize_vid_reg[15] [1]),
        .R(SS));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\hsize_vid_reg[15] [2]),
        .R(SS));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\hsize_vid_reg[15] [3]),
        .R(SS));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\hsize_vid_reg[15] [4]),
        .R(SS));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\hsize_vid_reg[15] [5]),
        .R(SS));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\hsize_vid_reg[15] [6]),
        .R(SS));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\hsize_vid_reg[15] [7]),
        .R(SS));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\hsize_vid_reg[15] [8]),
        .R(SS));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\hsize_vid_reg[15] [9]),
        .R(SS));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\vsize_vid_reg[12] [0]),
        .R(SS));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\vsize_vid_reg[12] [10]),
        .R(SS));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\vsize_vid_reg[12] [11]),
        .R(SS));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\vsize_vid_reg[12] [12]),
        .R(SS));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\vsize_vid_reg[12] [1]),
        .R(SS));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\vsize_vid_reg[12] [2]),
        .R(SS));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\vsize_vid_reg[12] [3]),
        .R(SS));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\vsize_vid_reg[12] [4]),
        .R(SS));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\vsize_vid_reg[12] [5]),
        .R(SS));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\vsize_vid_reg[12] [6]),
        .R(SS));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\vsize_vid_reg[12] [7]),
        .R(SS));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\vsize_vid_reg[12] [8]),
        .R(SS));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\vsize_vid_reg[12] [9]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
   (p_69_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    irqdelay_wren_i,
    err_d1_reg_0,
    err_d1_reg_1,
    err_d1_reg_2,
    introut_reg_0,
    dly_irq_reg_0,
    soft_reset_d1_reg,
    s_axis_cmd_tvalid_reg,
    p_76_out,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    ch1_delay_zero,
    p_13_out,
    Q,
    E,
    err_irq_reg_0,
    \vert_count_reg[0] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    s_axis_cmd_tvalid_reg_0,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    reset_counts_reg_0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \dmacr_i_reg[2]_0 ,
    \dmacr_i_reg[2]_1 ,
    prmry_resetn_i_reg,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    p_24_out,
    p_14_out,
    prmry_resetn_i_reg_0,
    ch1_dly_irq_set,
    p_25_out,
    p_50_out,
    p_45_out,
    dma_err,
    mm2s_halt,
    p_64_out,
    prmtr_update_complete,
    initial_frame,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [19:0]p_69_out;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  output irqdelay_wren_i;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output err_d1_reg_2;
  output introut_reg_0;
  output dly_irq_reg_0;
  output soft_reset_d1_reg;
  output s_axis_cmd_tvalid_reg;
  output p_76_out;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output ch1_delay_zero;
  output p_13_out;
  output [9:0]Q;
  output [0:0]E;
  output err_irq_reg_0;
  output \vert_count_reg[0] ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [0:0]s_axis_cmd_tvalid_reg_0;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [28:0]D;
  input m_axi_mm2s_aclk;
  input reset_counts_reg_0;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \dmacr_i_reg[2]_0 ;
  input \dmacr_i_reg[2]_1 ;
  input prmry_resetn_i_reg;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input p_24_out;
  input p_14_out;
  input prmry_resetn_i_reg_0;
  input ch1_dly_irq_set;
  input p_25_out;
  input p_50_out;
  input p_45_out;
  input dma_err;
  input mm2s_halt;
  input p_64_out;
  input prmtr_update_complete;
  input initial_frame;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [28:0]D;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire decerr_i_reg;
  wire dly_irq_reg_0;
  wire dma_err;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_d1_reg_2;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire initial_frame;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire introut_reg_0;
  wire irqdelay_wren_i;
  wire irqthresh_wren_i;
  wire m_axi_mm2s_aclk;
  wire [1:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire p_13_out;
  wire p_14_out;
  wire p_1_in;
  wire p_1_out;
  wire p_24_out;
  wire p_25_out;
  wire p_2_out;
  wire p_45_out;
  wire p_50_out;
  wire p_64_out;
  wire [19:0]p_69_out;
  wire p_76_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire reset_counts_reg_0;
  wire s_axis_cmd_tvalid_reg;
  wire [0:0]s_axis_cmd_tvalid_reg_0;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire soft_reset_d1_reg;
  wire \vert_count_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(p_69_out[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF04FF)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(initial_frame),
        .I1(p_69_out[1]),
        .I2(p_69_out[2]),
        .I3(prmry_resetn_i_reg_0),
        .I4(s_axis_cmd_tvalid_reg),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(p_69_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(p_69_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(p_69_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(p_69_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(p_69_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(p_69_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(p_69_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(p_69_out[19]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .O(p_2_out));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[21]),
        .I1(p_69_out[12]),
        .I2(D[22]),
        .I3(p_69_out[13]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[25]),
        .I1(p_69_out[16]),
        .I2(D[26]),
        .I3(p_69_out[17]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(p_69_out[19]),
        .I1(D[28]),
        .I2(p_69_out[18]),
        .I3(D[27]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5 
       (.I0(p_69_out[15]),
        .I1(D[24]),
        .I2(p_69_out[14]),
        .I3(D[23]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(p_69_out[4]),
        .S(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(p_69_out[5]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(p_69_out[6]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(p_69_out[7]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(p_69_out[8]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(p_69_out[9]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(p_69_out[10]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(p_69_out[11]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .O(p_1_out));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[13]),
        .I1(p_69_out[4]),
        .I2(D[14]),
        .I3(p_69_out[5]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[17]),
        .I1(p_69_out[8]),
        .I2(D[18]),
        .I3(p_69_out[9]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(p_69_out[11]),
        .I1(D[20]),
        .I2(p_69_out[10]),
        .I3(D[19]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5 
       (.I0(p_69_out[7]),
        .I1(D[16]),
        .I2(p_69_out[6]),
        .I3(D[15]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(soft_reset_d1_reg),
        .I1(dma_err),
        .I2(mm2s_halt),
        .O(\vert_count_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(p_69_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(Q[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(irqdelay_wren_i),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .I3(p_24_out),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .I5(p_14_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(prmry_resetn_i_reg_0),
        .I1(ch1_dly_irq_set),
        .I2(dly_irq_reg_0),
        .I3(p_25_out),
        .I4(s_axis_cmd_tvalid_reg),
        .I5(ch1_delay_zero),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(p_69_out[16]),
        .I1(p_69_out[17]),
        .I2(p_69_out[18]),
        .I3(p_69_out[19]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(p_69_out[13]),
        .I1(p_69_out[12]),
        .I2(p_69_out[15]),
        .I3(p_69_out[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(Q[8]),
        .I1(ch1_dly_irq_set),
        .I2(p_50_out),
        .I3(p_45_out),
        .I4(irqthresh_wren_i),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .O(p_13_out));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .I1(irqthresh_wren_i),
        .I2(ch1_dly_irq_set),
        .I3(Q[8]),
        .I4(p_50_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00404440)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(prmry_resetn_i_reg_0),
        .I2(p_64_out),
        .I3(prmtr_update_complete),
        .I4(p_24_out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(err_d1_reg_0),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_1),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg),
        .Q(err_d1_reg_2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .Q(err_d1_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg),
        .Q(err_d1_reg_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(p_69_out[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(p_69_out[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(soft_reset_d1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(err_d1_reg_1),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[12]),
        .I1(err),
        .I2(err_d1),
        .I3(mm2s_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_resetn_i_reg),
        .Q(s_axis_cmd_tvalid_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(prmry_resetn_i_reg_0),
        .I2(soft_reset_d1_reg),
        .I3(introut_reg_0),
        .I4(Q[7]),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2
       (.I0(err_irq_reg_0),
        .I1(Q[9]),
        .I2(prmry_resetn_i_reg_0),
        .I3(soft_reset_d1_reg),
        .I4(dly_irq_reg_0),
        .I5(Q[8]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(p_76_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .Q(introut_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(prmry_resetn_i_reg_0),
        .O(s_axis_cmd_tvalid_reg_0));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(soft_reset_d1_reg),
        .I1(prmry_in),
        .I2(mm2s_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0
   (s2mm_dmacr,
    soft_reset_d1_reg,
    reset_counts,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    err_d1_reg_0,
    introut_reg_0,
    dly_irq_reg_0,
    err_d1_reg_1,
    err_d1_reg_2,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    SR,
    p_4_out,
    p_12_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ,
    introut_reg_1,
    err_d1_reg_3,
    err_irq_reg_0,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    s_axis_cmd_tvalid_reg,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    sig_s_ready_out_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    SS,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    p_15_out,
    p_14_out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \dmacr_i_reg[2]_1 ,
    prmry_resetn_i_reg,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    Q,
    s2mm_vid2cdc_packet_sof,
    ch2_delay_cnt_en,
    s2mm_cdc2dmac_fsync,
    prmry_resetn_i_reg_0,
    ch2_dly_irq_set,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    dma_err,
    s2mm_halt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_prmtr_updt_complete,
    d_tready_before_fsync_clr_flag1,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    d_tready_sof_late,
    s2mm_tuser_to_fsync_out,
    d_tready_before_fsync,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] );
  output [18:0]s2mm_dmacr;
  output soft_reset_d1_reg;
  output reset_counts;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  output lsize_err_reg_0;
  output err_d1_reg_0;
  output introut_reg_0;
  output dly_irq_reg_0;
  output err_d1_reg_1;
  output err_d1_reg_2;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output [0:0]SR;
  output p_4_out;
  output p_12_out;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ;
  output [9:0]introut_reg_1;
  output [3:0]err_d1_reg_3;
  output err_irq_reg_0;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output [0:0]s_axis_cmd_tvalid_reg;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  output sig_s_ready_out_reg;
  output [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  input [0:0]SS;
  input [2:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_0 ;
  input reset_counts_reg_0;
  input p_15_out;
  input p_14_out;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  input \dmacr_i_reg[2]_1 ;
  input prmry_resetn_i_reg;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  input [7:0]Q;
  input s2mm_vid2cdc_packet_sof;
  input ch2_delay_cnt_en;
  input s2mm_cdc2dmac_fsync;
  input prmry_resetn_i_reg_0;
  input ch2_dly_irq_set;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input dma_err;
  input s2mm_halt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_prmtr_updt_complete;
  input d_tready_before_fsync_clr_flag1;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input d_tready_sof_late;
  input s2mm_tuser_to_fsync_out;
  input d_tready_before_fsync;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;

  wire [31:0]D;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch2_delay_cnt_en;
  wire ch2_dly_irq_set;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire decerr_i_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_d1_i_2_n_0;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_d1_reg_2;
  wire [3:0]err_d1_reg_3;
  wire err_irq_i_1__0_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire introut_i_1__0_n_0;
  wire introut_i_2__0_n_0;
  wire introut_reg_0;
  wire [9:0]introut_reg_1;
  wire irqdelay_wren_i;
  wire irqthresh_wren_i;
  wire lsize_err_reg_0;
  wire m_axi_s2mm_aclk;
  wire p_12_out;
  wire p_14_out;
  wire p_15_out;
  wire p_4_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire reset_counts;
  wire reset_counts_reg_0;
  wire [2:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [18:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_vid2cdc_packet_sof;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire sig_s_ready_out_reg;
  wire slverr_i_reg;
  wire soft_reset_d1_reg;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(err_d1_reg_3[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(err_d1_reg_3[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(err_d1_reg_3[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(err_d1_reg_3[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(s2mm_dmacr[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(s2mm_dmacr[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(s2mm_dmacr[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(s2mm_dmacr[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(s2mm_dmacr[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(s2mm_dmacr[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(s2mm_dmacr[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[31]),
        .Q(s2mm_dmacr[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_15_out),
        .Q(irqdelay_wren_i),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(s2mm_dmacr[3]),
        .S(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(s2mm_dmacr[4]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(s2mm_dmacr[5]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(s2mm_dmacr[6]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(s2mm_dmacr[7]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(s2mm_dmacr[8]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(s2mm_dmacr[9]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(s2mm_dmacr[10]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_14_out),
        .Q(irqthresh_wren_i),
        .R(SS));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_8 
       (.I0(soft_reset_d1_reg),
        .I1(dma_err),
        .I2(s2mm_halt),
        .O(\FSM_sequential_dmacntrl_cs_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.fsize_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .Q(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .R(SS));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_3 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I1(d_tready_sof_late),
        .I2(s2mm_tuser_to_fsync_out),
        .O(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_4 
       (.I0(d_tready_before_fsync),
        .I1(d_tready_before_fsync_clr_flag1),
        .O(sig_s_ready_out_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .Q(err_d1_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(introut_reg_1[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(introut_reg_1[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(introut_reg_1[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(introut_reg_1[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(introut_reg_1[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(s2mm_dmacr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(introut_reg_1[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(introut_reg_1[1]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(introut_reg_1[2]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(introut_reg_1[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(introut_reg_1[4]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I1(s2mm_vid2cdc_packet_sof),
        .I2(ch2_delay_cnt_en),
        .I3(s2mm_cdc2dmac_fsync),
        .I4(reset_counts),
        .I5(irqdelay_wren_i),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ),
        .I1(prmry_resetn_i_reg_0),
        .I2(ch2_dly_irq_set),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .I5(dly_irq_reg_0),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(s2mm_dmacr[15]),
        .I1(s2mm_dmacr[16]),
        .I2(s2mm_dmacr[13]),
        .I3(s2mm_dmacr[14]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7 
       (.I0(s2mm_dmacr[12]),
        .I1(s2mm_dmacr[11]),
        .I2(s2mm_dmacr[17]),
        .I3(s2mm_dmacr[18]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(p_4_out),
        .I1(p_12_out),
        .O(SR));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .I4(Q[6]),
        .I5(s2mm_dmacr[17]),
        .O(p_12_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s2mm_dmacr[16]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(s2mm_dmacr[12]),
        .I4(Q[0]),
        .I5(s2mm_dmacr[11]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFFFBA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(s2mm_dmacr[13]),
        .I3(Q[3]),
        .I4(s2mm_dmacr[14]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(s2mm_dmacr[18]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(s2mm_dmacr[15]),
        .I4(Q[2]),
        .I5(s2mm_dmacr[13]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000D000D000D)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(s2mm_tstvect_fsync),
        .I1(s2mm_valid_frame_sync),
        .I2(reset_counts),
        .I3(irqthresh_wren_i),
        .I4(introut_reg_1[8]),
        .I5(ch2_dly_irq_set),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .I2(s2mm_prmtr_updt_complete),
        .I3(d_tready_before_fsync_clr_flag1),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .Q(err_d1_reg_2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .Q(dly_irq_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i_reg),
        .Q(dma_decerr_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .Q(dma_interr_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i_reg),
        .Q(dma_slverr_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(s2mm_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(s2mm_dmacr[1]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(soft_reset_d1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    err_d1_i_1__0
       (.I0(err_d1_i_2_n_0),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_3[2]),
        .I3(err_d1_reg_0),
        .I4(err_d1_reg_3[3]),
        .I5(err_d1_reg_1),
        .O(err));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    err_d1_i_2
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(lsize_err_reg_0),
        .I3(err_d1_reg_3[1]),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .I5(err_d1_reg_3[0]),
        .O(err_d1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SS));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1__0
       (.I0(D[14]),
        .I1(err),
        .I2(err_d1),
        .I3(s2mm_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1__0_n_0),
        .Q(err_irq_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_resetn_i_reg),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    introut_i_1__0
       (.I0(prmry_resetn_i_reg_0),
        .I1(soft_reset_d1_reg),
        .I2(introut_reg_1[7]),
        .I3(introut_reg_0),
        .I4(introut_i_2__0_n_0),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2__0
       (.I0(introut_reg_1[8]),
        .I1(dly_irq_reg_0),
        .I2(prmry_resetn_i_reg_0),
        .I3(soft_reset_d1_reg),
        .I4(introut_reg_1[9]),
        .I5(err_irq_reg_0),
        .O(introut_i_2__0_n_0));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .Q(introut_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .Q(lsize_err_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .Q(err_d1_reg_1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(reset_counts),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1__0 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .I1(prmry_resetn_i_reg_0),
        .O(s_axis_cmd_tvalid_reg));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1__0
       (.I0(soft_reset_d1_reg),
        .I1(prmry_in),
        .I2(s2mm_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
   (in0,
    halt_i_reg_0,
    halt_i_reg_1,
    sig_mm2s_dm_prmry_resetn,
    prmry_reset2,
    m_axi_mm2s_rready,
    \dmacr_i_reg[2] ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ,
    m_axis_fifo_ainit_nosync,
    s_axis_fifo_ainit_nosync,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ,
    \cmnds_queued_reg[0] ,
    reset_counts_reg,
    sig_s_h_halt_reg_reg,
    scndry_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    p_75_out,
    s_soft_reset_i0,
    p_69_out,
    stop,
    mm2s_halt_cmplt,
    ram_full_i_reg,
    p_24_out,
    out,
    sig_data2addr_stop_req,
    \sig_addr_posted_cntr_reg[0] ,
    mm2s_axi2ip_wrce,
    D,
    DIBDI,
    fifo_wren,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_23_out,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tready,
    m_axis_mm2s_tvalid,
    dma_err,
    reset_counts,
    sig_rst2all_stop_request,
    \cmnds_queued_reg[7] ,
    prmry_in);
  output in0;
  output halt_i_reg_0;
  output halt_i_reg_1;
  output sig_mm2s_dm_prmry_resetn;
  output prmry_reset2;
  output m_axi_mm2s_rready;
  output \dmacr_i_reg[2] ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  output m_axis_fifo_ainit_nosync;
  output s_axis_fifo_ainit_nosync;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  output [0:0]\cmnds_queued_reg[0] ;
  output reset_counts_reg;
  output sig_s_h_halt_reg_reg;
  output scndry_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input p_75_out;
  input s_soft_reset_i0;
  input [0:0]p_69_out;
  input stop;
  input mm2s_halt_cmplt;
  input ram_full_i_reg;
  input p_24_out;
  input out;
  input sig_data2addr_stop_req;
  input \sig_addr_posted_cntr_reg[0] ;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input [0:0]DIBDI;
  input fifo_wren;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_23_out;
  input m_axis_mm2s_tlast;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tvalid;
  input dma_err;
  input reset_counts;
  input sig_rst2all_stop_request;
  input \cmnds_queued_reg[7] ;
  input prmry_in;

  wire [0:0]D;
  wire [0:0]DIBDI;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire \cmnds_queued_reg[7] ;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire fifo_wren;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_reset_i_1_n_0;
  wire in0;
  wire lite_all_idle;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rready;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_11_out;
  wire p_1_out;
  wire p_23_out;
  wire p_24_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire [0:0]p_69_out;
  wire p_6_out;
  wire p_75_out;
  wire p_8_out;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_reset2;
  wire ram_full_i_reg;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_axis_fifo_ainit_nosync;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_data2addr_stop_req;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset_d1;
  wire stop;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(DIBDI),
        .I1(p_24_out),
        .I2(halt_i_reg_0),
        .I3(out),
        .I4(fifo_wren),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1 
       (.I0(m_axis_mm2s_tlast),
        .I1(p_23_out),
        .I2(halt_i_reg_0),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(p_23_out),
        .I2(halt_i_reg_0),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1 
       (.I0(m_axis_mm2s_tvalid),
        .I1(p_23_out),
        .I2(halt_i_reg_0),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1 
       (.I0(halt_i_reg_0),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I2(p_23_out),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (p_5_out),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .scndry_out(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\cmnds_queued_reg[7] (\cmnds_queued_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_5_out),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .p_11_out(p_11_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .scndry_out(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 (\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (p_5_out),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\cmnds_queued_reg[7] (\cmnds_queued_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_5_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\cmnds_queued_reg[7] ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_i_reg_0),
        .halt_reset_reg(halt_i_reg_1),
        .hrd_resetn_i_reg(prmry_in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .out(out),
        .p_69_out(p_69_out),
        .p_75_out(p_75_out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_mm2s_dm_prmry_resetn),
        .stop(stop));
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(halt_i_reg_0),
        .I1(dma_err),
        .I2(p_75_out),
        .I3(out),
        .O(\cmnds_queued_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(s_axis_fifo_ainit_nosync));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    halt_i_i_2
       (.I0(soft_reset_d1),
        .I1(p_75_out),
        .I2(stop),
        .I3(run_stop_d1),
        .I4(p_69_out),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1
       (.I0(halt_i_reg_1),
        .I1(p_69_out),
        .I2(p_75_out),
        .I3(halt_i_reg_0),
        .I4(stop),
        .I5(mm2s_halt_cmplt),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_i_reg_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF0100)) 
    m_axi_mm2s_rready_INST_0
       (.I0(ram_full_i_reg),
        .I1(p_24_out),
        .I2(halt_i_reg_0),
        .I3(out),
        .I4(sig_data2addr_stop_req),
        .I5(\sig_addr_posted_cntr_reg[0] ),
        .O(m_axi_mm2s_rready));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(halt_i_reg_0),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_75_out),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2
   (soft_reset_d1,
    in0,
    run_stop_d1,
    halt_i_reg_0,
    halt_i_reg_1,
    sig_s2mm_dm_prmry_resetn,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    \cmnds_queued_reg[0] ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    strm_not_finished_no_dwidth,
    sig_s_ready_out_reg,
    s2mm_axis_linebuf_reset_out_inv,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ,
    reset_counts_reg,
    sig_s_h_halt_reg_reg,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    s2mm_dmacr,
    stop_reg,
    s2mm_halt_cmplt,
    s2mm_axi2ip_wrce,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ,
    dma_err_3,
    out,
    s2mm_dmac2cdc_fsync_out,
    Q,
    M_Last,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    ram_full_i_reg,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    M_VALID,
    halt_i0,
    \vsize_vid_reg[12] ,
    minusOp,
    reset_counts_4,
    sig_s_h_halt_reg,
    halt_i_reg_2,
    prmry_in);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output halt_i_reg_0;
  output halt_i_reg_1;
  output sig_s2mm_dm_prmry_resetn;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output [0:0]\cmnds_queued_reg[0] ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  output strm_not_finished_no_dwidth;
  output sig_s_ready_out_reg;
  output s2mm_axis_linebuf_reset_out_inv;
  output [12:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ;
  output reset_counts_reg;
  output sig_s_h_halt_reg_reg;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input [0:0]s2mm_dmacr;
  input stop_reg;
  input s2mm_halt_cmplt;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  input dma_err_3;
  input out;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input M_Last;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input ram_full_i_reg;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  input M_VALID;
  input halt_i0;
  input [12:0]\vsize_vid_reg[12] ;
  input [11:0]minusOp;
  input reset_counts_4;
  input sig_s_h_halt_reg;
  input halt_i_reg_2;
  input prmry_in;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ;
  wire [12:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_reset_i_1__0_n_0;
  wire in0;
  wire lite_all_idle;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire [11:0]minusOp;
  wire out;
  wire p_11_out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_reset2_1;
  wire ram_full_i_reg;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0_2;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_s2mm_dm_prmry_resetn;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_out_reg;
  wire soft_reset_d1;
  wire stop_reg;
  wire strm_not_finished_no_dwidth;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (p_5_out),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.halt_i_reg(halt_i_reg_2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_5_out),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .p_11_out(p_11_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .scndry_out(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 (\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (p_5_out),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.halt_i_reg(halt_i_reg_2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_5_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(halt_i_reg_2),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_i_reg_0),
        .halt_reset_reg(halt_i_reg_1),
        .hrd_resetn_i_reg(prmry_in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2_1(prmry_reset2_1),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_s2mm_dm_prmry_resetn),
        .stop_reg(stop_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I1(M_Last),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ),
        .I3(s2mm_dmac2cdc_fsync_out),
        .O(strm_not_finished_no_dwidth));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ));
  LUT4 #(
    .INIT(16'hC0E2)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[0]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [0]),
        .I3(Q),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [0]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[10]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [10]),
        .I3(minusOp[9]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [10]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [11]),
        .I3(minusOp[10]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [11]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_3 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [12]),
        .I3(minusOp[11]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [12]));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(halt_i_reg_0),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(ram_full_i_reg),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .I5(M_VALID),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6 
       (.I0(Q),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I2(M_Last),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[1]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [1]),
        .I3(minusOp[0]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [1]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[2]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [2]),
        .I3(minusOp[1]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [2]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[3]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [3]),
        .I3(minusOp[2]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [3]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [4]),
        .I3(minusOp[3]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [4]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[5]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [5]),
        .I3(minusOp[4]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [5]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [6]),
        .I3(minusOp[5]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [6]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [7]),
        .I3(minusOp[6]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [7]));
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [8]),
        .I3(minusOp[7]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hE2C0)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[9]_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\vsize_vid_reg[12] [9]),
        .I3(minusOp[8]),
        .O(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] [9]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1__0 
       (.I0(halt_i_reg_0),
        .I1(sig_s_h_halt_reg),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1__0 
       (.I0(halt_i_reg_0),
        .I1(dma_err_3),
        .I2(s2mm_soft_reset),
        .I3(out),
        .O(\cmnds_queued_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(halt_i_reg_0),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1__0
       (.I0(halt_i_reg_1),
        .I1(s2mm_dmacr),
        .I2(s2mm_soft_reset),
        .I3(halt_i_reg_0),
        .I4(stop_reg),
        .I5(s2mm_halt_cmplt),
        .O(halt_reset_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1__0_n_0),
        .Q(halt_i_reg_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0_2),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    sig_last_reg_out_i_4
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .I1(ram_full_i_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(halt_i_reg_0),
        .I4(s2mm_dmac2cdc_fsync_out),
        .O(sig_s_ready_out_reg));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
   (out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_last_reg_out_reg,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \gcc0.gc0.count_reg[0] ,
    soft_reset_d1,
    prmry_in,
    mm2s_halt,
    halt_reset,
    run_stop_d1,
    s2mm_halt,
    halt_reset_0,
    SR,
    prmry_reset2,
    prmry_reset2_1,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ,
    SS,
    m_axi_mm2s_rready,
    \dmacr_i_reg[2] ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ,
    m_axis_fifo_ainit_nosync,
    s_axis_fifo_ainit_nosync,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ,
    \dmacr_i_reg[2]_0 ,
    s_fsync_d2_reg,
    \cmnds_queued_reg[0] ,
    \cmnds_queued_reg[0]_0 ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    strm_not_finished_no_dwidth,
    sig_s_ready_out_reg,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ,
    s2mm_axis_linebuf_reset_out_inv,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ,
    reset_counts_reg,
    reset_counts_reg_0,
    sig_s_h_halt_reg_reg,
    sig_s_h_halt_reg_reg_0,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    p_75_out,
    s_soft_reset_i0,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    axi_resetn,
    p_69_out,
    stop,
    mm2s_halt_cmplt,
    s2mm_dmacr,
    stop_reg,
    s2mm_halt_cmplt,
    ram_full_i_reg,
    p_24_out,
    sig_data2addr_stop_req,
    \sig_addr_posted_cntr_reg[0] ,
    mm2s_axi2ip_wrce,
    D,
    DIBDI,
    fifo_wren,
    p_23_out,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tready,
    m_axis_mm2s_tvalid,
    s2mm_axi2ip_wrce,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ,
    dma_err,
    dma_err_3,
    s2mm_dmac2cdc_fsync_out,
    Q,
    M_Last,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ,
    ram_full_i_reg_0,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    M_VALID,
    halt_i0,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    s2mm_dmasr,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    \vsize_vid_reg[12] ,
    minusOp,
    reset_counts,
    reset_counts_4,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    \cmnds_queued_reg[7] ,
    halt_i_reg);
  output out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_last_reg_out_reg;
  output sts_tready_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output \gcc0.gc0.count_reg[0] ;
  output soft_reset_d1;
  output prmry_in;
  output mm2s_halt;
  output halt_reset;
  output run_stop_d1;
  output s2mm_halt;
  output halt_reset_0;
  output [0:0]SR;
  output prmry_reset2;
  output prmry_reset2_1;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  output [0:0]SS;
  output m_axi_mm2s_rready;
  output \dmacr_i_reg[2] ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  output m_axis_fifo_ainit_nosync;
  output s_axis_fifo_ainit_nosync;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  output \dmacr_i_reg[2]_0 ;
  output s_fsync_d2_reg;
  output [0:0]\cmnds_queued_reg[0] ;
  output [0:0]\cmnds_queued_reg[0]_0 ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  output \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  output strm_not_finished_no_dwidth;
  output sig_s_ready_out_reg;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  output s2mm_axis_linebuf_reset_out_inv;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ;
  output [12:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ;
  output reset_counts_reg;
  output reset_counts_reg_0;
  output sig_s_h_halt_reg_reg;
  output sig_s_h_halt_reg_reg_0;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input p_75_out;
  input s_soft_reset_i0;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input axi_resetn;
  input [0:0]p_69_out;
  input stop;
  input mm2s_halt_cmplt;
  input [0:0]s2mm_dmacr;
  input stop_reg;
  input s2mm_halt_cmplt;
  input ram_full_i_reg;
  input p_24_out;
  input sig_data2addr_stop_req;
  input \sig_addr_posted_cntr_reg[0] ;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input [0:0]DIBDI;
  input fifo_wren;
  input p_23_out;
  input m_axis_mm2s_tlast;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tvalid;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  input dma_err;
  input dma_err_3;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input M_Last;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ;
  input ram_full_i_reg_0;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  input M_VALID;
  input halt_i0;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input [0:0]s2mm_dmasr;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input [12:0]\vsize_vid_reg[12] ;
  input [11:0]minusOp;
  input reset_counts;
  input reset_counts_4;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input \cmnds_queued_reg[7] ;
  input halt_i_reg;

  wire [0:0]D;
  wire [0:0]DIBDI;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  wire [12:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire axi_resetn;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[7] ;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire dma_err;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire fifo_wren;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_reset;
  wire halt_reset_0;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rready;
  wire m_axi_s2mm_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [11:0]minusOp;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire n_0_1999;
  wire p_23_out;
  wire p_24_out;
  wire [0:0]p_69_out;
  wire p_75_out;
  wire prmry_in;
  wire prmry_reset2;
  wire prmry_reset2_1;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire reset_counts;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d2_reg;
  wire s_soft_reset_i0;
  wire s_soft_reset_i0_2;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_data2addr_stop_req;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_prmry_resetn;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_ready_out_reg;
  wire soft_reset_d1;
  wire stop;
  wire stop_reg;
  wire strm_not_finished_no_dwidth;
  wire [12:0]\vsize_vid_reg[12] ;

  assign \gcc0.gc0.count_reg[0]  = sig_s2mm_axis_resetn;
  assign out = sig_mm2s_prmry_resetn;
  assign sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0 = sig_mm2s_dm_prmry_resetn;
  assign sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0 = sig_s2mm_dm_prmry_resetn;
  assign sig_last_reg_out_reg = sig_mm2s_axis_resetn;
  assign sts_tready_reg = sig_s2mm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(sig_s2mm_prmry_resetn),
        .O(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1 
       (.I0(sig_s2mm_axis_resetn),
        .O(s_fsync_d2_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .DIBDI(DIBDI),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (sig_mm2s_axis_resetn),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] (\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ),
        .\cmnds_queued_reg[0] (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7] (\cmnds_queued_reg[7] ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .fifo_wren(fifo_wren),
        .halt_i_reg_0(mm2s_halt),
        .halt_i_reg_1(halt_reset),
        .in0(sig_mm2s_prmry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(sig_mm2s_prmry_resetn),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .p_69_out(p_69_out),
        .p_75_out(p_75_out),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .ram_full_i_reg(ram_full_i_reg),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_mm2s_axis_resetn),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .stop(stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (sig_s2mm_axis_resetn),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12] ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6] ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .\cmnds_queued_reg[0] (\cmnds_queued_reg[0]_0 ),
        .dma_err_3(dma_err_3),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .halt_i0(halt_i0),
        .halt_i_reg_0(s2mm_halt),
        .halt_i_reg_1(halt_reset_0),
        .halt_i_reg_2(halt_i_reg),
        .in0(sig_s2mm_prmry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .out(sig_s2mm_prmry_resetn),
        .prmry_in(prmry_in),
        .prmry_reset2_1(prmry_reset2_1),
        .ram_full_i_reg(ram_full_i_reg_0),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg_0),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0_2(s_soft_reset_i0_2),
        .scndry_out(sig_s2mm_axis_resetn),
        .sig_s2mm_dm_prmry_resetn(sig_s2mm_dm_prmry_resetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .soft_reset_d1(soft_reset_d1),
        .stop_reg(stop_reg),
        .strm_not_finished_no_dwidth(strm_not_finished_no_dwidth),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_i_1 
       (.I0(sig_s2mm_axis_resetn),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1 
       (.I0(d_tready_before_fsync_clr_flag1),
        .I1(d_tready_before_fsync),
        .I2(sig_s2mm_axis_resetn),
        .I3(s2mm_dmasr),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i_1999
       (.I0(sig_s2mm_prmry_resetn),
        .O(n_0_1999));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf
   (D,
    DOBDO,
    out,
    \gcc0.gc0.count_reg[8] ,
    fsize_err_to_dm_halt_flag,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    s2mm_fsync_core,
    p_3_out,
    s_axis_s2mm_aclk,
    M_Data,
    M_Last,
    s2mm_axis_linebuf_reset_out_inv,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ,
    SR,
    m_axi_s2mm_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    fsize_err_to_dm_halt_flag_ored,
    \sig_user_reg_out_reg[0] ,
    s2mm_dmacr,
    \dmacr_i_reg[0] ,
    s2mm_fsize_mismatch_err,
    s2mm_halt,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \vsize_vid_reg[12] ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg );
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output \gcc0.gc0.count_reg[8] ;
  output fsize_err_to_dm_halt_flag;
  output delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  output delay_s2mm_fsync_core_till_mmap_done_flag;
  output s2mm_fsync_core;
  output p_3_out;
  input s_axis_s2mm_aclk;
  input [31:0]M_Data;
  input M_Last;
  input s2mm_axis_linebuf_reset_out_inv;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s2mm_strm_wready;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input fsize_err_to_dm_halt_flag_ored;
  input \sig_user_reg_out_reg[0] ;
  input [0:0]s2mm_dmacr;
  input \dmacr_i_reg[0] ;
  input s2mm_fsize_mismatch_err;
  input s2mm_halt;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input [12:0]\vsize_vid_reg[12] ;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ;
  wire [31:0]M_Data;
  wire M_Last;
  wire M_VALID;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_d1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire \dmacr_i_reg[0] ;
  wire [12:0]done_vsize_counter;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire \gcc0.gc0.count_reg[8] ;
  wire m_axi_s2mm_aclk;
  wire [12:1]minusOp;
  wire out;
  wire p_10_in;
  wire [12:0]p_1_in;
  wire p_3_out;
  wire p_7_in;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsync_core;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire \sig_user_reg_out_reg[0] ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire [3:3]\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1 
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ),
        .I3(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I4(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg ),
        .O(p_3_out));
  LUT6 #(
    .INIT(64'h0500040005000500)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2 
       (.I0(fsize_err_to_dm_halt_flag_ored),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I2(\sig_user_reg_out_reg[0] ),
        .I3(s2mm_dmacr),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO 
       (.D(D),
        .DOBDO(DOBDO),
        .E(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (p_1_in),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(done_vsize_counter[0]),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(\dmacr_i_reg[0] ),
        .I2(s2mm_fsize_mismatch_err),
        .I3(s2mm_halt),
        .I4(fsize_err_to_dm_halt_flag),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCC0C004000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .I2(s2mm_dmacr),
        .I3(\sig_user_reg_out_reg[0] ),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ),
        .I2(done_vsize_counter[7]),
        .I3(done_vsize_counter[8]),
        .I4(done_vsize_counter[5]),
        .I5(done_vsize_counter[6]),
        .O(p_10_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11 
       (.I0(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12 
       (.I0(done_vsize_counter[11]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13 
       (.I0(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14 
       (.I0(done_vsize_counter[9]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15 
       (.I0(done_vsize_counter[0]),
        .I1(done_vsize_counter[10]),
        .I2(done_vsize_counter[9]),
        .I3(done_vsize_counter[11]),
        .I4(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[4]),
        .I2(done_vsize_counter[1]),
        .I3(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ),
        .I2(done_vsize_counter[6]),
        .I3(done_vsize_counter[7]),
        .I4(done_vsize_counter[4]),
        .I5(done_vsize_counter[5]),
        .O(p_7_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8 
       (.I0(done_vsize_counter[11]),
        .I1(done_vsize_counter[9]),
        .I2(done_vsize_counter[8]),
        .I3(done_vsize_counter[12]),
        .I4(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9 
       (.I0(done_vsize_counter[2]),
        .I1(done_vsize_counter[3]),
        .I2(done_vsize_counter[0]),
        .I3(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3 
       (.I0(done_vsize_counter[4]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4 
       (.I0(done_vsize_counter[3]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5 
       (.I0(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6 
       (.I0(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3 
       (.I0(done_vsize_counter[8]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4 
       (.I0(done_vsize_counter[7]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5 
       (.I0(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6 
       (.I0(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[0]),
        .Q(done_vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[10]),
        .Q(done_vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[11]),
        .Q(done_vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[12]),
        .Q(done_vsize_counter[12]),
        .R(SR));
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED [3],\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[1]),
        .Q(done_vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[2]),
        .Q(done_vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[3]),
        .Q(done_vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[4]),
        .Q(done_vsize_counter[4]),
        .R(SR));
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[5]),
        .Q(done_vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[6]),
        .Q(done_vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[7]),
        .Q(done_vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[8]),
        .Q(done_vsize_counter[8]),
        .R(SR));
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(p_1_in[9]),
        .Q(done_vsize_counter[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .Q(fsize_err_to_dm_halt_flag),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(crnt_vsize_d1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(crnt_vsize_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(crnt_vsize_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(crnt_vsize_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(crnt_vsize_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(crnt_vsize_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(crnt_vsize_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(crnt_vsize_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(crnt_vsize_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(crnt_vsize_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(crnt_vsize_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(crnt_vsize_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(crnt_vsize_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[3]));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    s_fsync_d1_i_1
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0 ),
        .I3(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I4(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .O(s2mm_fsync_core));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo
   (p_10_out,
    out,
    ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_aclk,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    s_axis_fifo_ainit_nosync,
    sig_s_ready_out_reg,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren);
  output [33:0]p_10_out;
  output out;
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;
  input s_axis_fifo_ainit_nosync;
  input sig_s_ready_out_reg;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [33:0]p_10_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_dqual_reg_empty_reg;
  wire sig_s_ready_out_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 fg_inst
       (.DIBDI(DIBDI),
        .E(E),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_10_out(p_10_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0
   (D,
    DOBDO,
    out,
    \gcc0.gc0.count_reg[8] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    E,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    s_axis_s2mm_aclk,
    M_Data,
    M_Last,
    s2mm_axis_linebuf_reset_out_inv,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    \vsize_vid_reg[12] ,
    Q,
    minusOp,
    p_10_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output \gcc0.gc0.count_reg[8] ;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]E;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input s_axis_s2mm_aclk;
  input [31:0]M_Data;
  input M_Last;
  input s2mm_axis_linebuf_reset_out_inv;
  input s2mm_strm_wready;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input [12:0]\vsize_vid_reg[12] ;
  input [0:0]Q;
  input [11:0]minusOp;
  input p_10_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [31:0]M_Data;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire \gcc0.gc0.count_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized0 fg_inst
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
   (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ,
    M_VALID,
    drop_fsync_d_pulse_gen_fsize_less_err,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    p_19_in,
    s2mm_fsize_more_or_sof_late_s,
    SR,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ,
    s_valid0,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ,
    s_axis_s2mm_tready,
    M_Last,
    M_Data,
    out,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    s_axis_s2mm_tuser_d1,
    s2mm_dmacr,
    s2mm_tuser_to_fsync_out,
    d_tready_sof_late,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ,
    s2mm_fsize_mismatch_err,
    s2mm_fsize_less_err_flag_10,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1 ,
    s2mm_dmac2cdc_fsync_out,
    s2mm_axis_linebuf_reset_out_inv,
    d_tready_before_fsync_clr_flag1,
    ram_full_i_reg,
    s2mm_halt,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid);
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  output M_VALID;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output p_19_in;
  output s2mm_fsize_more_or_sof_late_s;
  output [0:0]SR;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ;
  output s_valid0;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  output s_axis_s2mm_tready;
  output M_Last;
  output [31:0]M_Data;
  input out;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input s_axis_s2mm_tuser_d1;
  input [0:0]s2mm_dmacr;
  input s2mm_tuser_to_fsync_out;
  input d_tready_sof_late;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  input s2mm_fsize_mismatch_err;
  input s2mm_fsize_less_err_flag_10;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1 ;
  input s2mm_dmac2cdc_fsync_out;
  input s2mm_axis_linebuf_reset_out_inv;
  input d_tready_before_fsync_clr_flag1;
  input ram_full_i_reg;
  input s2mm_halt;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tlast;
  input [31:0]s_axis_s2mm_tdata;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;

  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]SR;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire out;
  wire p_19_in;
  wire p_94_out;
  wire ram_full_i_reg;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_halt;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid;
  wire s_valid0;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_i_1__3_n_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign M_VALID = sig_m_valid_out;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  LUT6 #(
    .INIT(64'h33F3000022020000)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_2 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_1 ),
        .I1(s2mm_fsize_less_err_flag_10),
        .I2(p_94_out),
        .I3(s_axis_s2mm_tuser_d1),
        .I4(sig_m_valid_out),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ),
        .O(s2mm_fsize_more_or_sof_late_s));
  LUT5 #(
    .INIT(32'h08000000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_2 
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(p_94_out),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(sig_m_valid_out),
        .I4(s2mm_dmacr),
        .O(drop_fsync_d_pulse_gen_fsize_less_err));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2 
       (.I0(s2mm_dmacr),
        .I1(sig_m_valid_out),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(p_94_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ));
  LUT6 #(
    .INIT(64'h8808888888888888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1 
       (.I0(out),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I2(p_94_out),
        .I3(s_axis_s2mm_tuser_d1),
        .I4(sig_m_valid_out),
        .I5(s2mm_dmacr),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ));
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2 
       (.I0(p_94_out),
        .I1(s_axis_s2mm_tuser_d1),
        .I2(sig_m_valid_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1 
       (.I0(out),
        .I1(s2mm_fsize_mismatch_err),
        .I2(s2mm_fsize_less_err_flag_10),
        .I3(sig_m_valid_out),
        .I4(s_axis_s2mm_tuser_d1),
        .I5(p_94_out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1 
       (.I0(d_tready_sof_late),
        .I1(sig_m_valid_out),
        .I2(p_94_out),
        .I3(d_tready_before_fsync_clr_flag1),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I5(out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1 
       (.I0(p_94_out),
        .I1(sig_m_valid_out),
        .O(p_19_in));
  LUT6 #(
    .INIT(64'hA2AAFFFFA2AAA2AA)) 
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_1 
       (.I0(s2mm_fsize_less_err_flag_10),
        .I1(p_94_out),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(sig_m_valid_out),
        .I4(s2mm_dmac2cdc_fsync_out),
        .I5(s2mm_axis_linebuf_reset_out_inv),
        .O(SR));
  LUT5 #(
    .INIT(32'h00000008)) 
    s_valid_i_1
       (.I0(sig_m_valid_out),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I2(ram_full_i_reg),
        .I3(s2mm_halt),
        .I4(s2mm_dmac2cdc_fsync_out),
        .O(s_valid0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__2 
       (.I0(sig_data_skid_reg[24]),
        .I1(s_axis_s2mm_tdata[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__2 
       (.I0(sig_data_skid_reg[25]),
        .I1(s_axis_s2mm_tdata[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__2 
       (.I0(sig_data_skid_reg[26]),
        .I1(s_axis_s2mm_tdata[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__2 
       (.I0(sig_data_skid_reg[27]),
        .I1(s_axis_s2mm_tdata[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__2 
       (.I0(sig_data_skid_reg[28]),
        .I1(s_axis_s2mm_tdata[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__2 
       (.I0(sig_data_skid_reg[29]),
        .I1(s_axis_s2mm_tdata[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__2 
       (.I0(sig_data_skid_reg[30]),
        .I1(s_axis_s2mm_tdata[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1__3 
       (.I0(sig_data_skid_reg[31]),
        .I1(s_axis_s2mm_tdata[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[0]),
        .Q(M_Data[0]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[10]),
        .Q(M_Data[10]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[11]),
        .Q(M_Data[11]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[12]),
        .Q(M_Data[12]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[13]),
        .Q(M_Data[13]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[14]),
        .Q(M_Data[14]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[15]),
        .Q(M_Data[15]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[16]),
        .Q(M_Data[16]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[17]),
        .Q(M_Data[17]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[18]),
        .Q(M_Data[18]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[19]),
        .Q(M_Data[19]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[1]),
        .Q(M_Data[1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[20]),
        .Q(M_Data[20]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[21]),
        .Q(M_Data[21]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[22]),
        .Q(M_Data[22]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[23]),
        .Q(M_Data[23]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[24]),
        .Q(M_Data[24]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[25]),
        .Q(M_Data[25]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[26]),
        .Q(M_Data[26]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[27]),
        .Q(M_Data[27]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[28]),
        .Q(M_Data[28]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[29]),
        .Q(M_Data[29]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[2]),
        .Q(M_Data[2]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[30]),
        .Q(M_Data[30]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[31]),
        .Q(M_Data[31]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[3]),
        .Q(M_Data[3]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[4]),
        .Q(M_Data[4]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[5]),
        .Q(M_Data[5]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[6]),
        .Q(M_Data[6]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[7]),
        .Q(M_Data[7]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[8]),
        .Q(M_Data[8]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_data_skid_mux_out[9]),
        .Q(M_Data[9]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__3
       (.I0(s_axis_s2mm_tready_signal),
        .I1(sig_m_valid_dup),
        .O(sig_last_reg_out_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'hFFFF0400FFFFFFFF)) 
    sig_last_reg_out_i_3__0
       (.I0(s2mm_tuser_to_fsync_out),
        .I1(d_tready_sof_late),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_0 ),
        .O(s_axis_s2mm_tready_signal));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_last_skid_mux_out),
        .Q(M_Last),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(s2mm_axis_linebuf_reset_out_inv));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tready_signal),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_reset_reg),
        .I5(s2mm_axis_linebuf_reset_out_inv),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_axis_linebuf_reset_out_inv),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_m_valid_dup),
        .I4(s_axis_s2mm_tready_signal),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(s2mm_axis_linebuf_reset_out_inv));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(s2mm_axis_linebuf_reset_out_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tuser),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_last_reg_out_i_1__3_n_0),
        .D(sig_user_skid_mux_out),
        .Q(p_94_out),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tuser),
        .Q(sig_user_skid_reg),
        .R(s2mm_axis_linebuf_reset_out_inv));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_53
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    s_valid_reg,
    m_axis_mm2s_tdata,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_aclk,
    p_10_out,
    empty_fwft_i_reg,
    m_axis_mm2s_tready,
    mm2s_axis_resetn);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output [0:0]m_axis_mm2s_tuser;
  output s_valid_reg;
  output [31:0]m_axis_mm2s_tdata;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_aclk;
  input [33:0]p_10_out;
  input empty_fwft_i_reg;
  input m_axis_mm2s_tready;
  input mm2s_axis_resetn;

  wire empty_fwft_i_reg;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire mm2s_axis_resetn;
  wire [33:0]p_10_out;
  wire s_valid_reg;
  wire \sig_data_reg_out[31]_i_2__0_n_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'h80)) 
    s_valid_i_1__0
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_out),
        .I2(mm2s_axis_resetn),
        .O(s_valid_reg));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(sig_data_skid_reg[0]),
        .I1(p_10_out[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(sig_data_skid_reg[10]),
        .I1(p_10_out[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(sig_data_skid_reg[11]),
        .I1(p_10_out[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(sig_data_skid_reg[12]),
        .I1(p_10_out[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(sig_data_skid_reg[13]),
        .I1(p_10_out[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(sig_data_skid_reg[14]),
        .I1(p_10_out[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(sig_data_skid_reg[15]),
        .I1(p_10_out[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(sig_data_skid_reg[16]),
        .I1(p_10_out[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(sig_data_skid_reg[17]),
        .I1(p_10_out[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(sig_data_skid_reg[18]),
        .I1(p_10_out[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(sig_data_skid_reg[19]),
        .I1(p_10_out[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(sig_data_skid_reg[1]),
        .I1(p_10_out[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(sig_data_skid_reg[20]),
        .I1(p_10_out[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(sig_data_skid_reg[21]),
        .I1(p_10_out[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(sig_data_skid_reg[22]),
        .I1(p_10_out[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(sig_data_skid_reg[23]),
        .I1(p_10_out[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(sig_data_skid_reg[24]),
        .I1(p_10_out[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(sig_data_skid_reg[25]),
        .I1(p_10_out[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(sig_data_skid_reg[26]),
        .I1(p_10_out[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(sig_data_skid_reg[27]),
        .I1(p_10_out[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(sig_data_skid_reg[28]),
        .I1(p_10_out[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(sig_data_skid_reg[29]),
        .I1(p_10_out[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(sig_data_skid_reg[2]),
        .I1(p_10_out[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(sig_data_skid_reg[30]),
        .I1(p_10_out[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2__0 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_3__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(p_10_out[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(sig_data_skid_reg[3]),
        .I1(p_10_out[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(sig_data_skid_reg[4]),
        .I1(p_10_out[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(sig_data_skid_reg[5]),
        .I1(p_10_out[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(sig_data_skid_reg[6]),
        .I1(p_10_out[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(sig_data_skid_reg[7]),
        .I1(p_10_out[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(sig_data_skid_reg[8]),
        .I1(p_10_out[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(sig_data_skid_reg[9]),
        .I1(p_10_out[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[0]),
        .Q(sig_data_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[10]),
        .Q(sig_data_skid_reg[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[11]),
        .Q(sig_data_skid_reg[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[12]),
        .Q(sig_data_skid_reg[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[13]),
        .Q(sig_data_skid_reg[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[14]),
        .Q(sig_data_skid_reg[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[15]),
        .Q(sig_data_skid_reg[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[16]),
        .Q(sig_data_skid_reg[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[17]),
        .Q(sig_data_skid_reg[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[18]),
        .Q(sig_data_skid_reg[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[19]),
        .Q(sig_data_skid_reg[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[1]),
        .Q(sig_data_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[20]),
        .Q(sig_data_skid_reg[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[21]),
        .Q(sig_data_skid_reg[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[22]),
        .Q(sig_data_skid_reg[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[23]),
        .Q(sig_data_skid_reg[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[24]),
        .Q(sig_data_skid_reg[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[25]),
        .Q(sig_data_skid_reg[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[26]),
        .Q(sig_data_skid_reg[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[27]),
        .Q(sig_data_skid_reg[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[28]),
        .Q(sig_data_skid_reg[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[29]),
        .Q(sig_data_skid_reg[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[2]),
        .Q(sig_data_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[30]),
        .Q(sig_data_skid_reg[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[31]),
        .Q(sig_data_skid_reg[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[3]),
        .Q(sig_data_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[4]),
        .Q(sig_data_skid_reg[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[5]),
        .Q(sig_data_skid_reg[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[6]),
        .Q(sig_data_skid_reg[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[7]),
        .Q(sig_data_skid_reg[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[8]),
        .Q(sig_data_skid_reg[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[9]),
        .Q(sig_data_skid_reg[9]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(p_10_out[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[32]),
        .Q(sig_last_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h0000000000005DDD)) 
    sig_m_valid_dup_i_1__1
       (.I0(empty_fwft_i_reg),
        .I1(sig_m_valid_dup),
        .I2(m_axis_mm2s_tready),
        .I3(sig_s_ready_dup),
        .I4(sig_reset_reg),
        .I5(m_axis_fifo_ainit_nosync),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFEFAA)) 
    sig_s_ready_dup_i_1
       (.I0(m_axis_mm2s_tready),
        .I1(empty_fwft_i_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(sig_reset_reg),
        .I5(m_axis_fifo_ainit_nosync),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(p_10_out[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_data_reg_out[31]_i_2__0_n_0 ),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_mm2s_tuser),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_10_out[33]),
        .Q(sig_user_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
   (frame_sync_reg,
    s_axis_cmd_tvalid_reg,
    zero_hsize_err,
    zero_vsize_err,
    axis_data_available,
    p_39_out,
    load_new_addr,
    p_4_out,
    D,
    p_2_out,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ,
    dma_interr_reg,
    p_0_in,
    m_axi_mm2s_aclk,
    zero_hsize_err0,
    zero_vsize_err0,
    p_24_out,
    \dmacr_i_reg[2] ,
    p_69_out,
    mm2s_prmry_resetn,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    s_axis_cmd_tvalid_reg_0,
    halt_i_reg,
    s_axis_cmd_tvalid_reg_1,
    Q,
    p_75_out,
    dma_err,
    mm2s_halt,
    mask_fsync_out_i,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_58_out,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    mm2s_axi2ip_wrce,
    interr_i_reg,
    dma_interr_reg_0,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    halt_i_reg_0,
    E);
  output frame_sync_reg;
  output s_axis_cmd_tvalid_reg;
  output zero_hsize_err;
  output zero_vsize_err;
  output axis_data_available;
  output p_39_out;
  output load_new_addr;
  output p_4_out;
  output [48:0]D;
  output p_2_out;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  output dma_interr_reg;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input zero_hsize_err0;
  input zero_vsize_err0;
  input p_24_out;
  input \dmacr_i_reg[2] ;
  input [0:0]p_69_out;
  input mm2s_prmry_resetn;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input s_axis_cmd_tvalid_reg_0;
  input halt_i_reg;
  input s_axis_cmd_tvalid_reg_1;
  input [12:0]Q;
  input p_75_out;
  input dma_err;
  input mm2s_halt;
  input mask_fsync_out_i;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input p_58_out;
  input [0:0]CO;
  input [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]mm2s_axi2ip_wrce;
  input interr_i_reg;
  input dma_interr_reg_0;
  input [15:0]\stride_vid_reg[15] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]halt_i_reg_0;
  input [0:0]E;

  wire [0:0]CO;
  wire [48:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire axis_data_available;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[4]_i_2_n_0 ;
  wire \cmnds_queued[4]_i_3_n_0 ;
  wire \cmnds_queued[4]_i_4_n_0 ;
  wire \cmnds_queued[4]_i_5_n_0 ;
  wire \cmnds_queued[4]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_1 ;
  wire \cmnds_queued_reg[4]_i_1_n_2 ;
  wire \cmnds_queued_reg[4]_i_1_n_3 ;
  wire \cmnds_queued_reg[4]_i_1_n_4 ;
  wire \cmnds_queued_reg[4]_i_1_n_5 ;
  wire \cmnds_queued_reg[4]_i_1_n_6 ;
  wire \cmnds_queued_reg[4]_i_1_n_7 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire [7:0]cmnds_queued_reg__0;
  wire [31:16]dm_address;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]dmacntrl_cs;
  wire \dmacr_i_reg[2] ;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire halt_i_reg;
  wire [0:0]halt_i_reg_0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [12:1]minusOp_0;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_0_in;
  wire p_24_out;
  wire [12:0]p_2_in;
  wire p_2_out;
  wire p_39_out;
  wire p_4_out;
  wire p_58_out;
  wire [0:0]p_69_out;
  wire p_75_out;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_cmd_tvalid_reg_1;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]vert_count;
  wire \vert_count[12]_i_1_n_0 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(tstvect_fsync_d2),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'hFFABFFFFFFAB0000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(p_69_out),
        .I2(dmacntrl_cs[1]),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(frame_sync_reg),
        .I2(p_75_out),
        .I3(dma_err),
        .I4(mm2s_halt),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA000C0)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(s_axis_cmd_tvalid_reg_0),
        .I1(p_69_out),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(halt_i_reg),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I3(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I3(frame_sync_reg),
        .I4(\dmacr_i_reg[2] ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I1(vert_count[2]),
        .I2(vert_count[1]),
        .I3(vert_count[0]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count[6]),
        .I1(vert_count[5]),
        .I2(vert_count[4]),
        .I3(vert_count[3]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7 
       (.I0(vert_count[7]),
        .I1(vert_count[8]),
        .I2(vert_count[9]),
        .I3(vert_count[10]),
        .I4(vert_count[12]),
        .I5(vert_count[11]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ),
        .I1(cmnds_queued_reg__0[7]),
        .I2(cmnds_queued_reg__0[6]),
        .I3(cmnds_queued_reg__0[5]),
        .I4(cmnds_queued_reg__0[4]),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .O(p_39_out));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(cmnds_queued_reg__0[0]),
        .I2(cmnds_queued_reg__0[3]),
        .I3(cmnds_queued_reg__0[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(tstvect_fsync_d1),
        .I1(mask_fsync_out_i),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I1(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00002000FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(axis_data_available),
        .I4(s_axis_cmd_tvalid_reg_1),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(s_axis_cmd_tvalid_reg_1),
        .I1(axis_data_available),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s_axis_cmd_tvalid_reg),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hCCC8)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1 
       (.I0(p_69_out),
        .I1(mm2s_prmry_resetn),
        .I2(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2_n_0 ),
        .I3(dmacntrl_cs[2]),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[1]),
        .I2(\dmacr_i_reg[2] ),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I4(p_69_out),
        .I5(frame_sync_reg),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ),
        .Q(axis_data_available),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .I1(mm2s_axi2ip_wrce),
        .I2(interr_i_reg),
        .I3(zero_hsize_err),
        .I4(zero_vsize_err),
        .I5(dma_interr_reg_0),
        .O(dma_interr_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg__0[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2 
       (.I0(cmnds_queued_reg__0[1]),
        .O(\cmnds_queued[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3 
       (.I0(cmnds_queued_reg__0[3]),
        .I1(cmnds_queued_reg__0[4]),
        .O(\cmnds_queued[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4 
       (.I0(cmnds_queued_reg__0[2]),
        .I1(cmnds_queued_reg__0[3]),
        .O(\cmnds_queued[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(cmnds_queued_reg__0[2]),
        .O(\cmnds_queued[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9599)) 
    \cmnds_queued[4]_i_6 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(p_58_out),
        .O(\cmnds_queued[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg__0[6]),
        .I1(cmnds_queued_reg__0[7]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg__0[5]),
        .I1(cmnds_queued_reg__0[6]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg__0[4]),
        .I1(cmnds_queued_reg__0[5]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg__0[0]),
        .R(halt_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_7 ),
        .Q(cmnds_queued_reg__0[1]),
        .R(halt_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_6 ),
        .Q(cmnds_queued_reg__0[2]),
        .R(halt_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_5 ),
        .Q(cmnds_queued_reg__0[3]),
        .R(halt_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1_n_4 ),
        .Q(cmnds_queued_reg__0[4]),
        .R(halt_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1_n_0 ,\cmnds_queued_reg[4]_i_1_n_1 ,\cmnds_queued_reg[4]_i_1_n_2 ,\cmnds_queued_reg[4]_i_1_n_3 }),
        .CYINIT(cmnds_queued_reg__0[0]),
        .DI({cmnds_queued_reg__0[3:1],\cmnds_queued[4]_i_2_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1_n_4 ,\cmnds_queued_reg[4]_i_1_n_5 ,\cmnds_queued_reg[4]_i_1_n_6 ,\cmnds_queued_reg[4]_i_1_n_7 }),
        .S({\cmnds_queued[4]_i_3_n_0 ,\cmnds_queued[4]_i_4_n_0 ,\cmnds_queued[4]_i_5_n_0 ,\cmnds_queued[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3_n_7 ),
        .Q(cmnds_queued_reg__0[5]),
        .R(halt_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3_n_6 ),
        .Q(cmnds_queued_reg__0[6]),
        .R(halt_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3_n_5 ),
        .Q(cmnds_queued_reg__0[7]),
        .R(halt_i_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3 
       (.CI(\cmnds_queued_reg[4]_i_1_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg__0[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4_n_0 ,\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_24_out),
        .Q(tstvect_fsync_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(p_0_in));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vert_count[0]),
        .DI(vert_count[4:1]),
        .O(minusOp_0[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vert_count[8:5]),
        .O(minusOp_0[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(vert_count[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(vert_count[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(vert_count[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(vert_count[5]),
        .O(minusOp_carry__0_i_4_n_0));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vert_count[11:9]}),
        .O(minusOp_0[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(vert_count[12]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(vert_count[11]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(vert_count[10]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(vert_count[9]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(vert_count[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(vert_count[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(vert_count[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(vert_count[1]),
        .O(minusOp_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[0]_i_1 
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(vert_count[0]),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[10]_i_1 
       (.I0(Q[10]),
        .I1(load_new_addr),
        .I2(minusOp_0[10]),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[11]_i_1 
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(minusOp_0[11]),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    \vert_count[12]_i_1 
       (.I0(load_new_addr),
        .I1(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_cs[1]),
        .I4(axis_data_available),
        .I5(s_axis_cmd_tvalid_reg_1),
        .O(\vert_count[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(load_new_addr),
        .I2(minusOp_0[12]),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \vert_count[12]_i_3 
       (.I0(p_69_out),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[0]),
        .I4(frame_sync_reg),
        .I5(\dmacr_i_reg[2] ),
        .O(load_new_addr));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[1]_i_1 
       (.I0(Q[1]),
        .I1(load_new_addr),
        .I2(minusOp_0[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[2]_i_1 
       (.I0(Q[2]),
        .I1(load_new_addr),
        .I2(minusOp_0[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[3]_i_1 
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(minusOp_0[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_1 
       (.I0(Q[4]),
        .I1(load_new_addr),
        .I2(minusOp_0[4]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[5]_i_1 
       (.I0(Q[5]),
        .I1(load_new_addr),
        .I2(minusOp_0[5]),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[6]_i_1 
       (.I0(Q[6]),
        .I1(load_new_addr),
        .I2(minusOp_0[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[7]_i_1 
       (.I0(Q[7]),
        .I1(load_new_addr),
        .I2(minusOp_0[7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_1 
       (.I0(Q[8]),
        .I1(load_new_addr),
        .I2(minusOp_0[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[9]_i_1 
       (.I0(Q[9]),
        .I1(load_new_addr),
        .I2(minusOp_0[9]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(vert_count[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(vert_count[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(vert_count[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(vert_count[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(vert_count[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(vert_count[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(vert_count[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(vert_count[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(vert_count[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(vert_count[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(vert_count[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(vert_count[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(vert_count[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0
   (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ,
    s_axis_cmd_tvalid_reg,
    zero_hsize_err,
    zero_vsize_err,
    halt_i0,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    fsize_err_to_dm_halt_flag_ored,
    s2mm_fsize_mismatch_err_flag,
    \vert_count_reg[0]_0 ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    s2mm_dma_interr_set,
    prmry_in,
    halted_set_i0,
    p_3_out_0,
    D,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s_axis_s2mm_aclk,
    p_3_out,
    regdir_idle_i1,
    s2mm_dmac2cdc_fsync_out,
    m_axi_s2mm_aclk,
    frame_sync_aligned,
    zero_hsize_err0,
    zero_vsize_err0,
    s2mm_soft_reset,
    soft_reset_d1,
    stop_reg,
    run_stop_d1,
    s2mm_dmacr,
    prmry_resetn_i_reg,
    ch2_delay_cnt_en,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    s2mm_vid2cdc_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    fsize_err_to_dm_halt_flag,
    s2mm_halt,
    out,
    \dmacr_i_reg[2] ,
    s_axis_cmd_tvalid_reg_0,
    \vsize_vid_reg[12] ,
    err_i_reg,
    SR,
    mstr_reverse_order,
    valid_frame_sync_d2,
    s2mm_fsize_more_or_sof_late_s,
    interr_i_reg,
    datamover_idle,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    Q,
    m_axis_s2mm_sts_tready,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    halt_i_reg,
    E);
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  output s_axis_cmd_tvalid_reg;
  output zero_hsize_err;
  output zero_vsize_err;
  output halt_i0;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output fsize_err_to_dm_halt_flag_ored;
  output s2mm_fsize_mismatch_err_flag;
  output \vert_count_reg[0]_0 ;
  output \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  output s2mm_dma_interr_set;
  output prmry_in;
  output halted_set_i0;
  output p_3_out_0;
  output [48:0]D;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s_axis_s2mm_aclk;
  input p_3_out;
  input regdir_idle_i1;
  input s2mm_dmac2cdc_fsync_out;
  input m_axi_s2mm_aclk;
  input frame_sync_aligned;
  input zero_hsize_err0;
  input zero_vsize_err0;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input stop_reg;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input prmry_resetn_i_reg;
  input ch2_delay_cnt_en;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input s2mm_vid2cdc_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input fsize_err_to_dm_halt_flag;
  input s2mm_halt;
  input out;
  input \dmacr_i_reg[2] ;
  input s_axis_cmd_tvalid_reg_0;
  input [12:0]\vsize_vid_reg[12] ;
  input err_i_reg;
  input [0:0]SR;
  input mstr_reverse_order;
  input valid_frame_sync_d2;
  input s2mm_fsize_more_or_sof_late_s;
  input interr_i_reg;
  input datamover_idle;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [0:0]Q;
  input m_axis_s2mm_sts_tready;
  input [0:0]CO;
  input [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [15:0]\stride_vid_reg[15] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]halt_i_reg;
  input [0:0]E;

  wire [0:0]CO;
  wire [48:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [0:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 ;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued[0]_i_1__0_n_0 ;
  wire \cmnds_queued[4]_i_2__0_n_0 ;
  wire \cmnds_queued[4]_i_3__0_n_0 ;
  wire \cmnds_queued[4]_i_4__0_n_0 ;
  wire \cmnds_queued[4]_i_5__0_n_0 ;
  wire \cmnds_queued[4]_i_6__0_n_0 ;
  wire \cmnds_queued[7]_i_4__0_n_0 ;
  wire \cmnds_queued[7]_i_5__0_n_0 ;
  wire \cmnds_queued[7]_i_6__0_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire \cmnds_queued_reg[4]_i_1__0_n_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_1 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_2 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_3 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_4 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_5 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_6 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_7 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_2 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_3 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_5 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_6 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_7 ;
  wire datamover_idle;
  wire [31:16]dm_address;
  (* RTL_KEEP = "yes" *) wire [2:0]dmacntrl_cs;
  wire [1:1]dmacntrl_ns;
  wire \dmacr_i_reg[2] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire err_i_reg;
  wire frame_sync_aligned;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_flag_int;
  wire halt_i0;
  wire [0:0]halt_i_reg;
  wire halted_set_i0;
  wire halted_set_i_i_2_n_0;
  wire halted_set_i_i_3_n_0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1__0_n_0;
  wire minusOp_carry__0_i_2__0_n_0;
  wire minusOp_carry__0_i_3__0_n_0;
  wire minusOp_carry__0_i_4__0_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1__0_n_0;
  wire minusOp_carry__1_i_2__0_n_0;
  wire minusOp_carry__1_i_3__0_n_0;
  wire minusOp_carry__1_i_4__0_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1__0_n_0;
  wire minusOp_carry_i_2__0_n_0;
  wire minusOp_carry_i_3__0_n_0;
  wire minusOp_carry_i_4__0_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire mstr_reverse_order;
  wire out;
  wire [12:0]p_2_in;
  wire p_3_out;
  wire p_3_out_0;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire regdir_idle_i1;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_s2mm_aclk;
  wire soft_reset_d1;
  wire stop_reg;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire [12:0]vert_count;
  wire \vert_count[12]_i_1__0_n_0 ;
  wire \vert_count_reg[0]_0 ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEBEEE)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(SR),
        .I1(mstr_reverse_order),
        .I2(s2mm_dmacr[1]),
        .I3(valid_frame_sync_d2),
        .I4(fsize_mismatch_err_flag_int),
        .I5(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(tstvect_fsync_d2),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(p_3_out_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1__0 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I3(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h30303030000022FF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2__0 
       (.I0(s2mm_dmacr[0]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F080)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(s_axis_cmd_tvalid_reg_0),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1__0 
       (.I0(dmacntrl_ns),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I2(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E500E000F000A0)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2__0 
       (.I0(dmacntrl_cs[2]),
        .I1(s_axis_cmd_tvalid_reg_0),
        .I2(dmacntrl_cs[0]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I4(s2mm_dmacr[0]),
        .I5(dmacntrl_cs[1]),
        .O(dmacntrl_ns));
  LUT6 #(
    .INIT(64'hFF20FFFFFF200000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ),
        .I3(write_cmnd_cmb),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2__0 
       (.I0(frame_sync_reg),
        .I1(s2mm_fsize_mismatch_err_flag),
        .I2(s2mm_halt),
        .I3(err_i_reg),
        .I4(s2mm_soft_reset),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3__0 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ),
        .I1(vert_count[4]),
        .I2(vert_count[3]),
        .I3(vert_count[6]),
        .I4(vert_count[5]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0202FFFFFFFFFF02)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4__0 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ),
        .I1(\dmacr_i_reg[2] ),
        .I2(s2mm_fsize_mismatch_err_flag),
        .I3(dmacntrl_cs[0]),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5__0 
       (.I0(vert_count[8]),
        .I1(vert_count[7]),
        .I2(vert_count[10]),
        .I3(vert_count[9]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6__0 
       (.I0(vert_count[0]),
        .I1(vert_count[11]),
        .I2(vert_count[12]),
        .I3(vert_count[2]),
        .I4(vert_count[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7__0 
       (.I0(dmacntrl_cs[1]),
        .I1(s2mm_dmacr[0]),
        .I2(frame_sync_reg),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(regdir_idle_i1));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(regdir_idle_i1));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFEFF000000000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2 
       (.I0(s2mm_halt),
        .I1(err_i_reg),
        .I2(s2mm_soft_reset),
        .I3(s2mm_dmacr[0]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ),
        .O(prmry_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0 
       (.I0(dmacntrl_cs[1]),
        .I1(cmnds_queued_reg[0]),
        .I2(cmnds_queued_reg[1]),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .I2(cmnds_queued_reg[2]),
        .I3(cmnds_queued_reg[3]),
        .I4(cmnds_queued_reg[7]),
        .I5(cmnds_queued_reg[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(drop_fsync_d_pulse_gen_fsize_less_err),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1 
       (.I0(s2mm_fsync_out_m_d1),
        .I1(out),
        .I2(fsize_mismatch_err_flag_int),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ),
        .Q(fsize_mismatch_err_flag_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I2(s2mm_halt),
        .I3(fsize_err_to_dm_halt_flag),
        .O(fsize_err_to_dm_halt_flag_ored));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmac2cdc_fsync_out),
        .Q(s2mm_fsync_out_m_d1),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h808880888088A0A8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(ch2_delay_cnt_en),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .I3(s2mm_vid2cdc_packet_sof),
        .I4(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .I5(fsize_mismatch_err_flag_int),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .I4(ch2_irqthresh_decr_mask_sig),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(out),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ),
        .D(\hsize_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(regdir_idle_i1));
  LUT5 #(
    .INIT(32'h00100000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg_0),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I4(dmacntrl_cs[0]),
        .O(write_cmnd_cmb));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2 
       (.I0(s2mm_soft_reset),
        .I1(err_i_reg),
        .I2(s2mm_halt),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .I4(fsize_mismatch_err_flag_int),
        .I5(frame_sync_reg),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s_axis_cmd_tvalid_reg),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I2(fsize_mismatch_err_flag_int),
        .O(s2mm_fsize_mismatch_err_flag));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I2(fsize_err_to_dm_halt_flag),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .I1(s2mm_axi2ip_wrce),
        .I2(zero_hsize_err),
        .I3(zero_vsize_err),
        .I4(interr_i_reg),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .O(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2__0 
       (.I0(dm_address[19]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3__0 
       (.I0(dm_address[18]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4__0 
       (.I0(dm_address[17]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5__0 
       (.I0(dm_address[16]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2__0 
       (.I0(dm_address[23]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3__0 
       (.I0(dm_address[22]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4__0 
       (.I0(dm_address[21]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5__0 
       (.I0(dm_address[20]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2__0 
       (.I0(dm_address[27]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3__0 
       (.I0(dm_address[26]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4__0 
       (.I0(dm_address[25]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5__0 
       (.I0(dm_address[24]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00240020)) 
    \VFLIP_DISABLE.dm_address[31]_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I4(s2mm_dmacr[0]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3__0 
       (.I0(dm_address[31]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4__0 
       (.I0(dm_address[30]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5__0 
       (.I0(dm_address[29]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6__0 
       (.I0(dm_address[28]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 ),
        .Q(dm_address[16]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ),
        .Q(dm_address[17]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ),
        .Q(dm_address[18]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ),
        .Q(dm_address[19]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1__0 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 ),
        .Q(dm_address[20]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ),
        .Q(dm_address[21]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ),
        .Q(dm_address[22]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ),
        .Q(dm_address[23]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 ),
        .Q(dm_address[24]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ),
        .Q(dm_address[25]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ),
        .Q(dm_address[26]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ),
        .Q(dm_address[27]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 ),
        .Q(dm_address[28]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ),
        .Q(dm_address[29]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ),
        .Q(dm_address[30]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ),
        .Q(dm_address[31]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\stride_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .R(regdir_idle_i1));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1__0 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2__0 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3__0 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4__0 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h9599)) 
    \cmnds_queued[4]_i_6__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(Q),
        .I3(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[4]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4__0 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5__0 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued[0]_i_1__0_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[4]_i_1__0_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(halt_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1__0_n_0 ,\cmnds_queued_reg[4]_i_1__0_n_1 ,\cmnds_queued_reg[4]_i_1__0_n_2 ,\cmnds_queued_reg[4]_i_1__0_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2__0_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1__0_n_4 ,\cmnds_queued_reg[4]_i_1__0_n_5 ,\cmnds_queued_reg[4]_i_1__0_n_6 ,\cmnds_queued_reg[4]_i_1__0_n_7 }),
        .S({\cmnds_queued[4]_i_3__0_n_0 ,\cmnds_queued[4]_i_4__0_n_0 ,\cmnds_queued[4]_i_5__0_n_0 ,\cmnds_queued[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3__0_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3__0_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(halt_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\cmnds_queued_reg[7]_i_3__0_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(halt_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3__0 
       (.CI(\cmnds_queued_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3__0_n_2 ,\cmnds_queued_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3__0_n_5 ,\cmnds_queued_reg[7]_i_3__0_n_6 ,\cmnds_queued_reg[7]_i_3__0_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4__0_n_0 ,\cmnds_queued[7]_i_5__0_n_0 ,\cmnds_queued[7]_i_6__0_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dma_interr_i_3
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I2(s2mm_fsize_more_or_sof_late_s),
        .I3(interr_i_reg),
        .I4(zero_vsize_err),
        .I5(zero_hsize_err),
        .O(s2mm_dma_interr_set));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_aligned),
        .Q(tstvect_fsync_d2),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    halt_i_i_2__0
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .I1(s2mm_soft_reset),
        .I2(soft_reset_d1),
        .I3(stop_reg),
        .I4(run_stop_d1),
        .I5(s2mm_dmacr[0]),
        .O(halt_i0));
  LUT5 #(
    .INIT(32'h10000000)) 
    halted_set_i_i_1__0
       (.I0(cmnds_queued_reg[0]),
        .I1(dmacntrl_cs[1]),
        .I2(datamover_idle),
        .I3(halted_set_i_i_2_n_0),
        .I4(halted_set_i_i_3_n_0),
        .O(halted_set_i0));
  LUT4 #(
    .INIT(16'h0001)) 
    halted_set_i_i_2
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[1]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_cs[0]),
        .O(halted_set_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    halted_set_i_i_3
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .I2(cmnds_queued_reg[3]),
        .I3(cmnds_queued_reg[4]),
        .I4(s2mm_dmacr[0]),
        .I5(cmnds_queued_reg[7]),
        .O(halted_set_i_i_3_n_0));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vert_count[0]),
        .DI(vert_count[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1__0_n_0,minusOp_carry_i_2__0_n_0,minusOp_carry_i_3__0_n_0,minusOp_carry_i_4__0_n_0}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vert_count[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1__0_n_0,minusOp_carry__0_i_2__0_n_0,minusOp_carry__0_i_3__0_n_0,minusOp_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(vert_count[8]),
        .O(minusOp_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(vert_count[7]),
        .O(minusOp_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(vert_count[6]),
        .O(minusOp_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(vert_count[5]),
        .O(minusOp_carry__0_i_4__0_n_0));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vert_count[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1__0_n_0,minusOp_carry__1_i_2__0_n_0,minusOp_carry__1_i_3__0_n_0,minusOp_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(vert_count[12]),
        .O(minusOp_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(vert_count[11]),
        .O(minusOp_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(vert_count[10]),
        .O(minusOp_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(vert_count[9]),
        .O(minusOp_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(vert_count[4]),
        .O(minusOp_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(vert_count[3]),
        .O(minusOp_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(vert_count[2]),
        .O(minusOp_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4__0
       (.I0(vert_count[1]),
        .O(minusOp_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \vert_count[0]_i_1__0 
       (.I0(vert_count[0]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [0]),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[10]_i_1__0 
       (.I0(minusOp[10]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [10]),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[11]_i_1__0 
       (.I0(minusOp[11]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [11]),
        .O(p_2_in[11]));
  LUT2 #(
    .INIT(4'hB)) 
    \vert_count[12]_i_1__0 
       (.I0(write_cmnd_cmb),
        .I1(\vert_count_reg[0]_0 ),
        .O(\vert_count[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[12]_i_2__0 
       (.I0(minusOp[12]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [12]),
        .O(p_2_in[12]));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \vert_count[12]_i_3__0 
       (.I0(s2mm_dmacr[0]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0 ),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\vert_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[1]_i_1__0 
       (.I0(minusOp[1]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[2]_i_1__0 
       (.I0(minusOp[2]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[3]_i_1__0 
       (.I0(minusOp[3]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_1__0 
       (.I0(minusOp[4]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [4]),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[5]_i_1__0 
       (.I0(minusOp[5]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [5]),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[6]_i_1__0 
       (.I0(minusOp[6]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[7]_i_1__0 
       (.I0(minusOp[7]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_1__0 
       (.I0(minusOp[8]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[9]_i_1__0 
       (.I0(minusOp[9]),
        .I1(\vert_count_reg[0]_0 ),
        .I2(\vsize_vid_reg[12] [9]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[0]),
        .Q(vert_count[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[10]),
        .Q(vert_count[10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[11]),
        .Q(vert_count[11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[12]),
        .Q(vert_count[12]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[1]),
        .Q(vert_count[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[2]),
        .Q(vert_count[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[3]),
        .Q(vert_count[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[4]),
        .Q(vert_count[4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[5]),
        .Q(vert_count[5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[6]),
        .Q(vert_count[6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[7]),
        .Q(vert_count[7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[8]),
        .Q(vert_count[8]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[12]_i_1__0_n_0 ),
        .D(p_2_in[9]),
        .Q(vert_count[9]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(regdir_idle_i1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
   (p_14_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    sig_m_valid_out_reg,
    m_axis_mm2s_aclk,
    p_24_out,
    reset_counts,
    irqdelay_wren_i,
    p_50_out,
    ch1_delay_cnt_en,
    prmry_resetn_i_reg,
    out,
    p_23_out);
  output p_14_out;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input sig_m_valid_out_reg;
  input m_axis_mm2s_aclk;
  input p_24_out;
  input reset_counts;
  input irqdelay_wren_i;
  input p_50_out;
  input ch1_delay_cnt_en;
  input prmry_resetn_i_reg;
  input out;
  input p_23_out;

  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire ch1_delay_cnt_en;
  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire irqdelay_wren_i;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_14_out;
  wire p_23_out;
  wire p_24_out;
  wire p_50_out;
  wire prmry_resetn_i_reg;
  wire reset_counts;
  wire s_valid;
  wire s_valid_d1;
  wire s_valid_d1_i_1_n_0;
  wire sig_m_valid_out_reg;

  LUT6 #(
    .INIT(64'h00000000EEEEEEAE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(p_50_out),
        .I1(ch1_delay_cnt_en),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(hold_sof),
        .I5(prmry_resetn_i_reg),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(hold_sof),
        .I1(s_valid_d1),
        .I2(s_valid),
        .I3(p_24_out),
        .I4(reset_counts),
        .I5(irqdelay_wren_i),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(p_23_out),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(p_14_out));
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_d1_i_1
       (.I0(s_valid),
        .I1(out),
        .O(s_valid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid_d1_i_1_n_0),
        .Q(s_valid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_out_reg),
        .Q(s_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0
   (s2mm_vid2cdc_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_valid0,
    s_axis_s2mm_aclk,
    E,
    s2mm_dmacr,
    Q,
    s2mm_dmac2cdc_fsync_out,
    out);
  output s2mm_vid2cdc_packet_sof;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s_valid0;
  input s_axis_s2mm_aclk;
  input [0:0]E;
  input [0:0]s2mm_dmacr;
  input [0:0]Q;
  input s2mm_dmac2cdc_fsync_out;
  input out;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire [0:0]Q;
  wire hold_sof;
  wire hold_sof_i_1__0_n_0;
  wire out;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;

  LUT6 #(
    .INIT(64'h555DFFFF555D555D)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(E),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(hold_sof),
        .I4(s2mm_dmacr),
        .I5(Q),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h40404440)) 
    hold_sof_i_1__0
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(out),
        .I2(hold_sof),
        .I3(s_valid),
        .I4(s_valid_d1),
        .O(hold_sof_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1__0_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(s2mm_vid2cdc_packet_sof));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
   (datamover_idle,
    halted_reg,
    regdir_idle_i1,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    halted_set_i0,
    sig_halt_cmplt_reg,
    out,
    s2mm_dmasr);
  output datamover_idle;
  output halted_reg;
  input regdir_idle_i1;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input halted_set_i0;
  input sig_halt_cmplt_reg;
  input out;
  input [0:0]s2mm_dmasr;

  wire datamover_idle;
  wire halted_reg;
  wire halted_set_i0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_26_out;
  wire regdir_idle_i1;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_set;
  wire sig_halt_cmplt_reg;

  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg),
        .Q(datamover_idle),
        .R(regdir_idle_i1));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(p_26_out),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1__0
       (.I0(out),
        .I1(s2mm_halted_set),
        .I2(p_26_out),
        .I3(s2mm_dmasr),
        .O(halted_reg));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_65
   (p_37_out,
    datamover_idle,
    halted_reg,
    p_0_in,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    m_axi_mm2s_aclk,
    p_69_out,
    sig_halt_cmplt_reg,
    mm2s_prmry_resetn,
    p_68_out,
    out,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0 ,
    p_39_out);
  output p_37_out;
  output datamover_idle;
  output halted_reg;
  input p_0_in;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input m_axi_mm2s_aclk;
  input [0:0]p_69_out;
  input sig_halt_cmplt_reg;
  input mm2s_prmry_resetn;
  input p_68_out;
  input out;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0 ;
  input p_39_out;

  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0 ;
  wire datamover_idle;
  wire halted_reg;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_prmry_resetn;
  wire out;
  wire p_0_in;
  wire p_27_out;
  wire p_28_out;
  wire p_37_out;
  wire p_39_out;
  wire p_68_out;
  wire [0:0]p_69_out;
  wire sig_halt_cmplt_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .Q(p_37_out),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg),
        .Q(datamover_idle),
        .R(p_0_in));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_69_out),
        .Q(p_27_out),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(mm2s_prmry_resetn),
        .I1(p_28_out),
        .I2(p_27_out),
        .I3(p_68_out),
        .O(halted_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    halted_set_i_i_1
       (.I0(datamover_idle),
        .I1(out),
        .I2(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0 ),
        .I3(p_69_out),
        .I4(p_39_out),
        .O(halted_set_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(p_28_out),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc
   ();

  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(frame_ptr_out_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(frame_ptr_out_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(frame_ptr_out_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(frame_ptr_out_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(frame_ptr_out_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(frame_ptr_out_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(frame_ptr_in_d2[2]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1
   (s_fsync_d1,
    s_fsync_d2,
    SR,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    s2mm_valid_frame_sync_cmb,
    s2mm_cdc2dmac_fsync,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_fsync_core,
    s_axis_s2mm_aclk,
    s2mm_fsize_mismatch_err_flag,
    s2mm_dmac2cdc_fsync_out,
    out,
    s2mm_halt,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    s2mm_dmasr);
  output s_fsync_d1;
  output s_fsync_d2;
  output [0:0]SR;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  output s2mm_valid_frame_sync_cmb;
  output s2mm_cdc2dmac_fsync;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_fsync_core;
  input s_axis_s2mm_aclk;
  input s2mm_fsize_mismatch_err_flag;
  input s2mm_dmac2cdc_fsync_out;
  input out;
  input s2mm_halt;
  input prmtr_update_complete;
  input s2mm_valid_video_prmtrs;
  input [0:0]s2mm_dmasr;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire out;
  wire prmtr_update_complete;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsync_core;
  wire s2mm_halt;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(s_fsync_d1),
        .I1(s_fsync_d2),
        .I2(s2mm_valid_video_prmtrs),
        .O(s2mm_valid_frame_sync_cmb));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_i_1 
       (.I0(s_fsync_d2),
        .I1(s_fsync_d1),
        .O(s2mm_cdc2dmac_fsync));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0 
       (.I0(s_fsync_d1),
        .I1(s_fsync_d2),
        .I2(prmtr_update_complete),
        .I3(s2mm_valid_video_prmtrs),
        .I4(out),
        .I5(s2mm_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1 
       (.I0(s2mm_fsize_mismatch_err_flag),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(s_fsync_d1),
        .I3(s_fsync_d2),
        .I4(out),
        .I5(s2mm_halt),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(frame_ptr_out_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(frame_ptr_out_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(frame_ptr_out_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(frame_ptr_out_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(frame_ptr_out_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(frame_ptr_out_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(frame_ptr_in_d2[2]));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_core),
        .Q(s_fsync_d1),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module
   (prmtr_update_complete,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ,
    zero_vsize_err0,
    \vert_count_reg[12] ,
    zero_hsize_err0,
    Q,
    CO,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    \VFLIP_DISABLE.dm_address_reg[19] ,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    prmtr_updt_complete_i_reg,
    m_axi_s2mm_aclk,
    s_fsync_d1_reg,
    s_fsync_d2,
    s_fsync_d1,
    \dmacr_i_reg[0] ,
    s2mm_sts_wdata,
    mask_fsync_out_i,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    regdir_idle_i1,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] );
  output prmtr_update_complete;
  output \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ;
  output zero_vsize_err0;
  output [12:0]\vert_count_reg[12] ;
  output zero_hsize_err0;
  output [15:0]Q;
  output [0:0]CO;
  output [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  output [0:0]\VFLIP_DISABLE.dm_address_reg[19] ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input prmtr_updt_complete_i_reg;
  input m_axi_s2mm_aclk;
  input s_fsync_d1_reg;
  input s_fsync_d2;
  input s_fsync_d1;
  input \dmacr_i_reg[0] ;
  input [14:0]s2mm_sts_wdata;
  input mask_fsync_out_i;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  input regdir_idle_i1;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;

  wire [0:0]CO;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [15:0]Q;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [0:0]\VFLIP_DISABLE.dm_address_reg[19] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire \dmacr_i_reg[0] ;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire regdir_idle_i1;
  wire [14:0]s2mm_sts_wdata;
  wire s_fsync_d1;
  wire s_fsync_d1_reg;
  wire s_fsync_d2;
  wire [12:0]\vert_count_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .I1(mask_fsync_out_i),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (\VFLIP_DISABLE.dm_address_reg[15]_0 ),
        .\VFLIP_DISABLE.dm_address_reg[19] (\VFLIP_DISABLE.dm_address_reg[19] ),
        .\VFLIP_DISABLE.dm_address_reg[31] (\VFLIP_DISABLE.dm_address_reg[31] ),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_update_complete(prmtr_update_complete),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_sts_wdata(s2mm_sts_wdata),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\vert_count_reg[12] (\vert_count_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1_reg),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg),
        .Q(prmtr_update_complete),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_66
   (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    D,
    Q,
    all_idle_reg,
    zero_hsize_err0,
    zero_vsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    halted_reg,
    m_axi_mm2s_aclk,
    p_23_out,
    minusOp,
    p_12_out,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    out,
    p_65_out,
    p_39_out,
    load_new_addr,
    p_24_out,
    mm2s_prmry_resetn,
    p_68_out,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    p_0_in,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] );
  output \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ;
  output \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  output [11:0]D;
  output [12:0]Q;
  output all_idle_reg;
  output zero_hsize_err0;
  output zero_vsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  output [0:0]CO;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input halted_reg;
  input m_axi_mm2s_aclk;
  input p_23_out;
  input [11:0]minusOp;
  input p_12_out;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input out;
  input p_65_out;
  input p_39_out;
  input load_new_addr;
  input p_24_out;
  input mm2s_prmry_resetn;
  input p_68_out;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  input p_0_in;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire [12:0]Q;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire all_idle_reg;
  wire halted_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire [11:0]minusOp;
  wire mm2s_prmry_resetn;
  wire out;
  wire p_0_in;
  wire p_12_out;
  wire p_23_out;
  wire p_24_out;
  wire p_39_out;
  wire p_65_out;
  wire p_68_out;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_67 \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (\VFLIP_DISABLE.dm_address_reg[15]_0 ),
        .\VFLIP_DISABLE.dm_address_reg[31] (\VFLIP_DISABLE.dm_address_reg[31] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .minusOp(minusOp),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_23_out(p_23_out),
        .p_24_out(p_24_out),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT5 #(
    .INIT(32'h0000F800)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(p_24_out),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I3(mm2s_prmry_resetn),
        .I4(p_68_out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222200000000000)) 
    all_idle_i_1
       (.I0(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .I1(out),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .I3(p_65_out),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I5(p_39_out),
        .O(all_idle_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister
   (zero_vsize_err0,
    \vert_count_reg[12] ,
    zero_hsize_err0,
    Q,
    CO,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    \VFLIP_DISABLE.dm_address_reg[19] ,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    prmtr_update_complete,
    s_fsync_d2,
    s_fsync_d1,
    \dmacr_i_reg[0] ,
    s2mm_sts_wdata,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    regdir_idle_i1,
    \reg_module_vsize_reg[12] ,
    m_axi_s2mm_aclk,
    \reg_module_hsize_reg[15] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] );
  output zero_vsize_err0;
  output [12:0]\vert_count_reg[12] ;
  output zero_hsize_err0;
  output [15:0]Q;
  output [0:0]CO;
  output [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  output [0:0]\VFLIP_DISABLE.dm_address_reg[19] ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input prmtr_update_complete;
  input s_fsync_d2;
  input s_fsync_d1;
  input \dmacr_i_reg[0] ;
  input [14:0]s2mm_sts_wdata;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  input regdir_idle_i1;
  input [12:0]\reg_module_vsize_reg[12] ;
  input m_axi_s2mm_aclk;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;

  wire [0:0]CO;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire [15:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 ;
  wire [0:0]\VFLIP_DISABLE.dm_address_reg[19] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire \dmacr_i_reg[0] ;
  wire m_axi_s2mm_aclk;
  wire prmtr_update_complete;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire regdir_idle_i1;
  wire [14:0]s2mm_sts_wdata;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [12:0]\vert_count_reg[12] ;
  wire video_reg_update;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2__0_n_0;
  wire zero_hsize_err_i_3__0_n_0;
  wire zero_hsize_err_i_4__0_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2__0_n_0;
  wire zero_vsize_err_i_3__0_n_0;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [0]),
        .Q(crnt_start_address[0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [10]),
        .Q(crnt_start_address[10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [11]),
        .Q(crnt_start_address[11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [12]),
        .Q(crnt_start_address[12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [13]),
        .Q(crnt_start_address[13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [14]),
        .Q(crnt_start_address[14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [15]),
        .Q(crnt_start_address[15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [16]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [17]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [18]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [19]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [1]),
        .Q(crnt_start_address[1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [20]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [21]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [22]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [23]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [24]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [25]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [9]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [26]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [27]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [28]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [29]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [2]),
        .Q(crnt_start_address[2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [30]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [31]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [3]),
        .Q(crnt_start_address[3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [4]),
        .Q(crnt_start_address[4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [5]),
        .Q(crnt_start_address[5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [6]),
        .Q(crnt_start_address[6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [7]),
        .Q(crnt_start_address[7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [8]),
        .Q(crnt_start_address[8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [9]),
        .Q(crnt_start_address[9]),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(Q[15]),
        .I1(s2mm_sts_wdata[14]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(Q[14]),
        .I1(s2mm_sts_wdata[13]),
        .I2(Q[13]),
        .I3(s2mm_sts_wdata[12]),
        .I4(s2mm_sts_wdata[11]),
        .I5(Q[12]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(Q[11]),
        .I1(s2mm_sts_wdata[10]),
        .I2(Q[10]),
        .I3(s2mm_sts_wdata[9]),
        .I4(s2mm_sts_wdata[8]),
        .I5(Q[9]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(Q[8]),
        .I1(s2mm_sts_wdata[7]),
        .I2(Q[7]),
        .I3(s2mm_sts_wdata[6]),
        .I4(s2mm_sts_wdata[5]),
        .I5(Q[6]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(Q[5]),
        .I1(s2mm_sts_wdata[4]),
        .I2(Q[4]),
        .I3(s2mm_sts_wdata[3]),
        .I4(s2mm_sts_wdata[2]),
        .I5(Q[3]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(s2mm_sts_wdata[1]),
        .I3(s2mm_sts_wdata[0]),
        .I4(Q[0]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(Q[15]),
        .I1(s2mm_sts_wdata[14]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(Q[14]),
        .I1(s2mm_sts_wdata[13]),
        .I2(Q[13]),
        .I3(s2mm_sts_wdata[12]),
        .I4(s2mm_sts_wdata[11]),
        .I5(Q[12]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(Q[11]),
        .I1(s2mm_sts_wdata[10]),
        .I2(Q[10]),
        .I3(s2mm_sts_wdata[9]),
        .I4(s2mm_sts_wdata[8]),
        .I5(Q[9]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(Q[8]),
        .I1(s2mm_sts_wdata[7]),
        .I2(Q[7]),
        .I3(s2mm_sts_wdata[6]),
        .I4(s2mm_sts_wdata[5]),
        .I5(Q[6]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(Q[5]),
        .I1(s2mm_sts_wdata[4]),
        .I2(Q[4]),
        .I3(s2mm_sts_wdata[3]),
        .I4(s2mm_sts_wdata[2]),
        .I5(Q[3]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(s2mm_sts_wdata[1]),
        .I3(s2mm_sts_wdata[0]),
        .I4(Q[0]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],CO,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_2__0 
       (.I0(crnt_stride[11]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_3__0 
       (.I0(crnt_stride[10]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_4__0 
       (.I0(crnt_stride[9]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_5__0 
       (.I0(crnt_stride[8]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_6__0 
       (.I0(crnt_stride[11]),
        .I1(crnt_start_address[11]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_7__0 
       (.I0(crnt_stride[10]),
        .I1(crnt_start_address[10]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_8__0 
       (.I0(crnt_stride[9]),
        .I1(crnt_start_address[9]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_9__0 
       (.I0(crnt_stride[8]),
        .I1(crnt_start_address[8]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_2__0 
       (.I0(crnt_stride[15]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_3__0 
       (.I0(crnt_stride[14]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_4__0 
       (.I0(crnt_stride[13]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_5__0 
       (.I0(crnt_stride[12]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_6__0 
       (.I0(crnt_stride[15]),
        .I1(crnt_start_address[15]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_7__0 
       (.I0(crnt_stride[14]),
        .I1(crnt_start_address[14]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_8__0 
       (.I0(crnt_stride[13]),
        .I1(crnt_start_address[13]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_9__0 
       (.I0(crnt_stride[12]),
        .I1(crnt_start_address[12]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_2__0 
       (.I0(crnt_stride[3]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_3__0 
       (.I0(crnt_stride[2]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_4__0 
       (.I0(crnt_stride[1]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_5__0 
       (.I0(crnt_stride[0]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_6__0 
       (.I0(crnt_stride[3]),
        .I1(crnt_start_address[3]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_7__0 
       (.I0(crnt_stride[2]),
        .I1(crnt_start_address[2]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_8__0 
       (.I0(crnt_stride[1]),
        .I1(crnt_start_address[1]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_9__0 
       (.I0(crnt_stride[0]),
        .I1(crnt_start_address[0]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_2__0 
       (.I0(crnt_stride[7]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_3__0 
       (.I0(crnt_stride[6]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_4__0 
       (.I0(crnt_stride[5]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_5__0 
       (.I0(crnt_stride[4]),
        .I1(\dmacr_i_reg[0] ),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_6__0 
       (.I0(crnt_stride[7]),
        .I1(crnt_start_address[7]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_7__0 
       (.I0(crnt_stride[6]),
        .I1(crnt_start_address[6]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_8__0 
       (.I0(crnt_stride[5]),
        .I1(crnt_start_address[5]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_9__0 
       (.I0(crnt_stride[4]),
        .I1(crnt_start_address[4]),
        .I2(\dmacr_i_reg[0] ),
        .I3(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[19] ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [0]),
        .Q(Q[0]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [10]),
        .Q(Q[10]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [11]),
        .Q(Q[11]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [12]),
        .Q(Q[12]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [13]),
        .Q(Q[13]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [14]),
        .Q(Q[14]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [15]),
        .Q(Q[15]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [1]),
        .Q(Q[1]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [2]),
        .Q(Q[2]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [3]),
        .Q(Q[3]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [4]),
        .Q(Q[4]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [5]),
        .Q(Q[5]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [6]),
        .Q(Q[6]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [7]),
        .Q(Q[7]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [8]),
        .Q(Q[8]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [9]),
        .Q(Q[9]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .Q(crnt_stride[0]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .Q(crnt_stride[10]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .Q(crnt_stride[11]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .Q(crnt_stride[12]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .Q(crnt_stride[13]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .Q(crnt_stride[14]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .Q(crnt_stride[15]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .Q(crnt_stride[1]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .Q(crnt_stride[2]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .Q(crnt_stride[3]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .Q(crnt_stride[4]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .Q(crnt_stride[5]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .Q(crnt_stride[6]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .Q(crnt_stride[7]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .Q(crnt_stride[8]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .Q(crnt_stride[9]),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h44C4)) 
    \vsize_vid[12]_i_1__0 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I1(prmtr_update_complete),
        .I2(s_fsync_d2),
        .I3(s_fsync_d1),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [0]),
        .Q(\vert_count_reg[12] [0]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [10]),
        .Q(\vert_count_reg[12] [10]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [11]),
        .Q(\vert_count_reg[12] [11]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [12]),
        .Q(\vert_count_reg[12] [12]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [1]),
        .Q(\vert_count_reg[12] [1]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [2]),
        .Q(\vert_count_reg[12] [2]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [3]),
        .Q(\vert_count_reg[12] [3]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [4]),
        .Q(\vert_count_reg[12] [4]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [5]),
        .Q(\vert_count_reg[12] [5]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [6]),
        .Q(\vert_count_reg[12] [6]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [7]),
        .Q(\vert_count_reg[12] [7]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [8]),
        .Q(\vert_count_reg[12] [8]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [9]),
        .Q(\vert_count_reg[12] [9]),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h40)) 
    zero_hsize_err_i_1__0
       (.I0(\dmacr_i_reg[0] ),
        .I1(zero_hsize_err_i_2__0_n_0),
        .I2(zero_hsize_err_i_3__0_n_0),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(zero_hsize_err_i_4__0_n_0),
        .O(zero_hsize_err_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_hsize_err_i_3__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[15]),
        .I5(Q[14]),
        .O(zero_hsize_err_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_hsize_err_i_4__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(zero_hsize_err_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    zero_vsize_err_i_1__0
       (.I0(zero_vsize_err_i_2__0_n_0),
        .I1(zero_vsize_err_i_3__0_n_0),
        .I2(\vert_count_reg[12] [0]),
        .I3(\dmacr_i_reg[0] ),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_2__0
       (.I0(\vert_count_reg[12] [3]),
        .I1(\vert_count_reg[12] [4]),
        .I2(\vert_count_reg[12] [1]),
        .I3(\vert_count_reg[12] [2]),
        .I4(\vert_count_reg[12] [6]),
        .I5(\vert_count_reg[12] [5]),
        .O(zero_vsize_err_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_3__0
       (.I0(\vert_count_reg[12] [9]),
        .I1(\vert_count_reg[12] [10]),
        .I2(\vert_count_reg[12] [7]),
        .I3(\vert_count_reg[12] [8]),
        .I4(\vert_count_reg[12] [12]),
        .I5(\vert_count_reg[12] [11]),
        .O(zero_vsize_err_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_67
   (D,
    Q,
    zero_hsize_err0,
    zero_vsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    p_23_out,
    minusOp,
    p_12_out,
    load_new_addr,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    p_24_out,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    p_0_in,
    \reg_module_vsize_reg[12] ,
    m_axi_mm2s_aclk,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] );
  output [11:0]D;
  output [12:0]Q;
  output zero_hsize_err0;
  output zero_vsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  output [0:0]CO;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input p_23_out;
  input [11:0]minusOp;
  input p_12_out;
  input load_new_addr;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input p_24_out;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  input p_0_in;
  input [12:0]\reg_module_vsize_reg[12] ;
  input m_axi_mm2s_aclk;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire [11:0]minusOp;
  wire p_0_in;
  wire p_12_out;
  wire p_23_out;
  wire p_24_out;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire video_reg_update;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;

  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1 
       (.I0(Q[10]),
        .I1(p_23_out),
        .I2(minusOp[9]),
        .I3(p_12_out),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1 
       (.I0(Q[11]),
        .I1(p_23_out),
        .I2(minusOp[10]),
        .I3(p_12_out),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3 
       (.I0(Q[12]),
        .I1(p_23_out),
        .I2(minusOp[11]),
        .I3(p_12_out),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1 
       (.I0(Q[1]),
        .I1(p_23_out),
        .I2(minusOp[0]),
        .I3(p_12_out),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1 
       (.I0(Q[2]),
        .I1(p_23_out),
        .I2(minusOp[1]),
        .I3(p_12_out),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1 
       (.I0(Q[3]),
        .I1(p_23_out),
        .I2(minusOp[2]),
        .I3(p_12_out),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1 
       (.I0(Q[4]),
        .I1(p_23_out),
        .I2(minusOp[3]),
        .I3(p_12_out),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1 
       (.I0(Q[5]),
        .I1(p_23_out),
        .I2(minusOp[4]),
        .I3(p_12_out),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1 
       (.I0(Q[6]),
        .I1(p_23_out),
        .I2(minusOp[5]),
        .I3(p_12_out),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1 
       (.I0(Q[7]),
        .I1(p_23_out),
        .I2(minusOp[6]),
        .I3(p_12_out),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1 
       (.I0(Q[8]),
        .I1(p_23_out),
        .I2(minusOp[7]),
        .I3(p_12_out),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1 
       (.I0(Q[9]),
        .I1(p_23_out),
        .I2(minusOp[8]),
        .I3(p_12_out),
        .O(D[8]));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [0]),
        .Q(crnt_start_address[0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [10]),
        .Q(crnt_start_address[10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [11]),
        .Q(crnt_start_address[11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [12]),
        .Q(crnt_start_address[12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [13]),
        .Q(crnt_start_address[13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [14]),
        .Q(crnt_start_address[14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [15]),
        .Q(crnt_start_address[15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [16]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [17]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [18]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [19]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [1]),
        .Q(crnt_start_address[1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [20]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [21]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [22]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [23]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [24]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [25]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [9]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [26]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [27]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [28]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [29]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [2]),
        .Q(crnt_start_address[2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [30]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [31]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [3]),
        .Q(crnt_start_address[3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [4]),
        .Q(crnt_start_address[4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [5]),
        .Q(crnt_start_address[5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [6]),
        .Q(crnt_start_address[6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [7]),
        .Q(crnt_start_address[7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [8]),
        .Q(crnt_start_address[8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [9]),
        .Q(crnt_start_address[9]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .R(p_0_in));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .Q(crnt_stride[0]),
        .R(p_0_in));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .Q(crnt_stride[10]),
        .R(p_0_in));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .Q(crnt_stride[11]),
        .R(p_0_in));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .Q(crnt_stride[12]),
        .R(p_0_in));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .Q(crnt_stride[13]),
        .R(p_0_in));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .Q(crnt_stride[14]),
        .R(p_0_in));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .Q(crnt_stride[15]),
        .R(p_0_in));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .Q(crnt_stride[1]),
        .R(p_0_in));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .Q(crnt_stride[2]),
        .R(p_0_in));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .Q(crnt_stride[3]),
        .R(p_0_in));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .Q(crnt_stride[4]),
        .R(p_0_in));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .Q(crnt_stride[5]),
        .R(p_0_in));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .Q(crnt_stride[6]),
        .R(p_0_in));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .Q(crnt_stride[7]),
        .R(p_0_in));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .Q(crnt_stride[8]),
        .R(p_0_in));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .Q(crnt_stride[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hC4)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .I2(p_24_out),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [10]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [11]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [12]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [7]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [8]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [9]),
        .Q(Q[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h80)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(load_new_addr),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_2
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_3
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_4
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_5
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(zero_vsize_err_i_3_n_0),
        .I5(load_new_addr),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_vsize_err_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
   (p_1_out,
    SR,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_min_assert_sftrst,
    p_3_out);
  output p_1_out;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input prmry_min_assert_sftrst;
  input p_3_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0 
       (.I0(p_1_out),
        .I1(p_3_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11
   (p_1_out,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_min_assert_sftrst,
    p_3_out);
  output p_1_out;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input prmry_min_assert_sftrst;
  input p_3_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(p_1_out),
        .I1(p_3_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14
   (p_3_out,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ,
    p_1_out);
  output p_3_out;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ;
  input p_1_out;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_3_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(p_3_out),
        .I2(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ),
        .I3(p_1_out),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15
   (p_4_out,
    SR,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_min_assert_sftrst,
    p_6_out);
  output p_4_out;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input prmry_min_assert_sftrst;
  input p_6_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_4_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(p_4_out),
        .I1(p_6_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18
   (p_6_out,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    p_8_out,
    p_4_out);
  output p_6_out;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input p_8_out;
  input p_4_out;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_8_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_6_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(p_6_out),
        .I2(p_8_out),
        .I3(p_4_out),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4
   (p_3_out,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ,
    p_1_out);
  output p_3_out;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ;
  input p_1_out;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ;
  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_3_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1__0 
       (.I0(axis_min_assert_sftrst),
        .I1(p_3_out),
        .I2(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0 ),
        .I3(p_1_out),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
   (p_4_out,
    SR,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_min_assert_sftrst,
    p_6_out);
  output p_4_out;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input prmry_min_assert_sftrst;
  input p_6_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_4_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(p_in_d1_cdc_from),
        .I1(scndry_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(prmry_min_assert_sftrst),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0 
       (.I0(p_4_out),
        .I1(p_6_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8
   (p_6_out,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    p_8_out,
    p_4_out);
  output p_6_out;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input p_8_out;
  input p_4_out;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_8_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_6_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1__0 
       (.I0(lite_min_assert_sftrst),
        .I1(p_6_out),
        .I2(p_8_out),
        .I3(p_4_out),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0
   (scndry_out,
    s_axis_s2mm_aclk,
    halt_i_reg,
    m_axi_s2mm_aclk);
  output scndry_out;
  input s_axis_s2mm_aclk;
  input halt_i_reg;
  input m_axi_s2mm_aclk;

  wire halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    run_stop_d1_reg,
    prmry_in,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_reset_reg,
    s2mm_dmacr,
    stop_reg,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ,
    assert_sftrst_d1,
    halt_i_reg_0,
    halt_i0,
    reset_counts_4,
    out,
    m_axi_s2mm_aclk,
    hrd_resetn_i_reg,
    s_axi_lite_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output run_stop_d1_reg;
  output prmry_in;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_reset_reg;
  input [0:0]s2mm_dmacr;
  input stop_reg;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  input assert_sftrst_d1;
  input halt_i_reg_0;
  input halt_i0;
  input reset_counts_4;
  input out;
  input m_axi_s2mm_aclk;
  input hrd_resetn_i_reg;
  input s_axi_lite_aclk;

  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_reset_reg;
  wire hrd_resetn_i_reg;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2_1;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire stop_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(hrd_resetn_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s2mm_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2_1));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1__0 
       (.I0(reset_counts_4),
        .I1(s2mm_soft_reset),
        .I2(out),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1__0
       (.I0(prmry_in),
        .I1(halt_i_reg_0),
        .I2(halt_reset_reg),
        .I3(s2mm_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1__0
       (.I0(s2mm_dmacr),
        .I1(s_soft_reset_i),
        .I2(s2mm_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(stop_reg),
        .I5(s2mm_soft_reset),
        .O(run_stop_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_s2mm_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12
   (scndry_out,
    m_axis_mm2s_aclk,
    \cmnds_queued_reg[7] ,
    m_axi_mm2s_aclk);
  output scndry_out;
  input m_axis_mm2s_aclk;
  input \cmnds_queued_reg[7] ;
  input m_axi_mm2s_aclk;

  wire \cmnds_queued_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[7] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    p_11_out,
    m_axi_mm2s_aclk,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input p_11_out;
  input m_axi_mm2s_aclk;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire p_11_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(p_11_out),
        .I3(scndry_out),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(scndry_out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16
   (scndry_out,
    s_axi_lite_aclk,
    \cmnds_queued_reg[7] ,
    m_axi_mm2s_aclk);
  output scndry_out;
  input s_axi_lite_aclk;
  input \cmnds_queued_reg[7] ;
  input m_axi_mm2s_aclk;

  wire \cmnds_queued_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[7] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17
   (scndry_out,
    m_axi_mm2s_aclk,
    lite_min_assert_sftrst,
    s_axi_lite_aclk);
  output scndry_out;
  input m_axi_mm2s_aclk;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19
   (scndry_out,
    m_axis_mm2s_aclk,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input m_axis_mm2s_aclk;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    run_stop_d1_reg,
    prmry_in,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_reset_reg,
    p_69_out,
    stop,
    p_75_out,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    halt_i_reg_0,
    halt_i0,
    reset_counts,
    out,
    m_axi_mm2s_aclk,
    hrd_resetn_i_reg,
    s_axi_lite_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output run_stop_d1_reg;
  output prmry_in;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_reset_reg;
  input [0:0]p_69_out;
  input stop;
  input p_75_out;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input halt_i_reg_0;
  input halt_i0;
  input reset_counts;
  input out;
  input m_axi_mm2s_aclk;
  input hrd_resetn_i_reg;
  input s_axi_lite_aclk;

  wire [0:0]D;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_reset_reg;
  wire hrd_resetn_i_reg;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_hrd_resetn;
  wire out;
  wire [0:0]p_69_out;
  wire p_75_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire stop;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(hrd_resetn_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(p_75_out),
        .I2(out),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(p_75_out),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(prmry_in),
        .I1(halt_i_reg_0),
        .I2(halt_reset_reg),
        .I3(p_69_out),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1
       (.I0(p_69_out),
        .I1(s_soft_reset_i),
        .I2(mm2s_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(stop),
        .I5(p_75_out),
        .O(run_stop_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    p_11_out,
    m_axi_s2mm_aclk,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input p_11_out;
  input m_axi_s2mm_aclk;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire p_11_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(p_11_out),
        .I3(scndry_out),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0 
       (.I0(scndry_out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6
   (scndry_out,
    s_axi_lite_aclk,
    halt_i_reg,
    m_axi_s2mm_aclk);
  output scndry_out;
  input s_axi_lite_aclk;
  input halt_i_reg;
  input m_axi_s2mm_aclk;

  wire halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7
   (scndry_out,
    m_axi_s2mm_aclk,
    lite_min_assert_sftrst,
    s_axi_lite_aclk);
  output scndry_out;
  input m_axi_s2mm_aclk;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;

  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9
   (scndry_out,
    s_axis_s2mm_aclk,
    prmry_in,
    m_axi_s2mm_aclk);
  output scndry_out;
  input s_axis_s2mm_aclk;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1
   (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[0] ,
    prmtr_updt_complete_i_reg,
    ioc_irq_reg,
    dly_irq_reg,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    D,
    mm2s_prmry_resetn,
    p_75_out,
    stop,
    p_69_out,
    mm2s_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] ,
    ioc_irq_reg_0,
    ch1_dly_irq_set,
    dly_irq_reg_0);
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  output [6:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[0] ;
  output prmtr_updt_complete_i_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [10:0]D;
  input mm2s_prmry_resetn;
  input p_75_out;
  input stop;
  input [1:0]p_69_out;
  input mm2s_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] ;
  input ioc_irq_reg_0;
  input ch1_dly_irq_set;
  input dly_irq_reg_0;

  wire [10:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] ;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  wire mm2s_ioc_irq_set;
  wire mm2s_prmry_resetn;
  wire [5:0]out;
  wire p_0_out;
  wire [1:0]p_69_out;
  wire p_75_out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire prmtr_updt_complete_i_reg;
  wire \ptr_ref_i[4]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire stop;
  wire wvalid;

  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(p_0_out),
        .I5(out[5]),
        .O(mm2s_axi2ip_wrce[5]));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(D[6]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .I5(mm2s_axi2ip_wrce[0]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_0_out),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .I4(p_0_out),
        .I5(out[5]),
        .O(mm2s_axi2ip_wrce[6]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[2]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(ch1_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    dma_interr_i_2
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[1]));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(p_75_out),
        .I2(mm2s_prmry_resetn),
        .O(\dmacr_i_reg[0] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2 
       (.I0(stop),
        .I1(D[0]),
        .I2(mm2s_axi2ip_wrce[0]),
        .I3(p_69_out[0]),
        .I4(mm2s_ioc_irq_set),
        .I5(p_69_out[1]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \dmacr_i[1]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dmacr_i[1]_i_2 
       (.I0(out[3]),
        .I1(p_0_out),
        .I2(out[5]),
        .I3(out[1]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .I4(p_69_out[0]),
        .I5(mm2s_prmry_resetn),
        .O(prmtr_updt_complete_i_reg));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(\ptr_ref_i[4]_i_2_n_0 ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_ref_i[4]_i_2 
       (.I0(p_0_out),
        .I1(out[5]),
        .O(\ptr_ref_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \reg_module_vsize[12]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[4]),
        .I3(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[3]));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_69
   (p_15_out,
    \dmacr_i_reg[1] ,
    p_14_out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \dmacr_i_reg[0] ,
    prmtr_updt_complete_i_reg,
    dma_interr_reg,
    dma_interr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    lsize_more_err_reg,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ,
    s2mm_dmacr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] ,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    stop_reg,
    s2mm_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    s2mm_dma_interr_set,
    dma_interr_reg_1,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_mismatch_err,
    lsize_err_reg_0,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    ch2_dly_irq_set,
    dly_irq_reg_0,
    lsize_more_mismatch_err,
    lsize_more_err_reg_0);
  output p_15_out;
  output \dmacr_i_reg[1] ;
  output p_14_out;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output \dmacr_i_reg[0] ;
  output prmtr_updt_complete_i_reg;
  output dma_interr_reg;
  output dma_interr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output lsize_more_err_reg;
  output [5:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  input [17:0]s2mm_dmacr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] ;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input stop_reg;
  input s2mm_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input s2mm_dma_interr_set;
  input dma_interr_reg_1;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_mismatch_err;
  input lsize_err_reg_0;
  input s2mm_fsize_more_or_sof_late_s;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_0;
  input ch2_dly_irq_set;
  input dly_irq_reg_0;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg_0;

  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire \dmacr_i[0]_i_2__0_n_0 ;
  wire \dmacr_i[1]_i_2__0_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[1] ;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fsize_mismatch_err_s1;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_14_out;
  wire p_15_out;
  wire p_1_out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prmry_in_xored;
  wire prmry_reset2_0;
  wire prmtr_updt_complete_i_reg;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire [5:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire [17:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ioc_irq_set;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire stop_reg;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[4]));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [16]),
        .I1(s2mm_dmacr[10]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ),
        .I3(s2mm_dmacr[11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [17]),
        .I5(\dmacr_i_reg[1] ),
        .O(p_15_out));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ),
        .I3(s2mm_dmacr[13]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [19]),
        .I5(\dmacr_i_reg[1] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [19]),
        .I1(s2mm_dmacr[13]),
        .I2(\dmacr_i_reg[1] ),
        .I3(s2mm_dmacr[12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [18]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [21]),
        .I1(s2mm_dmacr[15]),
        .I2(\dmacr_i_reg[1] ),
        .I3(s2mm_dmacr[14]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [20]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8CC8CCCCCCCC8CC8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] ),
        .I1(\dmacr_i_reg[1] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [23]),
        .I3(s2mm_dmacr[17]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [22]),
        .I5(s2mm_dmacr[16]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [8]),
        .I4(s2mm_prmry_resetn),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [13]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [14]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [15]),
        .I5(\dmacr_i_reg[1] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6F0F0F0F0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [8]),
        .I1(s2mm_dmacr[2]),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ),
        .I3(s2mm_dmacr[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [9]),
        .I5(\dmacr_i_reg[1] ),
        .O(p_14_out));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [11]),
        .I5(\dmacr_i_reg[1] ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [11]),
        .I1(s2mm_dmacr[5]),
        .I2(\dmacr_i_reg[1] ),
        .I3(s2mm_dmacr[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [10]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h40F0F040)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [13]),
        .I1(s2mm_dmacr[7]),
        .I2(\dmacr_i_reg[1] ),
        .I3(s2mm_dmacr[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [12]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8CC8CCCCCCCC8CC8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] ),
        .I1(\dmacr_i_reg[1] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [15]),
        .I3(s2mm_dmacr[9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [14]),
        .I5(s2mm_dmacr[8]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8 
       (.I0(p_in_d1_cdc_from),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2_0));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[5]));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [2]),
        .I1(dma_interr_reg_0),
        .I2(fsize_mismatch_err_s1),
        .I3(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .O(\GEN_FOR_FLUSH.fsize_err_reg ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [4]),
        .I1(dma_interr_reg_0),
        .I2(s2mm_fsize_more_or_sof_late_s),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .O(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [6]),
        .I1(dma_interr_reg_0),
        .I2(ch2_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dma_interr_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [1]),
        .I1(dma_interr_reg_0),
        .I2(s2mm_dma_interr_set),
        .I3(dma_interr_reg_1),
        .O(dma_interr_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [5]),
        .I1(dma_interr_reg_0),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [3]),
        .I1(dma_interr_reg_0),
        .I2(lsize_mismatch_err),
        .I3(lsize_err_reg_0),
        .O(lsize_err_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [7]),
        .I1(dma_interr_reg_0),
        .I2(lsize_more_mismatch_err),
        .I3(lsize_more_err_reg_0),
        .O(lsize_more_err_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    dma_interr_i_2__0
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(dma_interr_reg_0));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1__0 
       (.I0(\dmacr_i[0]_i_2__0_n_0 ),
        .I1(s2mm_soft_reset),
        .I2(s2mm_prmry_resetn),
        .O(\dmacr_i_reg[0] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2__0 
       (.I0(stop_reg),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] [0]),
        .I2(\dmacr_i_reg[1] ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_ioc_irq_set),
        .I5(s2mm_dmacr[1]),
        .O(\dmacr_i[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \dmacr_i[1]_i_1__0 
       (.I0(out[2]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\dmacr_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dmacr_i[1]_i_2__0 
       (.I0(out[3]),
        .I1(p_1_out),
        .I2(out[4]),
        .O(\dmacr_i[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    prmtr_updt_complete_i_i_1__0
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_prmry_resetn),
        .O(prmtr_updt_complete_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ptr_ref_i[4]_i_1__0 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[5]),
        .I3(out[2]),
        .I4(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \reg_module_hsize[15]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \reg_module_vsize[12]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\reg_module_vsize[12]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(p_1_out),
        .I3(out[4]),
        .I4(out[5]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .I2(srst_d5),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2
   (mm2s_introut,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    p_76_out,
    m_axi_mm2s_aclk);
  output mm2s_introut;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input p_76_out;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire p_76_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_76_out),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_68
   (s2mm_introut,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk);
  output s2mm_introut;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2_0;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sel,
    p_11_out,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_s_ready_out_reg,
    sig_m_valid_out_reg,
    sig_data2addr_stop_req,
    sig_dqual_reg_full_reg,
    sig_next_calc_error_reg_reg,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_posted_to_axi_reg,
    sig_last_mmap_dbeat_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  input sel;
  input p_11_out;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg_0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_s_ready_out_reg;
  input sig_m_valid_out_reg;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_full_reg;
  input sig_next_calc_error_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_posted_to_axi_reg;
  input sig_last_mmap_dbeat_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[2]_i_4_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr[7]_i_7_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h30404000)) 
    FIFO_Full_i_1__7
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sel),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[0]),
        .I1(p_11_out),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBFFFFF40400000BF)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_11_out),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7F018001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sel),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFFFFFFF)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_inhibit_rdy_n_reg_0),
        .I1(\INFERRED_GEN.cnt_i[2]_i_4_n_0 ),
        .I2(sig_last_mmap_dbeat_reg_reg),
        .I3(sig_next_sequential_reg),
        .I4(sig_last_dbeat_reg),
        .I5(sig_dqual_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \INFERRED_GEN.cnt_i[2]_i_4 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(\INFERRED_GEN.cnt_i[2]_i_4_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000088800000)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_s_ready_out_reg),
        .I1(sig_last_mmap_dbeat_reg_reg_0),
        .I2(sig_m_valid_out_reg),
        .I3(sig_data2addr_stop_req),
        .I4(sig_dqual_reg_full_reg),
        .I5(sig_next_calc_error_reg_reg),
        .O(sig_last_mmap_dbeat_reg_reg));
  LUT6 #(
    .INIT(64'h000000005554FFFF)) 
    \sig_dbeat_cntr[7]_i_6 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_halt_reg_dly3),
        .I5(\sig_dbeat_cntr[7]_i_7_n_0 ),
        .O(sig_last_mmap_dbeat_reg_reg_0));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C0D0FF)) 
    \sig_dbeat_cntr[7]_i_7 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(\sig_dbeat_cntr[7]_i_7_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22
   (fifo_full_p1,
    Q,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_wr_fifo,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_wr_fifo;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[2]),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23
   (p_12_out,
    Q,
    fifo_full_p1,
    CO,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    m_axis_s2mm_sts_tready,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output p_12_out;
  output [2:0]Q;
  output fifo_full_p1;
  input [0:0]CO;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input m_axis_s2mm_sts_tready;
  input sig_wr_fifo;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input sig_wsc2stat_status_valid;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire dma_err;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_12_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h21020000)) 
    FIFO_Full_i_1__8
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(m_axis_s2mm_sts_tready),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(Q[2]),
        .I1(CO),
        .I2(s2mm_halt),
        .I3(dma_err),
        .I4(s2mm_soft_reset),
        .O(p_12_out));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg),
        .I2(sig_wsc2stat_status_valid),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7708FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24
   (sig_posted_to_axi_2_reg,
    fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_posted_to_axi_2_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wr_fifo;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__6
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty_reg),
        .I3(sig_data2addr_stop_req),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .I3(p_22_out),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(p_22_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(Q[0]),
        .I4(sig_push_addr_reg1_out),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_reg_empty_reg),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_data2addr_stop_req),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28
   (fifo_full_p1,
    Q,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    p_9_out_1,
    sig_need_cmd_flush,
    out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    p_7_out,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input p_9_out_1;
  input sig_need_cmd_flush;
  input [0:0]out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input p_7_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h21020000)) 
    FIFO_Full_i_1__9
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000320000FF3000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFBF40BF4040BF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_9_out_1),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7708FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(p_7_out),
        .I1(Q[2]),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I5(sig_sm_pop_cmd_fifo_i_2_n_0),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT6 #(
    .INIT(64'h00C000C0000000E0)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(p_7_out),
        .I1(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I4(out),
        .I5(Q[2]),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I1(sig_need_cmd_flush),
        .I2(Q[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38
   (fifo_full_p1,
    Q,
    sig_dqual_reg_empty_reg,
    E,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_dqual_reg_empty_reg_1,
    D,
    sig_next_cmd_cmplt_reg_reg,
    sig_wr_fifo,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[4] ,
    \sig_dbeat_cntr_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg_0,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    m_axi_mm2s_rlast,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_dqual_reg_empty_reg_1;
  output [3:0]D;
  output sig_next_cmd_cmplt_reg_reg;
  input sig_wr_fifo;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[4] ;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input m_axi_mm2s_rlast;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire p_24_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__1
       (.I0(Q[0]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_wr_fifo),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_dqual_reg_empty_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(sig_dqual_reg_empty_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(\sig_addr_posted_cntr_reg[0] ),
        .I1(\sig_addr_posted_cntr_reg[2] ),
        .I2(\sig_addr_posted_cntr_reg[1] ),
        .I3(sig_next_calc_error_reg_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(sig_dqual_reg_empty_reg_1));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [2]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_dqual_reg_empty_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[3] ),
        .I1(\sig_dbeat_cntr_reg[7] [5]),
        .I2(sig_dqual_reg_empty_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[4] ),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(sig_dqual_reg_empty_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[4] ),
        .I2(\sig_dbeat_cntr_reg[7] [6]),
        .I3(\sig_dbeat_cntr_reg[7] [7]),
        .I4(sig_dqual_reg_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(\sig_dbeat_cntr_reg[4] ),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(\sig_dbeat_cntr_reg[7] [7]),
        .I3(sig_dqual_reg_empty_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_dqual_reg_empty_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_cmd_cmplt_reg_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_last_dbeat),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(ram_full_i_reg),
        .I1(p_24_out),
        .I2(s_axis_fifo_ainit_nosync),
        .I3(sig_halt_reg_reg),
        .I4(m_axi_mm2s_rvalid),
        .I5(sig_dqual_reg_empty_reg_1),
        .O(sig_dqual_reg_empty_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_inhibit_rdy_n_0),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I4(sig_next_calc_error_reg_reg),
        .I5(sig_rd_empty),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(\sig_addr_posted_cntr_reg[2] ),
        .I1(\sig_addr_posted_cntr_reg[1] ),
        .I2(\sig_addr_posted_cntr_reg[0] ),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_42
   (fifo_full_p1,
    Q,
    sig_calc_error_pushed_reg,
    sig_wr_fifo,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    p_56_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_calc_error_pushed_reg;
  input sig_wr_fifo;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input p_56_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_56_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hC1100000)) 
    FIFO_Full_i_1
       (.I0(Q[2]),
        .I1(sig_calc_error_pushed_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_calc_error_pushed),
        .I3(Q[2]),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(p_56_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h15574002)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_calc_error_pushed_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    p_58_out,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input p_58_out;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_58_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sts_tready_reg;

  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__2
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_58_out),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rsc2stat_status_valid),
        .I3(p_58_out),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .I3(sig_rsc2stat_status_valid),
        .I4(sts_tready_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(p_58_out),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_48
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_posted_to_axi_2_reg,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_wr_fifo,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output sig_posted_to_axi_2_reg;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_wr_fifo;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(sig_halt_reg_reg),
        .I4(Q[0]),
        .I5(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(FIFO_Full_reg),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(sig_addr_reg_empty),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_reg),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_halt_reg_reg),
        .I1(sig_addr_reg_empty),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0
   (Q,
    fifo_full_p1,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    m_axi_s2mm_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [3:0]Q;
  output fifo_full_p1;
  output sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[3]_1 ;
  input m_axi_s2mm_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[1]_i_2__0_n_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0014004200000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[3]),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hEE1EEEEE11E11111)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I1(Q[3]),
        .I2(m_axi_s2mm_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i[1]_i_2__0_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\INFERRED_GEN.cnt_i[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFEE0000001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .I1(Q[3]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF80007FFF0001)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21
   (\INFERRED_GEN.cnt_i_reg[0]_0 ,
    fifo_full_p1,
    \sig_wdc_statcnt_reg[2] ,
    D,
    E,
    out,
    Q,
    sig_coelsc_reg_empty,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    \sig_wdc_statcnt_reg[3] ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [3:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  output fifo_full_p1;
  output \sig_wdc_statcnt_reg[2] ;
  output [2:0]D;
  output [0:0]E;
  input [0:0]out;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_push_to_wsc_reg;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[0]_i_1__10_n_0 ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [0:0]Q;
  wire [3:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc_reg;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt_reg[2] ;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  LUT6 #(
    .INIT(64'h0104040200000000)) 
    FIFO_Full_i_1__5
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 [3]),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 [0]),
        .I4(sig_push_to_wsc_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 [2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h00B0FF4FFF4F00B0)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(out),
        .I1(Q),
        .I2(sig_coelsc_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 [3]),
        .I4(sig_push_to_wsc_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 [0]),
        .O(\INFERRED_GEN.cnt_i[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFF08080000F7)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(sig_data2wsc_valid),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 [0]),
        .I4(\sig_wdc_statcnt_reg[2] ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 [1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 [2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 [1]),
        .I2(\sig_wdc_statcnt_reg[2] ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 [0]),
        .I4(sig_push_to_wsc_reg),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h4AAAAAAAAAAAAAAB)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 [3]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 [0]),
        .I3(sig_push_to_wsc_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 [1]),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 [2]),
        .O(addr_i_p1[3]));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 [3]),
        .I1(sig_coelsc_reg_empty),
        .I2(Q),
        .I3(out),
        .O(\sig_wdc_statcnt_reg[2] ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1__10_n_0 ),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 [2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 [3]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h66996619CC33CC33)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\sig_wdc_statcnt_reg[2] ),
        .I1(\sig_wdc_statcnt_reg[3] [1]),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [0]),
        .I4(\sig_wdc_statcnt_reg[3] [3]),
        .I5(sig_push_to_wsc_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h7FEC8013)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_push_to_wsc_reg),
        .I1(\sig_wdc_statcnt_reg[3] [0]),
        .I2(\sig_wdc_statcnt_reg[2] ),
        .I3(\sig_wdc_statcnt_reg[3] [1]),
        .I4(\sig_wdc_statcnt_reg[3] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9999999999991998)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\sig_wdc_statcnt_reg[2] ),
        .I1(sig_push_to_wsc_reg),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [1]),
        .I4(\sig_wdc_statcnt_reg[3] [3]),
        .I5(\sig_wdc_statcnt_reg[3] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFE8001FFFA0005)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[3] [1]),
        .I1(\sig_wdc_statcnt_reg[2] ),
        .I2(\sig_wdc_statcnt_reg[3] [2]),
        .I3(\sig_wdc_statcnt_reg[3] [0]),
        .I4(\sig_wdc_statcnt_reg[3] [3]),
        .I5(sig_push_to_wsc_reg),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1
   (Q,
    din,
    fifo_full_p1,
    SS,
    sig_wr_fifo,
    sig_m_valid_out_reg,
    sig_eop_halt_xfer_reg,
    out,
    \storage_data_reg[4] ,
    \sig_mssa_index_reg_out_reg[1] ,
    slice_insert_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_aclk);
  output [4:0]Q;
  output [0:0]din;
  output fifo_full_p1;
  output [0:0]SS;
  input sig_wr_fifo;
  input sig_m_valid_out_reg;
  input sig_eop_halt_xfer_reg;
  input out;
  input [0:0]\storage_data_reg[4] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input slice_insert_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_i_3_n_0;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[3]_i_1__1_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire [0:0]din;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_sent_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[4] ;

  LUT5 #(
    .INIT(32'h80A82AA8)) 
    FIFO_Full_i_1__10
       (.I0(FIFO_Full_i_2_n_0),
        .I1(FIFO_Full_i_3_n_0),
        .I2(Q[3]),
        .I3(sig_m_valid_out_reg),
        .I4(Q[4]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0880800000000001)) 
    FIFO_Full_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(sig_m_valid_out_reg),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(FIFO_Full_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h8000FFFE)) 
    FIFO_Full_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(sig_m_valid_out_reg),
        .O(FIFO_Full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(sig_m_valid_out_reg),
        .I1(slice_insert_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF7FAAEA00805515)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg),
        .I4(sig_m_valid_out_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(Q[1]),
        .I1(sig_m_valid_out_reg),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(sig_m_valid_out_reg),
        .I5(Q[3]),
        .O(\INFERRED_GEN.cnt_i[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
  LUT6 #(
    .INIT(64'h488888888888888B)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(sig_m_valid_out_reg),
        .I2(Q[3]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h4000FF40)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(slice_insert_valid),
        .I3(Q[0]),
        .I4(sig_m_valid_out_reg),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT5 #(
    .INIT(32'h11111000)) 
    xpm_fifo_base_inst_i_3
       (.I0(sig_eop_halt_xfer_reg),
        .I1(Q[4]),
        .I2(out),
        .I3(\storage_data_reg[4] ),
        .I4(\sig_mssa_index_reg_out_reg[1] ),
        .O(din));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_out,
    s2mm_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef" *) output [31:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;

  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "16" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_GENLOCK_MODE = "2" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "16" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (sig_wr_fifo,
    out,
    s_axis_s2mm_cmd_tvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \s_axis_cmd_tdata_reg[63] ,
    Q,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input s_axis_s2mm_cmd_tvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_43
   (sig_wr_fifo,
    out,
    p_56_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  input p_56_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [48:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire p_56_out;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(p_56_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (sig_wr_fifo,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    sig_rd_sts_slverr_reg_reg,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]Q;
  input [2:0]sig_rd_sts_slverr_reg_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_inhibit_rdy_n_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i_reg));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (sig_addr_valid_reg_reg,
    out,
    sig_wr_fifo,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_wr_fifo;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [38:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_valid_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(p_22_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[39]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[39]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_49
   (sig_wr_fifo,
    sig_addr_valid_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (sig_wr_fifo,
    D,
    sig_last_dbeat_reg,
    out,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_last_dbeat_reg_0,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [3:0]D;
  output sig_last_dbeat_reg;
  output [3:0]out;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_last_dbeat_reg_0;
  input [3:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input [7:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire [7:0]in;
  wire m_axi_mm2s_aclk;
  wire [3:0]out;
  wire [9:6]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000000355555555)) 
    sig_last_dbeat_i_1
       (.I0(\sig_dbeat_cntr_reg[6] ),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[8]),
        .I4(sig_cmd_fifo_data_out[9]),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3
   (p_9_out,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_wr_fifo,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    \hsize_vid_reg[15] ,
    Q,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    m_axi_s2mm_aclk);
  output p_9_out;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_wr_fifo;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input [0:0]\hsize_vid_reg[15] ;
  input [2:0]Q;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [17:0]in;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire [2:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [17:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(\hsize_vid_reg[15] ),
        .I1(m_axis_s2mm_sts_tdata[31]),
        .I2(Q[2]),
        .I3(s2mm_halt),
        .I4(dma_err),
        .I5(s2mm_soft_reset),
        .O(p_9_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(m_axis_s2mm_sts_tdata[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b0),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i_reg));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_data2wsc_calc_err_reg,
    in,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]in;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(sig_data2wsc_calc_err_reg),
        .I1(in[0]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(sig_data2wsc_calc_err_reg),
        .I1(in[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    FIFO_Full_reg,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    p_4_out,
    Q,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_0,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [16:0]out;
  output [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output FIFO_Full_reg;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  output p_4_out;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input [3:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg_0;
  input [0:0]in;
  input [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_reg;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[0]),
        .I1(in),
        .O(p_4_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(out[0]),
        .I1(Q),
        .I2(sig_coelsc_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[3] [3]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(out[0]),
        .I1(Q),
        .I2(sig_coelsc_reg_empty),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][18]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg_0),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3] [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6
   (sig_last_dbeat_reg,
    sel,
    D,
    out,
    sig_next_sequential_reg_reg,
    \sig_dbeat_cntr_reg[2] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    p_11_out,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_xfer_calc_err_reg_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_aclk);
  output sig_last_dbeat_reg;
  output sel;
  output [4:0]D;
  output [2:0]out;
  input sig_next_sequential_reg_reg;
  input \sig_dbeat_cntr_reg[2] ;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input p_11_out;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]sig_xfer_calc_err_reg_reg;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_aclk;

  wire [4:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire sel;
  wire [10:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_next_sequential_reg_reg;
  wire [7:0]sig_xfer_calc_err_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[7]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[4]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[6]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_11_out),
        .O(sel));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[5]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_cmd_fifo_data_out[6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_cmd_fifo_data_out[7]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_cmd_fifo_data_out[8]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_next_sequential_reg_reg),
        .I5(sig_cmd_fifo_data_out[9]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_cmd_fifo_data_out[10]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h1DFF00001D000000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(sig_next_sequential_reg_reg),
        .I2(\sig_dbeat_cntr_reg[2] ),
        .I3(E),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[10]),
        .I2(sig_cmd_fifo_data_out[8]),
        .I3(sig_cmd_fifo_data_out[7]),
        .I4(sig_cmd_fifo_data_out[6]),
        .O(sig_last_dbeat_i_2__0_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6_29
   (sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    D,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    p_9_out_1,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_cmd_empty_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    Q,
    in,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [17:0]out;
  output [0:0]D;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input p_9_out_1;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_cmd_empty_reg;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input [2:0]Q;
  input [18:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [2:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire p_9_out_1;
  wire sig_cmd_empty_reg;
  wire [24:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_wr_fifo;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(out[17]),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCC8888CCCF8888)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(sig_cmd_empty_reg),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I2(sig_cmd_fifo_data_out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .O(D));
  LUT6 #(
    .INIT(64'h00F000F000000070)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I4(out[17]),
        .I5(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABA0000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(sig_need_cmd_flush),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_fifo_data_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_m_valid_out_reg),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(p_9_out_1),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7
   (lsig_set_absorb2tlast,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    sig_wr_fifo,
    \sig_mssa_index_reg_out_reg[1] ,
    sig_strm_tlast,
    out,
    Q,
    slice_insert_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    \storage_data_reg[4] ,
    m_axi_s2mm_aclk);
  output lsig_set_absorb2tlast;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output sig_wr_fifo;
  input \sig_mssa_index_reg_out_reg[1] ;
  input sig_strm_tlast;
  input out;
  input [4:0]Q;
  input slice_insert_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input [4:0]\storage_data_reg[4] ;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [4:0]Q;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_inhibit_rdy_n_reg;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_strm_tlast;
  wire [3:3]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[4] ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[4] [4]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[4] [3]),
        .Q(sig_tstrb_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[4] [2]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[4] [1]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[4] [0]),
        .Q(\gen_wr_a.gen_word_narrow.mem_reg [0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[15][4]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .O(sig_wr_fifo));
  LUT6 #(
    .INIT(64'h00002F0000000000)) 
    sig_eop_sent_reg_i_2
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg [2]),
        .I1(\sig_mssa_index_reg_out_reg[1] ),
        .I2(sig_strm_tlast),
        .I3(out),
        .I4(Q[4]),
        .I5(sig_tstrb_fifo_data_out),
        .O(lsig_set_absorb2tlast));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (s_axis_cmd_tvalid_reg,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    cmnd_wr_0,
    sig_inhibit_rdy_n,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \s_axis_cmd_tdata_reg[63] );
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input cmnd_wr_0;
  input sig_inhibit_rdy_n;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire [0:0]Q;
  wire cmnd_wr_0;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Q(Q),
        .cmnd_wr_0(cmnd_wr_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_40
   (Q,
    s_axis_cmd_tvalid_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    p_56_out,
    sig_inhibit_rdy_n,
    mm2s_halt,
    cmnd_wr,
    in);
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input p_56_out;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input cmnd_wr;
  input [48:0]in;

  wire [0:0]Q;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_56_out;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_41 I_SRL_FIFO_RBU_F
       (.Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_56_out(p_56_out),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    p_58_out,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input p_58_out;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_58_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_58_out(p_58_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_22_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_posted_to_axi_2_reg;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_22_out;
  input sig_inhibit_rdy_n_reg;
  input [38:0]in;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_46
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_addr_reg1_out,
    sig_ld_xfer_reg_tmp_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_push_addr_reg1_out;
  output sig_ld_xfer_reg_tmp_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [37:0]in;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_ld_xfer_reg_tmp_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_47 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_ld_xfer_reg_tmp_reg(sig_ld_xfer_reg_tmp_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty_reg,
    D,
    sig_last_dbeat_reg,
    E,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_dqual_reg_empty_reg_1,
    sig_next_cmd_cmplt_reg_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    m_axi_mm2s_rlast,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output sig_last_dbeat_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_dqual_reg_empty_reg_1;
  output sig_next_cmd_cmplt_reg_reg;
  output [3:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input m_axi_mm2s_rlast;
  input [7:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [7:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [3:0]out;
  wire p_24_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .p_24_out(p_24_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3
   (p_9_out,
    Q,
    p_12_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15] ,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    CO,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wdc_status_going_full,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_next_calc_error_reg,
    m_axis_s2mm_sts_tready,
    in);
  output p_9_out;
  output [0:0]Q;
  output p_12_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]\hsize_vid_reg[15] ;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [0:0]CO;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wdc_status_going_full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_next_calc_error_reg;
  input m_axis_s2mm_sts_tready;
  input [17:0]in;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [17:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_12_out;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4
   (D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_bready,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    Q,
    sig_data2wsc_calc_err_reg,
    in,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output m_axi_s2mm_bready;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input out;
  input [3:0]Q;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]in;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \sig_wdc_statcnt_reg[2] ,
    D,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n_reg,
    \sig_wdc_statcnt_reg[3] ,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [16:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output \sig_wdc_statcnt_reg[2] ;
  output [2:0]D;
  output [0:0]E;
  output [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n_reg;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]in;
  input [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt_reg[2] ;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[2] (\sig_wdc_statcnt_reg[2] ),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_last_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg,
    D,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \sig_dbeat_cntr_reg[2] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_inhibit_rdy_n_reg,
    p_11_out,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_inhibit_rdy_n_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_s_ready_out_reg,
    sig_m_valid_out_reg,
    sig_data2addr_stop_req,
    sig_dqual_reg_full_reg,
    sig_next_calc_error_reg_reg,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_posted_to_axi_reg,
    sig_last_mmap_dbeat_reg,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_last_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]FIFO_Full_reg;
  output [4:0]D;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \sig_dbeat_cntr_reg[2] ;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_inhibit_rdy_n_reg;
  input p_11_out;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_inhibit_rdy_n_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_s_ready_out_reg;
  input sig_m_valid_out_reg;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_full_reg;
  input sig_next_calc_error_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_posted_to_axi_reg;
  input sig_last_mmap_dbeat_reg;
  input [7:0]sig_xfer_calc_err_reg_reg;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [7:0]sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_last_mmap_dbeat_reg_reg_0(sig_last_mmap_dbeat_reg_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6_26
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    sig_inhibit_rdy_n_reg,
    p_9_out_1,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg,
    p_7_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [1:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  output [16:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input sig_inhibit_rdy_n_reg;
  input p_9_out_1;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;
  input p_7_out;
  input [18:0]in;

  wire [1:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire sig_cmd_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6_27 I_SRL_FIFO_RBU_F
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[0] ,
    SS,
    din,
    Q,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    lsig_set_absorb2tlast,
    m_axi_s2mm_aclk,
    sig_m_valid_out_reg,
    sig_eop_halt_xfer_reg,
    out,
    \sig_mssa_index_reg_out_reg[1] ,
    sig_strm_tlast,
    slice_insert_valid,
    sig_inhibit_rdy_n_reg,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \storage_data_reg[4] );
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]SS;
  output [0:0]din;
  output [0:0]Q;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output lsig_set_absorb2tlast;
  input m_axi_s2mm_aclk;
  input sig_m_valid_out_reg;
  input sig_eop_halt_xfer_reg;
  input out;
  input \sig_mssa_index_reg_out_reg[1] ;
  input sig_strm_tlast;
  input slice_insert_valid;
  input sig_inhibit_rdy_n_reg;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [4:0]\storage_data_reg[4] ;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]din;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_sent_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_strm_tlast;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(SS),
        .din(din),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_strm_tlast(sig_strm_tlast),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4] (\storage_data_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (s_axis_cmd_tvalid_reg,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    cmnd_wr_0,
    sig_inhibit_rdy_n,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \s_axis_cmd_tdata_reg[63] );
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input cmnd_wr_0;
  input sig_inhibit_rdy_n;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr_0;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 CNTR_INCR_DECR_ADDN_F_I
       (.Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s_axis_cmd_tdata[63]_i_2__0 
       (.I0(s2mm_halt),
        .I1(cmnd_wr_0),
        .I2(FIFO_Full_reg_n_0),
        .I3(sig_inhibit_rdy_n),
        .O(s_axis_cmd_tvalid_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_41
   (Q,
    s_axis_cmd_tvalid_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    p_56_out,
    sig_inhibit_rdy_n,
    mm2s_halt,
    cmnd_wr,
    in);
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input p_56_out;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input cmnd_wr;
  input [48:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_56_out;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_42 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_56_out(p_56_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_43 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_56_out(p_56_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(mm2s_halt),
        .I3(cmnd_wr),
        .O(s_axis_cmd_tvalid_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    p_58_out,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input p_58_out;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire fifo_full_p1;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_58_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_58_out(p_58_out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_rd_sts_slverr_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_push_addr_reg1_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr_reg_empty_reg,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_22_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_posted_to_axi_2_reg;
  output sig_push_addr_reg1_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr_reg_empty_reg;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_22_out;
  input sig_inhibit_rdy_n_reg;
  input [38:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire fifo_full_p1;
  wire [38:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_47
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_addr_reg1_out,
    sig_ld_xfer_reg_tmp_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_push_addr_reg1_out;
  output sig_ld_xfer_reg_tmp_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_ld_xfer_reg_tmp_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_48 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_49 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .O(sig_ld_xfer_reg_tmp_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty_reg,
    D,
    sig_last_dbeat_reg,
    E,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_dqual_reg_empty_reg_1,
    sig_next_cmd_cmplt_reg_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg_0,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    ram_full_i_reg,
    p_24_out,
    s_axis_fifo_ainit_nosync,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    m_axi_mm2s_rlast,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output sig_last_dbeat_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_dqual_reg_empty_reg_1;
  output sig_next_cmd_cmplt_reg_reg;
  output [3:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input ram_full_i_reg;
  input p_24_out;
  input s_axis_fifo_ainit_nosync;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input m_axi_mm2s_rlast;
  input [7:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire [7:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [3:0]out;
  wire p_24_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .p_24_out(p_24_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .Q(Q[3:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_dqual_reg_empty_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3
   (p_9_out,
    Q,
    p_12_out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15] ,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    CO,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wdc_status_going_full,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_next_calc_error_reg,
    m_axis_s2mm_sts_tready,
    in);
  output p_9_out;
  output [0:0]Q;
  output p_12_out;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]\hsize_vid_reg[15] ;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [0:0]CO;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wdc_status_going_full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_next_calc_error_reg;
  input m_axis_s2mm_sts_tready;
  input [17:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]CO;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [14:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire fifo_full_p1;
  wire [0:0]\hsize_vid_reg[15] ;
  wire [17:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_12_out;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23 CNTR_INCR_DECR_ADDN_F_I
       (.CO(CO),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dma_err(dma_err),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_12_out(p_12_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \INFERRED_GEN.cnt_i[2]_i_3 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_wdc_status_going_full),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(sig_next_calc_error_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4
   (D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_bready,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    Q,
    sig_data2wsc_calc_err_reg,
    in,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output m_axi_s2mm_bready;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input out;
  input [3:0]Q;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]in;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire sig_coelsc_reg_empty;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({\INFERRED_GEN.cnt_i_reg[0] ,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(sig_halt_reg_reg),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFBBB44444444BBBB)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hE1E1E1E1F878E1E1)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(sig_wr_fifo),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00007FFFFFFE0000)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .I5(out),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFEEFE00801101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(out),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sel,
    \sig_wdc_statcnt_reg[2] ,
    D,
    E,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_coelsc_reg_empty,
    sig_data2wsc_valid,
    sig_inhibit_rdy_n_reg,
    \sig_wdc_statcnt_reg[3] ,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [16:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  output sel;
  output \sig_wdc_statcnt_reg[2] ;
  output [2:0]D;
  output [0:0]E;
  output [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input sig_coelsc_reg_empty;
  input sig_data2wsc_valid;
  input sig_inhibit_rdy_n_reg;
  input [3:0]\sig_wdc_statcnt_reg[3] ;
  input [0:0]in;
  input [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_19;
  wire [0:0]E;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [16:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt_reg[2] ;
  wire [3:0]\sig_wdc_statcnt_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 ({\INFERRED_GEN.cnt_i_reg[0] ,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (DYNSHREG_F_I_n_19),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc_reg(sel),
        .sig_stream_rst(sig_stream_rst),
        .\sig_wdc_statcnt_reg[2] (\sig_wdc_statcnt_reg[2] ),
        .\sig_wdc_statcnt_reg[3] (\sig_wdc_statcnt_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.FIFO_Full_reg(DYNSHREG_F_I_n_19),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] ({\INFERRED_GEN.cnt_i_reg[0] ,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_last_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    FIFO_Full_reg_0,
    D,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \sig_dbeat_cntr_reg[2] ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_inhibit_rdy_n_reg,
    p_11_out,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_inhibit_rdy_n_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_s_ready_out_reg,
    sig_m_valid_out_reg,
    sig_data2addr_stop_req,
    sig_dqual_reg_full_reg,
    sig_next_calc_error_reg_reg,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_posted_to_axi_reg,
    sig_last_mmap_dbeat_reg,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_last_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]FIFO_Full_reg_0;
  output [4:0]D;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \sig_dbeat_cntr_reg[2] ;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_inhibit_rdy_n_reg;
  input p_11_out;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_inhibit_rdy_n_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_s_ready_out_reg;
  input sig_m_valid_out_reg;
  input sig_data2addr_stop_req;
  input sig_dqual_reg_full_reg;
  input sig_next_calc_error_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_posted_to_axi_reg;
  input sig_last_mmap_dbeat_reg;
  input [7:0]sig_xfer_calc_err_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [4:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire [0:0]FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [4:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire [7:0]sig_xfer_calc_err_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({FIFO_Full_reg_0,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .sel(DYNSHREG_F_I_n_1),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_last_mmap_dbeat_reg_reg_0(sig_last_mmap_dbeat_reg_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sel(DYNSHREG_F_I_n_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_sequential_reg_reg(\INFERRED_GEN.cnt_i_reg[2] ),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6_27
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    D,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_pop_cmd_fifo,
    sig_inhibit_rdy_n_reg,
    p_9_out_1,
    lsig_cmd_fetch_pause,
    sig_need_cmd_flush,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg,
    p_7_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [1:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  output [16:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_pop_cmd_fifo;
  input sig_inhibit_rdy_n_reg;
  input p_9_out_1;
  input lsig_cmd_fetch_pause;
  input sig_need_cmd_flush;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;
  input p_7_out;
  input [18:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire m_axi_s2mm_aclk;
  wire [16:0]out;
  wire p_7_out;
  wire p_9_out_1;
  wire sig_cmd_empty_reg;
  wire [25:25]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[1]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .p_9_out_1(p_9_out_1),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6_29 DYNSHREG_F_I
       (.D(D[0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_cmd_fetch_pause(lsig_cmd_fetch_pause),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .p_9_out_1(p_9_out_1),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[0] ,
    SS,
    din,
    Q,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    lsig_set_absorb2tlast,
    m_axi_s2mm_aclk,
    sig_m_valid_out_reg,
    sig_eop_halt_xfer_reg,
    out,
    \sig_mssa_index_reg_out_reg[1] ,
    sig_strm_tlast,
    slice_insert_valid,
    sig_inhibit_rdy_n_reg,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \storage_data_reg[4] );
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]SS;
  output [0:0]din;
  output [0:0]Q;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output lsig_set_absorb2tlast;
  input m_axi_s2mm_aclk;
  input sig_m_valid_out_reg;
  input sig_eop_halt_xfer_reg;
  input out;
  input \sig_mssa_index_reg_out_reg[1] ;
  input sig_strm_tlast;
  input slice_insert_valid;
  input sig_inhibit_rdy_n_reg;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [4:0]\storage_data_reg[4] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]din;
  wire fifo_full_p1;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire lsig_set_absorb2tlast;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer_reg;
  wire sig_eop_sent_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_strm_tlast;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(SS),
        .din(din),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4] (\gen_wr_a.gen_word_narrow.mem_reg [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[4] (\storage_data_reg[4] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (dout,
    empty,
    SR,
    \sig_byte_cntr_reg[6] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_xfer_is_seq_reg_reg,
    \FSM_onehot_sig_csm_state_reg[4] ,
    \sig_burst_dbeat_cntr_reg[0] ,
    sig_clr_dbeat_cntr0_out,
    E,
    D,
    \sig_xfer_len_reg_reg[4] ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg,
    din,
    rd_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_child_qual_first_of_2,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_m_valid_out_reg_0,
    sig_mssa_index,
    full,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_eop_halt_xfer,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] );
  output [8:0]dout;
  output empty;
  output [0:0]SR;
  output \sig_byte_cntr_reg[6] ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_xfer_is_seq_reg_reg;
  output \FSM_onehot_sig_csm_state_reg[4] ;
  output [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]E;
  output [1:0]D;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;
  input [6:0]din;
  input rd_en;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_child_qual_first_of_2;
  input [3:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_m_valid_out_reg_0;
  input [0:0]sig_mssa_index;
  input full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input sig_eop_halt_xfer;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_csm_state_reg[4] ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [6:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_byte_cntr_reg[6] ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_csm_pop_child_cmd;
  wire sig_eop_halt_xfer;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_mssa_index;
  wire sig_stream_rst;
  wire sig_xfer_is_seq_reg_reg;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_sig_csm_state_reg[4] (\FSM_onehot_sig_csm_state_reg[4] ),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .\sig_burst_dbeat_cntr_reg[0] (\sig_burst_dbeat_cntr_reg[0] ),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .\sig_child_addr_reg_reg[7] (\sig_child_addr_reg_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_mssa_index(sig_mssa_index),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .\sig_xfer_len_reg_reg[4] (\sig_xfer_len_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en);
  output full;
  output [33:0]dout;
  output empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [33:0]din;
  input rd_en;

  wire [0:0]E;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.E(E),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (Q,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    ram_wr_en_pf,
    wr_clk);
  output [3:0]Q;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .S(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    Q,
    \count_value_i_reg[0]_0 ,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    rd_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input rd_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q),
        .I2(\count_value_i_reg[0]_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \count_value_i_reg[1]_1 ,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    ram_empty_i,
    out,
    rd_en,
    rd_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\count_value_i_reg[1]_1 ;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input rd_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ),
        .I3(ram_empty_i),
        .I4(out[0]),
        .I5(out[1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ),
        .I2(ram_empty_i),
        .I3(out[0]),
        .I4(out[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[1]_1 [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(Q[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    going_full1,
    D,
    Q,
    \count_value_i_reg[0]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \grdc.rd_data_count_i_reg[4] ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    clr_full,
    rst,
    almost_full,
    \count_value_i_reg[4]_0 ,
    p_15_in,
    d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[3]_1 ,
    \count_value_i_reg[2]_0 ,
    count_value_i,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    rd_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output going_full1;
  output [1:0]D;
  output [3:0]Q;
  output \count_value_i_reg[0]_0 ;
  output [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  output [2:0]\grdc.rd_data_count_i_reg[4] ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input clr_full;
  input rst;
  input almost_full;
  input [4:0]\count_value_i_reg[4]_0 ;
  input p_15_in;
  input d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gen_fwft.empty_fwft_i_reg ;
  input [3:0]\count_value_i_reg[3]_0 ;
  input [3:0]\count_value_i_reg[3]_1 ;
  input \count_value_i_reg[2]_0 ;
  input [1:0]count_value_i;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire d_out_reg;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire going_afull;
  wire going_full1;
  wire [2:0]\grdc.rd_data_count_i_reg[4] ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire [1:0]out;
  wire p_15_in;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_clk;
  wire rd_en;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF00F7000000F0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_full1),
        .I2(going_afull),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h00820000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(ram_wr_en_pf),
        .O(going_afull));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF5DFF55550455)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(\gen_fwft.empty_fwft_i_reg ),
        .I5(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD4D444D4DDDDD4DD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [0]),
        .I3(p_15_in),
        .I4(d_out_reg),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] [1]));
  LUT6 #(
    .INIT(64'h44D44444DDDD44D4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(ram_wr_en_pf),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(\count_value_i_reg[3]_0 [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\count_value_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\count_value_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(\grdc.rd_data_count_i_reg[4] [2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_30
   (D,
    Q,
    ram_empty_i0,
    leaving_empty0,
    \grdc.rd_data_count_i_reg[1] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3]_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    ram_wr_en_pf,
    read_only,
    ram_empty_i,
    \count_value_i_reg[3]_1 ,
    count_value_i,
    going_full1,
    clr_full,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    wr_clk);
  output [1:0]D;
  output [4:0]Q;
  output ram_empty_i0;
  output leaving_empty0;
  output [0:0]\grdc.rd_data_count_i_reg[1] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \grdc.rd_data_count_i_reg[4] ;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_fwft.empty_fwft_i_reg ;
  input \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input ram_wr_en_pf;
  input read_only;
  input ram_empty_i;
  input [3:0]\count_value_i_reg[3]_1 ;
  input [1:0]count_value_i;
  input going_full1;
  input clr_full;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input wr_clk;

  wire [1:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [4:0]Q;
  wire clr_full;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\count_value_i_reg[3]_1 ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire going_empty1;
  wire going_full1;
  wire [0:0]\grdc.rd_data_count_i_reg[1] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire read_only;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3]_0 [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[3]_0 [2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3]_1 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_1 [0]),
        .I2(\count_value_i_reg[3]_1 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966666669666966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(read_only),
        .I2(\count_value_i_reg[3]_0 [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(count_value_i[1]),
        .I3(\count_value_i_reg[3]_0 [1]),
        .I4(count_value_i[0]),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\grdc.rd_data_count_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[3]_0 [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    out,
    rd_en,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input rd_clk;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_31
   (D,
    Q,
    ram_wr_en_pf,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[1]_0 ,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    wr_clk);
  output [0:0]D;
  output [3:0]Q;
  input ram_wr_en_pf;
  input \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input wr_clk;

  wire [0:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT6 #(
    .INIT(64'hDF0D20F220F2DF0D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(Q[0]),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg[1]_0 [1]),
        .I5(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[6]_0 ,
    wr_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [6:0]\count_value_i_reg[6]_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire [6:0]\count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg[6]_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[6]_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg[6]_0 [3]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg[6]_0 [0]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg[6]_0 [6]),
        .I2(\count_value_i_reg[6]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[6]_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6
   (Q,
    E,
    \count_value_i_reg[4]_0 ,
    S,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    D,
    \gwdc.wr_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[7] ,
    out,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[6]_1 ,
    \gen_fwft.empty_fwft_i_reg ,
    \count_value_i_reg[1]_0 ,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    rd_clk);
  output [7:0]Q;
  output [0:0]E;
  output \count_value_i_reg[4]_0 ;
  output [0:0]S;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [6:0]D;
  output [1:0]\gwdc.wr_data_count_i_reg[3] ;
  output [2:0]\grdc.rd_data_count_i_reg[7] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[6]_0 ;
  input [6:0]\count_value_i_reg[6]_1 ;
  input [0:0]\gen_fwft.empty_fwft_i_reg ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input rd_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[6]_0 ;
  wire [6:0]\count_value_i_reg[6]_1 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(out[0]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[1]),
        .I4(out[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[1]),
        .I3(out[0]),
        .O(\count_value_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[6]_1 [2]),
        .I2(\count_value_i_reg[6]_1 [6]),
        .I3(Q[6]),
        .I4(\count_value_i_reg[6]_1 [5]),
        .I5(Q[5]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[6]_1 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[6]_1 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[6]_1 [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[6]_1 [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[6]_1 [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[6]_1 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\count_value_i_reg[6]_1 [0]),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0 ,\gen_fwft.empty_fwft_i_reg }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[6]_0 ),
        .O(S));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[6]_1 [2]),
        .I2(Q[3]),
        .I3(\count_value_i_reg[6]_1 [3]),
        .O(\gwdc.wr_data_count_i_reg[3] [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[6]_1 [1]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[6]_1 [2]),
        .O(\gwdc.wr_data_count_i_reg[3] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[6]_1 [5]),
        .I2(Q[6]),
        .I3(\count_value_i_reg[6]_1 [6]),
        .O(\grdc.rd_data_count_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[6]_1 [4]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[6]_1 [5]),
        .O(\grdc.rd_data_count_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[6]_1 [3]),
        .I2(Q[4]),
        .I3(\count_value_i_reg[6]_1 [4]),
        .O(\grdc.rd_data_count_i_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_34
   (ram_empty_i0,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    Q,
    D,
    ram_empty_i,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2]_1 ,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[1]_0 ,
    DI,
    S,
    \count_value_i_reg[5]_0 ,
    wr_clk);
  output ram_empty_i0;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \count_value_i_reg[2]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \count_value_i_reg[2]_1 ;
  input [7:0]\count_value_i_reg[7]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]DI;
  input [3:0]S;
  input [2:0]\count_value_i_reg[5]_0 ;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [3:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[2]_1 ;
  wire [2:0]\count_value_i_reg[5]_0 ;
  wire [7:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7]_0 [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg[2]_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7]_0 [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(\count_value_i_reg[1]_0 ),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[7]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7]_0 [6]),
        .I2(\count_value_i_reg[7]_0 [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI,Q[0]}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S({\gwdc.wr_data_count_i[7]_i_5_n_0 ,\count_value_i_reg[5]_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7
   (\gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_empty_i,
    rd_en,
    out,
    Q,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    E,
    rd_clk);
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input [6:0]Q;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(Q[2]),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(Q[5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_35
   (Q,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    D,
    wr_en,
    rst_d1,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[6]_0 ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    S,
    E,
    wr_clk);
  output [0:0]Q;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [6:0]\count_value_i_reg[6]_0 ;
  input \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  input [0:0]S;
  input [0:0]E;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [0:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [6:0]\count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2] ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:2]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q),
        .R(\gen_rst_cc.fifo_wr_rst_cc_reg[2] ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg[6]_0 [0]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .I5(\count_value_i_reg[6]_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg[6]_0 [5]),
        .I2(\count_value_i_reg[6]_0 [1]),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(Q),
        .I5(\count_value_i_reg[6]_0 [6]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg[6]_0 [3]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg[6]_0 [2]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg[6]_0 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg[6]_0 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg[6]_0 [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[6]_0 [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg[6]_0 [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg[6]_0 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .DI({\count_value_i_reg_n_0_[3] ,\count_value_i_reg_n_0_[2] ,\count_value_i_reg_n_0_[1] ,\count_value_i_reg_n_0_[0] }),
        .O(D[3:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0 }));
  CARRY4 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [3:2],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\count_value_i_reg_n_0_[5] ,\count_value_i_reg_n_0_[4] }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [3],D[6:4]}),
        .S({1'b0,S,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 }));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "144" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) 
(* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "9" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire data_valid;
  wire data_valid_fwft1;
  wire [3:0]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire full_n;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire overflow;
  wire overflow_i0;
  wire p_15_in;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rd_rst_busy;
  wire rdp_inst_n_0;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_2;
  wire rst_d1_inst_n_5;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_7;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_10;
  wire wrp_inst_n_11;
  wire wrp_inst_n_2;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire xpm_fifo_rst_inst_n_4;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [8:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(rd_rst_busy));
  LUT5 #(
    .INIT(32'hFDDD4000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(ram_empty_i),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(rd_rst_busy));
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (wr_pntr_ext[0]),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .S(rd_rst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_10),
        .Q(full),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_5),
        .Q(full_n),
        .R(rd_rst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  LUT5 #(
    .INIT(32'h00005455)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .I3(\gen_fwft.curr_fwft_state [1]),
        .I4(empty),
        .O(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(prog_empty_i1));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(rd_rst_busy));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[3]),
        .I2(diff_pntr_pf_q[1]),
        .I3(diff_pntr_pf_q[2]),
        .O(prog_full_i216_in));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_6),
        .Q(prog_full),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_8),
        .Q(ram_rd_en_pf_q),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [8:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_2),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(wr_data_count[0]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .Q(rd_pntr_ext),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (rdp_inst_n_8),
        .\count_value_i_reg[2]_0 (wrp_inst_n_11),
        .\count_value_i_reg[3]_0 ({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4}),
        .\count_value_i_reg[3]_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_2,wr_pntr_ext}),
        .d_out_reg(rst_d1_inst_n_7),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_0),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ram_empty_i_reg (xpm_fifo_rst_inst_n_4),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (diff_pntr_pf_q0[4:3]),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .going_full1(going_full1),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .out(\gen_fwft.curr_fwft_state ),
        .p_15_in(p_15_in),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q(rd_rst_busy),
        .clr_full(clr_full),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (rst_d1_inst_n_5),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rst_d1_inst_n_7),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (rst_d1_inst_n_6),
        .going_full1(going_full1),
        .\gwack.wr_ack_i_reg (rst_d1_inst_n_2),
        .leaving_empty0(leaving_empty0),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .prog_full_i216_in(prog_full_i216_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only(write_only));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_30 wrp_inst
       (.D(diff_pntr_pe[1:0]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q({wrp_inst_n_2,wr_pntr_ext}),
        .clr_full(clr_full),
        .count_value_i(count_value_i),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .\count_value_i_reg[3]_1 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_10),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .going_full1(going_full1),
        .\grdc.rd_data_count_i_reg[1] (\grdc.diff_wr_rd_pntr_rdc [1]),
        .\grdc.rd_data_count_i_reg[4] (wrp_inst_n_11),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .read_only(read_only),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_31 wrpp1_inst
       (.D(diff_pntr_pf_q0[2]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4}),
        .\count_value_i_reg[1]_0 (rd_pntr_ext[1:0]),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.D(diff_pntr_pf_q0[1]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_8),
        .Q(rd_rst_busy),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[0] (rd_pntr_ext[0]),
        .\count_value_i_reg[0]_0 (wrpp1_inst_n_4),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (xpm_fifo_rst_inst_n_4),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (xpm_fifo_rst_inst_n_7),
        .out(\gen_fwft.curr_fwft_state ),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "4352" *) (* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "34" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "34" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_PNTR_WIDTH = "7" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire full_n;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rd_rst_busy;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_19;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_10;
  wire rst_d1_inst_n_11;
  wire rst_d1_inst_n_6;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [33:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(ram_empty_i),
        .I3(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(\gen_fwft.curr_fwft_state [1]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(rd_rst_busy));
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(rd_en),
        .I4(\gen_fwft.curr_fwft_state [0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(rd_rst_busy));
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(rd_en),
        .I3(\gen_fwft.curr_fwft_state [1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (rd_pntr_ext[1:0]),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(rd_rst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_11),
        .Q(full),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_8),
        .Q(full_n),
        .R(rd_rst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(rd_rst_busy));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(prog_full),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(rd_rst_busy));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "34" *) 
  (* BYTE_WRITE_WIDTH_B = "34" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "33" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "34" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4352" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "34" *) 
  (* P_MIN_WIDTH_DATA_A = "34" *) 
  (* P_MIN_WIDTH_DATA_B = "34" *) 
  (* P_MIN_WIDTH_DATA_ECC = "34" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "34" *) 
  (* P_WIDTH_COL_WRITE_B = "34" *) 
  (* READ_DATA_WIDTH_A = "34" *) 
  (* READ_DATA_WIDTH_B = "34" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "34" *) 
  (* WRITE_DATA_WIDTH_B = "34" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [33:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(rd_rst_busy));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6 rdp_inst
       (.D(diff_pntr_pe),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_0,rd_pntr_ext}),
        .S(rdp_inst_n_10),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[4]_0 (rdp_inst_n_9),
        .\count_value_i_reg[6]_0 (wrpp1_inst_n_0),
        .\count_value_i_reg[6]_1 (wr_pntr_ext),
        .\gen_fwft.empty_fwft_i_reg (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_11),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\gwdc.wr_data_count_i_reg[3] ({rdp_inst_n_19,rdp_inst_n_20}),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(wr_pntr_ext),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_33 rst_d1_inst
       (.Q(rd_rst_busy),
        .almost_full(almost_full),
        .\count_value_i_reg[0] (wrpp1_inst_n_1),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[0]_1 (rd_pntr_ext[0]),
        .d_out_reg_0(wrpp2_inst_n_0),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (rst_d1_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rst_d1_inst_n_10),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (rst_d1_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (rst_d1_inst_n_9),
        .out(\gen_fwft.curr_fwft_state ),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_34 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_19,rdp_inst_n_20,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[2]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_1 (rdp_inst_n_11),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[7]_0 ({rdp_inst_n_0,rd_pntr_ext}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ram_empty_i_reg (wrp_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_35 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .E(ram_wr_en_pf),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rst_d1_inst_n_6),
        .Q(wrpp1_inst_n_0),
        .S(rdp_inst_n_10),
        .\count_value_i_reg[6]_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp1_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2] (rd_rst_busy),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5 wrpp2_inst
       (.Q(rd_rst_busy),
        .\count_value_i_reg[6]_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_36 xpm_fifo_rst_inst
       (.Q(rd_rst_busy),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (xpm_fifo_rst_inst_n_2),
        .\gwack.wr_ack_i_reg (xpm_fifo_rst_inst_n_0),
        .out(\gen_fwft.curr_fwft_state ),
        .prog_empty(prog_empty),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    overflow_i0,
    \gwack.wr_ack_i_reg ,
    clr_full,
    write_only,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    wr_en,
    rst,
    \gen_fwft.empty_fwft_i_reg ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    ram_wr_en_pf,
    going_full1,
    leaving_empty0,
    prog_full_i216_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    prog_full);
  output rst_d1;
  output overflow_i0;
  output \gwack.wr_ack_i_reg ;
  output clr_full;
  output write_only;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input rst;
  input \gen_fwft.empty_fwft_i_reg ;
  input \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input ram_wr_en_pf;
  input going_full1;
  input leaving_empty0;
  input prog_full_i216_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input prog_full;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [0:0]Q;
  wire clr_full;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire going_full1;
  wire \gwack.wr_ack_i_reg ;
  wire leaving_empty0;
  wire overflow_i0;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  LUT6 #(
    .INIT(64'hFFAAAAAAFFFFBFBF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(ram_wr_en_pf),
        .I2(going_full1),
        .I3(leaving_empty0),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ));
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_fwft.empty_fwft_i_reg ),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i216_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst_d1),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wr_en),
        .I3(Q),
        .I4(rst),
        .O(\gwack.wr_ack_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_33
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    wr_rst_busy,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    d_out_reg_0,
    \count_value_i_reg[0] ,
    rst,
    almost_full,
    wr_en,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    ram_empty_i,
    rd_en,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    \count_value_i_reg[0]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ,
    prog_full,
    \count_value_i_reg[0]_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input d_out_reg_0;
  input \count_value_i_reg[0] ;
  input rst;
  input almost_full;
  input wr_en;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input \count_value_i_reg[0]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  input prog_full;
  input [0:0]\count_value_i_reg[0]_1 ;

  wire [0:0]Q;
  wire almost_full;
  wire \count_value_i_reg[0] ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire d_out_reg_0;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [1:0]out;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(d_out_reg_0),
        .I1(\count_value_i_reg[0] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(\count_value_i_reg[0] ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I4(\count_value_i_reg[0]_0 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT6 #(
    .INIT(64'hAFAABFBFAFAFBFBF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(ram_afull_i),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\count_value_i_reg[0] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I5(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_9 
       (.I0(ram_wr_en_pf),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\count_value_i_reg[0]_1 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\gen_fwft.empty_fwft_i_reg ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\gen_fwft.empty_fwft_i_reg ),
        .O(write_only));
  LUT5 #(
    .INIT(32'hFF040000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .O(overflow_i0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (read_only,
    Q,
    D,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_rst_busy,
    SR,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    underflow_i0,
    rst,
    \gen_fwft.empty_fwft_i_reg ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    wr_en,
    rst_d1,
    \count_value_i_reg[0] ,
    \count_value_i_reg[0]_0 ,
    ram_empty_i,
    rd_en,
    out,
    write_only_q,
    prog_empty,
    prog_empty_i1,
    read_only_q,
    wr_clk);
  output read_only;
  output [0:0]Q;
  output [0:0]D;
  output ram_wr_en_pf;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  output underflow_i0;
  input rst;
  input \gen_fwft.empty_fwft_i_reg ;
  input \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input write_only_q;
  input prog_empty;
  input prog_empty_i1;
  input read_only_q;
  input wr_clk;

  wire [0:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\count_value_i_reg[0] ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  LUT5 #(
    .INIT(32'h00005455)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFC4C)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(write_only_q),
        .I1(prog_empty),
        .I2(prog_empty_i1),
        .I3(read_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .I4(Q),
        .I5(rst_d1),
        .O(read_only));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I1(ram_wr_en_pf),
        .I2(\count_value_i_reg[0] ),
        .I3(\count_value_i_reg[0]_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(Q),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_36
   (\gwack.wr_ack_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    SR,
    underflow_i0,
    rst,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ,
    write_only_q,
    out,
    rd_en,
    \gen_fwft.empty_fwft_i_reg ,
    wr_clk);
  output \gwack.wr_ack_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  output [0:0]SR;
  output underflow_i0;
  input rst;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  input write_only_q;
  input [1:0]out;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gwack.wr_ack_i_reg ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gwack.wr_ack_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (dout,
    empty,
    SR,
    \sig_byte_cntr_reg[6] ,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_xfer_is_seq_reg_reg,
    \FSM_onehot_sig_csm_state_reg[4] ,
    \sig_burst_dbeat_cntr_reg[0] ,
    sig_clr_dbeat_cntr0_out,
    E,
    D,
    \sig_xfer_len_reg_reg[4] ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg,
    din,
    rd_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_child_qual_first_of_2,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_m_valid_out_reg_0,
    sig_mssa_index,
    full,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_eop_halt_xfer,
    sig_csm_pop_child_cmd,
    sig_child_addr_cntr_lsh_reg,
    S,
    \sig_child_addr_reg_reg[7] );
  output [8:0]dout;
  output empty;
  output [0:0]SR;
  output \sig_byte_cntr_reg[6] ;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_xfer_is_seq_reg_reg;
  output \FSM_onehot_sig_csm_state_reg[4] ;
  output [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]E;
  output [1:0]D;
  output [4:0]\sig_xfer_len_reg_reg[4] ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;
  input [6:0]din;
  input rd_en;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_child_qual_first_of_2;
  input [3:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_m_valid_out_reg_0;
  input [0:0]sig_mssa_index;
  input full;
  input [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input sig_eop_halt_xfer;
  input sig_csm_pop_child_cmd;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]S;
  input [3:0]\sig_child_addr_reg_reg[7] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_csm_state_reg[4] ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [6:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire p_2_in;
  wire rd_en;
  wire [0:0]\sig_burst_dbeat_cntr_reg[0] ;
  wire \sig_byte_cntr[5]_i_2_n_0 ;
  wire \sig_byte_cntr[6]_i_3_n_0 ;
  wire \sig_byte_cntr_reg[6] ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire [3:0]\sig_child_addr_reg_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_csm_pop_child_cmd;
  wire \sig_data_reg_out[31]_i_4_n_0 ;
  wire sig_eop_halt_xfer;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_mssa_index;
  wire sig_stream_rst;
  wire sig_xfer_is_seq_reg_reg;
  wire \sig_xfer_len_reg[4]_i_4_n_0 ;
  wire \sig_xfer_len_reg[4]_i_5_n_0 ;
  wire [4:0]\sig_xfer_len_reg_reg[4] ;
  wire xpm_fifo_base_inst_n_10;
  wire xpm_fifo_base_inst_n_11;
  wire xpm_fifo_base_inst_n_2;
  wire xpm_fifo_base_inst_n_22;
  wire xpm_fifo_base_inst_n_23;
  wire xpm_fifo_base_inst_n_24;
  wire xpm_fifo_base_inst_n_25;
  wire xpm_fifo_base_inst_n_26;
  wire xpm_fifo_base_inst_n_27;
  wire xpm_fifo_base_inst_n_29;
  wire xpm_fifo_base_inst_n_3;
  wire xpm_fifo_base_inst_n_30;
  wire xpm_fifo_base_inst_n_31;
  wire xpm_fifo_base_inst_n_32;
  wire xpm_fifo_base_inst_n_4;
  wire xpm_fifo_base_inst_n_5;
  wire xpm_fifo_base_inst_n_6;
  wire xpm_fifo_base_inst_n_7;
  wire xpm_fifo_base_inst_n_8;
  wire xpm_fifo_base_inst_n_9;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[7]),
        .I1(dout[8]),
        .I2(sig_child_qual_first_of_2),
        .O(\FSM_onehot_sig_csm_state_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(\sig_byte_cntr_reg[6] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .O(\sig_burst_dbeat_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \sig_byte_cntr[5]_i_1 
       (.I0(din[2]),
        .I1(sig_mssa_index),
        .I2(din[0]),
        .I3(din[1]),
        .I4(din[3]),
        .I5(\sig_byte_cntr[5]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_byte_cntr[5]_i_2 
       (.I0(sig_clr_dbc_reg),
        .I1(\sig_byte_cntr_reg[6] ),
        .O(\sig_byte_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(\sig_byte_cntr_reg[6] ),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(\sig_byte_cntr[6]_i_3_n_0 ),
        .I1(din[3]),
        .I2(sig_clr_dbc_reg),
        .I3(din[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7F7FFF7FFFFFFFFF)) 
    \sig_byte_cntr[6]_i_3 
       (.I0(din[1]),
        .I1(din[0]),
        .I2(sig_mssa_index),
        .I3(sig_clr_dbc_reg),
        .I4(\sig_byte_cntr_reg[6] ),
        .I5(din[2]),
        .O(\sig_byte_cntr[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(S));
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({CO,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 }),
        .O(\sig_child_addr_cntr_lsh_reg[7] ),
        .S(\sig_child_addr_reg_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    sig_clr_dbc_reg_i_1
       (.I0(\sig_byte_cntr_reg[6] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_clr_dbeat_cntr0_out));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(\sig_data_reg_out[31]_i_4_n_0 ),
        .I1(p_2_in),
        .I2(full),
        .I3(\INFERRED_GEN.cnt_i_reg[4] ),
        .I4(sig_eop_halt_xfer),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \sig_data_reg_out[31]_i_4 
       (.I0(xpm_fifo_base_inst_n_3),
        .I1(xpm_fifo_base_inst_n_4),
        .I2(xpm_fifo_base_inst_n_5),
        .I3(xpm_fifo_base_inst_n_6),
        .I4(xpm_fifo_base_inst_n_7),
        .O(\sig_data_reg_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[8]),
        .I2(dout[7]),
        .O(sig_xfer_is_seq_reg_reg));
  LUT5 #(
    .INIT(32'h1FFEE001)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(sig_child_addr_cntr_lsh_reg[0]),
        .I1(dout[0]),
        .I2(sig_child_addr_cntr_lsh_reg[1]),
        .I3(dout[1]),
        .I4(dout[2]),
        .O(\sig_xfer_len_reg_reg[4] [0]));
  LUT6 #(
    .INIT(64'h7F7F7FFE80808001)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(dout[2]),
        .I1(dout[1]),
        .I2(sig_child_addr_cntr_lsh_reg[1]),
        .I3(dout[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .I5(dout[3]),
        .O(\sig_xfer_len_reg_reg[4] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_4_n_0 ),
        .I1(\sig_xfer_len_reg[4]_i_5_n_0 ),
        .I2(dout[4]),
        .O(\sig_xfer_len_reg_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[4]_i_4_n_0 ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg[4]_i_5_n_0 ),
        .I3(dout[5]),
        .O(\sig_xfer_len_reg_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \sig_xfer_len_reg[4]_i_2 
       (.I0(\sig_xfer_len_reg[4]_i_4_n_0 ),
        .I1(dout[5]),
        .I2(\sig_xfer_len_reg[4]_i_5_n_0 ),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\sig_xfer_len_reg_reg[4] [4]));
  LUT6 #(
    .INIT(64'h2800008000000001)) 
    \sig_xfer_len_reg[4]_i_4 
       (.I0(dout[2]),
        .I1(dout[1]),
        .I2(sig_child_addr_cntr_lsh_reg[1]),
        .I3(dout[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .I5(dout[3]),
        .O(\sig_xfer_len_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA80800000000000)) 
    \sig_xfer_len_reg[4]_i_5 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[0]),
        .I2(dout[0]),
        .I3(sig_child_addr_cntr_lsh_reg[1]),
        .I4(dout[1]),
        .I5(dout[2]),
        .O(\sig_xfer_len_reg[4]_i_5_n_0 ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "144" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(xpm_fifo_base_inst_n_29),
        .almost_full(xpm_fifo_base_inst_n_10),
        .data_valid(xpm_fifo_base_inst_n_30),
        .dbiterr(xpm_fifo_base_inst_n_32),
        .din({din,1'b0,1'b0}),
        .dout(dout),
        .empty(empty),
        .full(p_2_in),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(xpm_fifo_base_inst_n_8),
        .prog_empty(xpm_fifo_base_inst_n_22),
        .prog_full(xpm_fifo_base_inst_n_2),
        .rd_clk(m_axi_s2mm_aclk),
        .rd_data_count({xpm_fifo_base_inst_n_23,xpm_fifo_base_inst_n_24,xpm_fifo_base_inst_n_25,xpm_fifo_base_inst_n_26}),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(sig_stream_rst),
        .sbiterr(xpm_fifo_base_inst_n_31),
        .sleep(1'b0),
        .underflow(xpm_fifo_base_inst_n_27),
        .wr_ack(xpm_fifo_base_inst_n_11),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({xpm_fifo_base_inst_n_3,xpm_fifo_base_inst_n_4,xpm_fifo_base_inst_n_5,xpm_fifo_base_inst_n_6,xpm_fifo_base_inst_n_7}),
        .wr_en(sig_clr_dbc_reg),
        .wr_rst_busy(xpm_fifo_base_inst_n_9));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    xpm_fifo_base_inst_i_1
       (.I0(\sig_byte_cntr_reg[6] ),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    xpm_fifo_base_inst_i_5
       (.I0(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .I1(sig_m_valid_out_reg),
        .O(\sig_byte_cntr_reg[6] ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1
   (full,
    dout,
    empty,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    din,
    rd_en);
  output full;
  output [33:0]dout;
  output empty;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input [33:0]din;
  input rd_en;

  wire [0:0]E;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;
  wire xpm_fifo_base_inst_n_10;
  wire xpm_fifo_base_inst_n_11;
  wire xpm_fifo_base_inst_n_12;
  wire xpm_fifo_base_inst_n_13;
  wire xpm_fifo_base_inst_n_14;
  wire xpm_fifo_base_inst_n_2;
  wire xpm_fifo_base_inst_n_3;
  wire xpm_fifo_base_inst_n_4;
  wire xpm_fifo_base_inst_n_5;
  wire xpm_fifo_base_inst_n_50;
  wire xpm_fifo_base_inst_n_51;
  wire xpm_fifo_base_inst_n_52;
  wire xpm_fifo_base_inst_n_53;
  wire xpm_fifo_base_inst_n_54;
  wire xpm_fifo_base_inst_n_55;
  wire xpm_fifo_base_inst_n_57;
  wire xpm_fifo_base_inst_n_58;
  wire xpm_fifo_base_inst_n_59;
  wire xpm_fifo_base_inst_n_6;
  wire xpm_fifo_base_inst_n_60;
  wire xpm_fifo_base_inst_n_7;
  wire xpm_fifo_base_inst_n_8;
  wire xpm_fifo_base_inst_n_9;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;

  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4352" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(xpm_fifo_base_inst_n_57),
        .almost_full(xpm_fifo_base_inst_n_13),
        .data_valid(xpm_fifo_base_inst_n_58),
        .dbiterr(xpm_fifo_base_inst_n_60),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(xpm_fifo_base_inst_n_11),
        .prog_empty(xpm_fifo_base_inst_n_50),
        .prog_full(xpm_fifo_base_inst_n_2),
        .rd_clk(m_axi_s2mm_aclk),
        .rd_data_count({xpm_fifo_base_inst_n_51,xpm_fifo_base_inst_n_52,xpm_fifo_base_inst_n_53,xpm_fifo_base_inst_n_54}),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(sig_stream_rst),
        .sbiterr(xpm_fifo_base_inst_n_59),
        .sleep(1'b0),
        .underflow(xpm_fifo_base_inst_n_55),
        .wr_ack(xpm_fifo_base_inst_n_14),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({xpm_fifo_base_inst_n_3,xpm_fifo_base_inst_n_4,xpm_fifo_base_inst_n_5,xpm_fifo_base_inst_n_6,xpm_fifo_base_inst_n_7,xpm_fifo_base_inst_n_8,xpm_fifo_base_inst_n_9,xpm_fifo_base_inst_n_10}),
        .wr_en(E),
        .wr_rst_busy(xpm_fifo_base_inst_n_12));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) 
(* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "9" *) (* P_MIN_WIDTH_DATA_A = "9" *) 
(* P_MIN_WIDTH_DATA_B = "9" *) (* P_MIN_WIDTH_DATA_ECC = "9" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) 
(* P_MIN_WIDTH_DATA_SHFT = "9" *) (* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) 
(* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) 
(* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
(* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
(* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) 
(* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "9" *) (* P_WIDTH_COL_WRITE_B = "9" *) 
(* READ_DATA_WIDTH_A = "9" *) (* READ_DATA_WIDTH_B = "9" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) (* WRITE_DATA_WIDTH_B = "9" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB({1'b0,dina[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "34" *) (* BYTE_WRITE_WIDTH_B = "34" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "4352" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "128" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "34" *) 
(* P_MIN_WIDTH_DATA_A = "34" *) (* P_MIN_WIDTH_DATA_B = "34" *) (* P_MIN_WIDTH_DATA_ECC = "34" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "34" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) (* P_WIDTH_ADDR_READ_B = "7" *) 
(* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) (* P_WIDTH_COL_WRITE_A = "34" *) 
(* P_WIDTH_COL_WRITE_B = "34" *) (* READ_DATA_WIDTH_A = "34" *) (* READ_DATA_WIDTH_B = "34" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "34" *) 
(* WRITE_DATA_WIDTH_B = "34" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [33:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [33:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [33:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [33:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [33:0]dina;
  wire [33:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "33" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "33" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina[15:0]),
        .DIBDI(dina[31:16]),
        .DIPADIP(dina[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(doutb[15:0]),
        .DOBDO(doutb[31:16]),
        .DOPADOP(doutb[33:32]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DIADI({m_axi_mm2s_rdata[16:9],m_axi_mm2s_rdata[7:0]}),
        .DIBDI({DIBDI,m_axi_mm2s_rdata[31:26],m_axi_mm2s_rdata[24:17]}),
        .DIPADIP({1'b0,m_axi_mm2s_rdata[8]}),
        .DIPBDIP({1'b0,m_axi_mm2s_rdata[25]}),
        .DOADO({p_10_out[16:9],p_10_out[7:0]}),
        .DOBDO({p_10_out[33:26],p_10_out[24:17]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,p_10_out[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,p_10_out[25]}),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(E),
        .REGCEAREGCE(empty_fwft_i_reg),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_11_out;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(s_axis_s2mm_aclk),
        .CLKBWRCLK(s_axis_s2mm_aclk),
        .DIADI({M_Data[16:9],M_Data[7:0]}),
        .DIBDI({M_Last,M_Data[31:17]}),
        .DIPADIP({1'b0,M_Data[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({DOBDO,D[31:17]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(E),
        .REGCEAREGCE(empty_fwft_i_reg),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT4 #(
    .INIT(16'h888B)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1 
       (.I0(\vsize_vid_reg[12] [0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(Q),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1 
       (.I0(\vsize_vid_reg[12] [10]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[9]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1 
       (.I0(\vsize_vid_reg[12] [11]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[10]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0080)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2 
       (.I0(p_7_in),
        .I1(DOBDO),
        .I2(s2mm_strm_wready),
        .I3(out),
        .I4(s2mm_dmac2cdc_fsync_out),
        .I5(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3 
       (.I0(\vsize_vid_reg[12] [12]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[11]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [12]));
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6 
       (.I0(DOBDO),
        .I1(s2mm_strm_wready),
        .I2(out),
        .I3(p_10_in),
        .O(p_11_out));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1 
       (.I0(\vsize_vid_reg[12] [1]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[0]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1 
       (.I0(\vsize_vid_reg[12] [2]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[1]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1 
       (.I0(\vsize_vid_reg[12] [3]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[2]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1 
       (.I0(\vsize_vid_reg[12] [4]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[3]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1 
       (.I0(\vsize_vid_reg[12] [5]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[4]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1 
       (.I0(\vsize_vid_reg[12] [6]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[5]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1 
       (.I0(\vsize_vid_reg[12] [7]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[6]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1 
       (.I0(\vsize_vid_reg[12] [8]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[7]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1 
       (.I0(\vsize_vid_reg[12] [9]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[8]),
        .I3(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] [9]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0080)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1 
       (.I0(p_7_in),
        .I1(DOBDO),
        .I2(s2mm_strm_wready),
        .I3(out),
        .I4(s2mm_dmac2cdc_fsync_out),
        .I5(p_11_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized1
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth__parameterized0
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
   (comp0,
    \gc0.count_d1_reg[6] ,
    v1_reg);
  output comp0;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gc0.count_d1_reg[6] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_50
   (ram_full_comb,
    \gc0.count_d1_reg[6] ,
    v1_reg_0,
    E,
    comp0,
    ram_empty_fb_i_reg,
    out);
  output ram_full_comb;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [0:0]v1_reg_0;
  input [0:0]E;
  input comp0;
  input [0:0]ram_empty_fb_i_reg;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gc0.count_d1_reg[6] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_fb_i_reg),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_51
   (comp0,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] );
  output comp0;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[6] ,\gc0.count_d1_reg[4] ,\gc0.count_d1_reg[2] ,\gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_52
   (ram_empty_i_reg,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    E,
    comp0,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    out);
  output ram_empty_i_reg;
  input [3:0]v1_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]E;
  input comp0;
  input [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input out;

  wire [0:0]E;
  wire [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire out;
  wire ram_empty_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_d1_reg[8] }));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I4(out),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_58
   (comp0,
    \gc0.count_d1_reg[6] ,
    v1_reg);
  output comp0;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gc0.count_d1_reg[6] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_59
   (ram_full_comb,
    \gc0.count_d1_reg[6] ,
    v1_reg_0,
    fifo_wren,
    ram_full_fb_i_reg,
    comp0,
    E);
  output ram_full_comb;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [0:0]v1_reg_0;
  input fifo_wren;
  input ram_full_fb_i_reg;
  input comp0;
  input [0:0]E;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire fifo_wren;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire ram_full_comb;
  wire ram_full_fb_i_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gc0.count_d1_reg[6] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
  LUT5 #(
    .INIT(32'h00CCECEC)) 
    ram_full_fb_i_i_1__0
       (.I0(fifo_wren),
        .I1(ram_full_fb_i_reg),
        .I2(comp1),
        .I3(comp0),
        .I4(E),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_63
   (comp0,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] );
  output comp0;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[6] ,\gc0.count_d1_reg[4] ,\gc0.count_d1_reg[2] ,\gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_64
   (ram_empty_i_reg,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    fifo_wren,
    ram_full_fb_i_reg,
    E,
    comp0,
    out);
  output ram_empty_i_reg;
  input [3:0]v1_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input fifo_wren;
  input ram_full_fb_i_reg;
  input [0:0]E;
  input comp0;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire fifo_wren;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hDDDDFFFFD000D000)) 
    ram_empty_fb_i_i_1__0
       (.I0(fifo_wren),
        .I1(ram_full_fb_i_reg),
        .I2(E),
        .I3(comp1),
        .I4(comp0),
        .I5(out),
        .O(ram_empty_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (p_10_out,
    out,
    ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_aclk,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    s_axis_fifo_ainit_nosync,
    sig_s_ready_out_reg,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren);
  output [33:0]p_10_out;
  output out;
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;
  input s_axis_fifo_ainit_nosync;
  input sig_s_ready_out_reg;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire fifo_wren;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire [4:4]\grss.rsts/c2/v1_reg ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [8:0]p_0_out;
  wire [33:0]p_10_out;
  wire [8:0]p_11_out;
  wire [7:0]p_12_out;
  wire p_7_out;
  wire ram_full_i_reg;
  wire [8:8]rd_pntr_plus1;
  wire s_axis_fifo_ainit_nosync;
  wire sig_dqual_reg_empty_reg;
  wire sig_s_ready_out_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_54 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .E(p_7_out),
        .Q(rd_pntr_plus1),
        .fifo_wren(fifo_wren),
        .\gcc0.gc0.count_d1_reg[7] (p_11_out[7:0]),
        .\gcc0.gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_reg[7] (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .ram_full_fb_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_55 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_11_out),
        .E(p_7_out),
        .Q(p_12_out),
        .fifo_wren(fifo_wren),
        .\gc0.count_d1_reg[6] (\gwss.wsts/c0/v1_reg ),
        .\gc0.count_d1_reg[6]_0 (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_d1_reg[8] (p_0_out[8]),
        .\gc0.count_reg[8] (rd_pntr_plus1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg(\grss.rsts/c2/v1_reg ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .ram_full_fb_i_reg(E),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_11_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_20 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0
   (D,
    DOBDO,
    out,
    \gcc0.gc0.count_reg[8] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    E,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    s_axis_s2mm_aclk,
    M_Data,
    M_Last,
    s2mm_axis_linebuf_reset_out_inv,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    \vsize_vid_reg[12] ,
    Q,
    minusOp,
    p_10_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output \gcc0.gc0.count_reg[8] ;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]E;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input s_axis_s2mm_aclk;
  input [31:0]M_Data;
  input M_Last;
  input s2mm_axis_linebuf_reset_out_inv;
  input s2mm_strm_wready;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input [12:0]\vsize_vid_reg[12] ;
  input [0:0]Q;
  input [11:0]minusOp;
  input p_10_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [31:0]M_Data;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire \gcc0.gc0.count_reg[8] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire [4:4]\grss.rsts/c2/v1_reg ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [11:0]minusOp;
  wire out;
  wire [8:0]p_0_out;
  wire p_10_in;
  wire [8:0]p_11_out_0;
  wire [7:0]p_12_out;
  wire p_17_out;
  wire p_7_in;
  wire p_7_out;
  wire [8:8]rd_pntr_plus1;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .E(p_7_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (p_17_out),
        .Q(rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[7] (p_11_out_0[7:0]),
        .\gcc0.gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_reg[7] (p_12_out),
        .out(out),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_11_out_0),
        .E(p_17_out),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_VALID(M_VALID),
        .Q(p_12_out),
        .\gc0.count_d1_reg[6] (\gwss.wsts/c0/v1_reg ),
        .\gc0.count_d1_reg[6]_0 (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_d1_reg[8] (p_0_out[8]),
        .\gc0.count_reg[8] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_i_reg(\grss.rsts/c2/v1_reg ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DOBDO(DOBDO),
        .E(p_17_out),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_11_out_0),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (p_10_out,
    out,
    ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_aclk,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    s_axis_fifo_ainit_nosync,
    sig_s_ready_out_reg,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren);
  output [33:0]p_10_out;
  output out;
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;
  input s_axis_fifo_ainit_nosync;
  input sig_s_ready_out_reg;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [33:0]p_10_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_dqual_reg_empty_reg;
  wire sig_s_ready_out_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.DIBDI(DIBDI),
        .E(E),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_10_out(p_10_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0
   (D,
    DOBDO,
    out,
    \gcc0.gc0.count_reg[8] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    E,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    s_axis_s2mm_aclk,
    M_Data,
    M_Last,
    s2mm_axis_linebuf_reset_out_inv,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    \vsize_vid_reg[12] ,
    Q,
    minusOp,
    p_10_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output \gcc0.gc0.count_reg[8] ;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]E;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input s_axis_s2mm_aclk;
  input [31:0]M_Data;
  input M_Last;
  input s2mm_axis_linebuf_reset_out_inv;
  input s2mm_strm_wready;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input [12:0]\vsize_vid_reg[12] ;
  input [0:0]Q;
  input [11:0]minusOp;
  input p_10_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [31:0]M_Data;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire \gcc0.gc0.count_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2
   (p_10_out,
    out,
    ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_aclk,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    s_axis_fifo_ainit_nosync,
    sig_s_ready_out_reg,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren);
  output [33:0]p_10_out;
  output out;
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;
  input s_axis_fifo_ainit_nosync;
  input sig_s_ready_out_reg;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [33:0]p_10_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_dqual_reg_empty_reg;
  wire sig_s_ready_out_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth inst_fifo_gen
       (.DIBDI(DIBDI),
        .E(E),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_10_out(p_10_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__parameterized0
   (D,
    DOBDO,
    out,
    \gcc0.gc0.count_reg[8] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    E,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    s_axis_s2mm_aclk,
    M_Data,
    M_Last,
    s2mm_axis_linebuf_reset_out_inv,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    \vsize_vid_reg[12] ,
    Q,
    minusOp,
    p_10_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output \gcc0.gc0.count_reg[8] ;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]E;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input s_axis_s2mm_aclk;
  input [31:0]M_Data;
  input M_Last;
  input s2mm_axis_linebuf_reset_out_inv;
  input s2mm_strm_wready;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input [12:0]\vsize_vid_reg[12] ;
  input [0:0]Q;
  input [11:0]minusOp;
  input p_10_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [31:0]M_Data;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire \gcc0.gc0.count_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized0 inst_fifo_gen
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth
   (p_10_out,
    out,
    ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    m_axi_mm2s_aclk,
    E,
    m_axi_mm2s_rdata,
    DIBDI,
    s_axis_fifo_ainit_nosync,
    sig_s_ready_out_reg,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren);
  output [33:0]p_10_out;
  output out;
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;
  input s_axis_fifo_ainit_nosync;
  input sig_s_ready_out_reg;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [33:0]p_10_out;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_dqual_reg_empty_reg;
  wire sig_s_ready_out_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.DIBDI(DIBDI),
        .E(E),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_10_out(p_10_out),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth__parameterized0
   (D,
    DOBDO,
    out,
    \gcc0.gc0.count_reg[8] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    E,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    s_axis_s2mm_aclk,
    M_Data,
    M_Last,
    s2mm_axis_linebuf_reset_out_inv,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    \vsize_vid_reg[12] ,
    Q,
    minusOp,
    p_10_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output \gcc0.gc0.count_reg[8] ;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]E;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input s_axis_s2mm_aclk;
  input [31:0]M_Data;
  input M_Last;
  input s2mm_axis_linebuf_reset_out_inv;
  input s2mm_strm_wready;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input [12:0]\vsize_vid_reg[12] ;
  input [0:0]Q;
  input [11:0]minusOp;
  input p_10_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [31:0]M_Data;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire \gcc0.gc0.count_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (p_10_out,
    m_axi_mm2s_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DIBDI);
  output [33:0]p_10_out;
  input m_axi_mm2s_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]DIBDI;

  wire [1:0]DIBDI;
  wire [0:0]E;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [33:0]p_10_out;
  wire ram_empty_fb_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .E(E),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_10_out(p_10_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0
   (D,
    DOBDO,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    E,
    empty_fwft_i_reg,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    M_Data,
    M_Last,
    \vsize_vid_reg[12] ,
    s2mm_dmac2cdc_fsync_out,
    Q,
    minusOp,
    s2mm_strm_wready,
    out,
    p_10_in,
    p_7_in);
  output [31:0]D;
  output [0:0]DOBDO;
  output [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input s_axis_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input empty_fwft_i_reg;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [31:0]M_Data;
  input M_Last;
  input [12:0]\vsize_vid_reg[12] ;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]Q;
  input [11:0]minusOp;
  input s2mm_strm_wready;
  input out;
  input p_10_in;
  input p_7_in;

  wire [31:0]D;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [12:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [31:0]M_Data;
  wire M_Last;
  wire [0:0]Q;
  wire empty_fwft_i_reg;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [11:0]minusOp;
  wire out;
  wire p_10_in;
  wire p_7_in;
  wire ram_empty_fb_i_reg;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [12:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1__parameterized1 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DOBDO(DOBDO),
        .E(E),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .M_Data(M_Data),
        .M_Last(M_Last),
        .Q(Q),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .minusOp(minusOp),
        .out(out),
        .p_10_in(p_10_in),
        .p_7_in(p_7_in),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_1,
    v1_reg_0,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_reg[7] ,
    s2mm_axis_linebuf_reset_out_inv,
    E,
    s_axis_s2mm_aclk);
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_0;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input [7:0]\gcc0.gc0.count_d1_reg[7] ;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input s2mm_axis_linebuf_reset_out_inv;
  input [0:0]E;
  input s_axis_s2mm_aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [7:0]\gcc0.gc0.count_d1_reg[7] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire [8:0]plusOp;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [7:0]rd_pntr_plus1;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s_axis_s2mm_aclk;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1__0 
       (.I0(\gc0.count[8]_i_2__0_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1__0 
       (.I0(\gc0.count[8]_i_2__0_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .I3(Q),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus1[0]),
        .S(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q),
        .R(s2mm_axis_linebuf_reset_out_inv));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gcc0.gc0.count_d1_reg[7] [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gcc0.gc0.count_d1_reg[7] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_reg[7] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[7] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gcc0.gc0.count_d1_reg[7] [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gcc0.gc0.count_d1_reg[7] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[7] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[7] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gcc0.gc0.count_d1_reg[7] [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gcc0.gc0.count_d1_reg[7] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[7] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[7] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[7] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gcc0.gc0.count_d1_reg[7] [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gcc0.gc0.count_d1_reg[7] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[7] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[7] [7]),
        .O(ram_empty_i_reg_2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_62
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_1,
    v1_reg_0,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_reg[7] ,
    s_axis_fifo_ainit_nosync,
    E,
    m_axi_mm2s_aclk);
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_0;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input [7:0]\gcc0.gc0.count_d1_reg[7] ;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input s_axis_fifo_ainit_nosync;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [7:0]\gcc0.gc0.count_d1_reg[7] ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire [8:0]plusOp;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [7:0]rd_pntr_plus1;
  wire s_axis_fifo_ainit_nosync;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .I3(Q),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(s_axis_fifo_ainit_nosync));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus1[0]),
        .S(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q),
        .R(s_axis_fifo_ainit_nosync));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gcc0.gc0.count_d1_reg[7] [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gcc0.gc0.count_d1_reg[7] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_reg[7] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[7] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gcc0.gc0.count_d1_reg[7] [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gcc0.gc0.count_d1_reg[7] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[7] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[7] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gcc0.gc0.count_d1_reg[7] [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gcc0.gc0.count_d1_reg[7] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[7] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[7] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[7] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gcc0.gc0.count_d1_reg[7] [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gcc0.gc0.count_d1_reg[7] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[7] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[7] [7]),
        .O(ram_empty_i_reg_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
   (out,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    s2mm_axis_linebuf_reset_out_inv,
    s_axis_s2mm_aclk,
    s2mm_strm_wready,
    ram_empty_fb_i_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt);
  output out;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input s2mm_axis_linebuf_reset_out_inv;
  input s_axis_s2mm_aclk;
  input s2mm_strm_wready;
  input ram_empty_fb_i_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__1;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT6 #(
    .INIT(64'h0000000004555555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(ram_empty_fb_i_reg),
        .I1(s2mm_strm_wready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(s2mm_axis_linebuf_reset_out_inv),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT6 #(
    .INIT(64'h000000004F000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0 
       (.I0(empty_fwft_i),
        .I1(s2mm_strm_wready),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I5(s2mm_halt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ));
  LUT6 #(
    .INIT(64'hFFFFF02F20000000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(s2mm_strm_wready),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_fb_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
  LUT5 #(
    .INIT(32'hFF0F0400)) 
    empty_fwft_fb_i_i_1__0
       (.I0(empty_fwft_i),
        .I1(s2mm_strm_wready),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
  LUT5 #(
    .INIT(32'hFF0F0400)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(empty_fwft_i),
        .I1(s2mm_strm_wready),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
  LUT5 #(
    .INIT(32'h04555555)) 
    \gc0.count_d1[8]_i_1__0 
       (.I0(ram_empty_fb_i_reg),
        .I1(s2mm_strm_wready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(E));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(s2mm_strm_wready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hA200FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(s2mm_strm_wready),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(s2mm_axis_linebuf_reset_out_inv));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_60
   (out,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_aclk,
    sig_s_ready_out_reg,
    ram_empty_fb_i_reg,
    mm2s_prmry_resetn,
    mm2s_halt);
  output out;
  output [0:0]E;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_aclk;
  input sig_s_ready_out_reg;
  input ram_empty_fb_i_reg;
  input mm2s_prmry_resetn;
  input mm2s_halt;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__1;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_s_ready_out_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT6 #(
    .INIT(64'h0000000004555555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(sig_s_ready_out_reg),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(s_axis_fifo_ainit_nosync),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT6 #(
    .INIT(64'h000000004F000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(empty_fwft_i),
        .I1(sig_s_ready_out_reg),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(mm2s_prmry_resetn),
        .I5(mm2s_halt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ));
  LUT6 #(
    .INIT(64'hFFFFF02F20000000)) 
    aempty_fwft_fb_i_i_1
       (.I0(sig_s_ready_out_reg),
        .I1(empty_fwft_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg),
        .I5(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_fb_i),
        .S(s_axis_fifo_ainit_nosync));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_i),
        .S(s_axis_fifo_ainit_nosync));
  LUT5 #(
    .INIT(32'hFF0F0400)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_i),
        .I1(sig_s_ready_out_reg),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(s_axis_fifo_ainit_nosync));
  LUT5 #(
    .INIT(32'hFF0F0400)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_i),
        .I1(sig_s_ready_out_reg),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(s_axis_fifo_ainit_nosync));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(s_axis_fifo_ainit_nosync));
  LUT5 #(
    .INIT(32'h04555555)) 
    \gc0.count_d1[8]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(sig_s_ready_out_reg),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(E));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(sig_s_ready_out_reg),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT5 #(
    .INIT(32'hA200FFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(sig_s_ready_out_reg),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(s_axis_fifo_ainit_nosync));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(s_axis_fifo_ainit_nosync));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(s_axis_fifo_ainit_nosync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (out,
    E,
    Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    s2mm_axis_linebuf_reset_out_inv,
    s_axis_s2mm_aclk,
    s2mm_strm_wready,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_reg[7] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_halt);
  output out;
  output [0:0]E;
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg_0;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  input s2mm_axis_linebuf_reset_out_inv;
  input s_axis_s2mm_aclk;
  input s2mm_strm_wready;
  input [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input [7:0]\gcc0.gc0.count_d1_reg[7] ;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_halt;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire [0:0]Q;
  wire [3:0]\c2/v1_reg ;
  wire [7:0]\gcc0.gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire out;
  wire p_2_out;
  wire rpntr_n_22;
  wire rpntr_n_23;
  wire rpntr_n_24;
  wire rpntr_n_25;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_halt;
  wire s2mm_strm_wready;
  wire s_axis_s2mm_aclk;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_wready(s2mm_strm_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss \grss.rsts 
       (.E(E),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .\gc0.count_d1_reg[0] (rpntr_n_22),
        .\gc0.count_d1_reg[2] (rpntr_n_23),
        .\gc0.count_d1_reg[4] (rpntr_n_24),
        .\gc0.count_d1_reg[6] (rpntr_n_25),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gcc0.gc0.count_d1_reg[8]_0 ),
        .out(p_2_out),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .v1_reg(\c2/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[7] (\gcc0.gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ),
        .ram_empty_i_reg(rpntr_n_22),
        .ram_empty_i_reg_0(rpntr_n_23),
        .ram_empty_i_reg_1(rpntr_n_24),
        .ram_empty_i_reg_2(rpntr_n_25),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_54
   (out,
    Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    v1_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_aclk,
    sig_s_ready_out_reg,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_reg[7] ,
    mm2s_prmry_resetn,
    mm2s_halt,
    fifo_wren,
    ram_full_fb_i_reg);
  output out;
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [3:0]v1_reg_0;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_aclk;
  input sig_s_ready_out_reg;
  input [7:0]\gcc0.gc0.count_d1_reg[7] ;
  input [7:0]\gcc0.gc0.count_reg[7] ;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input fifo_wren;
  input ram_full_fb_i_reg;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\c2/v1_reg ;
  wire fifo_wren;
  wire [7:0]\gcc0.gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gcc0.gc0.count_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire rpntr_n_22;
  wire rpntr_n_23;
  wire rpntr_n_24;
  wire rpntr_n_25;
  wire s_axis_fifo_ainit_nosync;
  wire sig_s_ready_out_reg;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_60 \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ),
        .E(E),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_61 \grss.rsts 
       (.E(E),
        .fifo_wren(fifo_wren),
        .\gc0.count_d1_reg[0] (rpntr_n_22),
        .\gc0.count_d1_reg[2] (rpntr_n_23),
        .\gc0.count_d1_reg[4] (rpntr_n_24),
        .\gc0.count_d1_reg[6] (rpntr_n_25),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gcc0.gc0.count_d1_reg[8]_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .v1_reg(\c2/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_62 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[7] (\gcc0.gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg(rpntr_n_22),
        .ram_empty_i_reg_0(rpntr_n_23),
        .ram_empty_i_reg_1(rpntr_n_24),
        .ram_empty_i_reg_2(rpntr_n_25),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
   (out,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    s2mm_axis_linebuf_reset_out_inv,
    s_axis_s2mm_aclk,
    E,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg );
  output out;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input [3:0]v1_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  input s2mm_axis_linebuf_reset_out_inv;
  input s_axis_s2mm_aclk;
  input [0:0]E;
  input [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;

  wire [0:0]E;
  wire [0:0]\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire c2_n_0;
  wire comp0;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s_axis_s2mm_aclk;
  wire [3:0]v1_reg;

  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_51 c1
       (.comp0(comp0),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_52 c2
       (.E(E),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .comp0(comp0),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8]_0 ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c2_n_0),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .S(s2mm_axis_linebuf_reset_out_inv));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_61
   (out,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_aclk,
    fifo_wren,
    ram_full_fb_i_reg,
    E);
  output out;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input [3:0]v1_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_aclk;
  input fifo_wren;
  input ram_full_fb_i_reg;
  input [0:0]E;

  wire [0:0]E;
  wire c2_n_0;
  wire comp0;
  wire fifo_wren;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8]_0 ;
  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire [3:0]v1_reg;

  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_63 c1
       (.comp0(comp0),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_64 c2
       (.E(E),
        .comp0(comp0),
        .fifo_wren(fifo_wren),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8]_0 ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c2_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .S(s_axis_fifo_ainit_nosync));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .S(s_axis_fifo_ainit_nosync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_i_reg,
    v1_reg_0,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[8] ,
    s2mm_axis_linebuf_reset_out_inv,
    E,
    s_axis_s2mm_aclk);
  output [7:0]Q;
  output [0:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]ram_empty_i_reg;
  output [0:0]v1_reg_0;
  output ram_empty_i_reg_0;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [0:0]\gc0.count_reg[8] ;
  input s2mm_axis_linebuf_reset_out_inv;
  input [0:0]E;
  input s_axis_s2mm_aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gc0.count_reg[8] ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [8:8]p_12_out;
  wire [8:0]plusOp__0;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s_axis_s2mm_aclk;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(p_12_out),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(p_12_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .S(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(s2mm_axis_linebuf_reset_out_inv));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(p_12_out),
        .R(s2mm_axis_linebuf_reset_out_inv));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gc0.count_d1_reg[8] ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gc0.count_reg[8] ),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(p_12_out),
        .I1(\gc0.count_d1_reg[8] ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_57
   (Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_i_reg,
    v1_reg_0,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[8] ,
    s_axis_fifo_ainit_nosync,
    ram_full_fb_i_reg,
    m_axi_mm2s_aclk);
  output [7:0]Q;
  output [0:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]ram_empty_i_reg;
  output [0:0]v1_reg_0;
  output ram_empty_i_reg_0;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [0:0]\gc0.count_reg[8] ;
  input s_axis_fifo_ainit_nosync;
  input [0:0]ram_full_fb_i_reg;
  input m_axi_mm2s_aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]Q;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gc0.count_reg[8] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire m_axi_mm2s_aclk;
  wire [8:8]p_12_out;
  wire [8:0]plusOp__0;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(p_12_out),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(p_12_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(s_axis_fifo_ainit_nosync));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .S(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_fb_i_reg),
        .D(plusOp__0[8]),
        .Q(p_12_out),
        .R(s_axis_fifo_ainit_nosync));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gc0.count_d1_reg[8] ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gc0.count_reg[8] ),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gc0.count_d1_reg[8] ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (\gcc0.gc0.count_reg[8] ,
    E,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[6]_0 ,
    s2mm_axis_linebuf_reset_out_inv,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[8] );
  output \gcc0.gc0.count_reg[8] ;
  output [0:0]E;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]ram_empty_i_reg;
  output ram_empty_i_reg_0;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [3:0]\gc0.count_d1_reg[6]_0 ;
  input s2mm_axis_linebuf_reset_out_inv;
  input s_axis_s2mm_aclk;
  input [0:0]ram_empty_fb_i_reg;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [0:0]\gc0.count_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire M_VALID;
  wire [7:0]Q;
  wire [4:4]\c0/v1_reg ;
  wire [4:4]\c1/v1_reg ;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire [3:0]\gc0.count_d1_reg[6]_0 ;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gc0.count_reg[8] ;
  wire \gcc0.gc0.count_reg[8] ;
  wire [0:0]ram_empty_fb_i_reg;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s_axis_s2mm_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .M_VALID(M_VALID),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gc0.count_d1_reg[6]_0 (\gc0.count_d1_reg[6]_0 ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .s2mm_axis_linebuf_reset_out_inv(s2mm_axis_linebuf_reset_out_inv),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_55
   (ram_full_i_reg,
    sig_dqual_reg_empty_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[6]_0 ,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_aclk,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[8] ,
    fifo_wren,
    E,
    ram_full_fb_i_reg);
  output ram_full_i_reg;
  output sig_dqual_reg_empty_reg;
  output [7:0]Q;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]ram_empty_i_reg;
  output ram_empty_i_reg_0;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [3:0]\gc0.count_d1_reg[6]_0 ;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_aclk;
  input [0:0]\gc0.count_d1_reg[8] ;
  input [0:0]\gc0.count_reg[8] ;
  input fifo_wren;
  input [0:0]E;
  input [0:0]ram_full_fb_i_reg;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire [4:4]\c0/v1_reg ;
  wire [4:4]\c1/v1_reg ;
  wire fifo_wren;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire [3:0]\gc0.count_d1_reg[6]_0 ;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gc0.count_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire s_axis_fifo_ainit_nosync;
  wire sig_dqual_reg_empty_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_56 \gwss.wsts 
       (.E(E),
        .fifo_wren(fifo_wren),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gc0.count_d1_reg[6]_0 (\gc0.count_d1_reg[6]_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg_0(ram_full_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_57 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q(Q),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
   (\gcc0.gc0.count_reg[8] ,
    E,
    \gc0.count_d1_reg[6] ,
    v1_reg,
    \gc0.count_d1_reg[6]_0 ,
    v1_reg_0,
    s2mm_axis_linebuf_reset_out_inv,
    s_axis_s2mm_aclk,
    ram_empty_fb_i_reg,
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ,
    M_VALID,
    s2mm_dmac2cdc_fsync_out);
  output \gcc0.gc0.count_reg[8] ;
  output [0:0]E;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [0:0]v1_reg;
  input [3:0]\gc0.count_d1_reg[6]_0 ;
  input [0:0]v1_reg_0;
  input s2mm_axis_linebuf_reset_out_inv;
  input s_axis_s2mm_aclk;
  input [0:0]ram_empty_fb_i_reg;
  input \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  input M_VALID;
  input s2mm_dmac2cdc_fsync_out;

  wire [0:0]E;
  wire \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ;
  wire M_VALID;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire [3:0]\gc0.count_d1_reg[6]_0 ;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s2mm_axis_linebuf_reset_out_inv;
  wire s2mm_dmac2cdc_fsync_out;
  wire s_axis_s2mm_aclk;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  assign \gcc0.gc0.count_reg[8]  = ram_full_i;
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg ),
        .I1(M_VALID),
        .I2(s2mm_dmac2cdc_fsync_out),
        .I3(s2mm_axis_linebuf_reset_out_inv),
        .I4(ram_full_i),
        .I5(ram_full_fb_i),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_50 c1
       (.E(E),
        .comp0(comp0),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6]_0 ),
        .out(ram_full_fb_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(s2mm_axis_linebuf_reset_out_inv));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(s2mm_axis_linebuf_reset_out_inv));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_56
   (ram_full_i_reg_0,
    sig_dqual_reg_empty_reg,
    \gc0.count_d1_reg[6] ,
    v1_reg,
    \gc0.count_d1_reg[6]_0 ,
    v1_reg_0,
    s_axis_fifo_ainit_nosync,
    m_axi_mm2s_aclk,
    fifo_wren,
    E);
  output ram_full_i_reg_0;
  output sig_dqual_reg_empty_reg;
  input [3:0]\gc0.count_d1_reg[6] ;
  input [0:0]v1_reg;
  input [3:0]\gc0.count_d1_reg[6]_0 ;
  input [0:0]v1_reg_0;
  input s_axis_fifo_ainit_nosync;
  input m_axi_mm2s_aclk;
  input fifo_wren;
  input [0:0]E;

  wire [0:0]E;
  wire comp0;
  wire fifo_wren;
  wire [3:0]\gc0.count_d1_reg[6] ;
  wire [3:0]\gc0.count_d1_reg[6]_0 ;
  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_axis_fifo_ainit_nosync;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

  assign ram_full_i_reg_0 = ram_full_fb_i;
  assign sig_dqual_reg_empty_reg = ram_full_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_58 c0
       (.comp0(comp0),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_59 c1
       (.E(E),
        .comp0(comp0),
        .fifo_wren(fifo_wren),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6]_0 ),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg(ram_full_fb_i),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(s_axis_fifo_ainit_nosync));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(s_axis_fifo_ainit_nosync));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
