// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Block_proc307309_HH_
#define _Block_proc307309_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "AddWeighted.h"
#include "Sobel.h"
#include "Sobel_1.h"
#include "GaussianBlur.h"
#include "CvtColor_1.h"
#include "Mat2AXIvideo.h"
#include "Duplicate.h"
#include "CvtColor.h"
#include "fifo_w8_d1_A.h"

namespace ap_rtl {

struct Block_proc307309 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<1> > Enabled_V_dout;
    sc_in< sc_logic > Enabled_V_empty_n;
    sc_out< sc_logic > Enabled_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_0_V_dout;
    sc_in< sc_logic > img_0_data_stream_0_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_0_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_1_V_dout;
    sc_in< sc_logic > img_0_data_stream_1_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_1_V_read;
    sc_in< sc_lv<8> > img_0_data_stream_2_V_dout;
    sc_in< sc_logic > img_0_data_stream_2_V_empty_n;
    sc_out< sc_logic > img_0_data_stream_2_V_read;
    sc_out< sc_lv<24> > OUTPUT_STREAM_TDATA;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_lv<3> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<3> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TDEST;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Block_proc307309(sc_module_name name);
    SC_HAS_PROCESS(Block_proc307309);

    ~Block_proc307309();

    sc_trace_file* mVcdFile;

    AddWeighted* grp_AddWeighted_fu_596;
    Sobel* grp_Sobel_fu_609;
    Sobel_1* grp_Sobel_1_fu_619;
    GaussianBlur* grp_GaussianBlur_fu_629;
    CvtColor_1* grp_CvtColor_1_fu_639;
    Mat2AXIvideo* grp_Mat2AXIvideo_fu_652;
    Duplicate* grp_Duplicate_fu_676;
    CvtColor* grp_CvtColor_fu_689;
    fifo_w8_d1_A* img_1_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_1_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_1_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_2_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_2_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_2_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_2a_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_2a_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_2a_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_2b_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_2b_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_2b_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_3_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_3_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_3_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_4_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_4_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_4_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_5_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_5_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_5_data_stream_2_fifo_U;
    fifo_w8_d1_A* img_6_data_stream_0_fifo_U;
    fifo_w8_d1_A* img_6_data_stream_1_fifo_U;
    fifo_w8_d1_A* img_6_data_stream_2_fifo_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<24> > OUTPUT_STREAM_V_data_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_ack_out;
    sc_signal< sc_lv<24> > OUTPUT_STREAM_V_data_V_1_payload_A;
    sc_signal< sc_lv<24> > OUTPUT_STREAM_V_data_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_data_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > OUTPUT_STREAM_V_keep_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_ack_out;
    sc_signal< sc_lv<3> > OUTPUT_STREAM_V_keep_V_1_payload_A;
    sc_signal< sc_lv<3> > OUTPUT_STREAM_V_keep_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_keep_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > OUTPUT_STREAM_V_strb_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_ack_out;
    sc_signal< sc_lv<3> > OUTPUT_STREAM_V_strb_V_1_payload_A;
    sc_signal< sc_lv<3> > OUTPUT_STREAM_V_strb_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_strb_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_user_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_user_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_user_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_last_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_last_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_last_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_id_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_id_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_id_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_dest_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_V_dest_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_sel;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_STREAM_V_dest_V_1_state;
    sc_signal< sc_logic > OUTPUT_STREAM_V_dest_V_1_state_cmp_full;
    sc_signal< sc_logic > Enabled_V_blk_n;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_ap_start;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_ap_done;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_ap_idle;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_ap_ready;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_src1_data_stream_0_V_read;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_src1_data_stream_1_V_read;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_src1_data_stream_2_V_read;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_src2_data_stream_0_V_read;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_src2_data_stream_1_V_read;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_src2_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_AddWeighted_fu_596_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_AddWeighted_fu_596_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_AddWeighted_fu_596_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_Sobel_fu_609_ap_start;
    sc_signal< sc_logic > grp_Sobel_fu_609_ap_done;
    sc_signal< sc_logic > grp_Sobel_fu_609_ap_idle;
    sc_signal< sc_logic > grp_Sobel_fu_609_ap_ready;
    sc_signal< sc_logic > grp_Sobel_fu_609_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Sobel_fu_609_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Sobel_fu_609_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_Sobel_fu_609_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_Sobel_fu_609_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_Sobel_fu_609_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_Sobel_fu_609_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_Sobel_fu_609_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_Sobel_fu_609_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_ap_start;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_ap_done;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_ap_idle;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_ap_ready;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_Sobel_1_fu_619_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_Sobel_1_fu_619_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_Sobel_1_fu_619_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_ap_start;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_ap_done;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_ap_idle;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_ap_ready;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_GaussianBlur_fu_629_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_GaussianBlur_fu_629_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_GaussianBlur_fu_629_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_ap_start;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_ap_done;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_ap_idle;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_ap_ready;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_CvtColor_1_fu_639_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_1_fu_639_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_1_fu_639_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_ap_start;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_ap_done;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_ap_idle;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_ap_ready;
    sc_signal< sc_lv<8> > grp_Mat2AXIvideo_fu_652_img_data_stream_0_V_dout;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_img_data_stream_0_V_empty_n;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_img_data_stream_0_V_read;
    sc_signal< sc_lv<8> > grp_Mat2AXIvideo_fu_652_img_data_stream_1_V_dout;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_img_data_stream_1_V_empty_n;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_img_data_stream_1_V_read;
    sc_signal< sc_lv<8> > grp_Mat2AXIvideo_fu_652_img_data_stream_2_V_dout;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_img_data_stream_2_V_empty_n;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TDATA;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TVALID;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TREADY;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TKEEP;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TSTRB;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TUSER;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TLAST;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TID;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TDEST;
    sc_signal< sc_logic > grp_Duplicate_fu_676_ap_start;
    sc_signal< sc_logic > grp_Duplicate_fu_676_ap_done;
    sc_signal< sc_logic > grp_Duplicate_fu_676_ap_idle;
    sc_signal< sc_logic > grp_Duplicate_fu_676_ap_ready;
    sc_signal< sc_logic > grp_Duplicate_fu_676_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Duplicate_fu_676_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Duplicate_fu_676_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_Duplicate_fu_676_dst1_data_stream_0_V_din;
    sc_signal< sc_logic > grp_Duplicate_fu_676_dst1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_Duplicate_fu_676_dst1_data_stream_1_V_din;
    sc_signal< sc_logic > grp_Duplicate_fu_676_dst1_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_Duplicate_fu_676_dst1_data_stream_2_V_din;
    sc_signal< sc_logic > grp_Duplicate_fu_676_dst1_data_stream_2_V_write;
    sc_signal< sc_lv<8> > grp_Duplicate_fu_676_dst2_data_stream_0_V_din;
    sc_signal< sc_logic > grp_Duplicate_fu_676_dst2_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_Duplicate_fu_676_dst2_data_stream_1_V_din;
    sc_signal< sc_logic > grp_Duplicate_fu_676_dst2_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_Duplicate_fu_676_dst2_data_stream_2_V_din;
    sc_signal< sc_logic > grp_Duplicate_fu_676_dst2_data_stream_2_V_write;
    sc_signal< sc_logic > grp_CvtColor_fu_689_ap_start;
    sc_signal< sc_logic > grp_CvtColor_fu_689_ap_done;
    sc_signal< sc_logic > grp_CvtColor_fu_689_ap_idle;
    sc_signal< sc_logic > grp_CvtColor_fu_689_ap_ready;
    sc_signal< sc_logic > grp_CvtColor_fu_689_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_CvtColor_fu_689_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_CvtColor_fu_689_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_689_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_689_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_689_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_689_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_689_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_689_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_AddWeighted_fu_596_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > img_4_data_stream_0_dout;
    sc_signal< sc_logic > img_4_data_stream_0_empty_n;
    sc_signal< sc_logic > img_4_data_stream_0_read;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > img_4_data_stream_1_dout;
    sc_signal< sc_logic > img_4_data_stream_1_empty_n;
    sc_signal< sc_logic > img_4_data_stream_1_read;
    sc_signal< sc_lv<8> > img_4_data_stream_2_dout;
    sc_signal< sc_logic > img_4_data_stream_2_empty_n;
    sc_signal< sc_logic > img_4_data_stream_2_read;
    sc_signal< sc_lv<8> > img_3_data_stream_0_dout;
    sc_signal< sc_logic > img_3_data_stream_0_empty_n;
    sc_signal< sc_logic > img_3_data_stream_0_read;
    sc_signal< sc_lv<8> > img_3_data_stream_1_dout;
    sc_signal< sc_logic > img_3_data_stream_1_empty_n;
    sc_signal< sc_logic > img_3_data_stream_1_read;
    sc_signal< sc_lv<8> > img_3_data_stream_2_dout;
    sc_signal< sc_logic > img_3_data_stream_2_empty_n;
    sc_signal< sc_logic > img_3_data_stream_2_read;
    sc_signal< sc_logic > img_5_data_stream_0_full_n;
    sc_signal< sc_logic > img_5_data_stream_0_write;
    sc_signal< sc_logic > img_5_data_stream_1_full_n;
    sc_signal< sc_logic > img_5_data_stream_1_write;
    sc_signal< sc_logic > img_5_data_stream_2_full_n;
    sc_signal< sc_logic > img_5_data_stream_2_write;
    sc_signal< sc_logic > grp_Sobel_fu_609_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > img_2a_data_stream_0_dout;
    sc_signal< sc_logic > img_2a_data_stream_0_empty_n;
    sc_signal< sc_logic > img_2a_data_stream_0_read;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > img_2a_data_stream_1_dout;
    sc_signal< sc_logic > img_2a_data_stream_1_empty_n;
    sc_signal< sc_logic > img_2a_data_stream_1_read;
    sc_signal< sc_lv<8> > img_2a_data_stream_2_dout;
    sc_signal< sc_logic > img_2a_data_stream_2_empty_n;
    sc_signal< sc_logic > img_2a_data_stream_2_read;
    sc_signal< sc_logic > img_3_data_stream_0_full_n;
    sc_signal< sc_logic > img_3_data_stream_0_write;
    sc_signal< sc_logic > img_3_data_stream_1_full_n;
    sc_signal< sc_logic > img_3_data_stream_1_write;
    sc_signal< sc_logic > img_3_data_stream_2_full_n;
    sc_signal< sc_logic > img_3_data_stream_2_write;
    sc_signal< sc_logic > grp_Sobel_1_fu_619_ap_start_reg;
    sc_signal< sc_lv<8> > img_2b_data_stream_0_dout;
    sc_signal< sc_logic > img_2b_data_stream_0_empty_n;
    sc_signal< sc_logic > img_2b_data_stream_0_read;
    sc_signal< sc_lv<8> > img_2b_data_stream_1_dout;
    sc_signal< sc_logic > img_2b_data_stream_1_empty_n;
    sc_signal< sc_logic > img_2b_data_stream_1_read;
    sc_signal< sc_lv<8> > img_2b_data_stream_2_dout;
    sc_signal< sc_logic > img_2b_data_stream_2_empty_n;
    sc_signal< sc_logic > img_2b_data_stream_2_read;
    sc_signal< sc_logic > img_4_data_stream_0_full_n;
    sc_signal< sc_logic > img_4_data_stream_0_write;
    sc_signal< sc_logic > img_4_data_stream_1_full_n;
    sc_signal< sc_logic > img_4_data_stream_1_write;
    sc_signal< sc_logic > img_4_data_stream_2_full_n;
    sc_signal< sc_logic > img_4_data_stream_2_write;
    sc_signal< sc_logic > grp_GaussianBlur_fu_629_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > img_1_data_stream_0_dout;
    sc_signal< sc_logic > img_1_data_stream_0_empty_n;
    sc_signal< sc_logic > img_1_data_stream_0_read;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > img_1_data_stream_1_dout;
    sc_signal< sc_logic > img_1_data_stream_1_empty_n;
    sc_signal< sc_logic > img_1_data_stream_1_read;
    sc_signal< sc_lv<8> > img_1_data_stream_2_dout;
    sc_signal< sc_logic > img_1_data_stream_2_empty_n;
    sc_signal< sc_logic > img_1_data_stream_2_read;
    sc_signal< sc_logic > img_2_data_stream_0_full_n;
    sc_signal< sc_logic > img_2_data_stream_0_write;
    sc_signal< sc_logic > img_2_data_stream_1_full_n;
    sc_signal< sc_logic > img_2_data_stream_1_write;
    sc_signal< sc_logic > img_2_data_stream_2_full_n;
    sc_signal< sc_logic > img_2_data_stream_2_write;
    sc_signal< sc_logic > grp_CvtColor_1_fu_639_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call0;
    sc_signal< sc_lv<1> > Enabled_V_read_read_fu_590_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > img_1_data_stream_0_full_n;
    sc_signal< sc_logic > img_1_data_stream_0_write;
    sc_signal< sc_logic > img_1_data_stream_1_full_n;
    sc_signal< sc_logic > img_1_data_stream_1_write;
    sc_signal< sc_logic > img_1_data_stream_2_full_n;
    sc_signal< sc_logic > img_1_data_stream_2_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_652_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<8> > img_6_data_stream_0_dout;
    sc_signal< sc_logic > img_6_data_stream_0_empty_n;
    sc_signal< sc_logic > img_6_data_stream_0_read;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > img_6_data_stream_1_dout;
    sc_signal< sc_logic > img_6_data_stream_1_empty_n;
    sc_signal< sc_logic > img_6_data_stream_1_read;
    sc_signal< sc_lv<8> > img_6_data_stream_2_dout;
    sc_signal< sc_logic > img_6_data_stream_2_empty_n;
    sc_signal< sc_logic > img_6_data_stream_2_read;
    sc_signal< sc_logic > grp_Duplicate_fu_676_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > img_2_data_stream_0_dout;
    sc_signal< sc_logic > img_2_data_stream_0_empty_n;
    sc_signal< sc_logic > img_2_data_stream_0_read;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > img_2_data_stream_1_dout;
    sc_signal< sc_logic > img_2_data_stream_1_empty_n;
    sc_signal< sc_logic > img_2_data_stream_1_read;
    sc_signal< sc_lv<8> > img_2_data_stream_2_dout;
    sc_signal< sc_logic > img_2_data_stream_2_empty_n;
    sc_signal< sc_logic > img_2_data_stream_2_read;
    sc_signal< sc_logic > img_2a_data_stream_0_full_n;
    sc_signal< sc_logic > img_2a_data_stream_0_write;
    sc_signal< sc_logic > img_2a_data_stream_1_full_n;
    sc_signal< sc_logic > img_2a_data_stream_1_write;
    sc_signal< sc_logic > img_2a_data_stream_2_full_n;
    sc_signal< sc_logic > img_2a_data_stream_2_write;
    sc_signal< sc_logic > img_2b_data_stream_0_full_n;
    sc_signal< sc_logic > img_2b_data_stream_0_write;
    sc_signal< sc_logic > img_2b_data_stream_1_full_n;
    sc_signal< sc_logic > img_2b_data_stream_1_write;
    sc_signal< sc_logic > img_2b_data_stream_2_full_n;
    sc_signal< sc_logic > img_2b_data_stream_2_write;
    sc_signal< sc_logic > grp_CvtColor_fu_689_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<8> > img_5_data_stream_0_dout;
    sc_signal< sc_logic > img_5_data_stream_0_empty_n;
    sc_signal< sc_logic > img_5_data_stream_0_read;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > img_5_data_stream_1_dout;
    sc_signal< sc_logic > img_5_data_stream_1_empty_n;
    sc_signal< sc_logic > img_5_data_stream_1_read;
    sc_signal< sc_lv<8> > img_5_data_stream_2_dout;
    sc_signal< sc_logic > img_5_data_stream_2_empty_n;
    sc_signal< sc_logic > img_5_data_stream_2_read;
    sc_signal< sc_logic > img_6_data_stream_0_full_n;
    sc_signal< sc_logic > img_6_data_stream_0_write;
    sc_signal< sc_logic > img_6_data_stream_1_full_n;
    sc_signal< sc_logic > img_6_data_stream_1_write;
    sc_signal< sc_logic > img_6_data_stream_2_full_n;
    sc_signal< sc_logic > img_6_data_stream_2_write;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< bool > ap_block_state16;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Enabled_V_blk_n();
    void thread_Enabled_V_read();
    void thread_Enabled_V_read_read_fu_590_p2();
    void thread_OUTPUT_STREAM_TDATA();
    void thread_OUTPUT_STREAM_TDEST();
    void thread_OUTPUT_STREAM_TID();
    void thread_OUTPUT_STREAM_TKEEP();
    void thread_OUTPUT_STREAM_TLAST();
    void thread_OUTPUT_STREAM_TSTRB();
    void thread_OUTPUT_STREAM_TUSER();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_OUTPUT_STREAM_V_data_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_data_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_data_V_1_data_out();
    void thread_OUTPUT_STREAM_V_data_V_1_load_A();
    void thread_OUTPUT_STREAM_V_data_V_1_load_B();
    void thread_OUTPUT_STREAM_V_data_V_1_sel();
    void thread_OUTPUT_STREAM_V_data_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_data_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_data_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_dest_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_dest_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_dest_V_1_data_out();
    void thread_OUTPUT_STREAM_V_dest_V_1_load_A();
    void thread_OUTPUT_STREAM_V_dest_V_1_load_B();
    void thread_OUTPUT_STREAM_V_dest_V_1_sel();
    void thread_OUTPUT_STREAM_V_dest_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_dest_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_dest_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_id_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_id_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_id_V_1_data_out();
    void thread_OUTPUT_STREAM_V_id_V_1_load_A();
    void thread_OUTPUT_STREAM_V_id_V_1_load_B();
    void thread_OUTPUT_STREAM_V_id_V_1_sel();
    void thread_OUTPUT_STREAM_V_id_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_id_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_id_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_keep_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_keep_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_keep_V_1_data_out();
    void thread_OUTPUT_STREAM_V_keep_V_1_load_A();
    void thread_OUTPUT_STREAM_V_keep_V_1_load_B();
    void thread_OUTPUT_STREAM_V_keep_V_1_sel();
    void thread_OUTPUT_STREAM_V_keep_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_keep_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_keep_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_last_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_last_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_last_V_1_data_out();
    void thread_OUTPUT_STREAM_V_last_V_1_load_A();
    void thread_OUTPUT_STREAM_V_last_V_1_load_B();
    void thread_OUTPUT_STREAM_V_last_V_1_sel();
    void thread_OUTPUT_STREAM_V_last_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_last_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_last_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_strb_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_strb_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_strb_V_1_data_out();
    void thread_OUTPUT_STREAM_V_strb_V_1_load_A();
    void thread_OUTPUT_STREAM_V_strb_V_1_load_B();
    void thread_OUTPUT_STREAM_V_strb_V_1_sel();
    void thread_OUTPUT_STREAM_V_strb_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_strb_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_strb_V_1_vld_out();
    void thread_OUTPUT_STREAM_V_user_V_1_ack_in();
    void thread_OUTPUT_STREAM_V_user_V_1_ack_out();
    void thread_OUTPUT_STREAM_V_user_V_1_data_out();
    void thread_OUTPUT_STREAM_V_user_V_1_load_A();
    void thread_OUTPUT_STREAM_V_user_V_1_load_B();
    void thread_OUTPUT_STREAM_V_user_V_1_sel();
    void thread_OUTPUT_STREAM_V_user_V_1_state_cmp_full();
    void thread_OUTPUT_STREAM_V_user_V_1_vld_in();
    void thread_OUTPUT_STREAM_V_user_V_1_vld_out();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state16();
    void thread_ap_block_state1_ignore_call0();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_AddWeighted_fu_596_ap_start();
    void thread_grp_CvtColor_1_fu_639_ap_start();
    void thread_grp_CvtColor_fu_689_ap_start();
    void thread_grp_Duplicate_fu_676_ap_start();
    void thread_grp_GaussianBlur_fu_629_ap_start();
    void thread_grp_Mat2AXIvideo_fu_652_OUTPUT_STREAM_TREADY();
    void thread_grp_Mat2AXIvideo_fu_652_ap_start();
    void thread_grp_Mat2AXIvideo_fu_652_img_data_stream_0_V_dout();
    void thread_grp_Mat2AXIvideo_fu_652_img_data_stream_0_V_empty_n();
    void thread_grp_Mat2AXIvideo_fu_652_img_data_stream_1_V_dout();
    void thread_grp_Mat2AXIvideo_fu_652_img_data_stream_1_V_empty_n();
    void thread_grp_Mat2AXIvideo_fu_652_img_data_stream_2_V_dout();
    void thread_grp_Mat2AXIvideo_fu_652_img_data_stream_2_V_empty_n();
    void thread_grp_Sobel_1_fu_619_ap_start();
    void thread_grp_Sobel_fu_609_ap_start();
    void thread_img_0_data_stream_0_V_read();
    void thread_img_0_data_stream_1_V_read();
    void thread_img_0_data_stream_2_V_read();
    void thread_img_1_data_stream_0_read();
    void thread_img_1_data_stream_0_write();
    void thread_img_1_data_stream_1_read();
    void thread_img_1_data_stream_1_write();
    void thread_img_1_data_stream_2_read();
    void thread_img_1_data_stream_2_write();
    void thread_img_2_data_stream_0_read();
    void thread_img_2_data_stream_0_write();
    void thread_img_2_data_stream_1_read();
    void thread_img_2_data_stream_1_write();
    void thread_img_2_data_stream_2_read();
    void thread_img_2_data_stream_2_write();
    void thread_img_2a_data_stream_0_read();
    void thread_img_2a_data_stream_0_write();
    void thread_img_2a_data_stream_1_read();
    void thread_img_2a_data_stream_1_write();
    void thread_img_2a_data_stream_2_read();
    void thread_img_2a_data_stream_2_write();
    void thread_img_2b_data_stream_0_read();
    void thread_img_2b_data_stream_0_write();
    void thread_img_2b_data_stream_1_read();
    void thread_img_2b_data_stream_1_write();
    void thread_img_2b_data_stream_2_read();
    void thread_img_2b_data_stream_2_write();
    void thread_img_3_data_stream_0_read();
    void thread_img_3_data_stream_0_write();
    void thread_img_3_data_stream_1_read();
    void thread_img_3_data_stream_1_write();
    void thread_img_3_data_stream_2_read();
    void thread_img_3_data_stream_2_write();
    void thread_img_4_data_stream_0_read();
    void thread_img_4_data_stream_0_write();
    void thread_img_4_data_stream_1_read();
    void thread_img_4_data_stream_1_write();
    void thread_img_4_data_stream_2_read();
    void thread_img_4_data_stream_2_write();
    void thread_img_5_data_stream_0_read();
    void thread_img_5_data_stream_0_write();
    void thread_img_5_data_stream_1_read();
    void thread_img_5_data_stream_1_write();
    void thread_img_5_data_stream_2_read();
    void thread_img_5_data_stream_2_write();
    void thread_img_6_data_stream_0_read();
    void thread_img_6_data_stream_0_write();
    void thread_img_6_data_stream_1_read();
    void thread_img_6_data_stream_1_write();
    void thread_img_6_data_stream_2_read();
    void thread_img_6_data_stream_2_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
