###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       154754   # Number of WRITE/WRITEP commands
num_reads_done                 =       455022   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       371767   # Number of read row buffer hits
num_read_cmds                  =       455025   # Number of READ/READP commands
num_writes_done                =       154799   # Number of read requests issued
num_write_row_hits             =       108474   # Number of write row buffer hits
num_act_cmds                   =       129946   # Number of ACT commands
num_pre_cmds                   =       129919   # Number of PRE commands
num_ondemand_pres              =       108273   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9382850   # Cyles of rank active rank.0
rank_active_cycles.1           =      9088413   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       617150   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       911587   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       565371   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3646   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1449   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1810   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          820   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          582   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          840   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1925   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2536   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29397   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           17   # Write cmd latency (cycles)
write_latency[20-39]           =          535   # Write cmd latency (cycles)
write_latency[40-59]           =          833   # Write cmd latency (cycles)
write_latency[60-79]           =         2423   # Write cmd latency (cycles)
write_latency[80-99]           =         5166   # Write cmd latency (cycles)
write_latency[100-119]         =         7333   # Write cmd latency (cycles)
write_latency[120-139]         =        10867   # Write cmd latency (cycles)
write_latency[140-159]         =        11387   # Write cmd latency (cycles)
write_latency[160-179]         =        11246   # Write cmd latency (cycles)
write_latency[180-199]         =        11142   # Write cmd latency (cycles)
write_latency[200-]            =        93805   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       215350   # Read request latency (cycles)
read_latency[40-59]            =        70345   # Read request latency (cycles)
read_latency[60-79]            =        62208   # Read request latency (cycles)
read_latency[80-99]            =        19002   # Read request latency (cycles)
read_latency[100-119]          =        13054   # Read request latency (cycles)
read_latency[120-139]          =        10368   # Read request latency (cycles)
read_latency[140-159]          =         6751   # Read request latency (cycles)
read_latency[160-179]          =         5410   # Read request latency (cycles)
read_latency[180-199]          =         4394   # Read request latency (cycles)
read_latency[200-]             =        48140   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.72532e+08   # Write energy
read_energy                    =  1.83466e+09   # Read energy
act_energy                     =  3.55532e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.96232e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.37562e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8549e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67117e+09   # Active standby energy rank.1
average_read_latency           =      94.9102   # Average read request latency (cycles)
average_interarrival           =      16.3965   # Average request interarrival latency (cycles)
total_energy                   =  1.59272e+10   # Total energy (pJ)
average_power                  =      1592.72   # Average power (mW)
average_bandwidth              =      5.20381   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       147944   # Number of WRITE/WRITEP commands
num_reads_done                 =       442784   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       372632   # Number of read row buffer hits
num_read_cmds                  =       442784   # Number of READ/READP commands
num_writes_done                =       148024   # Number of read requests issued
num_write_row_hits             =       115225   # Number of write row buffer hits
num_act_cmds                   =       103197   # Number of ACT commands
num_pre_cmds                   =       103170   # Number of PRE commands
num_ondemand_pres              =        82087   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9240382   # Cyles of rank active rank.0
rank_active_cycles.1           =      9205021   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       759618   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       794979   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       545658   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4408   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1452   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1810   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          839   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          546   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          799   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1539   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1890   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2465   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29465   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          587   # Write cmd latency (cycles)
write_latency[40-59]           =         1384   # Write cmd latency (cycles)
write_latency[60-79]           =         3442   # Write cmd latency (cycles)
write_latency[80-99]           =         6725   # Write cmd latency (cycles)
write_latency[100-119]         =         8630   # Write cmd latency (cycles)
write_latency[120-139]         =        10424   # Write cmd latency (cycles)
write_latency[140-159]         =        10539   # Write cmd latency (cycles)
write_latency[160-179]         =        10122   # Write cmd latency (cycles)
write_latency[180-199]         =         9828   # Write cmd latency (cycles)
write_latency[200-]            =        86250   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       222982   # Read request latency (cycles)
read_latency[40-59]            =        69083   # Read request latency (cycles)
read_latency[60-79]            =        56461   # Read request latency (cycles)
read_latency[80-99]            =        18170   # Read request latency (cycles)
read_latency[100-119]          =        12698   # Read request latency (cycles)
read_latency[120-139]          =         9951   # Read request latency (cycles)
read_latency[140-159]          =         5855   # Read request latency (cycles)
read_latency[160-179]          =         4782   # Read request latency (cycles)
read_latency[180-199]          =         3808   # Read request latency (cycles)
read_latency[200-]             =        38994   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.38536e+08   # Write energy
read_energy                    =  1.78531e+09   # Read energy
act_energy                     =  2.82347e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.64617e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.8159e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.766e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74393e+09   # Active standby energy rank.1
average_read_latency           =      82.3753   # Average read request latency (cycles)
average_interarrival           =      16.9241   # Average request interarrival latency (cycles)
total_energy                   =   1.5767e+10   # Total energy (pJ)
average_power                  =       1576.7   # Average power (mW)
average_bandwidth              =      5.04156   # Average bandwidth
