# FS32K144HAMLL

## Documents used

- [S32K1xx Series Reference Manual, Rev. 14, 09/2021](https://visteon-my.sharepoint.com/personal/akrish10_visteon_com/_layouts/15/guestaccess.aspx?share=EZjq-A8x4C9Er49M4RWeX2ABdKkhsRKKxRX7wBg9910E2g&e=z4NXj2)
- [S32K1xx Data Sheet, Rev. 14, 08/2021](https://visteon-my.sharepoint.com/personal/akrish10_visteon_com/_layouts/15/guestaccess.aspx?share=ETZpeZuvcb9JhmbGkOzmqLsB0rcfu-Dgvjf7ZTRm_HW_BQ&e=rbozok)
- [Getting Started with CSEc Security Module , Rev. 1, 03/2018](https://visteon-my.sharepoint.com/personal/akrish10_visteon_com/_layouts/15/guestaccess.aspx?share=EfJgifs7lXlBo1d0cwwHdhUBBFFmsDBdIjPc3iIeQxhgBw&e=JjzPNI)

## Nomenclature [DS -> Chapter 3.2]

- F -> Qualified
- S32 -> 32 Bit Microcontroller
- K -> Arm Cortex MCUs
- 1 -> 1st product series
- 4 -> Cortex M4F
- 4 -> 512 KB Flash
- H -> 80 MHz
- A -> CAN FD, FlexIO, Security
- M -> -40°C to 125°C
- LL -> 100 pin LQFP

## Other Specifications [DS -> Chapter 2]

### System

- Crypto Engine -> [CSEc](#csec) (Cryptographic Service Engine Compressed)
- CRC Module
- External Watchdog Monitor
- [Power Modes](#power-modes-rm---chapter-395)

## Power Modes [RM -> Chapter 39.5]

- Run Modes
  - HSRUN (High Speed Run) and
  - Run
  - Very Low Power Run(VLPR)
- Stop Modes
  - Very Low Power Stop(VLPS)
  - Normal Stop(WFI)

### Memory [RM -> Chapter 36.1.2]

- Error Correcting Code (ECC)
- 4 KB Code cache (ITCM)

| SRam | FlexRAM | PFlash Total | FlexNVM | PFlash Block Size | PFlash No of Blocks | Program Flash port width | Data Flash port width |
| ---- | ------- | ------------ | ------- | ----------------- | ------------------- | ------------------------ | --------------------- |
| 60KB | 4 KB    | 512 KB       | 64 KB   | 512 KB            | 1                   | 128                      | 64                    |

- 2 NVM Read Partitions and 1 FlexNVM Block
  - One 512KB program flash read partition (interleaved 2 × 256KB)
  - One 64KB FlexNVM read partition (non-interleaved 1 × 64KB)
  - One 4KB FlexRAM

- 512 KB PFlash
- 32 KB DFlash (Removed 32KB From EFlash)
- 32 KB EFlash (64KB EFlash - 32KB DFlash)
- 4 KB EERAM (This will be reduced by 128/256/512 bytes for keys)
- 128 bytes PRAM

#### EEESIZE

- Data flash IFR: 0x03FE.EEERST  = 1'b1
- Data flash IFR: 0x03FE.EEESIZE = 4'b0010

- Data Flash IFR: 0x03FC.DEPART = 4'b0011

#### Memory Map [RM -> Excel attached to RM]

| Part       | Start add (hex) | End add (hex) | Size (B) | Comments                                         | LMEM Region No | Cacheable     |
| ---------- | --------------- | ------------- | -------- | ------------------------------------------------ | -------------- | ------------- |
| Flash      | 0000_0000       | 0007_FFFF     | 512K     | Code Flash                                       | R0             | Cacheable(WT) |
| Flash      | 0008_0000       | 0FFF_FFFF     | 255.5M   | Reserved                                         | R0             | Cacheable(WT) |
| Flash      | 1000_0000       | 1000_FFFF     | 64K      | EEEPROM                                          | R2             | Cacheable(WT) |
| Flash      | 1001_0000       | 13FF_FFFF     | 64M-64K  | Reserved                                         | R2             | Cacheable(WT) |
| Flash      | 1400_0000       | 1400_0FFF     | 4K       | EEERAM                                           | None           | None          |
| Flash      | 1400_0800       | 1400_087F     | 128bytes | CSE_PRAM                                         | None           | None          |
| Flash      | 1400_1000       | 1400_107F     | 128bytes | CSE_PRAM                                         | None           | None          |
| SRAM       | 1C00_0000       | 1FFF_FFFF     | 64M      | SRAM_L (extends downwards)                       | None           | None          |
| SRAM       | 2000_0000       | 200F_FFFF     | 1M       | SRAM_U (extends upwards)                         | None           | None          |
| Peripheral | 4000_0000       | 4007_FFFF     | 512K     | AIPS0                                            | None           | None          |
| Peripheral | 4008_0000       | 400F_EFFF     | 508K     | Reserved                                         | None           | None          |
| Peripheral | 400F_F000       | 400F_FFFF     | 4K       | GPIO                                             | None           | None          |
| Peripheral | 4010_0000       | 5FFF_FFFF     | 511M     | Reserved                                         | None           | None          |
| Peripheral | 6000_0000       | 63FF_FFFF     | 64M      | Reserved                                         | None           | None          |
| Peripheral | 6400_0000       | 66FF_FFFF     | 48M      | Reserved                                         | None           | None          |
| Peripheral | 6700_0000       | 67FF_FFFF     | 16M      | QuadSPI Rx buffer                                | None           | None          |
| Peripheral | 6800_0000       | 6FFF_FFFF     | 128M     | QuadSPI                                          | None           | None          |
| Peripheral | 7000_0000       | DCFF_FFFF     | 5.5G     | Reserved                                         | None           | None          |
| Peripheral | E000_0000       | E00F_FFFF     | 1M       | Private Peripheral Bus                           | None           | None          |
| Peripheral | E010_0000       | EFFF_FFFF     | 255M     | Reserved                                         | None           | None          |
| Peripheral | F000_0000       | F000_0FFF     | 4K       | Micro Trace Buffer (MTB) registers               | None           | None          |
| Peripheral | F000_1000       | F000_1FFF     | 4K       | MTB Data Watchpoint and Trace (MTBDWT) registers | None           | None          |
| Peripheral | F000_2000       | F000_2FFF     | 4K       | Reserved                                         | None           | None          |
| Peripheral | F000_3000       | F000_3FFF     | 4K       | Miscellaneous Control Module (MCM)               | None           | None          |
| Peripheral | F000_4000       | F7FF_FFFF     | 127M     | Reserved                                         | None           | None          |
| Peripheral | F800_0000       | FFFF_FFFF     | 128M     | IOPORT:GPIO (single cycle)                       | None           | None          |

### Others

- FTFM module is not available in this chip. [RM -> Chapter 37]

## CSEc

- SHE
- Secure Boot configuration, True Random Number Generation (TRNG) and Miyaguchi-Preneel compression

### Memories

- CSEc PRAM
- FlexRAM (SRAM EEERAM) [Key Storage]
- FlexNVM (Data Flash)
- EEPROM-Backup [Key Storage]
- PFlash

### Step 1 -> Check for availability [RM -> Chapter 5.2]

- SIM_SDID[7] -> Security

### Step 2 -> Run PGMPART [RM -> Chapter 5.2]

- Should run from RAM.
- Shall configure FlexNVM and initialize FlexRAM.
- Should run only once in a lifetime of a part. (Similar to memory layout partitioning in QNX)
- Not Power Safe.
- **ToDo**: What is SetRAM ????
- **ToDo**: What is CCIF Flag ????
- PCC_FTFC[CGC] = 1 during secure boot.

- Arguments
  - FCCOB 0 : 0x80 (PGMPART)
  - FCCOB 1 : 2'b11 (CSEc Key Size)
  - FCCOB 2 : 0x00 (SFE)
  - FCCOB 3 : 1'b0 (FlexRAM loaded with valid EEPROM data during reset sequence)
  - FCCOB 4 : 0x02 (EEPROM Data Set Size : 4KB)
  - FCCOB 5 : 4'b0100 (DFlash: 0KB EFlash: 64KB)

- This is because EEERAM 4KB is the only option and EFlash as per [AN] should be `16*4KB = 64KB.`

### Step 3 -> Load Master ECU Key

- Calculate M1 to M5 for a known master key with existing key as "0xFFFF_FFFF", key id as "1", boot_prot Flag as 1 (rest FID as 0) and counter as 1/255.

### Step 4 -> Load Boot MAC Key

- Calculate M1 to M5 for a known Boot MAC key with existing Master ECU key as Authorizing Key, key id as "2", boot_prot and key_usage Flag as 1 (rest FID as 0) and counter as 1/255.

### Step 5 -> Load Boot MAC

- CMD_GENERATE_MAC shall be used to calculate Boot MAC for the binary of initial Boot Size using Boot MAC Key.
- Calculate M1 to M5 for the generated Boot MAC with existing Master ECU key as Authorizing Key, key id as "3", all Flag as 0 (FID as 0) and counter as 1/255.

### Step 6 -> Define Secure boot

- We need either "Sequential Boot Mode" or "Strict Sequential Boot Mode".
- CMD_BOOT_DEFINE shall be used to enable secure boot.
- We need something similar to IBL/BM here. Small size which hardware authenticates and tell us whether to authenticate PBL or APP.
- Reset the device after BOOT_DEFINE to start the secure boot process.

## Modules

- Reset Control Module (RCM)
- System Mode Controller (SMC)
- Clock Control Module (CCM)
- System Power (PMC)
