{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602463275916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602463275917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MBCORE EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MBCORE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602463275985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602463276031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602463276031 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602463276381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602463276394 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602463277041 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602463277041 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602463277059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602463277059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602463277059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602463277059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/maira/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602463277059 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602463277059 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602463277067 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602463278677 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "229 256 " "No exact pin location assignment(s) for 229 pins of 256 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1602463279558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1602463280578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602463280585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602463280585 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a26\|portadataout\[0\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a26\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602463280655 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602463280655 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602463280705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602463280706 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1602463280708 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1602463280708 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      clock_B " "   1.000      clock_B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0 " "   1.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a26~porta_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 core:core_a\|Temporizador:temp\|clockT " "   1.000 core:core_a\|Temporizador:temp\|clockT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 physical_clock " "   1.000 physical_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " "   1.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " "   1.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602463280708 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602463280708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_B~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clock_B~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281535 ""}  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "physical_clock~input (placed in PIN Y28 (CLK7, DIFFCLK_3n)) " "Automatically promoted node physical_clock~input (placed in PIN Y28 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a27 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 601 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a28 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 622 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a29 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 643 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a30 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 664 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a31 " "Destination node core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 685 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 7477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a26 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 818 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a27 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 848 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a28 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 878 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a29 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 908 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a30 " "Destination node core:core_a\|InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\|altsyncram_k8d1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 938 2 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 9041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1602463281535 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602463281535 ""}  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_a\|Temporizador:temp\|clockT  " "Automatically promoted node core:core_a\|Temporizador:temp\|clockT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|MUX_BIOS:mux_bios\|state " "Destination node core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[0\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[0\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[1\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[1\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[2\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[2\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[3\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[3\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[4\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[4\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[5\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[5\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[6\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[6\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[7\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[7\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[8\] " "Destination node core:core_a\|PROCESS_KEEPER:keeper\|proc_num\[8\]" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 2965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1602463281536 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602463281536 ""}  } { { "Temporizador.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/Temporizador.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 3030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "Automatically promoted node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock~0 " "Destination node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 14226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_clock_A~output " "Destination node uart_clock_A~output" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281536 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602463281536 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 3163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "Automatically promoted node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281537 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock~0 " "Destination node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 15931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281537 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_clock_B~output " "Destination node uart_clock_B~output" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 24513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281537 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602463281537 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 4466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_a\|MUX_INPUT:input_mux\|saida\[31\]~28  " "Automatically promoted node core:core_a\|MUX_INPUT:input_mux\|saida\[31\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281537 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 20983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "Automatically promoted node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281537 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock~0 " "Destination node UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 20671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281537 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602463281537 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 3165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "Automatically promoted node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602463281537 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock~0 " "Destination node UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock~0" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 20583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602463281537 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602463281537 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602463281537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602463282531 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602463282543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602463282544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602463282558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602463282581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602463282601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602463283635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602463283647 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602463283647 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "227 unused 2.5V 36 191 0 " "Number of I/O pins in group: 227 (unused VREF, 2.5V VCCIO, 36 input, 191 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1602463283666 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1602463283666 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602463283666 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 10 62 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602463283667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1602463283667 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602463283667 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[0\] " "Node \"bilhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[1\] " "Node \"bilhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[2\] " "Node \"bilhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[3\] " "Node \"bilhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[4\] " "Node \"bilhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[5\] " "Node \"bilhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bilhao\[6\] " "Node \"bilhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bilhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[0\] " "Node \"centena\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[1\] " "Node \"centena\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[2\] " "Node \"centena\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[3\] " "Node \"centena\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[4\] " "Node \"centena\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[5\] " "Node \"centena\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "centena\[6\] " "Node \"centena\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "centena\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_button " "Node \"clk_button\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock50M " "Node \"clock50M\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock50M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[0\] " "Node \"dezena\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[1\] " "Node \"dezena\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[2\] " "Node \"dezena\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[3\] " "Node \"dezena\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[4\] " "Node \"dezena\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[5\] " "Node \"dezena\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dezena\[6\] " "Node \"dezena\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dezena\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_blon " "Node \"lcd_blon\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_blon" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[0\] " "Node \"lcd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[1\] " "Node \"lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[2\] " "Node \"lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[3\] " "Node \"lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[4\] " "Node \"lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[5\] " "Node \"lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[6\] " "Node \"lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[7\] " "Node \"lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_on " "Node \"lcd_on\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[0\] " "Node \"mil\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[1\] " "Node \"mil\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[2\] " "Node \"mil\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[3\] " "Node \"mil\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[4\] " "Node \"mil\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[5\] " "Node \"mil\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mil\[6\] " "Node \"mil\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mil\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[0\] " "Node \"milhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[1\] " "Node \"milhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[2\] " "Node \"milhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[3\] " "Node \"milhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[4\] " "Node \"milhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[5\] " "Node \"milhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "milhao\[6\] " "Node \"milhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "milhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[0\] " "Node \"quatrilhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[1\] " "Node \"quatrilhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[2\] " "Node \"quatrilhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[3\] " "Node \"quatrilhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[4\] " "Node \"quatrilhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[5\] " "Node \"quatrilhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "quatrilhao\[6\] " "Node \"quatrilhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "quatrilhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[0\] " "Node \"trilhao\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[1\] " "Node \"trilhao\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[2\] " "Node \"trilhao\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[3\] " "Node \"trilhao\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[4\] " "Node \"trilhao\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[5\] " "Node \"trilhao\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trilhao\[6\] " "Node \"trilhao\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trilhao\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[0\] " "Node \"unidade\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[1\] " "Node \"unidade\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[2\] " "Node \"unidade\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[3\] " "Node \"unidade\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[4\] " "Node \"unidade\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[5\] " "Node \"unidade\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "unidade\[6\] " "Node \"unidade\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/maira/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidade\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1602463285552 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1602463285552 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602463285555 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1602463285575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602463287621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602463289944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602463290034 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602463300177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602463300177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602463301954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602463318987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602463318987 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1602463398275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:20 " "Fitter routing operations ending: elapsed time is 00:02:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602463444733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.97 " "Total time spent on timing analysis during the Fitter is 16.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602463445071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602463445144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602463446064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602463446069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602463446967 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602463448790 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602463451078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.fit.smsg " "Generated suppressed messages file D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602463451746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 79 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6446 " "Peak virtual memory: 6446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602463453637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:44:13 2020 " "Processing ended: Sun Oct 11 21:44:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602463453637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602463453637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602463453637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602463453637 ""}
