INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab4/lab4.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab4/lab4.srcs/sources_1/new/slowclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slowclock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab4/lab4.srcs/sources_1/new/my_singlepulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_singlepulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab4/lab4.srcs/sources_1/new/my_ledarr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ledarr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab4/lab4.srcs/sim_1/new/ledarrsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledarrsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
