{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501952183236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501952183237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 00:56:23 2017 " "Processing started: Sun Aug 06 00:56:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501952183237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501952183237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off code -c code " "Command: quartus_map --read_settings_files=on --write_settings_files=off code -c code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501952183237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1501952183477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(13) " "Verilog HDL information at keyboard.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1501952183515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501952183516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501952183516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state.v(33) " "Verilog HDL information at state.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "state.v" "" { Text "H:/code/state.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1501952183519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "state.v(169) " "Verilog HDL warning at state.v(169): extended using \"x\" or \"z\"" {  } { { "state.v" "" { Text "H:/code/state.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1501952183519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "state.v(189) " "Verilog HDL warning at state.v(189): extended using \"x\" or \"z\"" {  } { { "state.v" "" { Text "H:/code/state.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1501952183519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.v 1 1 " "Found 1 design units, including 1 entities, in source file state.v" { { "Info" "ISGN_ENTITY_NAME" "1 charing " "Found entity 1: charing" {  } { { "state.v" "" { Text "H:/code/state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501952183519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501952183519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 f_1hz " "Found entity 1: f_1hz" {  } { { "fenpin.v" "" { Text "H:/code/fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501952183521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501952183521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 code " "Found entity 1: code" {  } { { "code.bdf" "" { Schematic "H:/code/code.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501952183523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501952183523 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out11 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out11\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out11 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out11\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out1 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out1\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out1 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out1\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out2 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out2\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out2 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out2\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out3 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out3\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out3 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out3\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out4 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out4\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out4 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out4\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out5 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out5\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out5 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out5\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183524 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out6 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out6\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out6 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out6\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out7 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out7\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out7 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out7\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out8 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out8\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out8 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out8\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out9 packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"out9\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out9 keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"out9\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "reset packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"reset\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "reset keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"reset\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "ok packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"ok\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ok keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"ok\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "start packed keyboard.v(11) " "Verilog HDL Port Declaration warning at keyboard.v(11): port declaration for \"start\" declares packed dimensions but the data type declaration does not" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 11 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "start keyboard.v(5) " "HDL info at keyboard.v(5): see declaration for object \"start\"" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952183525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "code " "Elaborating entity \"code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501952183557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charing charing:inst2 " "Elaborating entity \"charing\" for hierarchy \"charing:inst2\"" {  } { { "code.bdf" "inst2" { Schematic "H:/code/code.bdf" { { 296 928 1088 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501952183561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 state.v(29) " "Verilog HDL assignment warning at state.v(29): truncated value with size 32 to match size of target (9)" {  } { { "state.v" "" { Text "H:/code/state.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183563 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 state.v(31) " "Verilog HDL assignment warning at state.v(31): truncated value with size 32 to match size of target (12)" {  } { { "state.v" "" { Text "H:/code/state.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183563 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(44) " "Verilog HDL assignment warning at state.v(44): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183564 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(45) " "Verilog HDL assignment warning at state.v(45): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183564 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(46) " "Verilog HDL assignment warning at state.v(46): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183564 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(47) " "Verilog HDL assignment warning at state.v(47): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183564 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(48) " "Verilog HDL assignment warning at state.v(48): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183565 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(49) " "Verilog HDL assignment warning at state.v(49): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183565 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(50) " "Verilog HDL assignment warning at state.v(50): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183565 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(51) " "Verilog HDL assignment warning at state.v(51): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183565 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(52) " "Verilog HDL assignment warning at state.v(52): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183565 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(63) " "Verilog HDL assignment warning at state.v(63): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183566 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(64) " "Verilog HDL assignment warning at state.v(64): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183566 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(65) " "Verilog HDL assignment warning at state.v(65): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183567 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(66) " "Verilog HDL assignment warning at state.v(66): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183567 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(67) " "Verilog HDL assignment warning at state.v(67): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183567 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(68) " "Verilog HDL assignment warning at state.v(68): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183567 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(69) " "Verilog HDL assignment warning at state.v(69): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183567 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(70) " "Verilog HDL assignment warning at state.v(70): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183567 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(71) " "Verilog HDL assignment warning at state.v(71): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183568 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(83) " "Verilog HDL assignment warning at state.v(83): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183569 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(84) " "Verilog HDL assignment warning at state.v(84): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183569 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(85) " "Verilog HDL assignment warning at state.v(85): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183569 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(86) " "Verilog HDL assignment warning at state.v(86): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183569 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(87) " "Verilog HDL assignment warning at state.v(87): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183570 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(88) " "Verilog HDL assignment warning at state.v(88): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183570 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(89) " "Verilog HDL assignment warning at state.v(89): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183570 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(90) " "Verilog HDL assignment warning at state.v(90): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183570 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(91) " "Verilog HDL assignment warning at state.v(91): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183570 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(103) " "Verilog HDL assignment warning at state.v(103): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183571 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(104) " "Verilog HDL assignment warning at state.v(104): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183572 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(105) " "Verilog HDL assignment warning at state.v(105): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183572 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(106) " "Verilog HDL assignment warning at state.v(106): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183572 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(107) " "Verilog HDL assignment warning at state.v(107): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183572 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(108) " "Verilog HDL assignment warning at state.v(108): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183572 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(109) " "Verilog HDL assignment warning at state.v(109): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183572 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(110) " "Verilog HDL assignment warning at state.v(110): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183573 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 state.v(111) " "Verilog HDL assignment warning at state.v(111): truncated value with size 32 to match size of target (16)" {  } { { "state.v" "" { Text "H:/code/state.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183573 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 state.v(156) " "Verilog HDL assignment warning at state.v(156): truncated value with size 32 to match size of target (2)" {  } { { "state.v" "" { Text "H:/code/state.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183576 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch state.v(162) " "Verilog HDL Always Construct warning at state.v(162): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183576 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out1 state.v(165) " "Verilog HDL Always Construct warning at state.v(165): variable \"out1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183577 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out1 state.v(166) " "Verilog HDL Always Construct warning at state.v(166): variable \"out1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183577 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out2 state.v(167) " "Verilog HDL Always Construct warning at state.v(167): variable \"out2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183577 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out2 state.v(168) " "Verilog HDL Always Construct warning at state.v(168): variable \"out2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183577 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state.v(169) " "Verilog HDL assignment warning at state.v(169): truncated value with size 32 to match size of target (4)" {  } { { "state.v" "" { Text "H:/code/state.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183577 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out1 state.v(173) " "Verilog HDL Always Construct warning at state.v(173): variable \"out1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183577 "|code|charing:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data state.v(175) " "Verilog HDL Always Construct warning at state.v(175): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state.v" "" { Text "H:/code/state.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1501952183578 "|code|charing:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state.v(189) " "Verilog HDL assignment warning at state.v(189): truncated value with size 32 to match size of target (7)" {  } { { "state.v" "" { Text "H:/code/state.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183578 "|code|charing:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_1hz f_1hz:inst " "Elaborating entity \"f_1hz\" for hierarchy \"f_1hz:inst\"" {  } { { "code.bdf" "inst" { Schematic "H:/code/code.bdf" { { 288 360 504 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501952183872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fenpin.v(10) " "Verilog HDL assignment warning at fenpin.v(10): truncated value with size 32 to match size of target (17)" {  } { { "fenpin.v" "" { Text "H:/code/fenpin.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183874 "|code|f_1hz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst1 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst1\"" {  } { { "code.bdf" "inst1" { Schematic "H:/code/code.bdf" { { 296 632 800 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501952183878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(24) " "Verilog HDL assignment warning at keyboard.v(24): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183889 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(25) " "Verilog HDL assignment warning at keyboard.v(25): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183889 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(26) " "Verilog HDL assignment warning at keyboard.v(26): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183889 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(27) " "Verilog HDL assignment warning at keyboard.v(27): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183889 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(28) " "Verilog HDL assignment warning at keyboard.v(28): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183890 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(29) " "Verilog HDL assignment warning at keyboard.v(29): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183890 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(30) " "Verilog HDL assignment warning at keyboard.v(30): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183890 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(31) " "Verilog HDL assignment warning at keyboard.v(31): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183890 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(32) " "Verilog HDL assignment warning at keyboard.v(32): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183891 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(33) " "Verilog HDL assignment warning at keyboard.v(33): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183891 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(34) " "Verilog HDL assignment warning at keyboard.v(34): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183891 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(35) " "Verilog HDL assignment warning at keyboard.v(35): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183891 "|code|keyboard:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 keyboard.v(36) " "Verilog HDL assignment warning at keyboard.v(36): truncated value with size 32 to match size of target (5)" {  } { { "keyboard.v" "" { Text "H:/code/keyboard.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501952183891 "|code|keyboard:inst1"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1501952187882 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/code/output_files/code.map.smsg " "Generated suppressed messages file H:/code/output_files/code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1501952187932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501952188072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501952188072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1315 " "Implemented 1315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501952188170 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501952188170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1295 " "Implemented 1295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501952188170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501952188170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501952188210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 00:56:28 2017 " "Processing ended: Sun Aug 06 00:56:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501952188210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501952188210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501952188210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501952188210 ""}
