<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v</a>
time_elapsed: 0.087s
ram usage: 11844 KB
</pre>
<pre class="log">

%Warning-UNOPT: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v:3</a>: Signal unoptimizable: Feedback to public clock or circular logic: &#39;q_bar&#39;
output q, q_bar;
          ^~~~~
                ... Use &#34;/* verilator lint_off UNOPT */&#34; and lint_on around source to disable this message.
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v:3</a>:      Example path: q_bar
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v:12</a>:      Example path: ASSIGNW
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v:3</a>:      Example path: q
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v:13</a>:      Example path: ASSIGNW
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v:3</a>:      Example path: q_bar

</pre>
</body>