// Seed: 3192142367
module module_0 (
    output wire id_0,
    input wire id_1,
    output wor id_2,
    input tri1 id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    output uwire id_12,
    output supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    output wand id_16,
    output wire id_17,
    input uwire id_18,
    input wand id_19,
    input tri0 id_20,
    input wor id_21
    , id_30,
    input uwire id_22,
    input wire id_23,
    output wire id_24,
    input tri0 id_25,
    input tri id_26,
    output uwire id_27,
    output tri0 id_28
);
  wire id_31;
  wire id_32 = id_25;
  wire id_33;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri0 id_7
);
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_5,
      id_0,
      id_6,
      id_4,
      id_6,
      id_6,
      id_3,
      id_3,
      id_0,
      id_0,
      id_5,
      id_7,
      id_1,
      id_2,
      id_5,
      id_7,
      id_3,
      id_6,
      id_4,
      id_3,
      id_4,
      id_4,
      id_7,
      id_2,
      id_4,
      id_1,
      id_1
  );
  id_9(
      id_2, id_0(id_6 + id_5 + 1 + 1'b0 + id_2 + id_4 + 1 + id_7 + 1 + ~1), 1, id_6
  );
endmodule
