Analysis & Synthesis report for Final_Project
Wed Apr 06 11:20:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |test|dac_adc_test_ctrl:test1|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_8
 14. Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_384
 15. Parameter Settings for User Entity Instance: register:reg_l
 16. Parameter Settings for User Entity Instance: register:reg_r
 17. Port Connectivity Checks: "dac_adc_test:test0"
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 06 11:20:05 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Final_Project                                    ;
; Top-level Entity Name              ; test                                             ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 22                                               ;
;     Total combinational functions  ; 22                                               ;
;     Dedicated logic registers      ; 14                                               ;
; Total registers                    ; 14                                               ;
; Total pins                         ; 121                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; test               ; Final_Project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; serializer.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv            ;         ;
; deserializer.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv          ;         ;
; clk_div_N.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/clk_div_N.sv             ;         ;
; dac_adc_test.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv          ;         ;
; dac_adc_test_ctrl.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test_ctrl.sv     ;         ;
; test.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/test.sv                  ;         ;
; SEG7_LUT.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/SEG7_LUT.sv              ;         ;
; output_files/register.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Justin/Documents/GitHub/ECE445/output_files/register.sv ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 22                                    ;
;                                             ;                                       ;
; Total combinational functions               ; 22                                    ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 6                                     ;
;     -- 3 input functions                    ; 3                                     ;
;     -- <=2 input functions                  ; 13                                    ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 15                                    ;
;     -- arithmetic mode                      ; 7                                     ;
;                                             ;                                       ;
; Total registers                             ; 14                                    ;
;     -- Dedicated logic registers            ; 14                                    ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 121                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
; Maximum fan-out node                        ; dac_adc_test_ctrl:test1|state.s_begin ;
; Maximum fan-out                             ; 11                                    ;
; Total fan-out                               ; 257                                   ;
; Average fan-out                             ; 0.82                                  ;
+---------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                         ; Library Name ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
; |test                        ; 22 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 121  ; 0            ; |test                                       ; work         ;
;    |dac_adc_test:test0|      ; 19 (2)            ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0                    ; work         ;
;       |clk_div_2N:div_384|   ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_div_2N:div_384 ; work         ;
;       |clk_div_2N:div_8|     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test:test0|clk_div_2N:div_8   ; work         ;
;    |dac_adc_test_ctrl:test1| ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|dac_adc_test_ctrl:test1               ; work         ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |test|dac_adc_test_ctrl:test1|state          ;
+---------------+--------------+---------------+---------------+
; Name          ; state.s_idle ; state.s_begin ; state.s_idle2 ;
+---------------+--------------+---------------+---------------+
; state.s_idle  ; 0            ; 0             ; 0             ;
; state.s_idle2 ; 1            ; 0             ; 1             ;
; state.s_begin ; 1            ; 1             ; 0             ;
+---------------+--------------+---------------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+-------------------------------------------------------------+----------------------------------------------------------+
; Register name                                               ; Reason for Removal                                       ;
+-------------------------------------------------------------+----------------------------------------------------------+
; register:reg_r|data[0..23]                                  ; Stuck at GND due to stuck port clock                     ;
; register:reg_l|data[0..23]                                  ; Stuck at GND due to stuck port clock                     ;
; dac_adc_test:test0|deserializer:to_ADC|count[0..4]          ; Lost fanout                                              ;
; dac_adc_test:test0|deserializer:to_ADC|running_left[0..23]  ; Lost fanout                                              ;
; dac_adc_test:test0|deserializer:to_ADC|running_right[0..23] ; Lost fanout                                              ;
; dac_adc_test:test0|deserializer:to_ADC|left[0..23]          ; Lost fanout                                              ;
; dac_adc_test:test0|deserializer:to_ADC|right[0..23]         ; Lost fanout                                              ;
; dac_adc_test:test0|serializer:to_DAC|out                    ; Stuck at GND due to stuck port data_in                   ;
; dac_adc_test_ctrl:test1|state~4                             ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~5                             ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~6                             ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~7                             ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~8                             ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~9                             ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~10                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~11                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~12                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~13                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~14                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~15                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~16                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~17                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~18                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~19                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~20                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~21                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~22                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~23                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~24                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~25                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~26                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~27                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~28                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~29                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~30                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~31                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~32                            ; Lost fanout                                              ;
; dac_adc_test_ctrl:test1|state~33                            ; Lost fanout                                              ;
; dac_adc_test:test0|clk_div_2N:div_384|count[0]              ; Merged with dac_adc_test:test0|clk_div_2N:div_8|count[0] ;
; dac_adc_test:test0|clk_div_2N:div_384|count[1]              ; Merged with dac_adc_test:test0|clk_div_2N:div_8|count[1] ;
; dac_adc_test:test0|clk_div_2N:div_8|count[2]                ; Stuck at GND due to stuck port data_in                   ;
; Total Number of Removed Registers = 183                     ;                                                          ;
+-------------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+-------------------------+-------------------------+--------------------------------------------------+
; Register name           ; Reason for Removal      ; Registers Removed due to This Register           ;
+-------------------------+-------------------------+--------------------------------------------------+
; register:reg_r|data[6]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[6]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[5]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[5]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[4]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[4]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[3]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[3]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[2]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[2]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[1]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[1]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[0]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[0]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[7]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[7]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[8]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[8]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[9]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[9]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[10] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[10] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[11] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[11] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[12] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[12] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[13] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[13] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[14] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[14] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[15] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[15] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[16] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[16] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[17] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[17] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[18] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[18] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[19] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[19] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[20] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[20] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[21] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[21] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[22] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[22] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_r|data[23] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|right[23] ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[6]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[6]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[5]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[5]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[4]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[4]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[3]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[3]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[2]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[2]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[1]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[1]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[0]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[0]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[7]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[7]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[8]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[8]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[9]  ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[9]   ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[10] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[10]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[11] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[11]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[12] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[12]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[13] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[13]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[14] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[14]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[15] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[15]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[16] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[16]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[17] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[17]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[18] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[18]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[19] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[19]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[20] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[20]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[21] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[21]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[22] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[22]  ;
;                         ; due to stuck port clock ;                                                  ;
; register:reg_l|data[23] ; Stuck at GND            ; dac_adc_test:test0|deserializer:to_ADC|left[23]  ;
;                         ; due to stuck port clock ;                                                  ;
+-------------------------+-------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test|dac_adc_test_ctrl:test1|next_state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_8 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                          ;
; N              ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_adc_test:test0|clk_div_2N:div_384 ;
+----------------+-----------+-------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                  ;
+----------------+-----------+-------------------------------------------------------+
; WIDTH          ; 8         ; Signed Integer                                        ;
; N              ; 011000000 ; Unsigned Binary                                       ;
+----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:reg_l ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:reg_r ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "dac_adc_test:test0" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; ADC_data ; Input ; Info     ; Stuck at GND     ;
+----------+-------+----------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 06 11:20:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/synthesis/clk_pll.v
    Info (12023): Found entity 1: clk_pll
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 3 design units, including 3 entities, in source file clk_pll/synthesis/submodules/clk_pll_altpll_0.v
    Info (12023): Found entity 1: clk_pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: clk_pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: clk_pll_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file serializer.sv
    Info (12023): Found entity 1: serializer
Info (12021): Found 1 design units, including 1 entities, in source file deserializer.sv
    Info (12023): Found entity 1: deserializer
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_n.sv
    Info (12023): Found entity 1: clk_div_2N
Info (12021): Found 1 design units, including 1 entities, in source file router.sv
    Info (12023): Found entity 1: router
Info (12021): Found 1 design units, including 1 entities, in source file mux_24.sv
    Info (12023): Found entity 1: mux_24
Info (12021): Found 1 design units, including 1 entities, in source file demux_24.sv
    Info (12023): Found entity 1: demux_24
Info (12021): Found 1 design units, including 1 entities, in source file dsp_pedal.sv
    Info (12023): Found entity 1: dsp_pedal
Info (12021): Found 1 design units, including 1 entities, in source file dsp.sv
    Info (12023): Found entity 1: dsp
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2
Info (12021): Found 1 design units, including 1 entities, in source file router_control.sv
    Info (12023): Found entity 1: router_control
Info (12021): Found 1 design units, including 1 entities, in source file dsp_route.sv
    Info (12023): Found entity 1: dsp_route
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file dac_adc_test.sv
    Info (12023): Found entity 1: dac_adc_test
Info (12021): Found 1 design units, including 1 entities, in source file dac_adc_test_ctrl.sv
    Info (12023): Found entity 1: dac_adc_test_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file test.sv
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.sv
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file output_files/register.sv
    Info (12023): Found entity 1: register
Warning (10236): Verilog HDL Implicit Net warning at test.sv(43): created implicit net for "clk"
Info (12127): Elaborating entity "test" for the top level hierarchy
Warning (10030): Net "ADC_data" at test.sv(24) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDR[17..3]" at test.sv(6) has no driver
Info (12128): Elaborating entity "dac_adc_test" for hierarchy "dac_adc_test:test0"
Info (12128): Elaborating entity "clk_div_2N" for hierarchy "dac_adc_test:test0|clk_div_2N:div_8"
Warning (10230): Verilog HDL assignment warning at clk_div_N.sv(29): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "clk_div_2N" for hierarchy "dac_adc_test:test0|clk_div_2N:div_384"
Warning (10230): Verilog HDL assignment warning at clk_div_N.sv(29): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "serializer" for hierarchy "dac_adc_test:test0|serializer:to_DAC"
Info (12128): Elaborating entity "deserializer" for hierarchy "dac_adc_test:test0|deserializer:to_ADC"
Info (12128): Elaborating entity "dac_adc_test_ctrl" for hierarchy "dac_adc_test_ctrl:test1"
Info (12128): Elaborating entity "register" for hierarchy "register:reg_l"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:u0"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[0]" is fed by GND
    Warning (13033): The pin "GPIO[2]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[4]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 131 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "Final_Project" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Final_Project -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Final_Project -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Final_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Final_Project -section_id Top was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
Warning (20013): Ignored assignments for entity "clk_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity clk_pll -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity clk_pll -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clk_pll -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME clk_pll HAS_SOPCINFO 1 GENERATION_ID 1458358746" -entity clk_pll -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
Warning (20013): Ignored assignments for entity "clk_pll_altpll_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity clk_pll_altpll_0 -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity clk_pll_altpll_0 -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity clk_pll_altpll_0 -qip clk_pll/synthesis/clk_pll.qip -library clk_pll was ignored
Info (144001): Generated suppressed messages file C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 147 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 26 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 478 megabytes
    Info: Processing ended: Wed Apr 06 11:20:06 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg.


