$date
	Mon May 29 21:40:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uc_asm_tb $end
$var wire 1 ! pc_next_sel $end
$var wire 1 " pc_adder_sel $end
$var wire 1 # load_pc $end
$var wire 1 $ load_ir $end
$var wire 1 % WE_RF $end
$var wire 1 & WE_MEM $end
$var wire 1 ' ULA_din2_sel $end
$var wire 2 ( RF_din_sel [1:0] $end
$var reg 1 ) clk $end
$var reg 1 * reset $end
$scope module UUT $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var parameter 2 + DECODE $end
$var parameter 2 , EXECUTE_ADDSUB $end
$var parameter 2 - FETCH $end
$var parameter 2 . WRITE_BACK $end
$var reg 2 / RF_din_sel [1:0] $end
$var reg 1 ' ULA_din2_sel $end
$var reg 1 & WE_MEM $end
$var reg 1 % WE_RF $end
$var reg 2 0 current_state [1:0] $end
$var reg 1 $ load_ir $end
$var reg 1 # load_pc $end
$var reg 2 1 next_state [1:0] $end
$var reg 1 " pc_adder_sel $end
$var reg 1 ! pc_next_sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 .
b0 -
b10 ,
b1 +
$end
#0
$dumpvars
b1 1
b0 0
b0 /
1*
0)
b0 (
0'
1&
0%
1$
1#
x"
0!
$end
#5
1)
#10
0)
0*
#15
b10 1
0#
0$
b1 0
1)
#20
0)
#25
b11 1
b1 (
b1 /
b10 0
1)
#30
0)
#35
b0 1
1%
b11 0
1)
#40
0)
#45
b1 1
b0 (
b0 /
0%
1#
1$
b0 0
1)
#50
0)
#55
b10 1
0#
0$
b1 0
1)
#60
0)
#65
b11 1
b1 (
b1 /
b10 0
1)
#70
0)
#75
b0 1
1%
b11 0
1)
#80
0)
#85
b1 1
b0 (
b0 /
0%
1#
1$
b0 0
1)
#90
0)
#95
b10 1
0#
0$
b1 0
1)
#100
0)
#105
b11 1
b1 (
b1 /
b10 0
1)
#110
0)
