{"vcs1":{"timestamp_begin":1769584776.921387794, "rt":6.72, "ut":6.45, "st":0.19}}
{"vcselab":{"timestamp_begin":1769584783.697332048, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769584784.061435812, "rt":0.23, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769584776.657897314}
{"VCS_COMP_START_TIME": 1769584776.657897314}
{"VCS_COMP_END_TIME": 1769584784.337971627}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351572}}
{"vcselab": {"peak_mem": 173704}}
