<stg><name>exp_generic<double></name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2  %p_Val2_s = bitcast double %x_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:5  %loc_V_3 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:6  %tmp_i = icmp eq i11 %loc_V, -1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:7  %tmp_i_112 = icmp ne i52 %loc_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_i_112"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %not_demorgan = and i1 %tmp_i, %tmp_i_112

]]></Node>
<StgValue><ssdm name="not_demorgan"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:9  %tmp_i1 = icmp eq i52 %loc_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %tmp_32_i = and i1 %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:13  %tmp_i1_cast = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:14  %m_exp = add i12 -1023, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="m_exp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="54" op_0_bw="54" op_1_bw="2" op_2_bw="52">
<![CDATA[
_ifconv:15  %p_Result_18 = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %loc_V_3)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:16  %p_Val2_s_113 = sub i54 0, %p_Result_18

]]></Node>
<StgValue><ssdm name="p_Val2_s_113"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:17  %p_Val2_1 = select i1 %p_Result_s, i54 %p_Val2_s_113, i54 %p_Result_18

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="61" op_0_bw="61" op_1_bw="54" op_2_bw="7">
<![CDATA[
_ifconv:18  %p_Val2_2 = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %p_Val2_1, i7 0)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="71" op_0_bw="61">
<![CDATA[
_ifconv:19  %p_Val2_2_cast = sext i61 %p_Val2_2 to i71

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:20  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:21  %tmp_s = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:22  %tmp_96_cast = sext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:23  %sh_assign_1 = select i1 %isNeg, i12 %tmp_96_cast, i12 %m_exp

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:24  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="71" op_0_bw="32">
<![CDATA[
_ifconv:25  %tmp_92 = zext i32 %sh_assign_1_cast to i71

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="61" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_97_cast = zext i32 %sh_assign_1_cast to i61

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ifconv:27  %tmp_93 = ashr i61 %p_Val2_2, %tmp_97_cast

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="71" op_0_bw="61">
<![CDATA[
_ifconv:28  %tmp_98_cast = sext i61 %tmp_93 to i71

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:29  %tmp_94 = shl i71 %p_Val2_2_cast, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
_ifconv:30  %p_Val2_3 = select i1 %isNeg, i71 %tmp_98_cast, i71 %tmp_94

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:31  %tmp_95 = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %p_Val2_3, i32 7, i32 70)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp_96 = zext i32 %sh_assign_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %tmp_97 = shl i64 %tmp_95, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34  %tmp_98 = ashr i64 %tmp_95, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %p_Val2_3, i32 55, i32 70)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="71" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %p_Val2_3, i32 70)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="16">
<![CDATA[
_ifconv:37  %OP1_V = sext i16 %tmp_99 to i31

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:38  %p_Val2_5 = mul i31 23637, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
_ifconv:39  %tmp_100 = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %tmp_115, i18 -131072)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="19">
<![CDATA[
_ifconv:40  %tmp_109_cast = sext i19 %tmp_100 to i31

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:41  %r_V = add i31 %p_Val2_5, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42  %tmp_19 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %r_V, i32 18, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_ifconv:43  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="31">
<![CDATA[
_ifconv:44  %tmp_117 = trunc i31 %r_V to i18

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:45  %tmp_101 = icmp eq i18 %tmp_117, 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:46  %tmp_20 = add i13 1, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:47  %tmp_21 = select i1 %tmp_101, i13 %tmp_19, i13 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:48  %r_exp_V_3 = select i1 %tmp_116, i13 %tmp_21, i13 %tmp_19

]]></Node>
<StgValue><ssdm name="r_exp_V_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="84" op_0_bw="13">
<![CDATA[
_ifconv:49  %OP1_V_1 = sext i13 %r_exp_V_3 to i84

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
_ifconv:50  %p_Val2_9 = mul i84 1636647506585939924452, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %tmp_1 = select i1 %isNeg, i64 %tmp_97, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="71" op_0_bw="71" op_1_bw="64" op_2_bw="7">
<![CDATA[
_ifconv:52  %tmp_102 = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %tmp_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="73" op_0_bw="71">
<![CDATA[
_ifconv:53  %tmp_103 = sext i71 %p_Val2_3 to i73

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="71" op_0_bw="71" op_1_bw="84" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:54  %tmp_2 = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %p_Val2_9, i32 13, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="72" op_0_bw="72" op_1_bw="71" op_2_bw="1">
<![CDATA[
_ifconv:55  %tmp_104 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="73" op_0_bw="72">
<![CDATA[
_ifconv:56  %tmp_117_cast = sext i72 %tmp_104 to i73

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
_ifconv:57  %p_Val2_7 = sub nsw i73 %tmp_103, %tmp_117_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58  %m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 51, i32 58)

]]></Node>
<StgValue><ssdm name="m_diff_hi_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:59  %tmp_105 = zext i8 %m_diff_hi_V to i64

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="58" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="table_exp_Z1_array_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="58" op_0_bw="8">
<![CDATA[
_ifconv:61  %p_Val2_25 = load i58* %table_exp_Z1_array_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 43, i32 50)

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:63  %p_Val2_17 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 35, i32 42)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="35" op_0_bw="73">
<![CDATA[
_ifconv:64  %p_Val2_11 = trunc i73 %p_Val2_7 to i35

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65  %Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="Z4_ind_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:66  %tmp_99_i = zext i8 %Z4_ind_V to i64

]]></Node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:67  %table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_99_i

]]></Node>
<StgValue><ssdm name="table_f_Z3_array_V_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="8">
<![CDATA[
_ifconv:68  %table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4

]]></Node>
<StgValue><ssdm name="table_f_Z3_array_V_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:73  %tmp_102_i = zext i8 %p_Val2_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74  %table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_102_i

]]></Node>
<StgValue><ssdm name="table_f_Z3_array_V_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="8">
<![CDATA[
_ifconv:75  %p_Val2_16 = load i26* %table_f_Z3_array_V_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:86  %tmp_107_i = zext i8 %p_Val2_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="42" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:87  %table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %tmp_107_i

]]></Node>
<StgValue><ssdm name="table_f_Z2_array_V_s"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="8">
<![CDATA[
_ifconv:88  %p_Val2_21 = load i42* %table_f_Z2_array_V_s, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:114  %tmp_109 = icmp sgt i12 %m_exp, 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:115  %tmp_110 = icmp ne i71 %tmp_102, %p_Val2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:119  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_1, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str126) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %not_Result_i4 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="not_Result_i4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %x_is_ninf = and i1 %tmp_32_i, %p_Result_s

]]></Node>
<StgValue><ssdm name="x_is_ninf"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="58" op_0_bw="8">
<![CDATA[
_ifconv:61  %p_Val2_25 = load i58* %table_exp_Z1_array_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="8">
<![CDATA[
_ifconv:68  %table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4

]]></Node>
<StgValue><ssdm name="table_f_Z3_array_V_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:69  %p_Val2_15 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="36" op_0_bw="35">
<![CDATA[
_ifconv:70  %tmp_100_i = zext i35 %p_Val2_11 to i36

]]></Node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="36" op_0_bw="10">
<![CDATA[
_ifconv:71  %tmp_101_i = zext i10 %p_Val2_15 to i36

]]></Node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:72  %r_V_1 = add i36 %tmp_101_i, %tmp_100_i

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="8">
<![CDATA[
_ifconv:75  %p_Val2_16 = load i26* %table_f_Z3_array_V_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="43" op_0_bw="43" op_1_bw="8" op_2_bw="9" op_3_bw="26">
<![CDATA[
_ifconv:76  %tmp_97_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %p_Val2_17, i9 0, i26 %p_Val2_16) nounwind

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="79" op_0_bw="43">
<![CDATA[
_ifconv:77  %OP1_V_2_cast = zext i43 %tmp_97_i to i79

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="79" op_0_bw="36">
<![CDATA[
_ifconv:78  %OP2_V_1_cast = zext i36 %r_V_1 to i79

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:79  %p_Val2_18 = mul i79 %OP2_V_1_cast, %OP1_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="20" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:80  %tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %p_Val2_18, i32 59, i32 78)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="44" op_0_bw="43">
<![CDATA[
_ifconv:81  %tmp_104_i = zext i43 %tmp_97_i to i44

]]></Node>
<StgValue><ssdm name="tmp_104_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="36" op_0_bw="20">
<![CDATA[
_ifconv:82  %tmp_106_i_cast = zext i20 %tmp_3 to i36

]]></Node>
<StgValue><ssdm name="tmp_106_i_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:83  %tmp = add i36 %tmp_106_i_cast, %r_V_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="44" op_0_bw="36">
<![CDATA[
_ifconv:84  %tmp_cast = zext i36 %tmp to i44

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:85  %p_Val2_20 = add i44 %tmp_104_i, %tmp_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="42" op_0_bw="8">
<![CDATA[
_ifconv:88  %p_Val2_21 = load i42* %table_f_Z2_array_V_s, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89  %tmp_4 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_21, i32 2, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="49" op_0_bw="49" op_1_bw="8" op_2_bw="1" op_3_bw="40">
<![CDATA[
_ifconv:90  %tmp_109_i = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %p_Val2_22, i1 false, i40 %tmp_4)

]]></Node>
<StgValue><ssdm name="tmp_109_i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="93" op_0_bw="49">
<![CDATA[
_ifconv:91  %OP1_V_4_cast = zext i49 %tmp_109_i to i93

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="93" op_0_bw="44">
<![CDATA[
_ifconv:92  %OP2_V_2_cast = zext i44 %p_Val2_20 to i93

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
_ifconv:93  %p_Val2_23 = mul i93 %OP2_V_2_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="36" op_0_bw="36" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:94  %tmp_5 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %p_Val2_23, i32 57, i32 92)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="51" op_0_bw="51" op_1_bw="8" op_2_bw="1" op_3_bw="40" op_4_bw="2">
<![CDATA[
_ifconv:95  %tmp_112_i = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %p_Val2_22, i1 false, i40 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="52" op_0_bw="51">
<![CDATA[
_ifconv:96  %tmp_112_i_cast = zext i51 %tmp_112_i to i52

]]></Node>
<StgValue><ssdm name="tmp_112_i_cast"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="44" op_0_bw="36">
<![CDATA[
_ifconv:97  %tmp_114_i_cast = zext i36 %tmp_5 to i44

]]></Node>
<StgValue><ssdm name="tmp_114_i_cast"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:98  %tmp6 = add i44 %tmp_114_i_cast, %p_Val2_20

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="52" op_0_bw="44">
<![CDATA[
_ifconv:99  %tmp51_cast = zext i44 %tmp6 to i52

]]></Node>
<StgValue><ssdm name="tmp51_cast"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:100  %p_Val2_24 = add i52 %tmp_112_i_cast, %tmp51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="50" op_0_bw="50" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:101  %exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %p_Val2_24, i32 2, i32 51)

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1_V"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="50" op_0_bw="50" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:102  %tmp_106 = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %p_Val2_25, i32 8, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="59" op_0_bw="58">
<![CDATA[
_ifconv:103  %tmp_107 = zext i58 %p_Val2_25 to i59

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ifconv:104  %p_Val2_12 = add i59 16, %tmp_107

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="100" op_0_bw="50">
<![CDATA[
_ifconv:105  %OP1_V_2 = zext i50 %tmp_106 to i100

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="100" op_0_bw="50">
<![CDATA[
_ifconv:106  %OP2_V = zext i50 %exp_Z1P_m_1_V to i100

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_ifconv:107  %p_Val2_13 = mul i100 %OP1_V_2, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="108" op_0_bw="108" op_1_bw="59" op_2_bw="49">
<![CDATA[
_ifconv:108  %tmp_108 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %p_Val2_12, i49 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="108" op_0_bw="100">
<![CDATA[
_ifconv:109  %tmp_124_cast = zext i100 %p_Val2_13 to i108

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
_ifconv:110  %p_Val2_14 = add i108 %tmp_124_cast, %tmp_108

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="108" op_2_bw="32">
<![CDATA[
_ifconv:111  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i108.i32(i108 %p_Val2_14, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:112  %r_exp_V = add i13 -1, %r_exp_V_3

]]></Node>
<StgValue><ssdm name="r_exp_V"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:113  %r_exp_V_2 = select i1 %tmp_119, i13 %r_exp_V_3, i13 %r_exp_V

]]></Node>
<StgValue><ssdm name="r_exp_V_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:116  %tmp_120 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:117  %icmp = icmp sgt i3 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %or_cond = or i1 %tmp_110, %icmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:120  %tmp_111 = icmp slt i13 %r_exp_V_2, -1022

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="52" op_0_bw="52" op_1_bw="108" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:121  %tmp_24 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %p_Val2_14, i32 54, i32 105)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="52" op_0_bw="52" op_1_bw="108" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:122  %tmp_25 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %p_Val2_14, i32 53, i32 104)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_ifconv:123  %loc_V_4 = select i1 %tmp_119, i52 %tmp_24, i52 %tmp_25

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="13">
<![CDATA[
_ifconv:124  %tmp_122 = trunc i13 %r_exp_V_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:125  %out_exp_V = add i11 1023, %tmp_122

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
_ifconv:126  %p_Result_19 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %loc_V_4) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %sel_tmp1 = xor i1 %not_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %tmp7 = and i1 %not_Result_i4, %sel_tmp1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %sel_tmp2 = and i1 %tmp7, %tmp_32_i

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %sel_tmp7 = and i1 %x_is_ninf, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %tmp_32_i_not = xor i1 %tmp_32_i, true

]]></Node>
<StgValue><ssdm name="tmp_32_i_not"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %sel_tmp = or i1 %p_Result_s, %tmp_32_i_not

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %sel_tmp3 = xor i1 %x_is_ninf, true

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %tmp8 = and i1 %sel_tmp1, %sel_tmp3

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %sel_tmp4 = and i1 %tmp8, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %sel_tmp5 = xor i1 %tmp_121, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %sel_tmp6 = and i1 %tmp_109, %or_cond

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %sel_tmp8 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %sel_tmp9 = and i1 %icmp, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %sel_tmp10 = or i1 %sel_tmp6, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %tmp9 = and i1 %sel_tmp10, %sel_tmp5

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %sel_tmp11 = and i1 %tmp9, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:143  %tmp10 = and i1 %tmp_121, %sel_tmp10

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:144  %sel_tmp12 = xor i1 %or_cond, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:145  %sel_tmp13 = and i1 %tmp_109, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %sel_tmp44_demorgan = or i1 %tmp_109, %icmp

]]></Node>
<StgValue><ssdm name="sel_tmp44_demorgan"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:147  %sel_tmp14 = xor i1 %sel_tmp44_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148  %sel_tmp15 = or i1 %sel_tmp13, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:149  %tmp11 = and i1 %tmp_111, %sel_tmp15

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:150  %tmp_32 = bitcast i64 %p_Result_19 to double

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:151  %tmp_33 = select i1 %sel_tmp2, double 0x7FF0000000000000, double 0x7FFFFFFFFFFFFFFF

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:152  %tmp_34 = or i1 %sel_tmp2, %not_demorgan

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:153  %tmp_35 = select i1 %tmp_34, double %tmp_33, double %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:154  %tmp_36 = select i1 %sel_tmp11, double 0x7FF0000000000000, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:155  %tmp_37 = or i1 %sel_tmp11, %sel_tmp7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:156  %tmp_38 = select i1 %tmp_37, double %tmp_36, double %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:157  %sel_tmp16 = or i1 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:158  %tmp_39 = and i1 %sel_tmp16, %sel_tmp4

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:159  %p_1 = select i1 %tmp_39, double 0.000000e+00, double %tmp_38

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64">
<![CDATA[
_ifconv:160  ret double %p_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
