
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.4 Build EDK_P.49d
# Sun Mar 03 08:00:29 2013
# Target Board:  Saanlima Pipistrello_LX45 Rev 2.0
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT rzq = rzq, DIR = IO
 PORT mcbx_dram_we_n = mcbx_dram_we_n, DIR = O
 PORT mcbx_dram_udqs = mcbx_dram_udqs, DIR = IO
 PORT mcbx_dram_udm = mcbx_dram_udm, DIR = O
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n, DIR = O
 PORT mcbx_dram_ldm = mcbx_dram_ldm, DIR = O
 PORT mcbx_dram_dqs = mcbx_dram_dqs, DIR = IO
 PORT mcbx_dram_dq = mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT mcbx_dram_clk = mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT mcbx_dram_cke = mcbx_dram_cke, DIR = O
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n, DIR = O
 PORT mcbx_dram_ba = mcbx_dram_ba, DIR = O, VEC = [1:0]
 PORT mcbx_dram_addr = mcbx_dram_addr, DIR = O, VEC = [12:0]
 PORT SPI_FLASH_Wn = net_vcc, DIR = O
 PORT SPI_FLASH_SS = SPI_FLASH_SS, DIR = IO
 PORT SPI_FLASH_SCLK = SPI_FLASH_SCLK, DIR = IO
 PORT SPI_FLASH_MOSI = SPI_FLASH_MOSI, DIR = IO
 PORT SPI_FLASH_MISO = SPI_FLASH_MISO, DIR = IO
 PORT SPI_FLASH_HOLDn = net_vcc, DIR = O
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK_50MHZ = CLK_50MHZ, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT wing_0_WING = wing_0_WING, DIR = IO, VEC = [15:0]
 PORT uart_0_UART_TX_pin = uart_0_UART_TX, DIR = O
 PORT uart_0_UART_RX_pin = uart_0_UART_RX, DIR = I
 PORT wing_0_WING_LED1_pin = wing_0_WING_LED1, DIR = O
 PORT wing_0_WING_LED2_pin = wing_0_WING_LED2, DIR = O
 PORT wing_0_WING_LED3_pin = wing_0_WING_LED3, DIR = O
 PORT wing_0_WING_LED4_pin = wing_0_WING_LED4, DIR = O
 PORT spi_0_SPI = spi_1_SPI, DIR = IO, VEC = [3:0]
 PORT spi_0_SPI_LED_pin = spi_1_SPI_LED, DIR = O
 PORT TMDS = dvi_out_native_0_TMDS, DIR = O, VEC = [3:0]
 PORT TMDSB = dvi_out_native_0_TMDSB, DIR = O, VEC = [3:0]
 PORT sound_0_Audio_left_pin = sound_0_Audio_left, DIR = O
 PORT sound_0_Audio_right_pin = sound_0_Audio_right, DIR = O
 PORT ps2_0_PS2_CLK = ps2_0_PS2_CLK, DIR = IO
 PORT ps2_0_PS2_DAT = ps2_0_PS2_DAT, DIR = IO
 PORT ps2_1_PS2_CLK = ps2_1_PS2_CLK, DIR = IO
 PORT ps2_1_PS2_DAT = ps2_1_PS2_DAT, DIR = IO
 PORT dvi_out_native_0_clkin_pin = net_dvi_out_native_0_clkin_pin, DIR = I


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT INTR = wing_0_WING_INT & axi_tft_0_IP2INTC_Irpt & spi_1_SPI_INT & sound_0_Audio_int & uart_0_UART_INT & timebase_0_TB_Int & ps2_1_PS2_INT & ps2_0_PS2_INT
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa4000000
 PARAMETER C_ICACHE_HIGHADDR = 0xa7ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 32768
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa4000000
 PARAMETER C_DCACHE_HIGHADDR = 0xa7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 32768
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_ICACHE_VICTIMS = 8
 PARAMETER C_ICACHE_DATA_WIDTH = 1
 PARAMETER C_DCACHE_USE_WRITEBACK = 1
 PARAMETER C_DCACHE_VICTIMS = 8
 PARAMETER C_DCACHE_DATA_WIDTH = 1
 PARAMETER C_USE_DIV = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT3_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT3_FREQ = 25000000
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_PHASE = 0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT RST = RESET
 PORT CLKOUT0 = clk_400_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_400_0000MHz180PLL0_nobuf
 PORT CLKIN = CLK_50MHZ
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_spi
 PARAMETER INSTANCE = SPI_FLASH
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_FIFO_EXIST = 1
 PARAMETER C_SCK_RATIO = 2
 PARAMETER C_NUM_SS_BITS = 1
 PARAMETER C_NUM_TRANSFER_BITS = 8
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT SS = SPI_FLASH_SS
 PORT SPISEL = net_vcc
 PORT SCK = SPI_FLASH_SCLK
 PORT MOSI = SPI_FLASH_MOSI
 PORT MISO = SPI_FLASH_MISO
 PORT IP2INTC_Irpt = SPI_FLASH_IP2INTC_Irpt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB3_LPDDR
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = N4
 PARAMETER C_MEM_TYPE = MDDR
 PARAMETER C_MEM_PARTNO = MT46H32M16XXXX-5
 PARAMETER C_MEM_BANKADDR_WIDTH = 2
 PARAMETER C_SKIP_IN_TERM_CAL = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_tft_0.M_AXI
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_PORT_CONFIG = B128
 PARAMETER C_S0_AXI_DATA_WIDTH = 128
 PARAMETER C_S0_AXI_BASEADDR = 0xa4000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xa7ffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT rzq = rzq
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT mcbx_dram_we_n = mcbx_dram_we_n
 PORT mcbx_dram_udqs = mcbx_dram_udqs
 PORT mcbx_dram_udm = mcbx_dram_udm
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n
 PORT mcbx_dram_ldm = mcbx_dram_ldm
 PORT mcbx_dram_dqs = mcbx_dram_dqs
 PORT mcbx_dram_dq = mcbx_dram_dq
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n
 PORT mcbx_dram_clk = mcbx_dram_clk
 PORT mcbx_dram_cke = mcbx_dram_cke
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n
 PORT mcbx_dram_ba = mcbx_dram_ba
 PORT mcbx_dram_addr = mcbx_dram_addr
 PORT sysclk_2x = clk_400_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_400_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN wing
 PARAMETER INSTANCE = wing_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_REG = 32
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_BASEADDR = 0x42000000
 PARAMETER C_HIGHADDR = 0x4200ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT WING_INT = wing_0_WING_INT
 PORT WING = wing_0_WING
 PORT WING_LED1 = wing_0_WING_LED1
 PORT WING_LED2 = wing_0_WING_LED2
 PORT WING_LED3 = wing_0_WING_LED3
 PORT WING_LED4 = wing_0_WING_LED4
END

BEGIN timebase
 PARAMETER INSTANCE = timebase_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TB_Int = timebase_0_TB_Int
END

BEGIN uart
 PARAMETER INSTANCE = uart_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_REG = 3
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_BASEADDR = 0x44000000
 PARAMETER C_HIGHADDR = 0x4400ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT UART_TX = uart_0_UART_TX
 PORT UART_RX = uart_0_UART_RX
 PORT UART_INT = uart_0_UART_INT
END

BEGIN spi
 PARAMETER INSTANCE = spi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_REG = 11
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_BASEADDR = 0x45000000
 PARAMETER C_HIGHADDR = 0x4500ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT SPI_INT = spi_1_SPI_INT
 PORT SPI = spi_1_SPI
 PORT SPI_LED = spi_1_SPI_LED
END

BEGIN axi_tft
 PARAMETER INSTANCE = axi_tft_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_TFT_INTERFACE = 0
 PARAMETER C_DEFAULT_TFT_BASE_ADDR = 0xa7e00000
 PARAMETER C_BASEADDR = 0x48000000
 PARAMETER C_HIGHADDR = 0x4800ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi4_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT M_AXI_ACLK = clk_100_0000MHzPLL0
 PORT IP2INTC_Irpt = axi_tft_0_IP2INTC_Irpt
 PORT SYS_TFT_Clk = pll_module_0_CLKOUT1
 PORT TFT_DE = axi_tft_0_TFT_DE
 PORT TFT_HSYNC = axi_tft_0_TFT_HSYNC
 PORT TFT_VSYNC = axi_tft_0_TFT_VSYNC
 PORT TFT_VGA_B = axi_tft_0_TFT_VGA_B
 PORT TFT_VGA_G = axi_tft_0_TFT_VGA_G
 PORT TFT_VGA_R = axi_tft_0_TFT_VGA_R
END

BEGIN dvi_out_native
 PARAMETER INSTANCE = dvi_out_native_0
 PARAMETER HW_VER = 1.00.a
 PORT TMDS = dvi_out_native_0_TMDS
 PORT TMDSB = dvi_out_native_0_TMDSB
 PORT de = axi_tft_0_TFT_DE
 PORT hsync = axi_tft_0_TFT_HSYNC
 PORT vsync = axi_tft_0_TFT_VSYNC
 PORT blue_din = axi_tft_0_TFT_VGA_B
 PORT green_din = axi_tft_0_TFT_VGA_G
 PORT red_din = axi_tft_0_TFT_VGA_R
 PORT pll_lckd = pll_module_0_LOCKED
 PORT clkin = pll_module_0_CLKOUT1
 PORT clkx2in = pll_module_0_CLKOUT2
 PORT clkx10in = pll_module_0_CLKOUT0
 PORT reset = RESET
END

BEGIN pll_module
 PARAMETER INSTANCE = pll_module_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_CLKFBOUT_MULT = 10
 PARAMETER C_CLKIN1_PERIOD = 20.0
 PARAMETER C_CLKOUT0_DIVIDE = 2
 PARAMETER C_CLKOUT1_DIVIDE = 20
 PARAMETER C_CLKOUT2_DIVIDE = 10
 PARAMETER C_CLKOUT1_BUF = true
 PARAMETER C_CLKOUT2_BUF = true
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT CLKFBIN = pll_module_0_CLKFBOUT
 PORT CLKFBOUT = pll_module_0_CLKFBOUT
 PORT CLKOUT0 = pll_module_0_CLKOUT0
 PORT CLKOUT1 = pll_module_0_CLKOUT1
 PORT CLKOUT2 = pll_module_0_CLKOUT2
 PORT RST = RESET
 PORT CLKIN1 = CLK_50MHZ
 PORT LOCKED = pll_module_0_LOCKED
END

BEGIN sound
 PARAMETER INSTANCE = sound_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_REG = 4
 PARAMETER C_BASEADDR = 0x46000000
 PARAMETER C_HIGHADDR = 0x4600ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Audio_int = sound_0_Audio_int
 PORT Audio_left = sound_0_Audio_left
 PORT Audio_right = sound_0_Audio_right
 PORT OPL2_clk = clock_generator_0_CLKOUT3
END

BEGIN ps2
 PARAMETER INSTANCE = ps2_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x47000000
 PARAMETER C_HIGHADDR = 0x4700FFFF
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT PS2_CLK = ps2_0_PS2_CLK
 PORT PS2_DAT = ps2_0_PS2_DAT
 PORT PS2_INT = ps2_0_PS2_INT
END

BEGIN ps2
 PARAMETER INSTANCE = ps2_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x47800000
 PARAMETER C_HIGHADDR = 0x4780FFFF
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT PS2_CLK = ps2_1_PS2_CLK
 PORT PS2_DAT = ps2_1_PS2_DAT
 PORT PS2_INT = ps2_1_PS2_INT
END

