Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1780
design__instance__area,37873.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 142.8 287.28
design__core__bbox,3.36 3.92 139.44 282.24
design__io,232
design__die__area,41023.6
design__core__area,37873.8
design__instance__count__stdcell,978
design__instance__area__stdcell,21930
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.57903
design__instance__utilization__stdcell,0.57903
design__rows,71
design__rows:GF018hv5v_mcu_sc7,71
design__sites,17253
design__sites:GF018hv5v_mcu_sc7,17253
design__instance__count__class:buffer,101
design__instance__area__class:buffer,1769.33
design__instance__count__class:inverter,12
design__instance__area__class:inverter,109.76
design__instance__count__class:sequential_cell,144
design__instance__area__class:sequential_cell,6462.67
design__instance__count__class:multi_input_combinational_cell,122
design__instance__area__class:multi_input_combinational_cell,5452.88
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,142
design__instance__area__class:endcap_cell,623.437
design__instance__count__class:tap_cell,221
design__instance__area__class:tap_cell,970.278
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,229
design__instance__area__class:timing_repair_buffer,5869.96
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,49328.4
design__violations,0
design__instance__count__class:clock_buffer,7
design__instance__area__class:clock_buffer,671.731
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,4495
global_route__wirelength,66813
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,720
route__net__special,2
route__drc_errors__iter:0,194
route__wirelength__iter:0,52673
route__drc_errors__iter:1,55
route__wirelength__iter:1,52417
route__drc_errors__iter:2,50
route__wirelength__iter:2,52353
route__drc_errors__iter:3,0
route__wirelength__iter:3,52322
route__drc_errors,0
route__wirelength,52322
route__vias,4201
route__vias__singlecut,4201
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,418.79
design__instance__count__class:fill_cell,802
design__instance__area__class:fill_cell,15943.7
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.99971
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99994
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.000286672
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.000275136
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.0000615269
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.000275136
design_powergrid__voltage__worst,0.000275136
design_powergrid__voltage__worst__net:VDD,4.99971
design_powergrid__drop__worst,0.000286672
design_powergrid__drop__worst__net:VDD,0.000286672
design_powergrid__voltage__worst__net:VSS,0.000275136
design_powergrid__drop__worst__net:VSS,0.000275136
ir__voltage__worst,5
ir__drop__avg,0.0000605000000000000001209969624493822948352317325770854949951171875
ir__drop__worst,0.0002869999999999999829893015945714296321966685354709625244140625
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
