ModuleName Mux_2_input_2bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 104 ,Y1: 128 ,X2: 104 ,Y2: 200
End
Branches
Branch Left: 104 ,Top: 152
BranchStrList
0
End
Branch Left: 104 ,Top: 176
BranchStrList
1
End
End
Wire Name: b1
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 104 ,Y1: 232 ,X2: 104 ,Y2: 320
End
Branches
Branch Left: 104 ,Top: 272
BranchStrList
0
End
Branch Left: 104 ,Top: 296
BranchStrList
1
End
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 152 ,X2: 400 ,Y2: 152
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 272 ,X2: 400 ,Y2: 272
Edge X1: 400 ,Y1: 168 ,X2: 400 ,Y2: 272
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 176 ,X2: 384 ,Y2: 176
Edge X1: 384 ,Y1: 176 ,X2: 384 ,Y2: 280
Edge X1: 384 ,Y1: 280 ,X2: 400 ,Y2: 280
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 296 ,X2: 400 ,Y2: 296
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 392 ,X2: 360 ,Y2: 392
Edge X1: 360 ,Y1: 320 ,X2: 360 ,Y2: 392
Edge X1: 360 ,Y1: 192 ,X2: 360 ,Y2: 320
Edge X1: 360 ,Y1: 320 ,X2: 432 ,Y2: 320
Edge X1: 360 ,Y1: 192 ,X2: 432 ,Y2: 192
End
Branches
End
Wire Name: b7
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 640 ,Y1: 112 ,X2: 640 ,Y2: 352
End
Branches
Branch Left: 640 ,Top: 160
BranchStrList
0
End
Branch Left: 640 ,Top: 288
BranchStrList
1
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 160 ,X2: 640 ,Y2: 160
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 288 ,X2: 640 ,Y2: 288
End
Branches
End
End
Ports
Port Left: 104 Top: 128 ,Orientation: 0
Portname: Input_1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
1
,Width:
2
,RV:
0
Port Left: 104 Top: 232 ,Orientation: 0
Portname: Input_2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
1
,Width:
2
,RV:
0
Port Left: 144 Top: 392 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 640 Top: 112 ,Orientation: 0
Portname: Out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 400 Top: 136
Name: s0
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
Symbol Left: 400 Top: 264
Name: s1
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
End
Texts
End
Links
End
