<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676131152388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676131152389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 21:29:12 2023 " "Processing started: Sat Feb 11 21:29:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676131152389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676131152389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676131152389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1676131152713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_slow.vho C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_slow.vho in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_slow.vho C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_slow.vho in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_fast.vho C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_fast.vho in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor.vho C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor.vho in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_vhd_slow.sdo C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_vhd_slow.sdo C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_vhd_fast.sdo C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_vhd.sdo C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_vhd.sdo in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676131152961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676131152994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 21:29:12 2023 " "Processing ended: Sat Feb 11 21:29:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676131152994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676131152994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676131152994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676131152994 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676133359332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676133359333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 22:05:59 2023 " "Processing started: Sat Feb 11 22:05:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676133359333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676133359333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676133359333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_slow.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_slow.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_slow.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_slow.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_fast.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_fast.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor.vho D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor.vho in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_vhd_slow.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_vhd_slow.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_vhd_slow.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_vhd_slow.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_vhd_fast.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_vhd.sdo D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/ simulation " "Generated file RiscvProcessor_vhd.sdo in folder \"D:/ONEDRIVE/OneDrive - University of Moratuwa/Riscv_Imposters/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676133359762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676133359789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 22:05:59 2023 " "Processing ended: Sat Feb 11 22:05:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676133359789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676133359789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676133359789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676133359789 ""}
>>>>>>> 1b750815b4104c571d604fb3304d57b48324933c
