("inv_4x_PWR:/\tinv_4x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_4x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("inv_16x_PWR:/\tinv_16x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_16x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("inv_4x_PWR:/\tinv_4x_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm inv_4x_PWR symbol }:a"))) (((-0.125 -0.76875) (1.9 0.76875)) "a" "Symbol" 2))("6T_DataPathSimple_Test:/\t6T_DataPathSimple_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests 6T_DataPathSimple_Test schematic }:a"))) (((-30.0 -23.3125) (14.425 10.3375)) "a" "Schematics" 0))("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test schematic }:a"))) (((-19.025 -8.0) (5.4 10.5)) "a" "Schematics" 0))("Dual_Supply_Test:/\tDual_Supply_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests Dual_Supply_Test schematic }:a"))) (((-9.275 0.66875) (-3.41875 5.10625)) "a" "analogArtist-Schematic" 17))("DCache_Tests:/\tDCache_Tests 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests DCache_Tests schematic }:a"))) (((-4.7875 -19.025) (29.8375 7.2)) "a" "Schematics" 0))("6T_CHUNK_PWR:/\t6T_CHUNK_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm 6T_CHUNK_PWR symbol }:a"))) (((-1.45 -3.0875) (5.1375 1.925)) "a" "Symbol" 2))("6T_BANK_PWR:/\t6T_BANK_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm 6T_BANK_PWR symbol }:a"))) (((-0.225 -1.175) (3.1625 1.4)) "a" "Symbol" 2))("6T_CHUNK_PWR:/\t6T_CHUNK_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_CHUNK_PWR schematic }:a"))) (((-2.4125 -3.1375) (6.625 3.875)) "a" "Schematics" 12))