Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 19 15:20:19 2023
| Host         : DESKTOP-U8QJIBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CoProcessor_timing_summary_routed.rpt -pb CoProcessor_timing_summary_routed.pb -rpx CoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : CoProcessor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SevenSegDriver/Segs/DIVISOR/on_off_flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.478       -2.425                      8                51796        0.021        0.000                      0                51796        4.500        0.000                       0                 35138  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.478       -2.425                      8                51796        0.021        0.000                      0                51796        4.500        0.000                       0                 35138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -0.478ns,  Total Violation       -2.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.289ns (21.832%)  route 8.195ns (78.168%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.636     6.268    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.567 r  SendingManagerModule/Tx_Data[7]_i_503/O
                         net (fo=1021, routed)        3.111     9.677    SIPO_memory_A/Tx_Data_reg[7]_i_751_0
    SLICE_X20Y193        LUT6 (Prop_lut6_I4_O)        0.124     9.801 r  SIPO_memory_A/Tx_Data[1]_i_1319/O
                         net (fo=1, routed)           0.000     9.801    SendingManagerModule/Tx_Data_reg[1]_i_313_1
    SLICE_X20Y193        MUXF7 (Prop_muxf7_I1_O)      0.245    10.046 r  SendingManagerModule/Tx_Data_reg[1]_i_712/O
                         net (fo=1, routed)           0.000    10.046    SendingManagerModule/Tx_Data_reg[1]_i_712_n_0
    SLICE_X20Y193        MUXF8 (Prop_muxf8_I0_O)      0.104    10.150 r  SendingManagerModule/Tx_Data_reg[1]_i_313/O
                         net (fo=1, routed)           1.149    11.300    SendingManagerModule/Tx_Data_reg[1]_i_313_n_0
    SLICE_X19Y172        LUT6 (Prop_lut6_I5_O)        0.316    11.616 r  SendingManagerModule/Tx_Data[1]_i_114/O
                         net (fo=1, routed)           0.000    11.616    SendingManagerModule/Tx_Data[1]_i_114_n_0
    SLICE_X19Y172        MUXF7 (Prop_muxf7_I0_O)      0.238    11.854 r  SendingManagerModule/Tx_Data_reg[1]_i_40/O
                         net (fo=1, routed)           0.000    11.854    SendingManagerModule/Tx_Data_reg[1]_i_40_n_0
    SLICE_X19Y172        MUXF8 (Prop_muxf8_I0_O)      0.104    11.958 r  SendingManagerModule/Tx_Data_reg[1]_i_14/O
                         net (fo=1, routed)           2.234    14.191    SendingManagerModule/Tx_Data_reg[1]_i_14_n_0
    SLICE_X49Y122        LUT6 (Prop_lut6_I3_O)        0.316    14.507 r  SendingManagerModule/Tx_Data[1]_i_4/O
                         net (fo=1, routed)           1.066    15.573    SendingManagerModule/Tx_Data[1]_i_4_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.697 r  SendingManagerModule/Tx_Data[1]_i_1/O
                         net (fo=1, routed)           0.000    15.697    SendingManagerModule/Array[1]
    SLICE_X50Y111        FDRE                                         r  SendingManagerModule/Tx_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.492    14.914    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  SendingManagerModule/Tx_Data_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X50Y111        FDRE (Setup_fdre_C_D)        0.081    15.219    SendingManagerModule/Tx_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 2.253ns (21.931%)  route 8.020ns (78.069%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.632     6.264    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.563 r  SendingManagerModule/Tx_Data[7]_i_3720/O
                         net (fo=1021, routed)        2.984     9.546    SIPO_memory_A/Tx_Data[1]_i_819_0
    SLICE_X7Y178         LUT6 (Prop_lut6_I4_O)        0.124     9.670 r  SIPO_memory_A/Tx_Data[3]_i_1648/O
                         net (fo=1, routed)           0.000     9.670    SendingManagerModule/Tx_Data_reg[3]_i_317_0
    SLICE_X7Y178         MUXF7 (Prop_muxf7_I0_O)      0.212     9.882 r  SendingManagerModule/Tx_Data_reg[3]_i_749/O
                         net (fo=1, routed)           0.000     9.882    SendingManagerModule/Tx_Data_reg[3]_i_749_n_0
    SLICE_X7Y178         MUXF8 (Prop_muxf8_I1_O)      0.094     9.976 r  SendingManagerModule/Tx_Data_reg[3]_i_317/O
                         net (fo=1, routed)           1.620    11.597    SendingManagerModule/Tx_Data_reg[3]_i_317_n_0
    SLICE_X24Y159        LUT6 (Prop_lut6_I5_O)        0.316    11.913 r  SendingManagerModule/Tx_Data[3]_i_115/O
                         net (fo=1, routed)           0.000    11.913    SendingManagerModule/Tx_Data[3]_i_115_n_0
    SLICE_X24Y159        MUXF7 (Prop_muxf7_I1_O)      0.245    12.158 r  SendingManagerModule/Tx_Data_reg[3]_i_40/O
                         net (fo=1, routed)           0.000    12.158    SendingManagerModule/Tx_Data_reg[3]_i_40_n_0
    SLICE_X24Y159        MUXF8 (Prop_muxf8_I0_O)      0.104    12.262 r  SendingManagerModule/Tx_Data_reg[3]_i_14/O
                         net (fo=1, routed)           2.043    14.305    SendingManagerModule/Tx_Data_reg[3]_i_14_n_0
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.316    14.621 r  SendingManagerModule/Tx_Data[3]_i_4/O
                         net (fo=1, routed)           0.741    15.362    SendingManagerModule/Tx_Data[3]_i_4_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.486 r  SendingManagerModule/Tx_Data[3]_i_1/O
                         net (fo=1, routed)           0.000    15.486    SendingManagerModule/Array[3]
    SLICE_X53Y110        FDRE                                         r  SendingManagerModule/Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.486    14.908    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  SendingManagerModule/Tx_Data_reg[3]/C
                         clock pessimism              0.188    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)        0.029    15.090    SendingManagerModule/Tx_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -15.486    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 1.835ns (17.723%)  route 8.519ns (82.277%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.636     6.268    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.567 r  SendingManagerModule/Tx_Data[7]_i_503/O
                         net (fo=1021, routed)        3.269     9.835    SIPO_memory_A/Tx_Data_reg[7]_i_751_0
    SLICE_X60Y190        LUT6 (Prop_lut6_I4_O)        0.124     9.959 r  SIPO_memory_A/Tx_Data[5]_i_657/O
                         net (fo=1, routed)           0.000     9.959    SendingManagerModule/Tx_Data_reg[5]_i_105_1
    SLICE_X60Y190        MUXF7 (Prop_muxf7_I1_O)      0.214    10.173 r  SendingManagerModule/Tx_Data_reg[5]_i_285/O
                         net (fo=1, routed)           0.000    10.173    SendingManagerModule/Tx_Data_reg[5]_i_285_n_0
    SLICE_X60Y190        MUXF8 (Prop_muxf8_I1_O)      0.088    10.261 r  SendingManagerModule/Tx_Data_reg[5]_i_105/O
                         net (fo=1, routed)           1.206    11.468    SendingManagerModule/Tx_Data_reg[5]_i_105_n_0
    SLICE_X53Y165        LUT6 (Prop_lut6_I5_O)        0.319    11.787 r  SendingManagerModule/Tx_Data[5]_i_36/O
                         net (fo=1, routed)           1.155    12.942    SendingManagerModule/Tx_Data[5]_i_36_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I3_O)        0.124    13.066 r  SendingManagerModule/Tx_Data[5]_i_12/O
                         net (fo=1, routed)           1.234    14.300    SendingManagerModule/Tx_Data[5]_i_12_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.424 r  SendingManagerModule/Tx_Data[5]_i_4/O
                         net (fo=1, routed)           1.019    15.442    SendingManagerModule/Tx_Data[5]_i_4_n_0
    SLICE_X50Y114        LUT6 (Prop_lut6_I3_O)        0.124    15.566 r  SendingManagerModule/Tx_Data[5]_i_1/O
                         net (fo=1, routed)           0.000    15.566    SendingManagerModule/Array[5]
    SLICE_X50Y114        FDRE                                         r  SendingManagerModule/Tx_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.490    14.912    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  SendingManagerModule/Tx_Data_reg[5]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X50Y114        FDRE (Setup_fdre_C_D)        0.081    15.217    SendingManagerModule/Tx_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -15.566    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.289ns  (logic 2.289ns (22.246%)  route 8.000ns (77.754%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.636     6.268    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.567 r  SendingManagerModule/Tx_Data[7]_i_503/O
                         net (fo=1021, routed)        3.045     9.612    SIPO_memory_A/Tx_Data_reg[7]_i_751_0
    SLICE_X23Y187        LUT6 (Prop_lut6_I4_O)        0.124     9.736 r  SIPO_memory_A/Tx_Data[0]_i_1315/O
                         net (fo=1, routed)           0.000     9.736    SendingManagerModule/Tx_Data_reg[0]_i_312_1
    SLICE_X23Y187        MUXF7 (Prop_muxf7_I1_O)      0.245     9.981 r  SendingManagerModule/Tx_Data_reg[0]_i_710/O
                         net (fo=1, routed)           0.000     9.981    SendingManagerModule/Tx_Data_reg[0]_i_710_n_0
    SLICE_X23Y187        MUXF8 (Prop_muxf8_I0_O)      0.104    10.085 r  SendingManagerModule/Tx_Data_reg[0]_i_312/O
                         net (fo=1, routed)           1.384    11.469    SendingManagerModule/Tx_Data_reg[0]_i_312_n_0
    SLICE_X17Y167        LUT6 (Prop_lut6_I3_O)        0.316    11.785 r  SendingManagerModule/Tx_Data[0]_i_114/O
                         net (fo=1, routed)           0.000    11.785    SendingManagerModule/Tx_Data[0]_i_114_n_0
    SLICE_X17Y167        MUXF7 (Prop_muxf7_I0_O)      0.238    12.023 r  SendingManagerModule/Tx_Data_reg[0]_i_40/O
                         net (fo=1, routed)           0.000    12.023    SendingManagerModule/Tx_Data_reg[0]_i_40_n_0
    SLICE_X17Y167        MUXF8 (Prop_muxf8_I0_O)      0.104    12.127 r  SendingManagerModule/Tx_Data_reg[0]_i_14/O
                         net (fo=1, routed)           2.295    14.422    SendingManagerModule/Tx_Data_reg[0]_i_14_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I3_O)        0.316    14.738 r  SendingManagerModule/Tx_Data[0]_i_4/O
                         net (fo=1, routed)           0.640    15.378    SendingManagerModule/Tx_Data[0]_i_4_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.502 r  SendingManagerModule/Tx_Data[0]_i_1/O
                         net (fo=1, routed)           0.000    15.502    SendingManagerModule/Array[0]
    SLICE_X48Y102        FDRE                                         r  SendingManagerModule/Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.498    14.920    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  SendingManagerModule/Tx_Data_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.032    15.176    SendingManagerModule/Tx_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -15.502    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 2.282ns (22.266%)  route 7.967ns (77.734%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.632     6.264    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.563 r  SendingManagerModule/Tx_Data[7]_i_3720/O
                         net (fo=1021, routed)        3.056     9.618    SIPO_memory_A/Tx_Data[1]_i_819_0
    SLICE_X20Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.742 r  SIPO_memory_A/Tx_Data[2]_i_1254/O
                         net (fo=1, routed)           0.000     9.742    SendingManagerModule/Tx_Data_reg[2]_i_297_2
    SLICE_X20Y180        MUXF7 (Prop_muxf7_I0_O)      0.238     9.980 r  SendingManagerModule/Tx_Data_reg[2]_i_680/O
                         net (fo=1, routed)           0.000     9.980    SendingManagerModule/Tx_Data_reg[2]_i_680_n_0
    SLICE_X20Y180        MUXF8 (Prop_muxf8_I0_O)      0.104    10.084 r  SendingManagerModule/Tx_Data_reg[2]_i_297/O
                         net (fo=1, routed)           1.017    11.102    SendingManagerModule/Tx_Data_reg[2]_i_297_n_0
    SLICE_X36Y179        LUT6 (Prop_lut6_I5_O)        0.316    11.418 r  SendingManagerModule/Tx_Data[2]_i_110/O
                         net (fo=1, routed)           0.000    11.418    SendingManagerModule/Tx_Data[2]_i_110_n_0
    SLICE_X36Y179        MUXF7 (Prop_muxf7_I0_O)      0.238    11.656 r  SendingManagerModule/Tx_Data_reg[2]_i_38/O
                         net (fo=1, routed)           0.000    11.656    SendingManagerModule/Tx_Data_reg[2]_i_38_n_0
    SLICE_X36Y179        MUXF8 (Prop_muxf8_I0_O)      0.104    11.760 r  SendingManagerModule/Tx_Data_reg[2]_i_13/O
                         net (fo=1, routed)           2.512    14.272    SendingManagerModule/Tx_Data_reg[2]_i_13_n_0
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.316    14.588 r  SendingManagerModule/Tx_Data[2]_i_4/O
                         net (fo=1, routed)           0.749    15.337    SendingManagerModule/Tx_Data[2]_i_4_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.124    15.461 r  SendingManagerModule/Tx_Data[2]_i_1/O
                         net (fo=1, routed)           0.000    15.461    SendingManagerModule/Array[2]
    SLICE_X47Y106        FDRE                                         r  SendingManagerModule/Tx_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.497    14.919    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X47Y106        FDRE                                         r  SendingManagerModule/Tx_Data_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X47Y106        FDRE (Setup_fdre_C_D)        0.032    15.175    SendingManagerModule/Tx_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.241ns  (logic 2.220ns (21.678%)  route 8.021ns (78.322%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.636     6.268    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.567 r  SendingManagerModule/Tx_Data[7]_i_503/O
                         net (fo=1021, routed)        3.096     9.663    SIPO_memory_A/Tx_Data_reg[7]_i_751_0
    SLICE_X55Y193        LUT6 (Prop_lut6_I4_O)        0.124     9.787 r  SIPO_memory_A/Tx_Data[7]_i_1829/O
                         net (fo=1, routed)           0.000     9.787    SendingManagerModule/Tx_Data_reg[7]_i_309_1
    SLICE_X55Y193        MUXF7 (Prop_muxf7_I1_O)      0.217    10.004 r  SendingManagerModule/Tx_Data_reg[7]_i_773/O
                         net (fo=1, routed)           0.000    10.004    SendingManagerModule/Tx_Data_reg[7]_i_773_n_0
    SLICE_X55Y193        MUXF8 (Prop_muxf8_I1_O)      0.094    10.098 r  SendingManagerModule/Tx_Data_reg[7]_i_309/O
                         net (fo=1, routed)           1.072    11.170    SendingManagerModule/Tx_Data_reg[7]_i_309_n_0
    SLICE_X37Y180        LUT6 (Prop_lut6_I5_O)        0.316    11.486 r  SendingManagerModule/Tx_Data[7]_i_113/O
                         net (fo=1, routed)           0.000    11.486    SendingManagerModule/Tx_Data[7]_i_113_n_0
    SLICE_X37Y180        MUXF7 (Prop_muxf7_I1_O)      0.217    11.703 r  SendingManagerModule/Tx_Data_reg[7]_i_39/O
                         net (fo=1, routed)           0.000    11.703    SendingManagerModule/Tx_Data_reg[7]_i_39_n_0
    SLICE_X37Y180        MUXF8 (Prop_muxf8_I1_O)      0.094    11.797 r  SendingManagerModule/Tx_Data_reg[7]_i_13/O
                         net (fo=1, routed)           2.458    14.255    SendingManagerModule/Tx_Data_reg[7]_i_13_n_0
    SLICE_X46Y116        LUT6 (Prop_lut6_I1_O)        0.316    14.571 r  SendingManagerModule/Tx_Data[7]_i_4/O
                         net (fo=1, routed)           0.758    15.329    SendingManagerModule/Tx_Data[7]_i_4_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.124    15.453 r  SendingManagerModule/Tx_Data[7]_i_1/O
                         net (fo=1, routed)           0.000    15.453    SendingManagerModule/Array[7]
    SLICE_X47Y106        FDRE                                         r  SendingManagerModule/Tx_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.497    14.919    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X47Y106        FDRE                                         r  SendingManagerModule/Tx_Data_reg[7]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X47Y106        FDRE (Setup_fdre_C_D)        0.031    15.174    SendingManagerModule/Tx_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 OpCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 2.113ns (20.755%)  route 8.068ns (79.245%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  OpCode_reg[0]/Q
                         net (fo=63, routed)          1.084     6.752    SendingManagerModule/Q[0]
    SLICE_X43Y132        LUT3 (Prop_lut3_I2_O)        0.124     6.876 r  SendingManagerModule/Tx_Data[7]_i_603/O
                         net (fo=1021, routed)        2.679     9.556    SIPO_memory_A/Tx_Data_reg[0]_i_507_0
    SLICE_X58Y178        LUT6 (Prop_lut6_I4_O)        0.124     9.680 r  SIPO_memory_A/Tx_Data[6]_i_1234/O
                         net (fo=1, routed)           0.000     9.680    SendingManagerModule/Tx_Data_reg[6]_i_236_2
    SLICE_X58Y178        MUXF7 (Prop_muxf7_I0_O)      0.241     9.921 r  SendingManagerModule/Tx_Data_reg[6]_i_558/O
                         net (fo=1, routed)           0.000     9.921    SendingManagerModule/Tx_Data_reg[6]_i_558_n_0
    SLICE_X58Y178        MUXF8 (Prop_muxf8_I0_O)      0.098    10.019 r  SendingManagerModule/Tx_Data_reg[6]_i_236/O
                         net (fo=1, routed)           1.295    11.314    SendingManagerModule/Tx_Data_reg[6]_i_236_n_0
    SLICE_X57Y163        LUT6 (Prop_lut6_I3_O)        0.319    11.633 r  SendingManagerModule/Tx_Data[6]_i_85/O
                         net (fo=1, routed)           0.000    11.633    SendingManagerModule/Tx_Data[6]_i_85_n_0
    SLICE_X57Y163        MUXF7 (Prop_muxf7_I1_O)      0.217    11.850 r  SendingManagerModule/Tx_Data_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    11.850    SendingManagerModule/Tx_Data_reg[6]_i_29_n_0
    SLICE_X57Y163        MUXF8 (Prop_muxf8_I1_O)      0.094    11.944 r  SendingManagerModule/Tx_Data_reg[6]_i_10/O
                         net (fo=1, routed)           2.063    14.007    SendingManagerModule/Tx_Data_reg[6]_i_10_n_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I3_O)        0.316    14.323 r  SendingManagerModule/Tx_Data[6]_i_3/O
                         net (fo=1, routed)           0.946    15.269    SendingManagerModule/Tx_Data[6]_i_3_n_0
    SLICE_X46Y107        LUT6 (Prop_lut6_I1_O)        0.124    15.393 r  SendingManagerModule/Tx_Data[6]_i_1/O
                         net (fo=1, routed)           0.000    15.393    SendingManagerModule/Array[6]
    SLICE_X46Y107        FDRE                                         r  SendingManagerModule/Tx_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.496    14.918    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X46Y107        FDRE                                         r  SendingManagerModule/Tx_Data_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X46Y107        FDRE (Setup_fdre_C_D)        0.081    15.223    SendingManagerModule/Tx_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.393    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 OpCode_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SendingManagerModule/Tx_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.143ns  (logic 2.246ns (22.142%)  route 7.897ns (77.858%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  OpCode_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.419     5.631 r  OpCode_reg[1]_replica/Q
                         net (fo=4, routed)           0.636     6.268    SendingManagerModule/OpCode[1]_repN_alias
    SLICE_X43Y118        LUT3 (Prop_lut3_I0_O)        0.299     6.567 r  SendingManagerModule/Tx_Data[7]_i_503/O
                         net (fo=1021, routed)        3.158     9.725    SIPO_memory_A/Tx_Data_reg[7]_i_751_0
    SLICE_X29Y192        LUT6 (Prop_lut6_I4_O)        0.124     9.849 r  SIPO_memory_A/Tx_Data[4]_i_1286/O
                         net (fo=1, routed)           0.000     9.849    SendingManagerModule/Tx_Data_reg[4]_i_305_2
    SLICE_X29Y192        MUXF7 (Prop_muxf7_I0_O)      0.238    10.087 r  SendingManagerModule/Tx_Data_reg[4]_i_696/O
                         net (fo=1, routed)           0.000    10.087    SendingManagerModule/Tx_Data_reg[4]_i_696_n_0
    SLICE_X29Y192        MUXF8 (Prop_muxf8_I0_O)      0.104    10.191 r  SendingManagerModule/Tx_Data_reg[4]_i_305/O
                         net (fo=1, routed)           1.243    11.434    SendingManagerModule/Tx_Data_reg[4]_i_305_n_0
    SLICE_X36Y176        LUT6 (Prop_lut6_I5_O)        0.316    11.750 r  SendingManagerModule/Tx_Data[4]_i_112/O
                         net (fo=1, routed)           0.000    11.750    SendingManagerModule/Tx_Data[4]_i_112_n_0
    SLICE_X36Y176        MUXF7 (Prop_muxf7_I0_O)      0.212    11.962 r  SendingManagerModule/Tx_Data_reg[4]_i_39/O
                         net (fo=1, routed)           0.000    11.962    SendingManagerModule/Tx_Data_reg[4]_i_39_n_0
    SLICE_X36Y176        MUXF8 (Prop_muxf8_I1_O)      0.094    12.056 r  SendingManagerModule/Tx_Data_reg[4]_i_13/O
                         net (fo=1, routed)           2.348    14.404    SendingManagerModule/Tx_Data_reg[4]_i_13_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.316    14.720 r  SendingManagerModule/Tx_Data[4]_i_4/O
                         net (fo=1, routed)           0.512    15.232    SendingManagerModule/Tx_Data[4]_i_4_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.356 r  SendingManagerModule/Tx_Data[4]_i_1/O
                         net (fo=1, routed)           0.000    15.356    SendingManagerModule/Array[4]
    SLICE_X50Y111        FDRE                                         r  SendingManagerModule/Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.492    14.914    SendingManagerModule/clock_IBUF_BUFG
    SLICE_X50Y111        FDRE                                         r  SendingManagerModule/Tx_Data_reg[4]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X50Y111        FDRE (Setup_fdre_C_D)        0.077    15.215    SendingManagerModule/Tx_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 CommandDecoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SIPO_memory_B/data_out_reg[439][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 0.606ns (6.456%)  route 8.780ns (93.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.816     5.419    CommandDecoder/clock_IBUF_BUFG
    SLICE_X24Y39         FDRE                                         r  CommandDecoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.456     5.875 f  CommandDecoder/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.090     6.965    CommandDecoder/state[1]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.150     7.115 r  CommandDecoder/data_out[1002][6]_i_1/O
                         net (fo=8192, routed)        7.690    14.805    SIPO_memory_B/E[0]
    SLICE_X46Y198        FDRE                                         r  SIPO_memory_B/data_out_reg[439][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.672    15.094    SIPO_memory_B/clock_IBUF_BUFG
    SLICE_X46Y198        FDRE                                         r  SIPO_memory_B/data_out_reg[439][7]/C
                         clock pessimism              0.180    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X46Y198        FDRE (Setup_fdre_C_CE)      -0.371    14.868    SIPO_memory_B/data_out_reg[439][7]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.805    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 CommandDecoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SIPO_memory_B/data_out_reg[546][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.606ns (6.544%)  route 8.654ns (93.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.816     5.419    CommandDecoder/clock_IBUF_BUFG
    SLICE_X24Y39         FDRE                                         r  CommandDecoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.456     5.875 f  CommandDecoder/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.090     6.965    CommandDecoder/state[1]
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.150     7.115 r  CommandDecoder/data_out[1002][6]_i_1/O
                         net (fo=8192, routed)        7.564    14.679    SIPO_memory_B/E[0]
    SLICE_X79Y149        FDRE                                         r  SIPO_memory_B/data_out_reg[546][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.585    15.007    SIPO_memory_B/clock_IBUF_BUFG
    SLICE_X79Y149        FDRE                                         r  SIPO_memory_B/data_out_reg[546][4]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X79Y149        FDRE (Setup_fdre_C_CE)      -0.407    14.745    SIPO_memory_B/data_out_reg[546][4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[336][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[680][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.310ns (64.341%)  route 0.172ns (35.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.598     1.517    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X6Y149         FDRE                                         r  CORE/ADD_TREE/sum_reg[336][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  CORE/ADD_TREE/sum_reg[336][1]/Q
                         net (fo=2, routed)           0.172     1.853    CORE/ADD_TREE/sum_reg[336]_1826[1]
    SLICE_X0Y150         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.999 r  CORE/ADD_TREE/sum_reg[680][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    CORE/ADD_TREE/next_sum[680]_1827[2]
    SLICE_X0Y150         FDRE                                         r  CORE/ADD_TREE/sum_reg[680][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.958     2.123    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  CORE/ADD_TREE/sum_reg[680][2]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    CORE/ADD_TREE/sum_reg[680][2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[829][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[926][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.251ns (52.483%)  route 0.227ns (47.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.559     1.478    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X52Y148        FDRE                                         r  CORE/ADD_TREE/sum_reg[829][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CORE/ADD_TREE/sum_reg[829][5]/Q
                         net (fo=1, routed)           0.227     1.847    CORE/ADD_TREE/sum_reg[829]_705[5]
    SLICE_X51Y154        LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  CORE/ADD_TREE/sum[926][7]_i_4/O
                         net (fo=1, routed)           0.000     1.892    CORE/ADD_TREE/sum[926][7]_i_4_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.957 r  CORE/ADD_TREE/sum_reg[926][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    CORE/ADD_TREE/next_sum[926]_716[5]
    SLICE_X51Y154        FDRE                                         r  CORE/ADD_TREE/sum_reg[926][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.915     2.080    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X51Y154        FDRE                                         r  CORE/ADD_TREE/sum_reg[926][5]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X51Y154        FDRE (Hold_fdre_C_D)         0.105     1.935    CORE/ADD_TREE/sum_reg[926][5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/data_in_2_reg[869][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[434][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.272ns (58.316%)  route 0.194ns (41.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.572     1.491    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  CORE/ADD_TREE/data_in_2_reg[869][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  CORE/ADD_TREE/data_in_2_reg[869][3]/Q
                         net (fo=1, routed)           0.194     1.850    CORE/ADD_TREE/data_in_2_reg[869]_2203[3]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  CORE/ADD_TREE/sum[434][3]_i_2/O
                         net (fo=1, routed)           0.000     1.895    CORE/ADD_TREE/sum[434][3]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.958 r  CORE/ADD_TREE/sum_reg[434][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    CORE/ADD_TREE/p_434_in[3]
    SLICE_X32Y49         FDRE                                         r  CORE/ADD_TREE/sum_reg[434][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.913     2.078    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  CORE/ADD_TREE/sum_reg[434][3]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.105     1.932    CORE/ADD_TREE/sum_reg[434][3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/data_in_2_reg[692][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[346][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.364ns (75.887%)  route 0.116ns (24.113%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.563     1.482    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X40Y149        FDRE                                         r  CORE/ADD_TREE/data_in_2_reg[692][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CORE/ADD_TREE/data_in_2_reg[692][5]/Q
                         net (fo=2, routed)           0.115     1.738    CORE/ADD_TREE/data_in_2_reg[692]_1779[5]
    SLICE_X39Y149        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.885 r  CORE/ADD_TREE/sum_reg[346][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.886    CORE/ADD_TREE/sum_reg[346][7]_i_1_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.962 r  CORE/ADD_TREE/sum_reg[346][8]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.962    CORE/ADD_TREE/p_346_in[8]
    SLICE_X39Y150        FDRE                                         r  CORE/ADD_TREE/sum_reg[346][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.921     2.086    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X39Y150        FDRE                                         r  CORE/ADD_TREE/sum_reg[346][8]/C
                         clock pessimism             -0.250     1.836    
    SLICE_X39Y150        FDRE (Hold_fdre_C_D)         0.100     1.936    CORE/ADD_TREE/sum_reg[346][8]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[379][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[701][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.340ns (80.799%)  route 0.081ns (19.201%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.572     1.491    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  CORE/ADD_TREE/sum_reg[379][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  CORE/ADD_TREE/sum_reg[379][7]/Q
                         net (fo=1, routed)           0.080     1.712    CORE/ADD_TREE/sum_reg[379]_1637[7]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  CORE/ADD_TREE/sum[701][7]_i_2/O
                         net (fo=1, routed)           0.000     1.757    CORE/ADD_TREE/sum[701][7]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.866 r  CORE/ADD_TREE/sum_reg[701][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    CORE/ADD_TREE/sum_reg[701][7]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.912 r  CORE/ADD_TREE/sum_reg[701][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.912    CORE/ADD_TREE/next_sum[701]_1639[9]
    SLICE_X30Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[701][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.837     2.002    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[701][9]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.129     1.885    CORE/ADD_TREE/sum_reg[701][9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[829][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[926][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.251ns (51.797%)  route 0.234ns (48.203%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.559     1.478    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X52Y149        FDRE                                         r  CORE/ADD_TREE/sum_reg[829][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CORE/ADD_TREE/sum_reg[829][9]/Q
                         net (fo=1, routed)           0.234     1.853    CORE/ADD_TREE/sum_reg[829]_705[9]
    SLICE_X51Y155        LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  CORE/ADD_TREE/sum[926][11]_i_3/O
                         net (fo=1, routed)           0.000     1.898    CORE/ADD_TREE/sum[926][11]_i_3_n_0
    SLICE_X51Y155        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  CORE/ADD_TREE/sum_reg[926][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    CORE/ADD_TREE/next_sum[926]_716[9]
    SLICE_X51Y155        FDRE                                         r  CORE/ADD_TREE/sum_reg[926][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.915     2.080    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X51Y155        FDRE                                         r  CORE/ADD_TREE/sum_reg[926][9]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X51Y155        FDRE (Hold_fdre_C_D)         0.105     1.935    CORE/ADD_TREE/sum_reg[926][9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[379][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[701][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.572     1.491    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X31Y99         FDRE                                         r  CORE/ADD_TREE/sum_reg[379][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  CORE/ADD_TREE/sum_reg[379][7]/Q
                         net (fo=1, routed)           0.080     1.712    CORE/ADD_TREE/sum_reg[379]_1637[7]
    SLICE_X30Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  CORE/ADD_TREE/sum[701][7]_i_2/O
                         net (fo=1, routed)           0.000     1.757    CORE/ADD_TREE/sum[701][7]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.866 r  CORE/ADD_TREE/sum_reg[701][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    CORE/ADD_TREE/sum_reg[701][7]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.920 r  CORE/ADD_TREE/sum_reg[701][9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    CORE/ADD_TREE/next_sum[701]_1639[8]
    SLICE_X30Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[701][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.837     2.002    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[701][8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.890    CORE/ADD_TREE/sum_reg[701][8]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[567][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[795][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.932%)  route 0.144ns (36.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.566     1.485    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CORE/ADD_TREE/sum_reg[567][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CORE/ADD_TREE/sum_reg[567][0]/Q
                         net (fo=1, routed)           0.144     1.771    CORE/ADD_TREE/sum_reg[567]_625[0]
    SLICE_X53Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  CORE/ADD_TREE/sum[795][3]_i_5/O
                         net (fo=1, routed)           0.000     1.816    CORE/ADD_TREE/sum[795][3]_i_5_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  CORE/ADD_TREE/sum_reg[795][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    CORE/ADD_TREE/next_sum[795]_634[0]
    SLICE_X53Y99         FDRE                                         r  CORE/ADD_TREE/sum_reg[795][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.835     2.000    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  CORE/ADD_TREE/sum_reg[795][0]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.105     1.854    CORE/ADD_TREE/sum_reg[795][0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[567][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[795][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.932%)  route 0.144ns (36.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.560     1.479    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[567][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  CORE/ADD_TREE/sum_reg[567][4]/Q
                         net (fo=1, routed)           0.144     1.765    CORE/ADD_TREE/sum_reg[567]_625[4]
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  CORE/ADD_TREE/sum[795][7]_i_5/O
                         net (fo=1, routed)           0.000     1.810    CORE/ADD_TREE/sum[795][7]_i_5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  CORE/ADD_TREE/sum_reg[795][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    CORE/ADD_TREE/next_sum[795]_634[4]
    SLICE_X53Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[795][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.828     1.994    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  CORE/ADD_TREE/sum_reg[795][4]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.848    CORE/ADD_TREE/sum_reg[795][4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CORE/ADD_TREE/sum_reg[567][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CORE/ADD_TREE/sum_reg[795][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.932%)  route 0.144ns (36.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.560     1.479    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CORE/ADD_TREE/sum_reg[567][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  CORE/ADD_TREE/sum_reg[567][8]/Q
                         net (fo=1, routed)           0.144     1.765    CORE/ADD_TREE/sum_reg[567]_625[8]
    SLICE_X53Y101        LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  CORE/ADD_TREE/sum[795][10]_i_3/O
                         net (fo=1, routed)           0.000     1.810    CORE/ADD_TREE/sum[795][10]_i_3_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  CORE/ADD_TREE/sum_reg[795][10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    CORE/ADD_TREE/next_sum[795]_634[8]
    SLICE_X53Y101        FDRE                                         r  CORE/ADD_TREE/sum_reg[795][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.828     1.994    CORE/ADD_TREE/clock_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  CORE/ADD_TREE/sum_reg[795][8]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.848    CORE/ADD_TREE/sum_reg[795][8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y117   OpCode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y129   OpCode_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y117   OpCode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y117   OpCode_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y133   OpCode_reg[1]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y97    OpCode_reg[1]_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y128   OpCode_reg[1]_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y117   OpCode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y117   OpCode_reg[2]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129   OpCode_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129   OpCode_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y133   OpCode_reg[1]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y133   OpCode_reg[1]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129   OpCode_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129   OpCode_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y117   OpCode_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y133   OpCode_reg[1]_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y133   OpCode_reg[1]_replica_1/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.554ns  (logic 4.738ns (37.744%)  route 7.815ns (62.256%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          1.190     1.646    SevenSegDriver/BCD_converter/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.124     1.770 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879     2.649    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018     3.790    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.914 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700     4.614    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.152     4.766 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.029     8.795    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.554 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.554    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 4.445ns (37.999%)  route 7.253ns (62.001%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          1.190     1.646    SevenSegDriver/BCD_converter/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.124     1.770 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879     2.649    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018     3.790    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.914 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700     4.614    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.124     4.738 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.467     8.205    seven_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.698 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.698    seven_seg[2]
    K16                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 4.468ns (38.773%)  route 7.055ns (61.227%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.276     1.695    SevenSegDriver/Segs/COUNT/Q[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.328     2.023 r  SevenSegDriver/Segs/COUNT/en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.779     7.802    en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    11.522 r  en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.522    en[6]
    K2                                                                r  en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.056ns  (logic 4.966ns (44.919%)  route 6.090ns (55.081%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.186     1.605    SevenSegDriver/Segs/COUNT/Q[1]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.327     1.932 r  SevenSegDriver/Segs/COUNT/seven_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.199     3.131    SevenSegDriver/BCD_converter/seven_seg_OBUF[3]_inst_i_1_1
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.326     3.457 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.907     4.364    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.154     4.518 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.798     7.316    seven_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    11.056 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.056    seven_seg[6]
    L18                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 4.730ns (44.216%)  route 5.967ns (55.784%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.186     1.605    SevenSegDriver/Segs/COUNT/Q[1]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.327     1.932 r  SevenSegDriver/Segs/COUNT/seven_seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.199     3.131    SevenSegDriver/BCD_converter/seven_seg_OBUF[3]_inst_i_1_1
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.326     3.457 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.907     4.364    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124     4.488 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.675     7.163    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.696 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.696    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 4.737ns (45.560%)  route 5.661ns (54.440%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          1.190     1.646    SevenSegDriver/BCD_converter/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.124     1.770 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879     2.649    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018     3.790    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.914 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.707     4.621    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.152     4.773 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     6.641    seven_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    10.398 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.398    seven_seg[1]
    R10                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 4.513ns (43.399%)  route 5.886ns (56.601%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          1.190     1.646    SevenSegDriver/BCD_converter/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.124     1.770 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879     2.649    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018     3.790    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.914 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.528     4.442    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.124     4.566 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.271     6.838    seven_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.398 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.398    seven_seg[5]
    T11                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.189ns  (logic 4.529ns (44.451%)  route 5.660ns (55.549%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          1.190     1.646    SevenSegDriver/BCD_converter/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.124     1.770 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879     2.649    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.773 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018     3.790    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.914 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.707     4.621    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.124     4.745 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     6.612    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.189 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.189    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.270ns (46.950%)  route 4.825ns (53.050%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.308     1.727    SevenSegDriver/Segs/COUNT/Q[1]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.299     2.026 r  SevenSegDriver/Segs/COUNT/en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.517     5.543    en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.095 r  en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.095    en[3]
    J14                                                               r  en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.584ns  (logic 1.727ns (20.119%)  route 6.857ns (79.881%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          4.193     5.700    CORE/ADD_TREE/reset_n_IBUF
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.824 f  CORE/ADD_TREE/sum[31][8]_i_1/O
                         net (fo=1, routed)           0.567     6.392    CORE/ADD_TREE/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.488 f  CORE/ADD_TREE/SR[0]_BUFG_inst/O
                         net (fo=26821, routed)       2.096     8.584    SevenSegDriver/Segs/COUNT/SR[0]
    SLICE_X0Y46          FDCE                                         f  SevenSegDriver/Segs/COUNT/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.183ns (46.668%)  route 0.209ns (53.332%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          0.209     0.350    SevenSegDriver/Segs/COUNT/Q[0]
    SLICE_X0Y46          LUT2 (Prop_lut2_I0_O)        0.042     0.392 r  SevenSegDriver/Segs/COUNT/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.392    SevenSegDriver/Segs/COUNT/count[1]_i_1__1_n_0
    SLICE_X0Y46          FDCE                                         r  SevenSegDriver/Segs/COUNT/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=11, routed)          0.208     0.349    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.045     0.394 r  SevenSegDriver/Segs/COUNT/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.394    SevenSegDriver/Segs/COUNT/count[2]_i_1__1_n_0
    SLICE_X0Y53          FDCE                                         r  SevenSegDriver/Segs/COUNT/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          0.209     0.350    SevenSegDriver/Segs/COUNT/Q[0]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  SevenSegDriver/Segs/COUNT/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.395    SevenSegDriver/Segs/COUNT/count[0]_i_1__0_n_0
    SLICE_X0Y46          FDCE                                         r  SevenSegDriver/Segs/COUNT/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.499ns (73.374%)  route 0.544ns (26.626%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=11, routed)          0.208     0.349    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.042     0.391 r  SevenSegDriver/Segs/COUNT/en_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.727    en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     2.043 r  en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.043    en[7]
    U13                                                               r  en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.522ns (69.263%)  route 0.675ns (30.737%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=11, routed)          0.327     0.468    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y51          LUT3 (Prop_lut3_I0_O)        0.044     0.512 r  SevenSegDriver/Segs/COUNT/en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     0.860    en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     2.197 r  en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.197    en[2]
    T9                                                                r  en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.438ns (61.218%)  route 0.911ns (38.782%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=11, routed)          0.320     0.461    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.506 r  SevenSegDriver/Segs/COUNT/en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.592     1.097    en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.350 r  en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.350    en[5]
    T14                                                               r  en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.502ns (60.228%)  route 0.992ns (39.772%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=11, routed)          0.197     0.338    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.043     0.381 r  SevenSegDriver/Segs/COUNT/en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.795     1.176    en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     2.493 r  en_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.493    en[4]
    P14                                                               r  en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.422ns (56.099%)  route 1.113ns (43.901%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=11, routed)          0.327     0.468    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y51          LUT3 (Prop_lut3_I1_O)        0.045     0.513 r  SevenSegDriver/Segs/COUNT/en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.786     1.299    en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.536 r  en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.536    en[1]
    J18                                                               r  en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.422ns (55.992%)  route 1.118ns (44.008%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=20, routed)          0.269     0.410    SevenSegDriver/Segs/COUNT/Q[0]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.455 r  SevenSegDriver/Segs/COUNT/en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.849     1.304    en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.540 r  en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.540    en[0]
    J17                                                               r  en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.594ns (61.889%)  route 0.982ns (38.111%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          0.210     0.338    SevenSegDriver/BCD_converter/Q[1]
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.099     0.437 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.178     0.616    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.661 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.189     0.850    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.045     0.895 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.404     1.299    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.576 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.576    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.168ns  (logic 4.738ns (31.238%)  route 10.430ns (68.762%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          3.805     9.473    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     9.597 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879    10.476    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    10.600 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018    11.617    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.741 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700    12.441    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.152    12.593 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.029    16.622    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    20.381 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.381    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.313ns  (logic 4.445ns (31.057%)  route 9.868ns (68.943%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          3.805     9.473    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     9.597 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879    10.476    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    10.600 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018    11.617    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.741 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.700    12.441    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.124    12.565 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.467    16.032    seven_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.525 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.525    seven_seg[2]
    K16                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.958ns  (logic 4.722ns (33.832%)  route 9.236ns (66.168%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          4.456    10.125    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.249 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.494    10.743    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.867 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.580    11.447    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.571 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.907    12.478    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.154    12.632 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.798    15.430    seven_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    19.170 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.170    seven_seg[6]
    L18                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.598ns  (logic 4.486ns (32.986%)  route 9.113ns (67.014%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          4.456    10.125    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.249 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.494    10.743    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    10.867 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.580    11.447    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.571 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.907    12.478    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124    12.602 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.675    15.277    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.811 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.811    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.013ns  (logic 4.737ns (36.406%)  route 8.275ns (63.594%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          3.805     9.473    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     9.597 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879    10.476    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    10.600 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018    11.617    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.741 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.707    12.448    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.152    12.600 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867    14.468    seven_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    18.225 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.225    seven_seg[1]
    R10                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.013ns  (logic 4.513ns (34.679%)  route 8.500ns (65.321%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          3.805     9.473    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     9.597 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879    10.476    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    10.600 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018    11.617    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.741 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.528    12.269    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.124    12.393 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.271    14.664    seven_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.225 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.225    seven_seg[5]
    T11                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ActionControllerModule/ShowSum_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.803ns  (logic 4.529ns (35.374%)  route 8.274ns (64.626%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.610     5.212    ActionControllerModule/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  ActionControllerModule/ShowSum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  ActionControllerModule/ShowSum_reg/Q
                         net (fo=13, routed)          3.805     9.473    SevenSegDriver/BCD_converter/ShowSum
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.124     9.597 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.879    10.476    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    10.600 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.018    11.617    SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.741 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.707    12.448    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.124    12.572 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866    14.439    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.016 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.016    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_tx_blk/tx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.594ns  (logic 4.321ns (45.043%)  route 5.273ns (54.957%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.606     5.208    uart/uart_tx_blk/clock_IBUF_BUFG
    SLICE_X56Y112        FDRE                                         r  uart/uart_tx_blk/tx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.518     5.726 r  uart/uart_tx_blk/tx_data_reg_reg[6]/Q
                         net (fo=1, routed)           1.121     6.847    uart/uart_tx_blk/tx_data_reg[6]
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  uart/uart_tx_blk/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.857     7.828    uart/uart_tx_blk/tx_OBUF_inst_i_2_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.124     7.952 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.295    11.247    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.802 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.802    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.508ns (68.964%)  route 0.679ns (31.036%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  SevenSegDriver/BCD_converter/bcd_reg[16]/Q
                         net (fo=1, routed)           0.086     1.817    SevenSegDriver/BCD_converter/bcd_output[16]
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.189     2.050    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.045     2.095 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.500    seven_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.777 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.777    seven_seg[0]
    T10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.492ns (67.606%)  route 0.715ns (32.394%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  SevenSegDriver/BCD_converter/bcd_reg[22]/Q
                         net (fo=1, routed)           0.053     1.784    SevenSegDriver/BCD_converter/bcd_output[22]
    SLICE_X1Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.074     1.903    SevenSegDriver/BCD_converter/sel0[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.536    seven_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.797 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.797    seven_seg[5]
    T11                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.546ns (69.054%)  route 0.693ns (30.946%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  SevenSegDriver/BCD_converter/bcd_reg[16]/Q
                         net (fo=1, routed)           0.086     1.817    SevenSegDriver/BCD_converter/bcd_output[16]
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.189     2.050    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.042     2.092 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.511    seven_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     3.829 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.829    seven_seg[1]
    R10                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.465ns (58.663%)  route 1.033ns (41.337%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 f  SevenSegDriver/BCD_converter/bcd_reg[19]/Q
                         net (fo=1, routed)           0.151     1.882    SevenSegDriver/BCD_converter/bcd_output[19]
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.927 f  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.131     2.058    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.045     2.103 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.750     2.854    seven_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.088 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.088    seven_seg[4]
    P15                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.540ns (59.356%)  route 1.055ns (40.644%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  SevenSegDriver/BCD_converter/bcd_reg[19]/Q
                         net (fo=1, routed)           0.151     1.882    SevenSegDriver/BCD_converter/bcd_output[19]
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.927 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.131     2.058    SevenSegDriver/BCD_converter/sel0[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.051     2.109 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.882    seven_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.185 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.185    seven_seg[6]
    L18                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.442ns (52.279%)  route 1.316ns (47.721%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.555     1.474    uart/uart_tx_blk/clock_IBUF_BUFG
    SLICE_X53Y112        FDRE                                         r  uart/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.159     1.775    uart/uart_tx_blk/counter_reg_n_0_[2]
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.820 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.157     2.977    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.233 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.233    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.425ns (50.729%)  route 1.384ns (49.271%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 f  SevenSegDriver/BCD_converter/bcd_reg[16]/Q
                         net (fo=1, routed)           0.086     1.817    SevenSegDriver/BCD_converter/bcd_output[16]
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.862 f  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     2.040    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I1_O)        0.045     2.085 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.205    seven_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.400 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.400    seven_seg[2]
    K16                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/BCD_converter/bcd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 1.547ns (49.175%)  route 1.599ns (50.825%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.670     1.590    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  SevenSegDriver/BCD_converter/bcd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  SevenSegDriver/BCD_converter/bcd_reg[16]/Q
                         net (fo=1, routed)           0.086     1.817    SevenSegDriver/BCD_converter/bcd_output[16]
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     2.040    SevenSegDriver/BCD_converter/sel0[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.043     2.083 r  SevenSegDriver/BCD_converter/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.335     3.418    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.736 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.736    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         26904 Endpoints
Min Delay         26904 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CommandDecoder/ELEMENT_COUNTER/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.040ns  (logic 1.659ns (16.525%)  route 8.381ns (83.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          6.878     8.385    CommandDecoder/ELEMENT_COUNTER/reset_n_IBUF
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     8.537 r  CommandDecoder/ELEMENT_COUNTER/count[9]_i_1/O
                         net (fo=10, routed)          1.502    10.040    CommandDecoder/ELEMENT_COUNTER/count[9]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.765     5.187    CommandDecoder/ELEMENT_COUNTER/clock_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CommandDecoder/ELEMENT_COUNTER/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.040ns  (logic 1.659ns (16.525%)  route 8.381ns (83.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          6.878     8.385    CommandDecoder/ELEMENT_COUNTER/reset_n_IBUF
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     8.537 r  CommandDecoder/ELEMENT_COUNTER/count[9]_i_1/O
                         net (fo=10, routed)          1.502    10.040    CommandDecoder/ELEMENT_COUNTER/count[9]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.765     5.187    CommandDecoder/ELEMENT_COUNTER/clock_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CommandDecoder/ELEMENT_COUNTER/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.040ns  (logic 1.659ns (16.525%)  route 8.381ns (83.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          6.878     8.385    CommandDecoder/ELEMENT_COUNTER/reset_n_IBUF
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     8.537 r  CommandDecoder/ELEMENT_COUNTER/count[9]_i_1/O
                         net (fo=10, routed)          1.502    10.040    CommandDecoder/ELEMENT_COUNTER/count[9]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.765     5.187    CommandDecoder/ELEMENT_COUNTER/clock_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CommandDecoder/ELEMENT_COUNTER/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.884ns  (logic 1.659ns (16.785%)  route 8.225ns (83.215%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          6.878     8.385    CommandDecoder/ELEMENT_COUNTER/reset_n_IBUF
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     8.537 r  CommandDecoder/ELEMENT_COUNTER/count[9]_i_1/O
                         net (fo=10, routed)          1.347     9.884    CommandDecoder/ELEMENT_COUNTER/count[9]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.766     5.188    CommandDecoder/ELEMENT_COUNTER/clock_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  CommandDecoder/ELEMENT_COUNTER/count_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.631ns (16.745%)  route 8.110ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          3.483     4.990    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.124     5.114 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          4.626     9.741    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X42Y173        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.658     5.080    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X42Y173        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[0]_rep__11/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.631ns (16.745%)  route 8.110ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          3.483     4.990    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.124     5.114 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          4.626     9.741    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X42Y173        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.658     5.080    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X42Y173        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[0]_rep__12/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[0]_rep__15/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.631ns (16.745%)  route 8.110ns (83.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          3.483     4.990    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.124     5.114 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          4.626     9.741    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X42Y173        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[0]_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.658     5.080    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X42Y173        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[0]_rep__15/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[588][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.667ns  (logic 1.727ns (17.866%)  route 7.940ns (82.134%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          4.193     5.700    CORE/ADD_TREE/reset_n_IBUF
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.824 r  CORE/ADD_TREE/sum[31][8]_i_1/O
                         net (fo=1, routed)           0.567     6.392    CORE/ADD_TREE/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.488 r  CORE/ADD_TREE/SR[0]_BUFG_inst/O
                         net (fo=26821, routed)       3.179     9.667    SIPO_memory_A/SR[0]
    SLICE_X62Y158        FDRE                                         r  SIPO_memory_A/data_out_reg[588][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.668     5.090    SIPO_memory_A/clock_IBUF_BUFG
    SLICE_X62Y158        FDRE                                         r  SIPO_memory_A/data_out_reg[588][4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[588][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.667ns  (logic 1.727ns (17.866%)  route 7.940ns (82.134%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          4.193     5.700    CORE/ADD_TREE/reset_n_IBUF
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.824 r  CORE/ADD_TREE/sum[31][8]_i_1/O
                         net (fo=1, routed)           0.567     6.392    CORE/ADD_TREE/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.488 r  CORE/ADD_TREE/SR[0]_BUFG_inst/O
                         net (fo=26821, routed)       3.179     9.667    SIPO_memory_A/SR[0]
    SLICE_X62Y158        FDRE                                         r  SIPO_memory_A/data_out_reg[588][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.668     5.090    SIPO_memory_A/clock_IBUF_BUFG
    SLICE_X62Y158        FDRE                                         r  SIPO_memory_A/data_out_reg[588][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[588][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.667ns  (logic 1.727ns (17.866%)  route 7.940ns (82.134%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          4.193     5.700    CORE/ADD_TREE/reset_n_IBUF
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.824 r  CORE/ADD_TREE/sum[31][8]_i_1/O
                         net (fo=1, routed)           0.567     6.392    CORE/ADD_TREE/SR[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.488 r  CORE/ADD_TREE/SR[0]_BUFG_inst/O
                         net (fo=26821, routed)       3.179     9.667    SIPO_memory_A/SR[0]
    SLICE_X62Y158        FDRE                                         r  SIPO_memory_A/data_out_reg[588][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       1.668     5.090    SIPO_memory_A/clock_IBUF_BUFG
    SLICE_X62Y158        FDRE                                         r  SIPO_memory_A/data_out_reg[588][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_tx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.320ns (17.343%)  route 1.523ns (82.657%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.523     1.798    uart/uart_tx_blk/reset_n_IBUF
    SLICE_X52Y112        LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  uart/uart_tx_blk/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    uart/uart_tx_blk/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X52Y112        FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.823     1.989    uart/uart_tx_blk/clock_IBUF_BUFG
    SLICE_X52Y112        FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/uart_tx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.321ns (17.388%)  route 1.523ns (82.612%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.523     1.798    uart/uart_tx_blk/reset_n_IBUF
    SLICE_X52Y112        LUT4 (Prop_lut4_I0_O)        0.046     1.844 r  uart/uart_tx_blk/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.844    uart/uart_tx_blk/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X52Y112        FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.823     1.989    uart/uart_tx_blk/clock_IBUF_BUFG
    SLICE_X52Y112        FDRE                                         r  uart/uart_tx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.320ns (15.668%)  route 1.720ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.419     1.694    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          0.301     2.040    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.822     1.988    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.320ns (15.668%)  route 1.720ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.419     1.694    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          0.301     2.040    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.822     1.988    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.320ns (15.668%)  route 1.720ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.419     1.694    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          0.301     2.040    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.822     1.988    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.320ns (15.668%)  route 1.720ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.419     1.694    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          0.301     2.040    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.822     1.988    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X53Y113        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[3]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.320ns (15.049%)  route 1.804ns (84.951%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.419     1.694    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          0.385     2.124    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X50Y96         FDRE                                         r  SendingManagerModule/CounterModule/count_reg[3]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.835     2.000    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  SendingManagerModule/CounterModule/count_reg[3]_rep__2/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SevenSegDriver/BCD_converter/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.320ns (14.961%)  route 1.817ns (85.039%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.817     2.091    SevenSegDriver/BCD_converter/reset_n_IBUF
    SLICE_X72Y112        LUT5 (Prop_lut5_I4_O)        0.045     2.136 r  SevenSegDriver/BCD_converter/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.136    SevenSegDriver/BCD_converter/FSM_onehot_state[2]_i_1_n_0
    SLICE_X72Y112        FDRE                                         r  SevenSegDriver/BCD_converter/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.857     2.022    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X72Y112        FDRE                                         r  SevenSegDriver/BCD_converter/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SevenSegDriver/BCD_converter/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.213ns  (logic 0.320ns (14.443%)  route 1.893ns (85.557%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.893     2.168    SevenSegDriver/BCD_converter/reset_n_IBUF
    SLICE_X73Y112        LUT5 (Prop_lut5_I4_O)        0.045     2.213 r  SevenSegDriver/BCD_converter/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.213    SevenSegDriver/BCD_converter/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X73Y112        FDRE                                         r  SevenSegDriver/BCD_converter/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.857     2.022    SevenSegDriver/BCD_converter/clock_IBUF_BUFG
    SLICE_X73Y112        FDRE                                         r  SevenSegDriver/BCD_converter/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/CounterModule/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.319ns  (logic 0.320ns (13.782%)  route 1.999ns (86.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          1.419     1.694    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X50Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  SendingManagerModule/ArraySenderFSMModule/count[9]_i_1__0/O
                         net (fo=65, routed)          0.580     2.319    SendingManagerModule/CounterModule/count_reg[0]_0
    SLICE_X38Y125        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=35137, routed)       0.818     1.983    SendingManagerModule/CounterModule/clock_IBUF_BUFG
    SLICE_X38Y125        FDRE                                         r  SendingManagerModule/CounterModule/count_reg[1]/C





