# HDL_Header_To_Instantiation
A simple tool that can be used to convert the header syntax of a verilog module to an instantiation syntax. The project is aimed at removing the need for tedious refactoring of module headers.
