# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do K.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:09:45 on Nov 07,2024
# vlog -reportprogress 300 K.sv K_tb.sv counter.sv 
# -- Compiling module decrementK
# -- Compiling module stimulus
# -- Compiling module counter64
# 
# Top level modules:
# 	stimulus
# 	counter64
# End time: 17:09:45 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 17:09:45 on Nov 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.decrementK(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'count'. The port definition is at: K.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /stimulus/dut File: K_tb.sv Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Kout'. The port definition is at: K.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /stimulus/dut File: K_tb.sv Line: 25
# .main_pane.wave.interior.cs.body.pw.wf
do K.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is gunwill@CEAT-ENDV350-07.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:11:16 on Nov 07,2024
# vlog -reportprogress 300 K.sv K_tb.sv counter.sv 
# -- Compiling module decrementK
# -- Compiling module stimulus
# -- Compiling module counter64
# 
# Top level modules:
# 	stimulus
# 	counter64
# End time: 17:11:16 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:17 on Nov 07,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.stimulus 
# Start time: 17:11:17 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.decrementK(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'count'. The port definition is at: K.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /stimulus/dut File: K_tb.sv Line: 28
# .main_pane.wave.interior.cs.body.pw.wf
do K.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is gunwill@CEAT-ENDV350-07.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:11:41 on Nov 07,2024
# vlog -reportprogress 300 K.sv K_tb.sv counter.sv 
# -- Compiling module decrementK
# -- Compiling module stimulus
# -- Compiling module counter64
# 
# Top level modules:
# 	stimulus
# 	counter64
# End time: 17:11:41 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:41 on Nov 07,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.stimulus 
# Start time: 17:11:41 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.decrementK(fast)
# .main_pane.wave.interior.cs.body.pw.wf
do K.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is gunwill@CEAT-ENDV350-07.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:12:42 on Nov 07,2024
# vlog -reportprogress 300 counter.sv K.sv K_tb.sv 
# -- Compiling module counter64
# -- Compiling module decrementK
# -- Compiling module stimulus
# 
# Top level modules:
# 	counter64
# 	stimulus
# End time: 17:12:42 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:43 on Nov 07,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 17:12:43 on Nov 07,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.decrementK(fast)
# .main_pane.wave.interior.cs.body.pw.wf
do K.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is gunwill@CEAT-ENDV350-07.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:18:43 on Nov 07,2024
# vlog -reportprogress 300 counter.sv K.sv K_tb.sv 
# -- Compiling module counter64
# ** Error: (vlog-13069) K.sv(2): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'".
# -- Compiling module stimulus
# End time: 17:18:43 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_2021.3/win64/vlog failed.
# Error in macro ./K.do line 26
# C:/modeltech64_2021.3/win64/vlog failed.
#     while executing
# "vlog counter.sv K.sv K_tb.sv "
do K.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is gunwill@CEAT-ENDV350-07.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:20:33 on Nov 07,2024
# vlog -reportprogress 300 counter.sv K.sv K_tb.sv 
# -- Compiling module counter64
# -- Compiling module top
# ** Error: (vlog-13038) K.sv(8): near ")": Missing port in ansi port list.
# -- Compiling module stimulus
# End time: 17:20:33 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_2021.3/win64/vlog failed.
# Error in macro ./K.do line 26
# C:/modeltech64_2021.3/win64/vlog failed.
#     while executing
# "vlog counter.sv K.sv K_tb.sv "
do K.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is gunwill@CEAT-ENDV350-07.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:20:47 on Nov 07,2024
# vlog -reportprogress 300 counter.sv K.sv K_tb.sv 
# -- Compiling module counter64
# -- Compiling module top
# -- Compiling module decrementK
# -- Compiling module stimulus
# 
# Top level modules:
# 	counter64
# 	stimulus
# End time: 17:20:47 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:20:48 on Nov 07,2024, Elapsed time: 0:08:05
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 17:20:48 on Nov 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: K.sv(8): Module 'counter' is not defined.
#  For instance 'dut' at path 'stimulus.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./K.do PAUSED at line 29
do K.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:22:37 on Nov 07,2024
# vlog -reportprogress 300 counter.sv K.sv K_tb.sv 
# -- Compiling module counter64
# -- Compiling module top
# -- Compiling module decrementK
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 17:22:37 on Nov 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 17:20:48 on Nov 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.top(fast)
# Loading work.counter64(fast)
# Loading work.decrementK(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (6) for port 'K'. The port definition is at: K.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /stimulus/dut File: K_tb.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (2048) for port 'count'. The port definition is at: K.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /stimulus/dut File: K_tb.sv Line: 28
# .main_pane.wave.interior.cs.body.pw.wf
