duckhunt_sprite_dog_rom.v,verilog,xil_defaultlib,../../../../finalproj_try1.gen/sources_1/ip/duckhunt_sprite_dog_rom/sim/duckhunt_sprite_dog_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
