-- Project:   ili9341_master
-- Generated: 01/05/2021 10:00:58
-- PSoC Creator  4.4

ENTITY ili9341_master IS
    PORT(
        SS(0)_PAD : OUT std_ulogic;
        SCLK(0)_PAD : OUT std_ulogic;
        MOSI(0)_PAD : OUT std_ulogic;
        MISO(0)_PAD : IN std_ulogic;
        DISP_RST(0)_PAD : OUT std_ulogic;
        DISP_BCKL(0)_PAD : OUT std_ulogic;
        DISP_DC(0)_PAD : OUT std_ulogic;
        \UART:tx(0)_PAD\ : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        QuadDec_SW(0)_PAD : IN std_ulogic;
        A(0)_PAD : IN std_ulogic;
        B(0)_PAD : IN std_ulogic;
        TXgate(0)_PAD : OUT std_ulogic;
        Rx_gate(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END ili9341_master;

ARCHITECTURE __DEFAULT__ OF ili9341_master IS
    SIGNAL A(0)__PA : bit;
    SIGNAL B(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DISP_BCKL(0)__PA : bit;
    SIGNAL DISP_DC(0)__PA : bit;
    SIGNAL DISP_RST(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL MISO(0)__PA : bit;
    SIGNAL MOSI(0)__PA : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_23 : bit;
    ATTRIBUTE placement_force OF Net_23 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_25 : bit;
    ATTRIBUTE placement_force OF Net_25 : SIGNAL IS "U(3,4,B)1";
    SIGNAL Net_28 : bit;
    ATTRIBUTE placement_force OF Net_28 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_4 : bit;
    SIGNAL Net_42 : bit;
    SIGNAL Net_43 : bit;
    SIGNAL Net_45 : bit;
    ATTRIBUTE udbclken_assigned OF Net_45 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_45 : SIGNAL IS true;
    SIGNAL Net_45_local : bit;
    SIGNAL Net_58 : bit;
    ATTRIBUTE placement_force OF Net_58 : SIGNAL IS "U(2,2,A)1";
    SIGNAL Net_6 : bit;
    SIGNAL Net_680 : bit;
    ATTRIBUTE placement_force OF Net_680 : SIGNAL IS "U(3,3,B)1";
    SIGNAL Net_724 : bit;
    ATTRIBUTE placement_force OF Net_724 : SIGNAL IS "U(2,1,B)1";
    SIGNAL Net_754 : bit;
    ATTRIBUTE placement_force OF Net_754 : SIGNAL IS "U(3,2,A)3";
    SIGNAL Net_755_0 : bit;
    ATTRIBUTE placement_force OF Net_755_0 : SIGNAL IS "U(3,2,A)1";
    SIGNAL Net_755_1 : bit;
    ATTRIBUTE placement_force OF Net_755_1 : SIGNAL IS "U(3,2,A)2";
    SIGNAL QuadDec_SW(0)__PA : bit;
    SIGNAL Rx_gate(0)__PA : bit;
    SIGNAL SCLK(0)__PA : bit;
    SIGNAL SS(0)__PA : bit;
    SIGNAL TXgate(0)__PA : bit;
    SIGNAL \Control:control_1\ : bit;
    SIGNAL \Control:control_2\ : bit;
    SIGNAL \Control:control_3\ : bit;
    SIGNAL \Control:control_4\ : bit;
    SIGNAL \Control:control_5\ : bit;
    SIGNAL \Control:control_6\ : bit;
    SIGNAL \Control:control_7\ : bit;
    SIGNAL \PWM_Base:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_Base:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Base:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Base:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Base:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \PWM_Base:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Base:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \PWM_Base:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Base:PWMUDB:status_0\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \PWM_Base:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Base:PWMUDB:status_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \PWM_Base:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Base:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Tren:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \PWM_Tren:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Tren:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \PWM_Tren:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Tren:PWMUDB:status_0\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \PWM_Tren:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Tren:PWMUDB:status_2\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \PWM_Tren:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Tren:PWMUDB:tc_i\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:count_enable\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \QuadDec:Cnt8:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \QuadDec:Cnt8:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \QuadDec:Cnt8:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:prevCompare\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \QuadDec:Cnt8:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:reload\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \QuadDec:Cnt8:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:status_0\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \QuadDec:Cnt8:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:status_2\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \QuadDec:Cnt8:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:status_3\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \QuadDec:Cnt8:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \QuadDec:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_1203\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \QuadDec:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_1251\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \QuadDec:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_1251_split\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \QuadDec:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_1260\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \QuadDec:Net_1276\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_1276\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \QuadDec:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_530\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \QuadDec:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:Net_611\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \QuadDec:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:error\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \QuadDec:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \QuadDec:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \QuadDec:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \QuadDec:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_A_filt\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \QuadDec:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \QuadDec:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \QuadDec:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \QuadDec:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:quad_B_filt\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \QuadDec:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:state_0\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \QuadDec:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec:bQuadDec:state_1\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \SPI:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:cnt_enable\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \SPI:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPI:BSPIM:count_0\ : bit;
    SIGNAL \SPI:BSPIM:count_1\ : bit;
    SIGNAL \SPI:BSPIM:count_2\ : bit;
    SIGNAL \SPI:BSPIM:count_3\ : bit;
    SIGNAL \SPI:BSPIM:count_4\ : bit;
    SIGNAL \SPI:BSPIM:count_5\ : bit;
    SIGNAL \SPI:BSPIM:count_6\ : bit;
    SIGNAL \SPI:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:ld_ident\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \SPI:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:load_cond\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \SPI:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:load_rx_data\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \SPI:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPI:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPI:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPI:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:rx_status_6\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \SPI:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:state_0\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \SPI:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:state_1\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \SPI:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:state_2\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \SPI:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:tx_status_0\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \SPI:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPI:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPI:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPI:BSPIM:tx_status_4\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \SPI:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPI:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPI:Net_276\ : SIGNAL IS true;
    SIGNAL \SPI:Net_276_local\ : bit;
    SIGNAL \\\UART:tx(0)\\__PA\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL enable : bit;
    SIGNAL gate_0 : bit;
    SIGNAL gate_1 : bit;
    SIGNAL globalCLK : bit;
    ATTRIBUTE udbclken_assigned OF globalCLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF globalCLK : SIGNAL IS true;
    SIGNAL globalCLK_local : bit;
    SIGNAL tmpOE__SS_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__SS_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF SS(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF SS(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF SCLK(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF SCLK(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF MOSI(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF MOSI(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF MISO(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF MISO(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF DISP_RST(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF DISP_RST(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF DISP_BCKL(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF DISP_BCKL(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF DISP_DC(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF DISP_DC(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \UART:tx(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \UART:tx(0)\ : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF QuadDec_SW(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF QuadDec_SW(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF A(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF A(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF B(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF B(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF TXgate(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF TXgate(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Rx_gate(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Rx_gate(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF \SPI:BSPIM:load_rx_data\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \SPI:BSPIM:load_rx_data\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:tx_status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \SPI:BSPIM:tx_status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:tx_status_4\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPI:BSPIM:tx_status_4\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:rx_status_6\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \SPI:BSPIM:rx_status_6\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:reload\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:reload\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:status_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:status_3\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:status_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:count_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:count_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec:Net_530\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \QuadDec:Net_530\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Net_611\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \QuadDec:Net_611\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_680 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_680 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_755_0 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_755_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_755_1 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_755_1 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \SPI:BSPIM:BitCounter\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPI:BSPIM:TxStsReg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPI:BSPIM:RxStsReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \SPI:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF DMA_Tx : LABEL IS "drqcell1";
    ATTRIBUTE Location OF DMA_Tx : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF isr_SPI_TX_DMA : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF isr_SPI_TX : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:Stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:Stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Control:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Control:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Sync:genblk1[0]:INST\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \Sync:genblk1[1]:INST\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_23 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:state_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \SPI:BSPIM:state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:state_1\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \SPI:BSPIM:state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:state_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \SPI:BSPIM:state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_28 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_28 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:load_cond\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \SPI:BSPIM:load_cond\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:ld_ident\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \SPI:BSPIM:ld_ident\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPI:BSPIM:cnt_enable\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \SPI:BSPIM:cnt_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_25 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec:Net_1251\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \QuadDec:Net_1251\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Net_1276\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \QuadDec:Net_1276\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:prevCompare\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:prevCompare\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \QuadDec:Net_1251_split\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \QuadDec:Net_1251_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec:Cnt8:CounterUDB:count_stored_i\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \QuadDec:Cnt8:CounterUDB:count_stored_i\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec:Net_1203\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \QuadDec:Net_1203\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_A_filt\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_A_filt\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:quad_B_filt\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:quad_B_filt\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec:Net_1260\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \QuadDec:Net_1260\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:error\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:error\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:state_1\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:state_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec:bQuadDec:state_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \QuadDec:bQuadDec:state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:runmode_enable\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:runmode_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:prevCompare1\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:prevCompare1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_Tren:PWMUDB:status_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \PWM_Tren:PWMUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_754 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_754 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:runmode_enable\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:runmode_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:prevCompare1\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:prevCompare1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_Base:PWMUDB:status_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \PWM_Base:PWMUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_724 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_724 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_58 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF Net_58 : LABEL IS "U(2,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => globalCLK,
            dclk_0 => globalCLK_local,
            dclk_glb_1 => \SPI:Net_276\,
            dclk_1 => \SPI:Net_276_local\,
            dclk_glb_2 => Net_45,
            dclk_2 => Net_45_local);

    SS:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SS(0)__PA,
            oe => open,
            pad_in => SS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => SCLK(0)_PAD,
            pad_in => SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => MOSI(0)_PAD,
            pad_in => MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DISP_RST:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "3638d420-787e-408a-a1c8-4ea276b86b44",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DISP_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DISP_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DISP_RST(0)__PA,
            oe => open,
            pad_in => DISP_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DISP_BCKL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a96ff373-5e52-4610-8746-7f7de95f6405",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DISP_BCKL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DISP_BCKL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DISP_BCKL(0)__PA,
            oe => open,
            pad_in => DISP_BCKL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DISP_DC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "16896221-588e-43a7-b325-6d784e5dcd46",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DISP_DC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DISP_DC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DISP_DC(0)__PA,
            oe => open,
            pad_in => DISP_DC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UART:tx\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1bac4d20-3e58-4b4b-97ce-0f8b86207996/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \UART:tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\UART:tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\UART:tx(0)\\__PA\,
            oe => open,
            pad_in => \UART:tx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0fd030f0-8c0d-40b4-9e32-4c6fec675ec1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QuadDec_SW:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "4a9ca766-413b-431a-94cf-5a4f1e1283fc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QuadDec_SW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QuadDec_SW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => QuadDec_SW(0)__PA,
            oe => open,
            pad_in => QuadDec_SW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => A(0)__PA,
            oe => open,
            fb => Net_42,
            pad_in => A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "373f6517-8e24-4687-8ee1-fcb758d035d6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => B(0)__PA,
            oe => open,
            fb => Net_43,
            pad_in => B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TXgate:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e8dae0a-679b-4bc5-b5e2-8f16a1b97535",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "1",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            out_clock => open);

    TXgate(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 1,
            oe_sync_mode => 1,
            logicalport => "TXgate",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TXgate(0)__PA,
            oe => open,
            pin_input => Net_680,
            pad_out => TXgate(0)_PAD,
            pad_in => TXgate(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => ClockBlock_BUS_CLK,
            out_clock_en => '1',
            out_reset => '0');

    Rx_gate:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c39a5e9c-b25a-45e6-96e5-7b337baede83",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "1",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            out_clock => open);

    Rx_gate(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 1,
            oe_sync_mode => 1,
            logicalport => "Rx_gate",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_gate(0)__PA,
            oe => open,
            pin_input => gate_1,
            pad_out => Rx_gate(0)_PAD,
            pad_in => Rx_gate(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => ClockBlock_BUS_CLK,
            out_clock_en => '1',
            out_reset => '0');

    \SPI:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:load_rx_data\,
            main_0 => \SPI:BSPIM:count_4\,
            main_1 => \SPI:BSPIM:count_3\,
            main_2 => \SPI:BSPIM:count_2\,
            main_3 => \SPI:BSPIM:count_1\,
            main_4 => \SPI:BSPIM:count_0\);

    \SPI:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:tx_status_0\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\);

    \SPI:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:tx_status_4\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\);

    \SPI:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:rx_status_6\,
            main_0 => \SPI:BSPIM:count_4\,
            main_1 => \SPI:BSPIM:count_3\,
            main_2 => \SPI:BSPIM:count_2\,
            main_3 => \SPI:BSPIM:count_1\,
            main_4 => \SPI:BSPIM:count_0\,
            main_5 => \SPI:BSPIM:rx_status_4\);

    \QuadDec:Cnt8:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:reload\,
            main_0 => \QuadDec:Net_1260\,
            main_1 => \QuadDec:Cnt8:CounterUDB:status_1\,
            main_2 => \QuadDec:Cnt8:CounterUDB:overflow\);

    \QuadDec:Cnt8:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:status_0\,
            main_0 => \QuadDec:Cnt8:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec:Cnt8:CounterUDB:prevCompare\);

    \QuadDec:Cnt8:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:status_2\,
            main_0 => \QuadDec:Cnt8:CounterUDB:overflow\,
            main_1 => \QuadDec:Cnt8:CounterUDB:overflow_reg_i\);

    \QuadDec:Cnt8:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:status_3\,
            main_0 => \QuadDec:Cnt8:CounterUDB:status_1\,
            main_1 => \QuadDec:Cnt8:CounterUDB:underflow_reg_i\);

    \QuadDec:Cnt8:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:count_enable\,
            main_0 => \QuadDec:Cnt8:CounterUDB:control_7\,
            main_1 => \QuadDec:Cnt8:CounterUDB:count_stored_i\,
            main_2 => \QuadDec:Net_1203\);

    \QuadDec:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_530\,
            main_0 => \QuadDec:Net_1276\,
            main_1 => \QuadDec:Net_1251\,
            main_2 => \QuadDec:Cnt8:CounterUDB:prevCompare\);

    \QuadDec:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_611\,
            main_0 => \QuadDec:Net_1276\,
            main_1 => \QuadDec:Net_1251\,
            main_2 => \QuadDec:Cnt8:CounterUDB:prevCompare\);

    \PWM_Tren:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Tren:PWMUDB:status_2\,
            main_0 => \PWM_Tren:PWMUDB:runmode_enable\,
            main_1 => \PWM_Tren:PWMUDB:tc_i\);

    \PWM_Base:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Base:PWMUDB:status_2\,
            main_0 => \PWM_Base:PWMUDB:runmode_enable\,
            main_1 => \PWM_Base:PWMUDB:tc_i\);

    Net_680:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_680,
            main_0 => Net_754,
            main_1 => gate_0);

    Net_755_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_755_0,
            main_0 => Net_724,
            main_1 => Net_58);

    Net_755_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_755_1,
            main_0 => Net_724,
            main_1 => Net_58);

    \SPI:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI:Net_276\,
            load => open,
            enable => \SPI:BSPIM:cnt_enable\,
            count_6 => \SPI:BSPIM:count_6\,
            count_5 => \SPI:BSPIM:count_5\,
            count_4 => \SPI:BSPIM:count_4\,
            count_3 => \SPI:BSPIM:count_3\,
            count_2 => \SPI:BSPIM:count_2\,
            count_1 => \SPI:BSPIM:count_1\,
            count_0 => \SPI:BSPIM:count_0\,
            tc => \SPI:BSPIM:cnt_tc\);

    \SPI:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPI:BSPIM:tx_status_4\,
            status_3 => \SPI:BSPIM:load_rx_data\,
            status_2 => \SPI:BSPIM:tx_status_2\,
            status_1 => \SPI:BSPIM:tx_status_1\,
            status_0 => \SPI:BSPIM:tx_status_0\,
            interrupt => Net_4);

    \SPI:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI:Net_276\,
            status_6 => \SPI:BSPIM:rx_status_6\,
            status_5 => \SPI:BSPIM:rx_status_5\,
            status_4 => \SPI:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPI:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI:Net_276\,
            cs_addr_2 => \SPI:BSPIM:state_2\,
            cs_addr_1 => \SPI:BSPIM:state_1\,
            cs_addr_0 => \SPI:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPI:BSPIM:load_rx_data\,
            so_comb => \SPI:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    DMA_Tx:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_4,
            termin => '0',
            termout => Net_6,
            clock => ClockBlock_BUS_CLK);

    isr_SPI_TX_DMA:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6,
            clock => ClockBlock_BUS_CLK);

    isr_SPI_TX:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4,
            clock => ClockBlock_BUS_CLK);

    \QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            control_7 => \QuadDec:Cnt8:CounterUDB:control_7\,
            control_6 => \QuadDec:Cnt8:CounterUDB:control_6\,
            control_5 => \QuadDec:Cnt8:CounterUDB:control_5\,
            control_4 => \QuadDec:Cnt8:CounterUDB:control_4\,
            control_3 => \QuadDec:Cnt8:CounterUDB:control_3\,
            control_2 => \QuadDec:Cnt8:CounterUDB:control_2\,
            control_1 => \QuadDec:Cnt8:CounterUDB:control_1\,
            control_0 => \QuadDec:Cnt8:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec:Net_1260\,
            clock => Net_45,
            status_6 => \QuadDec:Cnt8:CounterUDB:status_6\,
            status_5 => \QuadDec:Cnt8:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec:Cnt8:CounterUDB:status_3\,
            status_2 => \QuadDec:Cnt8:CounterUDB:status_2\,
            status_1 => \QuadDec:Cnt8:CounterUDB:status_1\,
            status_0 => \QuadDec:Cnt8:CounterUDB:status_0\);

    \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            cs_addr_2 => \QuadDec:Net_1251\,
            cs_addr_1 => \QuadDec:Cnt8:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec:Cnt8:CounterUDB:reload\,
            z0_comb => \QuadDec:Cnt8:CounterUDB:status_1\,
            f0_comb => \QuadDec:Cnt8:CounterUDB:overflow\,
            ce1_comb => \QuadDec:Cnt8:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec:Cnt8:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec:Cnt8:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_45,
            main_0 => Net_42);

    \QuadDec:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_45,
            main_0 => \QuadDec:bQuadDec:quad_A_delayed_0\);

    \QuadDec:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_45,
            main_0 => \QuadDec:bQuadDec:quad_A_delayed_1\);

    \QuadDec:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_45,
            main_0 => Net_43);

    \QuadDec:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_45,
            main_0 => \QuadDec:bQuadDec:quad_B_delayed_0\);

    \QuadDec:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_45,
            main_0 => \QuadDec:bQuadDec:quad_B_delayed_1\);

    \QuadDec:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec:bQuadDec:error\,
            status_2 => \QuadDec:Net_1260\,
            status_1 => \QuadDec:Net_611\,
            status_0 => \QuadDec:Net_530\);

    \PWM_Tren:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => globalCLK,
            control_7 => \PWM_Tren:PWMUDB:control_7\,
            control_6 => \PWM_Tren:PWMUDB:control_6\,
            control_5 => \PWM_Tren:PWMUDB:control_5\,
            control_4 => \PWM_Tren:PWMUDB:control_4\,
            control_3 => \PWM_Tren:PWMUDB:control_3\,
            control_2 => \PWM_Tren:PWMUDB:control_2\,
            control_1 => \PWM_Tren:PWMUDB:control_1\,
            control_0 => \PWM_Tren:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Tren:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => globalCLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Tren:PWMUDB:status_3\,
            status_2 => \PWM_Tren:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_Tren:PWMUDB:status_0\);

    \PWM_Tren:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => globalCLK,
            cs_addr_2 => \PWM_Tren:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Tren:PWMUDB:runmode_enable\,
            ce0_comb => \PWM_Tren:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_Tren:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Tren:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_Tren:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Base:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => globalCLK,
            control_7 => \PWM_Base:PWMUDB:control_7\,
            control_6 => \PWM_Base:PWMUDB:control_6\,
            control_5 => \PWM_Base:PWMUDB:control_5\,
            control_4 => \PWM_Base:PWMUDB:control_4\,
            control_3 => \PWM_Base:PWMUDB:control_3\,
            control_2 => \PWM_Base:PWMUDB:control_2\,
            control_1 => \PWM_Base:PWMUDB:control_1\,
            control_0 => \PWM_Base:PWMUDB:control_0\,
            clk_en => Net_754,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Base:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => globalCLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Base:PWMUDB:status_3\,
            status_2 => \PWM_Base:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_Base:PWMUDB:status_0\,
            clk_en => Net_754);

    \PWM_Base:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => globalCLK,
            cs_addr_2 => \PWM_Base:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Base:PWMUDB:runmode_enable\,
            ce0_comb => \PWM_Base:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_Base:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Base:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_Base:PWMUDB:status_3\,
            clk_en => Net_754,
            busclk => ClockBlock_BUS_CLK);

    \Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control:control_7\,
            control_6 => \Control:control_6\,
            control_5 => \Control:control_5\,
            control_4 => \Control:control_4\,
            control_3 => \Control:control_3\,
            control_2 => \Control:control_2\,
            control_1 => \Control:control_1\,
            control_0 => enable,
            busclk => ClockBlock_BUS_CLK);

    \Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => globalCLK,
            in => Net_755_0,
            out => gate_0,
            clk_en => Net_754);

    \Sync:genblk1[1]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => globalCLK,
            in => Net_755_1,
            out => gate_1,
            clk_en => Net_754);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            clock_0 => \SPI:Net_276\,
            main_0 => Net_23,
            main_1 => \SPI:BSPIM:state_2\,
            main_2 => \SPI:BSPIM:state_1\,
            main_3 => \SPI:BSPIM:state_0\,
            main_4 => \SPI:BSPIM:mosi_from_dp\,
            main_5 => \SPI:BSPIM:count_4\,
            main_6 => \SPI:BSPIM:count_3\,
            main_7 => \SPI:BSPIM:count_2\,
            main_8 => \SPI:BSPIM:count_1\,
            main_9 => \SPI:BSPIM:count_0\,
            main_10 => \SPI:BSPIM:ld_ident\);

    \SPI:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:state_2\,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => \SPI:BSPIM:count_4\,
            main_4 => \SPI:BSPIM:count_3\,
            main_5 => \SPI:BSPIM:count_2\,
            main_6 => \SPI:BSPIM:count_1\,
            main_7 => \SPI:BSPIM:count_0\,
            main_8 => \SPI:BSPIM:tx_status_1\,
            main_9 => \SPI:BSPIM:ld_ident\);

    \SPI:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:state_1\,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => \SPI:BSPIM:count_4\,
            main_4 => \SPI:BSPIM:count_3\,
            main_5 => \SPI:BSPIM:count_2\,
            main_6 => \SPI:BSPIM:count_1\,
            main_7 => \SPI:BSPIM:count_0\,
            main_8 => \SPI:BSPIM:tx_status_1\,
            main_9 => \SPI:BSPIM:ld_ident\);

    \SPI:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:state_0\,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => \SPI:BSPIM:tx_status_1\);

    Net_28:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_28,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => Net_28);

    \SPI:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:load_cond\,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => \SPI:BSPIM:count_4\,
            main_4 => \SPI:BSPIM:count_3\,
            main_5 => \SPI:BSPIM:count_2\,
            main_6 => \SPI:BSPIM:count_1\,
            main_7 => \SPI:BSPIM:count_0\,
            main_8 => \SPI:BSPIM:load_cond\);

    \SPI:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:ld_ident\,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => \SPI:BSPIM:count_4\,
            main_4 => \SPI:BSPIM:count_3\,
            main_5 => \SPI:BSPIM:count_2\,
            main_6 => \SPI:BSPIM:count_1\,
            main_7 => \SPI:BSPIM:count_0\,
            main_8 => \SPI:BSPIM:ld_ident\);

    \SPI:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI:BSPIM:cnt_enable\,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => \SPI:BSPIM:cnt_enable\);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            clock_0 => \SPI:Net_276\,
            main_0 => \SPI:BSPIM:state_2\,
            main_1 => \SPI:BSPIM:state_1\,
            main_2 => \SPI:BSPIM:state_0\,
            main_3 => Net_25);

    \QuadDec:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_1251\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1251\,
            main_1 => \QuadDec:Net_1260\,
            main_2 => \QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec:bQuadDec:error\,
            main_5 => \QuadDec:bQuadDec:state_1\,
            main_6 => \QuadDec:bQuadDec:state_0\,
            main_7 => \QuadDec:Net_1251_split\);

    \QuadDec:Cnt8:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:overflow_reg_i\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Cnt8:CounterUDB:overflow\);

    \QuadDec:Cnt8:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:underflow_reg_i\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Cnt8:CounterUDB:status_1\);

    \QuadDec:Net_1276\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_1276\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Cnt8:CounterUDB:status_1\,
            main_1 => \QuadDec:Cnt8:CounterUDB:overflow\);

    \QuadDec:Cnt8:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:prevCompare\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Cnt8:CounterUDB:cmp_out_i\);

    \QuadDec:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_1251_split\,
            main_0 => \QuadDec:Net_1251\,
            main_1 => \QuadDec:Net_1260\,
            main_2 => \QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec:bQuadDec:error\,
            main_5 => \QuadDec:bQuadDec:state_1\,
            main_6 => \QuadDec:bQuadDec:state_0\);

    \QuadDec:Cnt8:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Cnt8:CounterUDB:count_stored_i\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1203\);

    \QuadDec:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_1203\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1260\,
            main_1 => \QuadDec:Net_1203\,
            main_2 => \QuadDec:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec:bQuadDec:error\,
            main_5 => \QuadDec:bQuadDec:state_1\,
            main_6 => \QuadDec:bQuadDec:state_0\);

    \QuadDec:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_A_filt\,
            clock_0 => Net_45,
            main_0 => \QuadDec:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec:bQuadDec:quad_A_filt\);

    \QuadDec:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:quad_B_filt\,
            clock_0 => Net_45,
            main_0 => \QuadDec:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec:bQuadDec:quad_B_filt\);

    \QuadDec:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:Net_1260\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1260\,
            main_1 => \QuadDec:bQuadDec:error\,
            main_2 => \QuadDec:bQuadDec:state_1\,
            main_3 => \QuadDec:bQuadDec:state_0\);

    \QuadDec:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:error\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1260\,
            main_1 => \QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec:bQuadDec:error\,
            main_4 => \QuadDec:bQuadDec:state_1\,
            main_5 => \QuadDec:bQuadDec:state_0\);

    \QuadDec:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:state_1\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1260\,
            main_1 => \QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec:bQuadDec:error\,
            main_4 => \QuadDec:bQuadDec:state_1\,
            main_5 => \QuadDec:bQuadDec:state_0\);

    \QuadDec:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec:bQuadDec:state_0\,
            clock_0 => Net_45,
            main_0 => \QuadDec:Net_1260\,
            main_1 => \QuadDec:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec:bQuadDec:error\,
            main_4 => \QuadDec:bQuadDec:state_1\,
            main_5 => \QuadDec:bQuadDec:state_0\);

    \PWM_Tren:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Tren:PWMUDB:runmode_enable\,
            clock_0 => globalCLK,
            main_0 => \PWM_Tren:PWMUDB:control_7\,
            main_1 => enable);

    \PWM_Tren:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Tren:PWMUDB:prevCompare1\,
            clock_0 => globalCLK,
            main_0 => \PWM_Tren:PWMUDB:cmp1_eq\,
            main_1 => \PWM_Tren:PWMUDB:cmp1_less\);

    \PWM_Tren:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Tren:PWMUDB:status_0\,
            clock_0 => globalCLK,
            main_0 => \PWM_Tren:PWMUDB:prevCompare1\,
            main_1 => \PWM_Tren:PWMUDB:cmp1_eq\,
            main_2 => \PWM_Tren:PWMUDB:cmp1_less\);

    Net_754:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_754,
            clock_0 => globalCLK,
            main_0 => \PWM_Tren:PWMUDB:runmode_enable\,
            main_1 => \PWM_Tren:PWMUDB:cmp1_eq\,
            main_2 => \PWM_Tren:PWMUDB:cmp1_less\);

    \PWM_Base:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \PWM_Base:PWMUDB:runmode_enable\,
            clk_en => Net_754,
            clock_0 => globalCLK,
            main_0 => enable,
            main_1 => \PWM_Base:PWMUDB:control_7\);

    \PWM_Base:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \PWM_Base:PWMUDB:prevCompare1\,
            clk_en => Net_754,
            clock_0 => globalCLK,
            main_0 => \PWM_Base:PWMUDB:cmp1_eq\,
            main_1 => \PWM_Base:PWMUDB:cmp1_less\);

    \PWM_Base:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \PWM_Base:PWMUDB:status_0\,
            clk_en => Net_754,
            clock_0 => globalCLK,
            main_0 => \PWM_Base:PWMUDB:prevCompare1\,
            main_1 => \PWM_Base:PWMUDB:cmp1_eq\,
            main_2 => \PWM_Base:PWMUDB:cmp1_less\);

    Net_724:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_724,
            clk_en => Net_754,
            clock_0 => globalCLK,
            main_0 => \PWM_Base:PWMUDB:runmode_enable\,
            main_1 => \PWM_Base:PWMUDB:cmp1_eq\,
            main_2 => \PWM_Base:PWMUDB:cmp1_less\);

    Net_58:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_58,
            clk_en => Net_724,
            clock_0 => globalCLK);

END __DEFAULT__;
