INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/Flag_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_lab_projects/final_Project/final_Project.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_lab_projects/final_Project/final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
