#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  7 17:36:16 2023
# Process ID: 17416
# Current directory: C:/Xilinx/SST/semester_project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1168 C:\Xilinx\SST\semester_project\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/semester_project/project_1/vivado.log
# Journal file: C:/Xilinx/SST/semester_project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/semester_project/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/SSTU/dnmproje1/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DEMULTIPLEXER
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1400.293 ; gain = 250.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DEMULTIPLEXER' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:3]
ERROR: [Synth 8-439] module 'NOT' not found [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:11]
ERROR: [Synth 8-6156] failed synthesizing module 'DEMULTIPLEXER' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.996 ; gain = 321.617
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top Cond_Sum_Adder [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Cond_Sum_Adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cond_Sum_Adder' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [Synth 8-6157] synthesizing module 'HA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HA' (1#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FA' (2#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:19]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:19]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:19]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:19]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:19]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:19]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Cond_Sum_Adder' (3#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.996 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1470.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1564.934 ; gain = 93.938
9 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1564.934 ; gain = 93.938
file mkdir C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v w ]
add_files -fileset sim_1 C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v
update_compile_order -fileset sim_1
set_property top cond_sum_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.367 ; gain = 42.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cond_Sum_Adder' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [Synth 8-6157] synthesizing module 'HA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HA' (1#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FA' (2#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:21]
WARNING: [Synth 8-324] index 9 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:21]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:21]
WARNING: [Synth 8-324] index 11 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:21]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:20]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:21]
WARNING: [Synth 8-324] index 13 out of range [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Cond_Sum_Adder' (3#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1645.016 ; gain = 75.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.809 ; gain = 98.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.809 ; gain = 98.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1696.531 ; gain = 127.477
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.cond_sum_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.324 ; gain = 15.551
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1749.277 ; gain = 33.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cond_Sum_Adder' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [Synth 8-6157] synthesizing module 'HA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HA' (1#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FA' (2#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Cond_Sum_Adder' (3#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.250 ; gain = 45.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.121 ; gain = 68.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.121 ; gain = 68.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1789.906 ; gain = 74.582
launch_runs synth_1 -jobs 6
[Thu Dec  7 20:25:38 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1789.906 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1789.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DEMULTIPLEXER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DEMULTIPLEXER_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DEMULTIPLEXER_behav xil_defaultlib.DEMULTIPLEXER xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DEMULTIPLEXER_behav xil_defaultlib.DEMULTIPLEXER xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <NOT> not found while processing module instance <not_S0> [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:11]
ERROR: [VRFC 10-2063] Module <AND> not found while processing module instance <and_NS1NS0> [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:15]
ERROR: [VRFC 10-2063] Module <TRI> not found while processing module instance <tri_moduleO0> [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  7 20:31:01 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Case 1 Failed: sum=00000011, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2152.605 ; gain = 13.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Case 1 Failed: sum=00000011, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2161.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Case 1 Failed: sum=00000011, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2161.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2161.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2161.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2265.059 ; gain = 103.160
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2265.527 ; gain = 0.336
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
ERROR: [VRFC 10-3161] cannot assign to memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-3155] cannot access memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-800] illegal concatenation of unpacked value [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-2865] module 'Cond_Sum_Adder' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
ERROR: [VRFC 10-3161] cannot assign to memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-3155] cannot access memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-800] illegal concatenation of unpacked value [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-2865] module 'Cond_Sum_Adder' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
ERROR: [VRFC 10-3161] cannot assign to memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-3155] cannot access memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-800] illegal concatenation of unpacked value [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-2865] module 'Cond_Sum_Adder' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
ERROR: [VRFC 10-3161] cannot assign to memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
ERROR: [VRFC 10-3155] cannot access memory 'mux_3_sum' directly [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-800] illegal concatenation of unpacked value [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
ERROR: [VRFC 10-2865] module 'Cond_Sum_Adder' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:84]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  7 21:11:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:84]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:84]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:84]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:84]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:84]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:88]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'cout' is not permitted [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:94]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:95]
ERROR: [VRFC 10-2865] module 'Cond_Sum_Adder' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-3609] overwriting previous definition of module 'FA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 9 into 'fa_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:40]
WARNING: [VRFC 10-3705] select index 9 into 'fa_cout' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:41]
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 9 into 'fa_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:40]
WARNING: [VRFC 10-3283] element index 9 into 'fa_cout' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:41]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:92]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:92]
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:92]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:92]
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:92]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:92]
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:93]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:63]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:63]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:63]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:63]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:65]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:65]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
ERROR: [VRFC 10-1304] range is not allowed in a prefix [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
ERROR: [VRFC 10-800] illegal concatenation of unpacked value [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
ERROR: [VRFC 10-2865] module 'Cond_Sum_Adder' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
WARNING: [VRFC 10-3705] select index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:90]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'mux_2_sum' is out of bounds [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.070 ; gain = 0.000
