(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param14 = (({((8'had) != (8'h9e))} ? ({(8'h9c)} ~^ ((8'ha5) ? (8'hae) : (8'had))) : (&(~|(8'ha4)))) ^ (+(~^((8'ha8) ? (8'h9f) : (8'h9c))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h59):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire7;
  reg signed [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg9 = (1'h0);
  reg [(3'h7):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg6 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg5 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg4 = (1'h0);
  assign y = {wire10,
                 wire7,
                 reg13,
                 reg12,
                 reg11,
                 reg9,
                 reg8,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ({wire2})
        begin
          reg4 <= wire3;
        end
      else
        begin
          if (wire3)
            begin
              reg4 <= (^~($signed(reg4[(4'h8):(2'h2)]) ?
                  (wire1[(2'h2):(1'h0)] ?
                      $signed(reg4) : wire1) : wire2[(3'h7):(2'h2)]));
              reg5 <= (8'ha1);
              reg6 <= (|{reg4});
            end
          else
            begin
              reg4 <= ({(~^(wire3 == wire3))} && $signed(reg5[(2'h3):(1'h1)]));
            end
        end
    end
  assign wire7 = (wire1 + reg4[(3'h5):(1'h0)]);
  always
    @(posedge clk) begin
      reg8 <= {wire0};
      reg9 <= ((!($unsigned(wire7) > (+reg8))) ?
          {wire1} : ($signed($unsigned(wire2)) > reg4));
    end
  assign wire10 = reg5;
  always
    @(posedge clk) begin
      reg11 <= reg8;
      reg12 <= $signed(($signed($unsigned(wire1)) ?
          $unsigned(wire10) : ((+(8'ha9)) ? (wire0 ? reg4 : reg6) : wire7)));
      reg13 <= $signed((~|((reg8 ? reg9 : (8'hac)) <<< (reg9 ?
          (8'ha0) : wire7))));
    end
endmodule