{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "STC",
     "full name" : "CPU Self-Test Controller",
     "offset" : ["0xFFFFE600"],
     "registers" : [
       {
       "name" : "STCGCR0",
       "info" : "STC Global Control Register 0",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "INTCOUNT",
         "info" : "Number of intervals of self-test run"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RS_CNT",
         "info" : "Restart or Continue"
         }
        ]
       },
       {
       "name" : "STCGCR1",
       "info" : "STCGlobal Control Register 1",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "STC_ENA",
         "info" : "Self-test run enable key"
         }
        ]
       },
       {
       "name" : "STCTPR",
       "info" : "Self-Test Run Timeout Counter Preload Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "RTOD",
         "info" : "Self-test timeout count preload"
         }
        ]
       },
       {
       "name" : "STC_CADDR",
       "info" : "STC Current ROM Address Register",
       "lenght" : "32",
       "adress" : "0xc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "ADDR",
         "info" : "Current ROM Address"
         }
        ]
       },
       {
       "name" : "STCCICR",
       "info" : "STC Current Interval Count Register",
       "lenght" : "32",
       "adress" : "0x10",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "N",
         "info" : "Interval Number"
         }
        ]
       },
       {
       "name" : "STCGSTAT",
       "info" : "Self-Test Global Status Register",
       "lenght" : "32",
       "adress" : "0x14",
       "fields" : [
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST_FAIL",
         "info" : "Test Fail"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST_DONE",
         "info" : "Test Done"
         }
        ]
       },
       {
       "name" : "STCFSTAT",
       "info" : "Self-Test Fail Status Register",
       "lenght" : "32",
       "adress" : "0x18",
       "fields" : [
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TO_ERR",
         "info" : "Timeout Error"
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CPU2_FAIL",
         "info" : "CPU2 failure info"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CPU1_FAIL",
         "info" : "CPU1 failure info"
         }
        ]
       },
       {
       "name" : "CPU1_CURMISR0",
       "info" : "CPU1 Current MISR Register 0",
       "lenght" : "32",
       "adress" : "0x28",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU1"
         }
        ]
       },
       {
       "name" : "CPU1_CURMISR1",
       "info" : "CPU1 Current MISR Register 1",
       "lenght" : "32",
       "adress" : "0x24",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU1"
         }
        ]
       },
       {
       "name" : "CPU1_CURMISR2",
       "info" : "CPU1 Current MISR Register 2",
       "lenght" : "32",
       "adress" : "0x20",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU1"
         }
        ]
       },
       {
       "name" : "CPU1_CURMISR3",
       "info" : "CPU1 Current MISR Register 3",
       "lenght" : "32",
       "adress" : "0x1c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU1"
         }
        ]
       },
       {
       "name" : "CPU2_CURMISR0",
       "info" : "CPU2 Current MISR Register 0",
       "lenght" : "32",
       "adress" : "0x38",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU2"
         }
        ]
       },
       {
       "name" : "CPU2_CURMISR1",
       "info" : "CPU2 Current MISR Register 1",
       "lenght" : "32",
       "adress" : "0x34",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU2"
         }
        ]
       },
       {
       "name" : "CPU2_CURMISR2",
       "info" : "CPU2 Current MISR Register 2",
       "lenght" : "32",
       "adress" : "0x30",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU2"
         }
        ]
       },
       {
       "name" : "CPU2_CURMISR3",
       "info" : "CPU2 Current MISR Register 3",
       "lenght" : "32",
       "adress" : "0x2c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "MISR",
         "info" : "MISR data from CPU2"
         }
        ]
       },
       {
       "name" : "STCSCSCR",
       "info" : "Signature Compare Self-Check Register",
       "lenght" : "32",
       "adress" : "0x3c",
       "fields" : [
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "FAULT_INS",
         "info" : "Enable / Disable fault insertion."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "SELF_CHECK_KEY",
         "info" : "Signature compare logic self-check enable key"
         }
        ]
       }
     ]
   }
 ]
}
