Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79464 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1.edif ...
ngc2edif: Total memory usage is 81704 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_gpio_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_gpio_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_gpio_0/ip2bus_data_i<31 : 0> on
   block module_1_axi_gpio_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_gpio_0/n0097<7 : 5> on block
   module_1_axi_gpio_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_gpio_0/bus2ip_addr<6 : 0> on block
   module_1_axi_gpio_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file module_1_axi_gpio_0_wrapper.edif ...
ngc2edif: Total memory usage is 80808 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 83560 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i<65 : 0> on block module_1_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg<65 : 0> on block module_1_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file module_1_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 80488 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79464 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79464 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 78760 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79080 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79272 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus sADC_DataIn<11 : 5> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 78824 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 79464 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80364 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_AWADDR<40 : 0> on
   block module_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_ARADDR<40 : 0> on
   block module_1 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1.edif ...
ngc2edif: Total memory usage is 81260 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_gpio_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_gpio_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_gpio_1/bus2ip_addr<6 : 0> on block
   module_1_axi_gpio_1_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file module_1_axi_gpio_1_wrapper.edif ...
ngc2edif: Total memory usage is 80300 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_gpio_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_gpio_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_axi_gpio_0_wrapper.edif ...
ngc2edif: Total memory usage is 80428 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 83564 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i[65 : 0] on block module_1_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg[65 : 0] on block module_1_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file module_1_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 81516 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifoDataInAB<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus fifoDataInCD<27 : 0> on block
   module_1_stub is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1_stub.edif ...
ngc2edif: Total memory usage is 80492 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1.ngc ...
WARNING:NetListWriters:298 - No output is written to module_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_AWADDR<40 : 0> on
   block module_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus axi_interconnect_1_M_ARADDR<40 : 0> on
   block module_1 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file module_1.edif ...
ngc2edif: Total memory usage is 81516 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_gpio_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_gpio_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_gpio_1/bus2ip_addr<6 : 0> on block
   module_1_axi_gpio_1_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file module_1_axi_gpio_1_wrapper.edif ...
ngc2edif: Total memory usage is 80620 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_gpio_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_gpio_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_axi_gpio_0_wrapper.edif ...
ngc2edif: Total memory usage is 80940 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file module_1_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 83564 kilobytes

Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design module_1_axi_interconnect_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   module_1_axi_interconnect_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/m_amesg_i[65 : 0] on block module_1_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_a
   rbiter_inst/s_amesg[65 : 0] on block module_1_axi_interconnect_1_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file module_1_axi_interconnect_1_wrapper.edif ...
ngc2edif: Total memory usage is 81516 kilobytes

