Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 10:14:41 2020
| Host         : DESKTOP-6MI8UE8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file oscilloscope_control_sets_placed.rpt
| Design       : oscilloscope
| Device       : xc7s15
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |            1 |
|      5 |            2 |
|      7 |            1 |
|      8 |            3 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           20 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |             102 |           26 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                    Enable Signal                   |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  u_UART_Send/Tx_En_reg_LDC_i_1_n_0                       |                                                    | u_UART_Send/Tx_En_reg_LDC_i_2_n_0                          |                1 |              1 |
|  clk_division/inst/clk_out3                              |                                                    | u_UART_Send/Tx_En_reg_LDC_i_2_n_0                          |                1 |              1 |
|  clk_division/inst/clk_out3                              |                                                    | u_UART_Send/Tx_En_reg_LDC_i_1_n_0                          |                1 |              1 |
| ~clk_division/inst/clk_out2                              |                                                    |                                                            |                2 |              2 |
|  clk_division/inst/clk_out1                              |                                                    |                                                            |                2 |              2 |
|  clk_division/inst/clk_out3                              | u_UART_Send/Pulse_Init_Flag                        | u_Driver_UART/inst/UART_Tx0/Tx_ACK                         |                1 |              4 |
|  clk_division/inst/clk_out2                              |                                                    |                                                            |                4 |              5 |
|  clk_division/inst/clk_out1                              |                                                    | u_Driver_DAC/inst/DAC_Cnt[4]_i_1_n_0                       |                1 |              5 |
|  u_Driver_UART/inst/UART_Clk/clk_UART                    | u_Driver_UART/inst/UART_Tx0/Send_Buffer[6]_i_1_n_0 |                                                            |                2 |              7 |
|  u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Clk |                                                    |                                                            |                2 |              8 |
|  u_Driver_UART/inst/UART_Clk/clk_UART                    |                                                    |                                                            |                3 |              8 |
|  u_Driver_UART/inst/UART_Tx0/Tx_ACK                      |                                                    |                                                            |                3 |              8 |
|  u_Driver_ADC/inst/Clk_Division_ADC/CLK                  |                                                    |                                                            |                4 |             16 |
|  clk_division/inst/clk_out2                              |                                                    | u_Driver_DAC/inst/DDS_Addr_Generator/Clk_Division_0/Count0 |                8 |             32 |
|  clk_division/inst/clk_out2                              |                                                    | u_Driver_ADC/inst/Clk_Division_ADC/Count0                  |                8 |             32 |
|  clk_division/inst/clk_out2                              |                                                    | u_Driver_UART/inst/UART_Clk/Count[0]_i_1_n_0               |                8 |             32 |
+----------------------------------------------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+


