<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p960" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_960{left:676px;bottom:68px;letter-spacing:0.11px;}
#t2_960{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_960{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_960{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_960{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_960{left:69px;bottom:947px;letter-spacing:0.13px;}
#t7_960{left:69px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t8_960{left:69px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t9_960{left:69px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ta_960{left:184px;bottom:891px;}
#tb_960{left:192px;bottom:891px;letter-spacing:-0.07px;}
#tc_960{left:69px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#td_960{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_960{left:69px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_960{left:69px;bottom:788px;letter-spacing:0.13px;}
#tg_960{left:69px;bottom:765px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_960{left:139px;bottom:765px;}
#ti_960{left:149px;bottom:765px;letter-spacing:-0.09px;}
#tj_960{left:69px;bottom:747px;letter-spacing:-0.12px;}
#tk_960{left:69px;bottom:710px;letter-spacing:0.14px;word-spacing:-0.08px;}
#tl_960{left:69px;bottom:689px;letter-spacing:-0.18px;}
#tm_960{left:210px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_960{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_960{left:210px;bottom:668px;letter-spacing:-0.15px;}
#tp_960{left:69px;bottom:631px;letter-spacing:0.12px;word-spacing:0.02px;}
#tq_960{left:69px;bottom:609px;letter-spacing:-0.2px;}
#tr_960{left:210px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ts_960{left:69px;bottom:573px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tt_960{left:69px;bottom:551px;letter-spacing:-0.16px;}
#tu_960{left:210px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_960{left:210px;bottom:530px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tw_960{left:69px;bottom:509px;letter-spacing:-0.19px;}
#tx_960{left:210px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_960{left:69px;bottom:487px;letter-spacing:-0.23px;}
#tz_960{left:210px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_960{left:69px;bottom:466px;letter-spacing:-0.16px;}
#t11_960{left:210px;bottom:466px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t12_960{left:69px;bottom:444px;letter-spacing:-0.16px;}
#t13_960{left:210px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_960{left:209px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_960{left:69px;bottom:406px;letter-spacing:-0.16px;}
#t16_960{left:210px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_960{left:69px;bottom:369px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t18_960{left:69px;bottom:348px;letter-spacing:-0.19px;}
#t19_960{left:210px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_960{left:69px;bottom:327px;letter-spacing:-0.26px;}
#t1b_960{left:210px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_960{left:69px;bottom:305px;letter-spacing:-0.23px;}
#t1d_960{left:210px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1e_960{left:69px;bottom:284px;letter-spacing:-0.16px;}
#t1f_960{left:210px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_960{left:69px;bottom:247px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1h_960{left:69px;bottom:226px;letter-spacing:-0.16px;}
#t1i_960{left:210px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1j_960{left:69px;bottom:205px;letter-spacing:-0.19px;}
#t1k_960{left:210px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1l_960{left:69px;bottom:183px;letter-spacing:-0.23px;}
#t1m_960{left:210px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_960{left:69px;bottom:162px;letter-spacing:-0.16px;}
#t1o_960{left:210px;bottom:162px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1p_960{left:69px;bottom:140px;letter-spacing:-0.16px;}
#t1q_960{left:210px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_960{left:69px;bottom:119px;letter-spacing:-0.16px;}
#t1s_960{left:210px;bottom:119px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_960{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#t1u_960{left:202px;bottom:1059px;letter-spacing:-0.12px;}
#t1v_960{left:373px;bottom:1059px;letter-spacing:-0.1px;}
#t1w_960{left:373px;bottom:1043px;letter-spacing:-0.15px;}
#t1x_960{left:432px;bottom:1059px;letter-spacing:-0.15px;}
#t1y_960{left:432px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1z_960{left:510px;bottom:1059px;letter-spacing:-0.12px;}
#t20_960{left:74px;bottom:1020px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_960{left:202px;bottom:1020px;letter-spacing:-0.14px;}
#t22_960{left:373px;bottom:1020px;letter-spacing:-0.11px;}
#t23_960{left:432px;bottom:1020px;letter-spacing:-0.09px;}
#t24_960{left:510px;bottom:1020px;letter-spacing:-0.12px;}
#t25_960{left:510px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_960{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_960{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_960{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_960{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_960{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_960{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_960{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_960{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts960" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg960Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg960" style="-webkit-user-select: none;"><object width="935" height="1210" data="960/960.svg" type="image/svg+xml" id="pdf960" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_960" class="t s1_960">FBLD—Load Binary Coded Decimal </span>
<span id="t2_960" class="t s2_960">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_960" class="t s1_960">3-364 </span><span id="t4_960" class="t s1_960">Vol. 2A </span>
<span id="t5_960" class="t s3_960">FBLD—Load Binary Coded Decimal </span>
<span id="t6_960" class="t s4_960">Description </span>
<span id="t7_960" class="t s5_960">Converts the BCD source operand into double extended-precision floating-point format and pushes the value onto </span>
<span id="t8_960" class="t s5_960">the FPU stack. The source operand is loaded without rounding errors. The sign of the source operand is preserved, </span>
<span id="t9_960" class="t s5_960">including that of </span><span id="ta_960" class="t s6_960">−</span><span id="tb_960" class="t s5_960">0. </span>
<span id="tc_960" class="t s5_960">The packed BCD digits are assumed to be in the range 0 through 9; the instruction does not check for invalid digits </span>
<span id="td_960" class="t s5_960">(AH through FH). Attempting to load an invalid encoding produces an undefined result. </span>
<span id="te_960" class="t s5_960">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tf_960" class="t s4_960">Operation </span>
<span id="tg_960" class="t s7_960">TOP := TOP </span><span id="th_960" class="t s6_960">− </span><span id="ti_960" class="t s7_960">1; </span>
<span id="tj_960" class="t s7_960">ST(0) := ConvertToDoubleExtendedPrecisionFP(SRC); </span>
<span id="tk_960" class="t s4_960">FPU Flags Affected </span>
<span id="tl_960" class="t s5_960">C1 </span><span id="tm_960" class="t s5_960">Set to 1 if stack overflow occurred; otherwise, set to 0. </span>
<span id="tn_960" class="t s5_960">C0, C2, C3 </span><span id="to_960" class="t s5_960">Undefined. </span>
<span id="tp_960" class="t s4_960">Floating-Point Exceptions </span>
<span id="tq_960" class="t s5_960">#IS </span><span id="tr_960" class="t s5_960">Stack overflow occurred. </span>
<span id="ts_960" class="t s4_960">Protected Mode Exceptions </span>
<span id="tt_960" class="t s5_960">#GP(0) </span><span id="tu_960" class="t s5_960">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="tv_960" class="t s5_960">If the DS, ES, FS, or GS register contains a NULL segment selector. </span>
<span id="tw_960" class="t s5_960">#SS(0) </span><span id="tx_960" class="t s5_960">If a memory operand effective address is outside the SS segment limit. </span>
<span id="ty_960" class="t s5_960">#NM </span><span id="tz_960" class="t s5_960">CR0.EM[bit 2] or CR0.TS[bit 3] = 1. </span>
<span id="t10_960" class="t s5_960">#PF(fault-code) </span><span id="t11_960" class="t s5_960">If a page fault occurs. </span>
<span id="t12_960" class="t s5_960">#AC(0) </span><span id="t13_960" class="t s5_960">If alignment checking is enabled and an unaligned memory reference is made while the </span>
<span id="t14_960" class="t s5_960">current privilege level is 3. </span>
<span id="t15_960" class="t s5_960">#UD </span><span id="t16_960" class="t s5_960">If the LOCK prefix is used. </span>
<span id="t17_960" class="t s4_960">Real-Address Mode Exceptions </span>
<span id="t18_960" class="t s5_960">#GP </span><span id="t19_960" class="t s5_960">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t1a_960" class="t s5_960">#SS </span><span id="t1b_960" class="t s5_960">If a memory operand effective address is outside the SS segment limit. </span>
<span id="t1c_960" class="t s5_960">#NM </span><span id="t1d_960" class="t s5_960">CR0.EM[bit 2] or CR0.TS[bit 3] = 1. </span>
<span id="t1e_960" class="t s5_960">#UD </span><span id="t1f_960" class="t s5_960">If the LOCK prefix is used. </span>
<span id="t1g_960" class="t s4_960">Virtual-8086 Mode Exceptions </span>
<span id="t1h_960" class="t s5_960">#GP(0) </span><span id="t1i_960" class="t s5_960">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t1j_960" class="t s5_960">#SS(0) </span><span id="t1k_960" class="t s5_960">If a memory operand effective address is outside the SS segment limit. </span>
<span id="t1l_960" class="t s5_960">#NM </span><span id="t1m_960" class="t s5_960">CR0.EM[bit 2] or CR0.TS[bit 3] = 1. </span>
<span id="t1n_960" class="t s5_960">#PF(fault-code) </span><span id="t1o_960" class="t s5_960">If a page fault occurs. </span>
<span id="t1p_960" class="t s5_960">#AC(0) </span><span id="t1q_960" class="t s5_960">If alignment checking is enabled and an unaligned memory reference is made. </span>
<span id="t1r_960" class="t s5_960">#UD </span><span id="t1s_960" class="t s5_960">If the LOCK prefix is used. </span>
<span id="t1t_960" class="t s8_960">Opcode </span><span id="t1u_960" class="t s8_960">Instruction </span><span id="t1v_960" class="t s8_960">64-Bit </span>
<span id="t1w_960" class="t s8_960">Mode </span>
<span id="t1x_960" class="t s8_960">Compat/ </span>
<span id="t1y_960" class="t s8_960">Leg Mode </span>
<span id="t1z_960" class="t s8_960">Description </span>
<span id="t20_960" class="t s7_960">DF /4 </span><span id="t21_960" class="t s7_960">FBLD m80bcd </span><span id="t22_960" class="t s7_960">Valid </span><span id="t23_960" class="t s7_960">Valid </span><span id="t24_960" class="t s7_960">Convert BCD value to floating-point and push onto the </span>
<span id="t25_960" class="t s7_960">FPU stack. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
