Analysis & Synthesis report for NiosDisplay
Tue Oct  4 16:27:18 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Oct  4 16:27:17 2022           ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; NiosDisplay                                 ;
; Top-level Entity Name       ; niosdisplay                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; niosdisplay        ; NiosDisplay        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; N/A    ; Qsys                         ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2                                   ; system.qsys     ;
; Altera ; altera_avalon_pio            ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_blue_pio:blue_pio          ; system.qsys     ;
; Altera ; altera_avalon_pio            ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_btn_pio:btn_pio            ; system.qsys     ;
; Altera ; altera_nios2_gen2            ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_cpu:cpu                    ; system.qsys     ;
; Altera ; altera_nios2_gen2_unit       ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_cpu:cpu|system_cpu_cpu:cpu ; system.qsys     ;
; Altera ; altera_avalon_pio            ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_blue_pio:green_pio         ; system.qsys     ;
; Altera ; altera_avalon_jtag_uart      ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_jtag:jtag                  ; system.qsys     ;
; Altera ; altera_avalon_onchip_memory2 ; 21.1    ; N/A          ; N/A          ; |niosdisplay|system:u2|system_memory:memory              ; system.qsys     ;
+--------+------------------------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Oct  4 16:27:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NiosDisplay -c NiosDisplay
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/system.vhd
    Info (12022): Found design unit 1: system-rtl File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 26
    Info (12023): Found entity 1: system File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_001 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_003_default_decode File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_003 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sys_clk_timer.v
    Info (12023): Found entity 1: system_sys_clk_timer File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_memory.v
    Info (12023): Found entity 1: system_memory File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag.v
    Info (12023): Found entity 1: system_jtag_sim_scfifo_w File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 21
    Info (12023): Found entity 2: system_jtag_scfifo_w File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 78
    Info (12023): Found entity 3: system_jtag_sim_scfifo_r File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 164
    Info (12023): Found entity 4: system_jtag_scfifo_r File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 243
    Info (12023): Found entity 5: system_jtag File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu.v
    Info (12023): Found entity 1: system_cpu File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_cpu_cpu.v
    Info (12023): Found entity 1: system_cpu_cpu_register_bank_a_module File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: system_cpu_cpu_register_bank_b_module File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: system_cpu_cpu_nios2_oci_debug File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: system_cpu_cpu_nios2_oci_break File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 308
    Info (12023): Found entity 5: system_cpu_cpu_nios2_oci_xbrk File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 601
    Info (12023): Found entity 6: system_cpu_cpu_nios2_oci_dbrk File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 808
    Info (12023): Found entity 7: system_cpu_cpu_nios2_oci_itrace File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 995
    Info (12023): Found entity 8: system_cpu_cpu_nios2_oci_td_mode File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1128
    Info (12023): Found entity 9: system_cpu_cpu_nios2_oci_dtrace File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1196
    Info (12023): Found entity 10: system_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1278
    Info (12023): Found entity 11: system_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1350
    Info (12023): Found entity 12: system_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1393
    Info (12023): Found entity 13: system_cpu_cpu_nios2_oci_fifo File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1440
    Info (12023): Found entity 14: system_cpu_cpu_nios2_oci_pib File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1926
    Info (12023): Found entity 15: system_cpu_cpu_nios2_oci_im File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1949
    Info (12023): Found entity 16: system_cpu_cpu_nios2_performance_monitors File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2019
    Info (12023): Found entity 17: system_cpu_cpu_nios2_avalon_reg File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2036
    Info (12023): Found entity 18: system_cpu_cpu_ociram_sp_ram_module File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2129
    Info (12023): Found entity 19: system_cpu_cpu_nios2_ocimem File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2194
    Info (12023): Found entity 20: system_cpu_cpu_nios2_oci File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2375
    Info (12023): Found entity 21: system_cpu_cpu File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2847
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_cpu_cpu_debug_slave_wrapper File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_cpu_cpu_debug_slave_sysclk File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_cpu_cpu_debug_slave_tck File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: system_cpu_cpu_test_bench File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_btn_pio.v
    Info (12023): Found entity 1: system_btn_pio File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_btn_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_blue_pio.v
    Info (12023): Found entity 1: system_blue_pio File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_blue_pio.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/vga_controller.vhd Line: 18
    Info (12023): Found entity 1: vga_controller File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/vga_controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file niosdisplay.vhd
    Info (12022): Found design unit 1: niosdisplay-behavior File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 26
    Info (12023): Found entity 1: niosdisplay File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/altpll0.vhd Line: 17
    Info (12023): Found entity 1: altpll0 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/altpll0.vhd Line: 7
Info (12127): Elaborating entity "niosdisplay" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at niosdisplay.vhd(74): object "red_pio" assigned a value but never read File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at niosdisplay.vhd(75): object "green_pio" assigned a value but never read File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at niosdisplay.vhd(76): object "blue_pio" assigned a value but never read File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at niosdisplay.vhd(80): used explicit default value for signal "frame_buf_addr" because signal was never assigned a value File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 80
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:u0" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 87
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:u0|altpll:altpll_component" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/altpll0.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "altpll0:u0|altpll:altpll_component" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/altpll0.vhd Line: 100
Info (12133): Instantiated megafunction "altpll0:u0|altpll:altpll_component" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/altpll0.vhd Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "27"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone V E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/altpll0_altpll.v Line: 30
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:u0|altpll:altpll_component|altpll0_altpll:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:u1" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 88
Info (12128): Elaborating entity "system" for hierarchy "system:u2" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/niosdisplay.vhd Line: 89
Info (12128): Elaborating entity "system_blue_pio" for hierarchy "system:u2|system_blue_pio:blue_pio" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 343
Info (12128): Elaborating entity "system_btn_pio" for hierarchy "system:u2|system_btn_pio:btn_pio" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 355
Info (12128): Elaborating entity "system_cpu" for hierarchy "system:u2|system_cpu:cpu" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 364
Info (12128): Elaborating entity "system_cpu_cpu" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu.v Line: 65
Info (12128): Elaborating entity "system_cpu_cpu_test_bench" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_test_bench:the_system_cpu_cpu_test_bench" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 3558
Info (12128): Elaborating entity "system_cpu_cpu_register_bank_a_module" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 4074
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system_cpu_cpu_register_bank_b_module" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 4092
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 4588
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_debug" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2544
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 222
Info (12133): Instantiated megafunction "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_break" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2574
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_xbrk" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2595
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_dbrk" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2621
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_itrace" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2637
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_dtrace" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2652
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_td_mode" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1246
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_fifo" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2667
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1559
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1568
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 1577
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_pib" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2672
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_im" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2686
Info (12128): Elaborating entity "system_cpu_cpu_nios2_avalon_reg" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2705
Info (12128): Elaborating entity "system_cpu_cpu_nios2_ocimem" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2725
Info (12128): Elaborating entity "system_cpu_cpu_ociram_sp_ram_module" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2345
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2169
Info (12130): Elaborated megafunction instantiation "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2169
Info (12133): Instantiated megafunction "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2169
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system_cpu_cpu_debug_slave_wrapper" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v Line: 2827
Info (12128): Elaborating entity "system_cpu_cpu_debug_slave_tck" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_cpu_cpu_debug_slave_sysclk" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u2|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_jtag" for hierarchy "system:u2|system_jtag:jtag" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 406
Info (12128): Elaborating entity "system_jtag_scfifo_w" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 139
Info (12130): Elaborated megafunction instantiation "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 139
Info (12133): Instantiated megafunction "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_w:the_system_jtag_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "system_jtag_scfifo_r" for hierarchy "system:u2|system_jtag:jtag|system_jtag_scfifo_r:the_system_jtag_scfifo_r" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:u2|system_jtag:jtag|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 569
Info (12130): Elaborated megafunction instantiation "system:u2|system_jtag:jtag|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 569
Info (12133): Instantiated megafunction "system:u2|system_jtag:jtag|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic" with the following parameter: File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_jtag.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u2|system_jtag:jtag|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u2|system_jtag:jtag|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_memory" for hierarchy "system:u2|system_memory:memory" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/system.vhd Line: 420
Error (272006): Cannot use port A and port B width values with RAM_BLOCK_TYPE parameter value set to AUTO and current set of parameters in altsyncram megafunction File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_memory.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u2|system_memory:memory|altsyncram:the_altsyncram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_memory.v Line: 94
Error (287078): Assertion error: The current megafunction is configured for use with the clear box feature and cannot be used when the clear box feature is disabled File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 2878
Warning (287013): Variable or input pin "wren_a" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 439
Warning (287013): Variable or input pin "wren_b" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 441
Warning (287013): Variable or input pin "data_a" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 443
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 444
Warning (287013): Variable or input pin "address_a" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 445
Warning (287013): Variable or input pin "address_b" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 446
Warning (287013): Variable or input pin "addressstall_a" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 447
Warning (287013): Variable or input pin "addressstall_b" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 448
Warning (287013): Variable or input pin "clock0" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 450
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 452
Warning (287013): Variable or input pin "byteena_a" is defined but never used. File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 458
Error (12152): Can't elaborate user hierarchy "system:u2|system_memory:memory|altsyncram:the_altsyncram" File: /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/system/synthesis/submodules/system_memory.v Line: 94
Info (144001): Generated suppressed messages file /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/output_files/NiosDisplay.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings
    Error: Peak virtual memory: 545 megabytes
    Error: Processing ended: Tue Oct  4 16:27:19 2022
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/martb/Desktop/SchoolSaxion/Jaar4/fpga-nios-snake/output_files/NiosDisplay.map.smsg.


