// This is signal_generator_802_11n verilog model
// Generated by initentity script
module signal_generator_802_11n( input A, output Z);

assign Z= A;

endmodule
