
11_Timer_Timebase.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ecc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  0800306c  0800306c  0001306c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003138  08003138  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003138  08003138  00013138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003140  08003140  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003140  08003140  00013140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003144  08003144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000070  080031b8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  080031b8  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2c0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c57  00000000  00000000  0002a360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  0002bfb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a98  00000000  00000000  0002cb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017af9  00000000  00000000  0002d5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c800  00000000  00000000  000450e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009394e  00000000  00000000  000518e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e522f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037a0  00000000  00000000  000e5280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003054 	.word	0x08003054

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003054 	.word	0x08003054

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000588:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <HAL_Init+0x40>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a0d      	ldr	r2, [pc, #52]	; (80005c4 <HAL_Init+0x40>)
 800058e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000592:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <HAL_Init+0x40>)
 800059a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a07      	ldr	r2, [pc, #28]	; (80005c4 <HAL_Init+0x40>)
 80005a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ac:	2003      	movs	r0, #3
 80005ae:	f000 f933 	bl	8000818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005b2:	200f      	movs	r0, #15
 80005b4:	f000 f810 	bl	80005d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b8:	f000 f806 	bl	80005c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005bc:	2300      	movs	r3, #0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40023c00 	.word	0x40023c00

080005c8 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x54>)
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_InitTick+0x58>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4619      	mov	r1, r3
 80005ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80005f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f943 	bl	8000882 <HAL_SYSTICK_Config>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	e00e      	b.n	8000624 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2b0f      	cmp	r3, #15
 800060a:	d80a      	bhi.n	8000622 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060c:	2200      	movs	r2, #0
 800060e:	6879      	ldr	r1, [r7, #4]
 8000610:	f04f 30ff 	mov.w	r0, #4294967295
 8000614:	f000 f90b 	bl	800082e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000618:	4a06      	ldr	r2, [pc, #24]	; (8000634 <HAL_InitTick+0x5c>)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061e:	2300      	movs	r3, #0
 8000620:	e000      	b.n	8000624 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000622:	2301      	movs	r3, #1
}
 8000624:	4618      	mov	r0, r3
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000008 	.word	0x20000008
 8000630:	20000004 	.word	0x20000004
 8000634:	20000000 	.word	0x20000000

08000638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x20>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	461a      	mov	r2, r3
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_IncTick+0x24>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4413      	add	r3, r2
 8000648:	4a04      	ldr	r2, [pc, #16]	; (800065c <HAL_IncTick+0x24>)
 800064a:	6013      	str	r3, [r2, #0]
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	20000004 	.word	0x20000004
 800065c:	2000008c 	.word	0x2000008c

08000660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return uwTick;
 8000664:	4b03      	ldr	r3, [pc, #12]	; (8000674 <HAL_GetTick+0x14>)
 8000666:	681b      	ldr	r3, [r3, #0]
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	2000008c 	.word	0x2000008c

08000678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	f003 0307 	and.w	r3, r3, #7
 8000686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <__NVIC_SetPriorityGrouping+0x44>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000694:	4013      	ands	r3, r2
 8000696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006aa:	4a04      	ldr	r2, [pc, #16]	; (80006bc <__NVIC_SetPriorityGrouping+0x44>)
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	60d3      	str	r3, [r2, #12]
}
 80006b0:	bf00      	nop
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c4:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <__NVIC_GetPriorityGrouping+0x18>)
 80006c6:	68db      	ldr	r3, [r3, #12]
 80006c8:	0a1b      	lsrs	r3, r3, #8
 80006ca:	f003 0307 	and.w	r3, r3, #7
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	db0b      	blt.n	8000706 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f003 021f 	and.w	r2, r3, #31
 80006f4:	4907      	ldr	r1, [pc, #28]	; (8000714 <__NVIC_EnableIRQ+0x38>)
 80006f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fa:	095b      	lsrs	r3, r3, #5
 80006fc:	2001      	movs	r0, #1
 80006fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000e100 	.word	0xe000e100

08000718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	6039      	str	r1, [r7, #0]
 8000722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000728:	2b00      	cmp	r3, #0
 800072a:	db0a      	blt.n	8000742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	b2da      	uxtb	r2, r3
 8000730:	490c      	ldr	r1, [pc, #48]	; (8000764 <__NVIC_SetPriority+0x4c>)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	0112      	lsls	r2, r2, #4
 8000738:	b2d2      	uxtb	r2, r2
 800073a:	440b      	add	r3, r1
 800073c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000740:	e00a      	b.n	8000758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	b2da      	uxtb	r2, r3
 8000746:	4908      	ldr	r1, [pc, #32]	; (8000768 <__NVIC_SetPriority+0x50>)
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	f003 030f 	and.w	r3, r3, #15
 800074e:	3b04      	subs	r3, #4
 8000750:	0112      	lsls	r2, r2, #4
 8000752:	b2d2      	uxtb	r2, r2
 8000754:	440b      	add	r3, r1
 8000756:	761a      	strb	r2, [r3, #24]
}
 8000758:	bf00      	nop
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	e000e100 	.word	0xe000e100
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800076c:	b480      	push	{r7}
 800076e:	b089      	sub	sp, #36	; 0x24
 8000770:	af00      	add	r7, sp, #0
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f003 0307 	and.w	r3, r3, #7
 800077e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	f1c3 0307 	rsb	r3, r3, #7
 8000786:	2b04      	cmp	r3, #4
 8000788:	bf28      	it	cs
 800078a:	2304      	movcs	r3, #4
 800078c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800078e:	69fb      	ldr	r3, [r7, #28]
 8000790:	3304      	adds	r3, #4
 8000792:	2b06      	cmp	r3, #6
 8000794:	d902      	bls.n	800079c <NVIC_EncodePriority+0x30>
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	3b03      	subs	r3, #3
 800079a:	e000      	b.n	800079e <NVIC_EncodePriority+0x32>
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a0:	f04f 32ff 	mov.w	r2, #4294967295
 80007a4:	69bb      	ldr	r3, [r7, #24]
 80007a6:	fa02 f303 	lsl.w	r3, r2, r3
 80007aa:	43da      	mvns	r2, r3
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	401a      	ands	r2, r3
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007b4:	f04f 31ff 	mov.w	r1, #4294967295
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	fa01 f303 	lsl.w	r3, r1, r3
 80007be:	43d9      	mvns	r1, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c4:	4313      	orrs	r3, r2
         );
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3724      	adds	r7, #36	; 0x24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
	...

080007d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	3b01      	subs	r3, #1
 80007e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007e4:	d301      	bcc.n	80007ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007e6:	2301      	movs	r3, #1
 80007e8:	e00f      	b.n	800080a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ea:	4a0a      	ldr	r2, [pc, #40]	; (8000814 <SysTick_Config+0x40>)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3b01      	subs	r3, #1
 80007f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007f2:	210f      	movs	r1, #15
 80007f4:	f04f 30ff 	mov.w	r0, #4294967295
 80007f8:	f7ff ff8e 	bl	8000718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <SysTick_Config+0x40>)
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000802:	4b04      	ldr	r3, [pc, #16]	; (8000814 <SysTick_Config+0x40>)
 8000804:	2207      	movs	r2, #7
 8000806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000808:	2300      	movs	r3, #0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	e000e010 	.word	0xe000e010

08000818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff ff29 	bl	8000678 <__NVIC_SetPriorityGrouping>
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800082e:	b580      	push	{r7, lr}
 8000830:	b086      	sub	sp, #24
 8000832:	af00      	add	r7, sp, #0
 8000834:	4603      	mov	r3, r0
 8000836:	60b9      	str	r1, [r7, #8]
 8000838:	607a      	str	r2, [r7, #4]
 800083a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000840:	f7ff ff3e 	bl	80006c0 <__NVIC_GetPriorityGrouping>
 8000844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	68b9      	ldr	r1, [r7, #8]
 800084a:	6978      	ldr	r0, [r7, #20]
 800084c:	f7ff ff8e 	bl	800076c <NVIC_EncodePriority>
 8000850:	4602      	mov	r2, r0
 8000852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000856:	4611      	mov	r1, r2
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff ff5d 	bl	8000718 <__NVIC_SetPriority>
}
 800085e:	bf00      	nop
 8000860:	3718      	adds	r7, #24
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b082      	sub	sp, #8
 800086a:	af00      	add	r7, sp, #0
 800086c:	4603      	mov	r3, r0
 800086e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff ff31 	bl	80006dc <__NVIC_EnableIRQ>
}
 800087a:	bf00      	nop
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b082      	sub	sp, #8
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800088a:	6878      	ldr	r0, [r7, #4]
 800088c:	f7ff ffa2 	bl	80007d4 <SysTick_Config>
 8000890:	4603      	mov	r3, r0
}
 8000892:	4618      	mov	r0, r3
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800089c:	b480      	push	{r7}
 800089e:	b089      	sub	sp, #36	; 0x24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008a6:	2300      	movs	r3, #0
 80008a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	61fb      	str	r3, [r7, #28]
 80008b6:	e159      	b.n	8000b6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008b8:	2201      	movs	r2, #1
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	fa02 f303 	lsl.w	r3, r2, r3
 80008c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	4013      	ands	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008cc:	693a      	ldr	r2, [r7, #16]
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	f040 8148 	bne.w	8000b66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d00b      	beq.n	80008f6 <HAL_GPIO_Init+0x5a>
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d007      	beq.n	80008f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ea:	2b11      	cmp	r3, #17
 80008ec:	d003      	beq.n	80008f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2b12      	cmp	r3, #18
 80008f4:	d130      	bne.n	8000958 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	689b      	ldr	r3, [r3, #8]
 80008fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	2203      	movs	r2, #3
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	43db      	mvns	r3, r3
 8000908:	69ba      	ldr	r2, [r7, #24]
 800090a:	4013      	ands	r3, r2
 800090c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	68da      	ldr	r2, [r3, #12]
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	69ba      	ldr	r2, [r7, #24]
 800091c:	4313      	orrs	r3, r2
 800091e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	69ba      	ldr	r2, [r7, #24]
 8000924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800092c:	2201      	movs	r2, #1
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	43db      	mvns	r3, r3
 8000936:	69ba      	ldr	r2, [r7, #24]
 8000938:	4013      	ands	r3, r2
 800093a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	091b      	lsrs	r3, r3, #4
 8000942:	f003 0201 	and.w	r2, r3, #1
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	69ba      	ldr	r2, [r7, #24]
 800094e:	4313      	orrs	r3, r2
 8000950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	69ba      	ldr	r2, [r7, #24]
 8000956:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	68db      	ldr	r3, [r3, #12]
 800095c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	2203      	movs	r2, #3
 8000964:	fa02 f303 	lsl.w	r3, r2, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	69ba      	ldr	r2, [r7, #24]
 800096c:	4013      	ands	r3, r2
 800096e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	689a      	ldr	r2, [r3, #8]
 8000974:	69fb      	ldr	r3, [r7, #28]
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	69ba      	ldr	r2, [r7, #24]
 800097e:	4313      	orrs	r3, r2
 8000980:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	69ba      	ldr	r2, [r7, #24]
 8000986:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d003      	beq.n	8000998 <HAL_GPIO_Init+0xfc>
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	2b12      	cmp	r3, #18
 8000996:	d123      	bne.n	80009e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000998:	69fb      	ldr	r3, [r7, #28]
 800099a:	08da      	lsrs	r2, r3, #3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3208      	adds	r2, #8
 80009a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	f003 0307 	and.w	r3, r3, #7
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	220f      	movs	r2, #15
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
 80009b4:	43db      	mvns	r3, r3
 80009b6:	69ba      	ldr	r2, [r7, #24]
 80009b8:	4013      	ands	r3, r2
 80009ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	691a      	ldr	r2, [r3, #16]
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	f003 0307 	and.w	r3, r3, #7
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	69ba      	ldr	r2, [r7, #24]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	08da      	lsrs	r2, r3, #3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	3208      	adds	r2, #8
 80009da:	69b9      	ldr	r1, [r7, #24]
 80009dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	2203      	movs	r2, #3
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	69ba      	ldr	r2, [r7, #24]
 80009f4:	4013      	ands	r3, r2
 80009f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f003 0203 	and.w	r2, r3, #3
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	f000 80a2 	beq.w	8000b66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	4b57      	ldr	r3, [pc, #348]	; (8000b84 <HAL_GPIO_Init+0x2e8>)
 8000a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2a:	4a56      	ldr	r2, [pc, #344]	; (8000b84 <HAL_GPIO_Init+0x2e8>)
 8000a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a30:	6453      	str	r3, [r2, #68]	; 0x44
 8000a32:	4b54      	ldr	r3, [pc, #336]	; (8000b84 <HAL_GPIO_Init+0x2e8>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a3e:	4a52      	ldr	r2, [pc, #328]	; (8000b88 <HAL_GPIO_Init+0x2ec>)
 8000a40:	69fb      	ldr	r3, [r7, #28]
 8000a42:	089b      	lsrs	r3, r3, #2
 8000a44:	3302      	adds	r3, #2
 8000a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a4c:	69fb      	ldr	r3, [r7, #28]
 8000a4e:	f003 0303 	and.w	r3, r3, #3
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	220f      	movs	r2, #15
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	69ba      	ldr	r2, [r7, #24]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a49      	ldr	r2, [pc, #292]	; (8000b8c <HAL_GPIO_Init+0x2f0>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d019      	beq.n	8000a9e <HAL_GPIO_Init+0x202>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4a48      	ldr	r2, [pc, #288]	; (8000b90 <HAL_GPIO_Init+0x2f4>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d013      	beq.n	8000a9a <HAL_GPIO_Init+0x1fe>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a47      	ldr	r2, [pc, #284]	; (8000b94 <HAL_GPIO_Init+0x2f8>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d00d      	beq.n	8000a96 <HAL_GPIO_Init+0x1fa>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a46      	ldr	r2, [pc, #280]	; (8000b98 <HAL_GPIO_Init+0x2fc>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d007      	beq.n	8000a92 <HAL_GPIO_Init+0x1f6>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a45      	ldr	r2, [pc, #276]	; (8000b9c <HAL_GPIO_Init+0x300>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d101      	bne.n	8000a8e <HAL_GPIO_Init+0x1f2>
 8000a8a:	2304      	movs	r3, #4
 8000a8c:	e008      	b.n	8000aa0 <HAL_GPIO_Init+0x204>
 8000a8e:	2307      	movs	r3, #7
 8000a90:	e006      	b.n	8000aa0 <HAL_GPIO_Init+0x204>
 8000a92:	2303      	movs	r3, #3
 8000a94:	e004      	b.n	8000aa0 <HAL_GPIO_Init+0x204>
 8000a96:	2302      	movs	r3, #2
 8000a98:	e002      	b.n	8000aa0 <HAL_GPIO_Init+0x204>
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e000      	b.n	8000aa0 <HAL_GPIO_Init+0x204>
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	69fa      	ldr	r2, [r7, #28]
 8000aa2:	f002 0203 	and.w	r2, r2, #3
 8000aa6:	0092      	lsls	r2, r2, #2
 8000aa8:	4093      	lsls	r3, r2
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ab0:	4935      	ldr	r1, [pc, #212]	; (8000b88 <HAL_GPIO_Init+0x2ec>)
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	089b      	lsrs	r3, r3, #2
 8000ab6:	3302      	adds	r3, #2
 8000ab8:	69ba      	ldr	r2, [r7, #24]
 8000aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000abe:	4b38      	ldr	r3, [pc, #224]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	43db      	mvns	r3, r3
 8000ac8:	69ba      	ldr	r2, [r7, #24]
 8000aca:	4013      	ands	r3, r2
 8000acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d003      	beq.n	8000ae2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ae2:	4a2f      	ldr	r2, [pc, #188]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ae8:	4b2d      	ldr	r3, [pc, #180]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	43db      	mvns	r3, r3
 8000af2:	69ba      	ldr	r2, [r7, #24]
 8000af4:	4013      	ands	r3, r2
 8000af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d003      	beq.n	8000b0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000b04:	69ba      	ldr	r2, [r7, #24]
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b0c:	4a24      	ldr	r2, [pc, #144]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000b0e:	69bb      	ldr	r3, [r7, #24]
 8000b10:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b12:	4b23      	ldr	r3, [pc, #140]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	69ba      	ldr	r2, [r7, #24]
 8000b1e:	4013      	ands	r3, r2
 8000b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d003      	beq.n	8000b36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000b2e:	69ba      	ldr	r2, [r7, #24]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b36:	4a1a      	ldr	r2, [pc, #104]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b3c:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	43db      	mvns	r3, r3
 8000b46:	69ba      	ldr	r2, [r7, #24]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d003      	beq.n	8000b60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000b58:	69ba      	ldr	r2, [r7, #24]
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b60:	4a0f      	ldr	r2, [pc, #60]	; (8000ba0 <HAL_GPIO_Init+0x304>)
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	61fb      	str	r3, [r7, #28]
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	2b0f      	cmp	r3, #15
 8000b70:	f67f aea2 	bls.w	80008b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b74:	bf00      	nop
 8000b76:	bf00      	nop
 8000b78:	3724      	adds	r7, #36	; 0x24
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40013800 	.word	0x40013800
 8000b8c:	40020000 	.word	0x40020000
 8000b90:	40020400 	.word	0x40020400
 8000b94:	40020800 	.word	0x40020800
 8000b98:	40020c00 	.word	0x40020c00
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	40013c00 	.word	0x40013c00

08000ba4 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	460b      	mov	r3, r1
 8000bae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	695a      	ldr	r2, [r3, #20]
 8000bb4:	887b      	ldrh	r3, [r7, #2]
 8000bb6:	401a      	ands	r2, r3
 8000bb8:	887b      	ldrh	r3, [r7, #2]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d104      	bne.n	8000bc8 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000bbe:	887b      	ldrh	r3, [r7, #2]
 8000bc0:	041a      	lsls	r2, r3, #16
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000bc6:	e002      	b.n	8000bce <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000bc8:	887a      	ldrh	r2, [r7, #2]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	619a      	str	r2, [r3, #24]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
	...

08000bdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000be6:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000be8:	695a      	ldr	r2, [r3, #20]
 8000bea:	88fb      	ldrh	r3, [r7, #6]
 8000bec:	4013      	ands	r3, r2
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d006      	beq.n	8000c00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000bf2:	4a05      	ldr	r2, [pc, #20]	; (8000c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000bf4:	88fb      	ldrh	r3, [r7, #6]
 8000bf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000bf8:	88fb      	ldrh	r3, [r7, #6]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f001 f860 	bl	8001cc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40013c00 	.word	0x40013c00

08000c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8000c12:	681b      	ldr	r3, [r3, #0]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000008 	.word	0x20000008

08000c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000c28:	f7ff fff0 	bl	8000c0c <HAL_RCC_GetHCLKFreq>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000c30:	689b      	ldr	r3, [r3, #8]
 8000c32:	0a9b      	lsrs	r3, r3, #10
 8000c34:	f003 0307 	and.w	r3, r3, #7
 8000c38:	4903      	ldr	r1, [pc, #12]	; (8000c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000c3a:	5ccb      	ldrb	r3, [r1, r3]
 8000c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40023800 	.word	0x40023800
 8000c48:	08003098 	.word	0x08003098

08000c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000c50:	f7ff ffdc 	bl	8000c0c <HAL_RCC_GetHCLKFreq>
 8000c54:	4602      	mov	r2, r0
 8000c56:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	0b5b      	lsrs	r3, r3, #13
 8000c5c:	f003 0307 	and.w	r3, r3, #7
 8000c60:	4903      	ldr	r1, [pc, #12]	; (8000c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000c62:	5ccb      	ldrb	r3, [r1, r3]
 8000c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	08003098 	.word	0x08003098

08000c74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d101      	bne.n	8000c86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e01d      	b.n	8000cc2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f000 f815 	bl	8000cca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3304      	adds	r3, #4
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4610      	mov	r0, r2
 8000cb4:	f000 f968 	bl	8000f88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b085      	sub	sp, #20
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f042 0201 	orr.w	r2, r2, #1
 8000cf4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	f003 0307 	and.w	r3, r3, #7
 8000d00:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	2b06      	cmp	r3, #6
 8000d06:	d007      	beq.n	8000d18 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f042 0201 	orr.w	r2, r2, #1
 8000d16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	691b      	ldr	r3, [r3, #16]
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d122      	bne.n	8000d82 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d11b      	bne.n	8000d82 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f06f 0202 	mvn.w	r2, #2
 8000d52:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2201      	movs	r2, #1
 8000d58:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f000 f8ee 	bl	8000f4a <HAL_TIM_IC_CaptureCallback>
 8000d6e:	e005      	b.n	8000d7c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d70:	6878      	ldr	r0, [r7, #4]
 8000d72:	f000 f8e0 	bl	8000f36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f000 f8f1 	bl	8000f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	691b      	ldr	r3, [r3, #16]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	2b04      	cmp	r3, #4
 8000d8e:	d122      	bne.n	8000dd6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	68db      	ldr	r3, [r3, #12]
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	d11b      	bne.n	8000dd6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f06f 0204 	mvn.w	r2, #4
 8000da6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2202      	movs	r2, #2
 8000dac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d003      	beq.n	8000dc4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f000 f8c4 	bl	8000f4a <HAL_TIM_IC_CaptureCallback>
 8000dc2:	e005      	b.n	8000dd0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f000 f8b6 	bl	8000f36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f000 f8c7 	bl	8000f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	f003 0308 	and.w	r3, r3, #8
 8000de0:	2b08      	cmp	r3, #8
 8000de2:	d122      	bne.n	8000e2a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	f003 0308 	and.w	r3, r3, #8
 8000dee:	2b08      	cmp	r3, #8
 8000df0:	d11b      	bne.n	8000e2a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f06f 0208 	mvn.w	r2, #8
 8000dfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2204      	movs	r2, #4
 8000e00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	69db      	ldr	r3, [r3, #28]
 8000e08:	f003 0303 	and.w	r3, r3, #3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f000 f89a 	bl	8000f4a <HAL_TIM_IC_CaptureCallback>
 8000e16:	e005      	b.n	8000e24 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f000 f88c 	bl	8000f36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f000 f89d 	bl	8000f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	691b      	ldr	r3, [r3, #16]
 8000e30:	f003 0310 	and.w	r3, r3, #16
 8000e34:	2b10      	cmp	r3, #16
 8000e36:	d122      	bne.n	8000e7e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	f003 0310 	and.w	r3, r3, #16
 8000e42:	2b10      	cmp	r3, #16
 8000e44:	d11b      	bne.n	8000e7e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f06f 0210 	mvn.w	r2, #16
 8000e4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2208      	movs	r2, #8
 8000e54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	69db      	ldr	r3, [r3, #28]
 8000e5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f000 f870 	bl	8000f4a <HAL_TIM_IC_CaptureCallback>
 8000e6a:	e005      	b.n	8000e78 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f000 f862 	bl	8000f36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f000 f873 	bl	8000f5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	691b      	ldr	r3, [r3, #16]
 8000e84:	f003 0301 	and.w	r3, r3, #1
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d10e      	bne.n	8000eaa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	68db      	ldr	r3, [r3, #12]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d107      	bne.n	8000eaa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f06f 0201 	mvn.w	r2, #1
 8000ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f000 ff61 	bl	8001d6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	691b      	ldr	r3, [r3, #16]
 8000eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eb4:	2b80      	cmp	r3, #128	; 0x80
 8000eb6:	d10e      	bne.n	8000ed6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	68db      	ldr	r3, [r3, #12]
 8000ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ec2:	2b80      	cmp	r3, #128	; 0x80
 8000ec4:	d107      	bne.n	8000ed6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f000 f8e3 	bl	800109c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	691b      	ldr	r3, [r3, #16]
 8000edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ee0:	2b40      	cmp	r3, #64	; 0x40
 8000ee2:	d10e      	bne.n	8000f02 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eee:	2b40      	cmp	r3, #64	; 0x40
 8000ef0:	d107      	bne.n	8000f02 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f000 f838 	bl	8000f72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	f003 0320 	and.w	r3, r3, #32
 8000f0c:	2b20      	cmp	r3, #32
 8000f0e:	d10e      	bne.n	8000f2e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	f003 0320 	and.w	r3, r3, #32
 8000f1a:	2b20      	cmp	r3, #32
 8000f1c:	d107      	bne.n	8000f2e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f06f 0220 	mvn.w	r2, #32
 8000f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f000 f8ad 	bl	8001088 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
	...

08000f88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a34      	ldr	r2, [pc, #208]	; (800106c <TIM_Base_SetConfig+0xe4>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d00f      	beq.n	8000fc0 <TIM_Base_SetConfig+0x38>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fa6:	d00b      	beq.n	8000fc0 <TIM_Base_SetConfig+0x38>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a31      	ldr	r2, [pc, #196]	; (8001070 <TIM_Base_SetConfig+0xe8>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d007      	beq.n	8000fc0 <TIM_Base_SetConfig+0x38>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a30      	ldr	r2, [pc, #192]	; (8001074 <TIM_Base_SetConfig+0xec>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d003      	beq.n	8000fc0 <TIM_Base_SetConfig+0x38>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a2f      	ldr	r2, [pc, #188]	; (8001078 <TIM_Base_SetConfig+0xf0>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d108      	bne.n	8000fd2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a25      	ldr	r2, [pc, #148]	; (800106c <TIM_Base_SetConfig+0xe4>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d01b      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fe0:	d017      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a22      	ldr	r2, [pc, #136]	; (8001070 <TIM_Base_SetConfig+0xe8>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d013      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a21      	ldr	r2, [pc, #132]	; (8001074 <TIM_Base_SetConfig+0xec>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d00f      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a20      	ldr	r2, [pc, #128]	; (8001078 <TIM_Base_SetConfig+0xf0>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d00b      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a1f      	ldr	r2, [pc, #124]	; (800107c <TIM_Base_SetConfig+0xf4>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d007      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a1e      	ldr	r2, [pc, #120]	; (8001080 <TIM_Base_SetConfig+0xf8>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d003      	beq.n	8001012 <TIM_Base_SetConfig+0x8a>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a1d      	ldr	r2, [pc, #116]	; (8001084 <TIM_Base_SetConfig+0xfc>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d108      	bne.n	8001024 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001018:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	4313      	orrs	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	4313      	orrs	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a08      	ldr	r2, [pc, #32]	; (800106c <TIM_Base_SetConfig+0xe4>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d103      	bne.n	8001058 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	691a      	ldr	r2, [r3, #16]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2201      	movs	r2, #1
 800105c:	615a      	str	r2, [r3, #20]
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40010000 	.word	0x40010000
 8001070:	40000400 	.word	0x40000400
 8001074:	40000800 	.word	0x40000800
 8001078:	40000c00 	.word	0x40000c00
 800107c:	40014000 	.word	0x40014000
 8001080:	40014400 	.word	0x40014400
 8001084:	40014800 	.word	0x40014800

08001088 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e03f      	b.n	8001142 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d106      	bne.n	80010dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2200      	movs	r2, #0
 80010d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 f837 	bl	800114a <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2224      	movs	r2, #36	; 0x24
 80010e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68da      	ldr	r2, [r3, #12]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80010f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f000 f915 	bl	8001324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	691a      	ldr	r2, [r3, #16]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001108:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	695a      	ldr	r2, [r3, #20]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001118:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	68da      	ldr	r2, [r3, #12]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001128:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2220      	movs	r2, #32
 8001134:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2220      	movs	r2, #32
 800113c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8001152:	bf00      	nop
 8001154:	370c      	adds	r7, #12
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b088      	sub	sp, #32
 8001162:	af02      	add	r7, sp, #8
 8001164:	60f8      	str	r0, [r7, #12]
 8001166:	60b9      	str	r1, [r7, #8]
 8001168:	603b      	str	r3, [r7, #0]
 800116a:	4613      	mov	r3, r2
 800116c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001178:	b2db      	uxtb	r3, r3
 800117a:	2b20      	cmp	r3, #32
 800117c:	f040 8083 	bne.w	8001286 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d002      	beq.n	800118c <HAL_UART_Transmit+0x2e>
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d101      	bne.n	8001190 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e07b      	b.n	8001288 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001196:	2b01      	cmp	r3, #1
 8001198:	d101      	bne.n	800119e <HAL_UART_Transmit+0x40>
 800119a:	2302      	movs	r3, #2
 800119c:	e074      	b.n	8001288 <HAL_UART_Transmit+0x12a>
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2201      	movs	r2, #1
 80011a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2200      	movs	r2, #0
 80011aa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	2221      	movs	r2, #33	; 0x21
 80011b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80011b4:	f7ff fa54 	bl	8000660 <HAL_GetTick>
 80011b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	88fa      	ldrh	r2, [r7, #6]
 80011be:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	88fa      	ldrh	r2, [r7, #6]
 80011c4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80011ce:	e042      	b.n	8001256 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	3b01      	subs	r3, #1
 80011d8:	b29a      	uxth	r2, r3
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011e6:	d122      	bne.n	800122e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	2200      	movs	r2, #0
 80011f0:	2180      	movs	r1, #128	; 0x80
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f000 f84c 	bl	8001290 <UART_WaitOnFlagUntilTimeout>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e042      	b.n	8001288 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	461a      	mov	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001214:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	691b      	ldr	r3, [r3, #16]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d103      	bne.n	8001226 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	3302      	adds	r3, #2
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	e017      	b.n	8001256 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	3301      	adds	r3, #1
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	e013      	b.n	8001256 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	2200      	movs	r2, #0
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	68f8      	ldr	r0, [r7, #12]
 800123a:	f000 f829 	bl	8001290 <UART_WaitOnFlagUntilTimeout>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e01f      	b.n	8001288 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	60ba      	str	r2, [r7, #8]
 800124e:	781a      	ldrb	r2, [r3, #0]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800125a:	b29b      	uxth	r3, r3
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1b7      	bne.n	80011d0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2200      	movs	r2, #0
 8001268:	2140      	movs	r1, #64	; 0x40
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f000 f810 	bl	8001290 <UART_WaitOnFlagUntilTimeout>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e006      	b.n	8001288 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	2220      	movs	r2, #32
 800127e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e000      	b.n	8001288 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001286:	2302      	movs	r3, #2
  }
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	4613      	mov	r3, r2
 800129e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80012a0:	e02c      	b.n	80012fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a8:	d028      	beq.n	80012fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d007      	beq.n	80012c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80012b0:	f7ff f9d6 	bl	8000660 <HAL_GetTick>
 80012b4:	4602      	mov	r2, r0
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d21d      	bcs.n	80012fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	68da      	ldr	r2, [r3, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80012ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	695a      	ldr	r2, [r3, #20]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f022 0201 	bic.w	r2, r2, #1
 80012de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2220      	movs	r2, #32
 80012e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2220      	movs	r2, #32
 80012ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2200      	movs	r2, #0
 80012f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e00f      	b.n	800131c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	4013      	ands	r3, r2
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	429a      	cmp	r2, r3
 800130a:	bf0c      	ite	eq
 800130c:	2301      	moveq	r3, #1
 800130e:	2300      	movne	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	461a      	mov	r2, r3
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	429a      	cmp	r2, r3
 8001318:	d0c3      	beq.n	80012a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001328:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800132c:	af00      	add	r7, sp, #0
 800132e:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001332:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800133e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001342:	68d9      	ldr	r1, [r3, #12]
 8001344:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	ea40 0301 	orr.w	r3, r0, r1
 800134e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001350:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001354:	689a      	ldr	r2, [r3, #8]
 8001356:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800135a:	691b      	ldr	r3, [r3, #16]
 800135c:	431a      	orrs	r2, r3
 800135e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	431a      	orrs	r2, r3
 8001366:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	4313      	orrs	r3, r2
 800136e:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8001372:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800137e:	f021 010c 	bic.w	r1, r1, #12
 8001382:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800138c:	430b      	orrs	r3, r1
 800138e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001390:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	695b      	ldr	r3, [r3, #20]
 8001398:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800139c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013a0:	6999      	ldr	r1, [r3, #24]
 80013a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	ea40 0301 	orr.w	r3, r0, r1
 80013ac:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013ae:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013b2:	69db      	ldr	r3, [r3, #28]
 80013b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80013b8:	f040 824a 	bne.w	8001850 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80013bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	4b96      	ldr	r3, [pc, #600]	; (800161c <UART_SetConfig+0x2f8>)
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d006      	beq.n	80013d6 <UART_SetConfig+0xb2>
 80013c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4b94      	ldr	r3, [pc, #592]	; (8001620 <UART_SetConfig+0x2fc>)
 80013d0:	429a      	cmp	r2, r3
 80013d2:	f040 8129 	bne.w	8001628 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80013d6:	f7ff fc39 	bl	8000c4c <HAL_RCC_GetPCLK2Freq>
 80013da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80013de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013e2:	2200      	movs	r2, #0
 80013e4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 80013e8:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 80013ec:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 80013f0:	4622      	mov	r2, r4
 80013f2:	462b      	mov	r3, r5
 80013f4:	1891      	adds	r1, r2, r2
 80013f6:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80013fa:	415b      	adcs	r3, r3
 80013fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001400:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8001404:	4621      	mov	r1, r4
 8001406:	1851      	adds	r1, r2, r1
 8001408:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800140c:	4629      	mov	r1, r5
 800140e:	414b      	adcs	r3, r1
 8001410:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8001420:	4649      	mov	r1, r9
 8001422:	00cb      	lsls	r3, r1, #3
 8001424:	4641      	mov	r1, r8
 8001426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800142a:	4641      	mov	r1, r8
 800142c:	00ca      	lsls	r2, r1, #3
 800142e:	4610      	mov	r0, r2
 8001430:	4619      	mov	r1, r3
 8001432:	4603      	mov	r3, r0
 8001434:	4622      	mov	r2, r4
 8001436:	189b      	adds	r3, r3, r2
 8001438:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800143c:	462b      	mov	r3, r5
 800143e:	460a      	mov	r2, r1
 8001440:	eb42 0303 	adc.w	r3, r2, r3
 8001444:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8001448:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001454:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8001458:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 800145c:	460b      	mov	r3, r1
 800145e:	18db      	adds	r3, r3, r3
 8001460:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001464:	4613      	mov	r3, r2
 8001466:	eb42 0303 	adc.w	r3, r2, r3
 800146a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800146e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8001472:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8001476:	f7fe ff03 	bl	8000280 <__aeabi_uldivmod>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4b69      	ldr	r3, [pc, #420]	; (8001624 <UART_SetConfig+0x300>)
 8001480:	fba3 2302 	umull	r2, r3, r3, r2
 8001484:	095b      	lsrs	r3, r3, #5
 8001486:	011c      	lsls	r4, r3, #4
 8001488:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800148c:	2200      	movs	r2, #0
 800148e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8001492:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001496:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 800149a:	4642      	mov	r2, r8
 800149c:	464b      	mov	r3, r9
 800149e:	1891      	adds	r1, r2, r2
 80014a0:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80014a4:	415b      	adcs	r3, r3
 80014a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80014aa:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 80014ae:	4641      	mov	r1, r8
 80014b0:	1851      	adds	r1, r2, r1
 80014b2:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 80014b6:	4649      	mov	r1, r9
 80014b8:	414b      	adcs	r3, r1
 80014ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 80014ca:	4659      	mov	r1, fp
 80014cc:	00cb      	lsls	r3, r1, #3
 80014ce:	4651      	mov	r1, sl
 80014d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80014d4:	4651      	mov	r1, sl
 80014d6:	00ca      	lsls	r2, r1, #3
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
 80014dc:	4603      	mov	r3, r0
 80014de:	4642      	mov	r2, r8
 80014e0:	189b      	adds	r3, r3, r2
 80014e2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80014e6:	464b      	mov	r3, r9
 80014e8:	460a      	mov	r2, r1
 80014ea:	eb42 0303 	adc.w	r3, r2, r3
 80014ee:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80014f2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80014fe:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8001502:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8001506:	460b      	mov	r3, r1
 8001508:	18db      	adds	r3, r3, r3
 800150a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800150e:	4613      	mov	r3, r2
 8001510:	eb42 0303 	adc.w	r3, r2, r3
 8001514:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001518:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800151c:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8001520:	f7fe feae 	bl	8000280 <__aeabi_uldivmod>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4611      	mov	r1, r2
 800152a:	4b3e      	ldr	r3, [pc, #248]	; (8001624 <UART_SetConfig+0x300>)
 800152c:	fba3 2301 	umull	r2, r3, r3, r1
 8001530:	095b      	lsrs	r3, r3, #5
 8001532:	2264      	movs	r2, #100	; 0x64
 8001534:	fb02 f303 	mul.w	r3, r2, r3
 8001538:	1acb      	subs	r3, r1, r3
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001540:	4b38      	ldr	r3, [pc, #224]	; (8001624 <UART_SetConfig+0x300>)
 8001542:	fba3 2302 	umull	r2, r3, r3, r2
 8001546:	095b      	lsrs	r3, r3, #5
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800154e:	441c      	add	r4, r3
 8001550:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001554:	2200      	movs	r2, #0
 8001556:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800155a:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 800155e:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8001562:	4642      	mov	r2, r8
 8001564:	464b      	mov	r3, r9
 8001566:	1891      	adds	r1, r2, r2
 8001568:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800156c:	415b      	adcs	r3, r3
 800156e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001572:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8001576:	4641      	mov	r1, r8
 8001578:	1851      	adds	r1, r2, r1
 800157a:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800157e:	4649      	mov	r1, r9
 8001580:	414b      	adcs	r3, r1
 8001582:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001586:	f04f 0200 	mov.w	r2, #0
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8001592:	4659      	mov	r1, fp
 8001594:	00cb      	lsls	r3, r1, #3
 8001596:	4651      	mov	r1, sl
 8001598:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800159c:	4651      	mov	r1, sl
 800159e:	00ca      	lsls	r2, r1, #3
 80015a0:	4610      	mov	r0, r2
 80015a2:	4619      	mov	r1, r3
 80015a4:	4603      	mov	r3, r0
 80015a6:	4642      	mov	r2, r8
 80015a8:	189b      	adds	r3, r3, r2
 80015aa:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80015ae:	464b      	mov	r3, r9
 80015b0:	460a      	mov	r2, r1
 80015b2:	eb42 0303 	adc.w	r3, r2, r3
 80015b6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80015ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80015c6:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 80015ca:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 80015ce:	460b      	mov	r3, r1
 80015d0:	18db      	adds	r3, r3, r3
 80015d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015d6:	4613      	mov	r3, r2
 80015d8:	eb42 0303 	adc.w	r3, r2, r3
 80015dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015e0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80015e4:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 80015e8:	f7fe fe4a 	bl	8000280 <__aeabi_uldivmod>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <UART_SetConfig+0x300>)
 80015f2:	fba3 1302 	umull	r1, r3, r3, r2
 80015f6:	095b      	lsrs	r3, r3, #5
 80015f8:	2164      	movs	r1, #100	; 0x64
 80015fa:	fb01 f303 	mul.w	r3, r1, r3
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	3332      	adds	r3, #50	; 0x32
 8001604:	4a07      	ldr	r2, [pc, #28]	; (8001624 <UART_SetConfig+0x300>)
 8001606:	fba2 2303 	umull	r2, r3, r2, r3
 800160a:	095b      	lsrs	r3, r3, #5
 800160c:	f003 0207 	and.w	r2, r3, #7
 8001610:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4422      	add	r2, r4
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	e349      	b.n	8001cb0 <UART_SetConfig+0x98c>
 800161c:	40011000 	.word	0x40011000
 8001620:	40011400 	.word	0x40011400
 8001624:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001628:	f7ff fafc 	bl	8000c24 <HAL_RCC_GetPCLK1Freq>
 800162c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001630:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001634:	2200      	movs	r2, #0
 8001636:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800163a:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 800163e:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8001642:	4622      	mov	r2, r4
 8001644:	462b      	mov	r3, r5
 8001646:	1891      	adds	r1, r2, r2
 8001648:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800164c:	415b      	adcs	r3, r3
 800164e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001652:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001656:	4621      	mov	r1, r4
 8001658:	eb12 0a01 	adds.w	sl, r2, r1
 800165c:	4629      	mov	r1, r5
 800165e:	eb43 0b01 	adc.w	fp, r3, r1
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	f04f 0300 	mov.w	r3, #0
 800166a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800166e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001672:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001676:	4692      	mov	sl, r2
 8001678:	469b      	mov	fp, r3
 800167a:	4623      	mov	r3, r4
 800167c:	eb1a 0303 	adds.w	r3, sl, r3
 8001680:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001684:	462b      	mov	r3, r5
 8001686:	eb4b 0303 	adc.w	r3, fp, r3
 800168a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800168e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 800169a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800169e:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 80016a2:	460b      	mov	r3, r1
 80016a4:	18db      	adds	r3, r3, r3
 80016a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016aa:	4613      	mov	r3, r2
 80016ac:	eb42 0303 	adc.w	r3, r2, r3
 80016b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016b4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80016b8:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 80016bc:	f7fe fde0 	bl	8000280 <__aeabi_uldivmod>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4b61      	ldr	r3, [pc, #388]	; (800184c <UART_SetConfig+0x528>)
 80016c6:	fba3 2302 	umull	r2, r3, r3, r2
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	011c      	lsls	r4, r3, #4
 80016ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016d2:	2200      	movs	r2, #0
 80016d4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 80016d8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 80016dc:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 80016e0:	4642      	mov	r2, r8
 80016e2:	464b      	mov	r3, r9
 80016e4:	1891      	adds	r1, r2, r2
 80016e6:	67b9      	str	r1, [r7, #120]	; 0x78
 80016e8:	415b      	adcs	r3, r3
 80016ea:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016ec:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80016f0:	4641      	mov	r1, r8
 80016f2:	1851      	adds	r1, r2, r1
 80016f4:	6739      	str	r1, [r7, #112]	; 0x70
 80016f6:	4649      	mov	r1, r9
 80016f8:	414b      	adcs	r3, r1
 80016fa:	677b      	str	r3, [r7, #116]	; 0x74
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	f04f 0300 	mov.w	r3, #0
 8001704:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8001708:	4659      	mov	r1, fp
 800170a:	00cb      	lsls	r3, r1, #3
 800170c:	4651      	mov	r1, sl
 800170e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001712:	4651      	mov	r1, sl
 8001714:	00ca      	lsls	r2, r1, #3
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	4603      	mov	r3, r0
 800171c:	4642      	mov	r2, r8
 800171e:	189b      	adds	r3, r3, r2
 8001720:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001724:	464b      	mov	r3, r9
 8001726:	460a      	mov	r2, r1
 8001728:	eb42 0303 	adc.w	r3, r2, r3
 800172c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8001730:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800173c:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8001740:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8001744:	460b      	mov	r3, r1
 8001746:	18db      	adds	r3, r3, r3
 8001748:	66bb      	str	r3, [r7, #104]	; 0x68
 800174a:	4613      	mov	r3, r2
 800174c:	eb42 0303 	adc.w	r3, r2, r3
 8001750:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001752:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001756:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800175a:	f7fe fd91 	bl	8000280 <__aeabi_uldivmod>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4611      	mov	r1, r2
 8001764:	4b39      	ldr	r3, [pc, #228]	; (800184c <UART_SetConfig+0x528>)
 8001766:	fba3 2301 	umull	r2, r3, r3, r1
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	2264      	movs	r2, #100	; 0x64
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	1acb      	subs	r3, r1, r3
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800177a:	4b34      	ldr	r3, [pc, #208]	; (800184c <UART_SetConfig+0x528>)
 800177c:	fba3 2302 	umull	r2, r3, r3, r2
 8001780:	095b      	lsrs	r3, r3, #5
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001788:	441c      	add	r4, r3
 800178a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800178e:	2200      	movs	r2, #0
 8001790:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8001794:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001798:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 800179c:	4642      	mov	r2, r8
 800179e:	464b      	mov	r3, r9
 80017a0:	1891      	adds	r1, r2, r2
 80017a2:	6639      	str	r1, [r7, #96]	; 0x60
 80017a4:	415b      	adcs	r3, r3
 80017a6:	667b      	str	r3, [r7, #100]	; 0x64
 80017a8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80017ac:	4641      	mov	r1, r8
 80017ae:	1851      	adds	r1, r2, r1
 80017b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80017b2:	4649      	mov	r1, r9
 80017b4:	414b      	adcs	r3, r1
 80017b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017b8:	f04f 0200 	mov.w	r2, #0
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80017c4:	4659      	mov	r1, fp
 80017c6:	00cb      	lsls	r3, r1, #3
 80017c8:	4651      	mov	r1, sl
 80017ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80017ce:	4651      	mov	r1, sl
 80017d0:	00ca      	lsls	r2, r1, #3
 80017d2:	4610      	mov	r0, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	4603      	mov	r3, r0
 80017d8:	4642      	mov	r2, r8
 80017da:	189b      	adds	r3, r3, r2
 80017dc:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 80017e0:	464b      	mov	r3, r9
 80017e2:	460a      	mov	r2, r1
 80017e4:	eb42 0303 	adc.w	r3, r2, r3
 80017e8:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 80017ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80017f8:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80017fc:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8001800:	460b      	mov	r3, r1
 8001802:	18db      	adds	r3, r3, r3
 8001804:	653b      	str	r3, [r7, #80]	; 0x50
 8001806:	4613      	mov	r3, r2
 8001808:	eb42 0303 	adc.w	r3, r2, r3
 800180c:	657b      	str	r3, [r7, #84]	; 0x54
 800180e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001812:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8001816:	f7fe fd33 	bl	8000280 <__aeabi_uldivmod>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4b0b      	ldr	r3, [pc, #44]	; (800184c <UART_SetConfig+0x528>)
 8001820:	fba3 1302 	umull	r1, r3, r3, r2
 8001824:	095b      	lsrs	r3, r3, #5
 8001826:	2164      	movs	r1, #100	; 0x64
 8001828:	fb01 f303 	mul.w	r3, r1, r3
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	3332      	adds	r3, #50	; 0x32
 8001832:	4a06      	ldr	r2, [pc, #24]	; (800184c <UART_SetConfig+0x528>)
 8001834:	fba2 2303 	umull	r2, r3, r2, r3
 8001838:	095b      	lsrs	r3, r3, #5
 800183a:	f003 0207 	and.w	r2, r3, #7
 800183e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4422      	add	r2, r4
 8001846:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8001848:	e232      	b.n	8001cb0 <UART_SetConfig+0x98c>
 800184a:	bf00      	nop
 800184c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001850:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4b8d      	ldr	r3, [pc, #564]	; (8001a8c <UART_SetConfig+0x768>)
 8001858:	429a      	cmp	r2, r3
 800185a:	d006      	beq.n	800186a <UART_SetConfig+0x546>
 800185c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4b8b      	ldr	r3, [pc, #556]	; (8001a90 <UART_SetConfig+0x76c>)
 8001864:	429a      	cmp	r2, r3
 8001866:	f040 8117 	bne.w	8001a98 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 800186a:	f7ff f9ef 	bl	8000c4c <HAL_RCC_GetPCLK2Freq>
 800186e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001872:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001876:	2200      	movs	r2, #0
 8001878:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 800187c:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8001880:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8001884:	4622      	mov	r2, r4
 8001886:	462b      	mov	r3, r5
 8001888:	1891      	adds	r1, r2, r2
 800188a:	64b9      	str	r1, [r7, #72]	; 0x48
 800188c:	415b      	adcs	r3, r3
 800188e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001890:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001894:	4621      	mov	r1, r4
 8001896:	eb12 0801 	adds.w	r8, r2, r1
 800189a:	4629      	mov	r1, r5
 800189c:	eb43 0901 	adc.w	r9, r3, r1
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	f04f 0300 	mov.w	r3, #0
 80018a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018b4:	4690      	mov	r8, r2
 80018b6:	4699      	mov	r9, r3
 80018b8:	4623      	mov	r3, r4
 80018ba:	eb18 0303 	adds.w	r3, r8, r3
 80018be:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80018c2:	462b      	mov	r3, r5
 80018c4:	eb49 0303 	adc.w	r3, r9, r3
 80018c8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80018cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80018d8:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 80018e8:	4629      	mov	r1, r5
 80018ea:	008b      	lsls	r3, r1, #2
 80018ec:	4621      	mov	r1, r4
 80018ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018f2:	4621      	mov	r1, r4
 80018f4:	008a      	lsls	r2, r1, #2
 80018f6:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 80018fa:	f7fe fcc1 	bl	8000280 <__aeabi_uldivmod>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4b64      	ldr	r3, [pc, #400]	; (8001a94 <UART_SetConfig+0x770>)
 8001904:	fba3 2302 	umull	r2, r3, r3, r2
 8001908:	095b      	lsrs	r3, r3, #5
 800190a:	011c      	lsls	r4, r3, #4
 800190c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001910:	2200      	movs	r2, #0
 8001912:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8001916:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800191a:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 800191e:	4642      	mov	r2, r8
 8001920:	464b      	mov	r3, r9
 8001922:	1891      	adds	r1, r2, r2
 8001924:	6439      	str	r1, [r7, #64]	; 0x40
 8001926:	415b      	adcs	r3, r3
 8001928:	647b      	str	r3, [r7, #68]	; 0x44
 800192a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800192e:	4641      	mov	r1, r8
 8001930:	1851      	adds	r1, r2, r1
 8001932:	63b9      	str	r1, [r7, #56]	; 0x38
 8001934:	4649      	mov	r1, r9
 8001936:	414b      	adcs	r3, r1
 8001938:	63fb      	str	r3, [r7, #60]	; 0x3c
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8001946:	4659      	mov	r1, fp
 8001948:	00cb      	lsls	r3, r1, #3
 800194a:	4651      	mov	r1, sl
 800194c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001950:	4651      	mov	r1, sl
 8001952:	00ca      	lsls	r2, r1, #3
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	4603      	mov	r3, r0
 800195a:	4642      	mov	r2, r8
 800195c:	189b      	adds	r3, r3, r2
 800195e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8001962:	464b      	mov	r3, r9
 8001964:	460a      	mov	r2, r1
 8001966:	eb42 0303 	adc.w	r3, r2, r3
 800196a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800196e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800197a:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 800198a:	4649      	mov	r1, r9
 800198c:	008b      	lsls	r3, r1, #2
 800198e:	4641      	mov	r1, r8
 8001990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001994:	4641      	mov	r1, r8
 8001996:	008a      	lsls	r2, r1, #2
 8001998:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 800199c:	f7fe fc70 	bl	8000280 <__aeabi_uldivmod>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4b3b      	ldr	r3, [pc, #236]	; (8001a94 <UART_SetConfig+0x770>)
 80019a6:	fba3 1302 	umull	r1, r3, r3, r2
 80019aa:	095b      	lsrs	r3, r3, #5
 80019ac:	2164      	movs	r1, #100	; 0x64
 80019ae:	fb01 f303 	mul.w	r3, r1, r3
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	3332      	adds	r3, #50	; 0x32
 80019b8:	4a36      	ldr	r2, [pc, #216]	; (8001a94 <UART_SetConfig+0x770>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	095b      	lsrs	r3, r3, #5
 80019c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019c4:	441c      	add	r4, r3
 80019c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019ca:	2200      	movs	r2, #0
 80019cc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80019d0:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 80019d4:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 80019d8:	4642      	mov	r2, r8
 80019da:	464b      	mov	r3, r9
 80019dc:	1891      	adds	r1, r2, r2
 80019de:	6339      	str	r1, [r7, #48]	; 0x30
 80019e0:	415b      	adcs	r3, r3
 80019e2:	637b      	str	r3, [r7, #52]	; 0x34
 80019e4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80019e8:	4641      	mov	r1, r8
 80019ea:	1851      	adds	r1, r2, r1
 80019ec:	62b9      	str	r1, [r7, #40]	; 0x28
 80019ee:	4649      	mov	r1, r9
 80019f0:	414b      	adcs	r3, r1
 80019f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8001a00:	4659      	mov	r1, fp
 8001a02:	00cb      	lsls	r3, r1, #3
 8001a04:	4651      	mov	r1, sl
 8001a06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a0a:	4651      	mov	r1, sl
 8001a0c:	00ca      	lsls	r2, r1, #3
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4619      	mov	r1, r3
 8001a12:	4603      	mov	r3, r0
 8001a14:	4642      	mov	r2, r8
 8001a16:	189b      	adds	r3, r3, r2
 8001a18:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001a1c:	464b      	mov	r3, r9
 8001a1e:	460a      	mov	r2, r1
 8001a20:	eb42 0303 	adc.w	r3, r2, r3
 8001a24:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001a28:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001a34:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8001a44:	4649      	mov	r1, r9
 8001a46:	008b      	lsls	r3, r1, #2
 8001a48:	4641      	mov	r1, r8
 8001a4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001a4e:	4641      	mov	r1, r8
 8001a50:	008a      	lsls	r2, r1, #2
 8001a52:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8001a56:	f7fe fc13 	bl	8000280 <__aeabi_uldivmod>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	; (8001a94 <UART_SetConfig+0x770>)
 8001a60:	fba3 1302 	umull	r1, r3, r3, r2
 8001a64:	095b      	lsrs	r3, r3, #5
 8001a66:	2164      	movs	r1, #100	; 0x64
 8001a68:	fb01 f303 	mul.w	r3, r1, r3
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	011b      	lsls	r3, r3, #4
 8001a70:	3332      	adds	r3, #50	; 0x32
 8001a72:	4a08      	ldr	r2, [pc, #32]	; (8001a94 <UART_SetConfig+0x770>)
 8001a74:	fba2 2303 	umull	r2, r3, r2, r3
 8001a78:	095b      	lsrs	r3, r3, #5
 8001a7a:	f003 020f 	and.w	r2, r3, #15
 8001a7e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4422      	add	r2, r4
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	e112      	b.n	8001cb0 <UART_SetConfig+0x98c>
 8001a8a:	bf00      	nop
 8001a8c:	40011000 	.word	0x40011000
 8001a90:	40011400 	.word	0x40011400
 8001a94:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8001a98:	f7ff f8c4 	bl	8000c24 <HAL_RCC_GetPCLK1Freq>
 8001a9c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001aa0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8001aaa:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001aae:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8001ab2:	4642      	mov	r2, r8
 8001ab4:	464b      	mov	r3, r9
 8001ab6:	1891      	adds	r1, r2, r2
 8001ab8:	6239      	str	r1, [r7, #32]
 8001aba:	415b      	adcs	r3, r3
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
 8001abe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ac2:	4641      	mov	r1, r8
 8001ac4:	1854      	adds	r4, r2, r1
 8001ac6:	4649      	mov	r1, r9
 8001ac8:	eb43 0501 	adc.w	r5, r3, r1
 8001acc:	f04f 0200 	mov.w	r2, #0
 8001ad0:	f04f 0300 	mov.w	r3, #0
 8001ad4:	00eb      	lsls	r3, r5, #3
 8001ad6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ada:	00e2      	lsls	r2, r4, #3
 8001adc:	4614      	mov	r4, r2
 8001ade:	461d      	mov	r5, r3
 8001ae0:	4643      	mov	r3, r8
 8001ae2:	18e3      	adds	r3, r4, r3
 8001ae4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8001ae8:	464b      	mov	r3, r9
 8001aea:	eb45 0303 	adc.w	r3, r5, r3
 8001aee:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001af2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001afe:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f04f 0300 	mov.w	r3, #0
 8001b0a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8001b0e:	4629      	mov	r1, r5
 8001b10:	008b      	lsls	r3, r1, #2
 8001b12:	4621      	mov	r1, r4
 8001b14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001b18:	4621      	mov	r1, r4
 8001b1a:	008a      	lsls	r2, r1, #2
 8001b1c:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001b20:	f7fe fbae 	bl	8000280 <__aeabi_uldivmod>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4b64      	ldr	r3, [pc, #400]	; (8001cbc <UART_SetConfig+0x998>)
 8001b2a:	fba3 2302 	umull	r2, r3, r3, r2
 8001b2e:	095b      	lsrs	r3, r3, #5
 8001b30:	011c      	lsls	r4, r3, #4
 8001b32:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b36:	2200      	movs	r2, #0
 8001b38:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001b3c:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8001b40:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8001b44:	4642      	mov	r2, r8
 8001b46:	464b      	mov	r3, r9
 8001b48:	1891      	adds	r1, r2, r2
 8001b4a:	61b9      	str	r1, [r7, #24]
 8001b4c:	415b      	adcs	r3, r3
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b54:	4641      	mov	r1, r8
 8001b56:	1851      	adds	r1, r2, r1
 8001b58:	6139      	str	r1, [r7, #16]
 8001b5a:	4649      	mov	r1, r9
 8001b5c:	414b      	adcs	r3, r1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b6c:	4659      	mov	r1, fp
 8001b6e:	00cb      	lsls	r3, r1, #3
 8001b70:	4651      	mov	r1, sl
 8001b72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b76:	4651      	mov	r1, sl
 8001b78:	00ca      	lsls	r2, r1, #3
 8001b7a:	4610      	mov	r0, r2
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4603      	mov	r3, r0
 8001b80:	4642      	mov	r2, r8
 8001b82:	189b      	adds	r3, r3, r2
 8001b84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001b88:	464b      	mov	r3, r9
 8001b8a:	460a      	mov	r2, r1
 8001b8c:	eb42 0303 	adc.w	r3, r2, r3
 8001b90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001b94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001ba0:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001ba4:	f04f 0200 	mov.w	r2, #0
 8001ba8:	f04f 0300 	mov.w	r3, #0
 8001bac:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8001bb0:	4649      	mov	r1, r9
 8001bb2:	008b      	lsls	r3, r1, #2
 8001bb4:	4641      	mov	r1, r8
 8001bb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001bba:	4641      	mov	r1, r8
 8001bbc:	008a      	lsls	r2, r1, #2
 8001bbe:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001bc2:	f7fe fb5d 	bl	8000280 <__aeabi_uldivmod>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4b3c      	ldr	r3, [pc, #240]	; (8001cbc <UART_SetConfig+0x998>)
 8001bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8001bd0:	095b      	lsrs	r3, r3, #5
 8001bd2:	2164      	movs	r1, #100	; 0x64
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	011b      	lsls	r3, r3, #4
 8001bdc:	3332      	adds	r3, #50	; 0x32
 8001bde:	4a37      	ldr	r2, [pc, #220]	; (8001cbc <UART_SetConfig+0x998>)
 8001be0:	fba2 2303 	umull	r2, r3, r2, r3
 8001be4:	095b      	lsrs	r3, r3, #5
 8001be6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bea:	441c      	add	r4, r3
 8001bec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001bf6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001bfa:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001bfe:	4642      	mov	r2, r8
 8001c00:	464b      	mov	r3, r9
 8001c02:	1891      	adds	r1, r2, r2
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	415b      	adcs	r3, r3
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c0e:	4641      	mov	r1, r8
 8001c10:	1851      	adds	r1, r2, r1
 8001c12:	6039      	str	r1, [r7, #0]
 8001c14:	4649      	mov	r1, r9
 8001c16:	414b      	adcs	r3, r1
 8001c18:	607b      	str	r3, [r7, #4]
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	f04f 0300 	mov.w	r3, #0
 8001c22:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001c26:	4659      	mov	r1, fp
 8001c28:	00cb      	lsls	r3, r1, #3
 8001c2a:	4651      	mov	r1, sl
 8001c2c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c30:	4651      	mov	r1, sl
 8001c32:	00ca      	lsls	r2, r1, #3
 8001c34:	4610      	mov	r0, r2
 8001c36:	4619      	mov	r1, r3
 8001c38:	4603      	mov	r3, r0
 8001c3a:	4642      	mov	r2, r8
 8001c3c:	189b      	adds	r3, r3, r2
 8001c3e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001c42:	464b      	mov	r3, r9
 8001c44:	460a      	mov	r2, r1
 8001c46:	eb42 0303 	adc.w	r3, r2, r3
 8001c4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001c4e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001c5a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8001c6a:	4649      	mov	r1, r9
 8001c6c:	008b      	lsls	r3, r1, #2
 8001c6e:	4641      	mov	r1, r8
 8001c70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001c74:	4641      	mov	r1, r8
 8001c76:	008a      	lsls	r2, r1, #2
 8001c78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001c7c:	f7fe fb00 	bl	8000280 <__aeabi_uldivmod>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4b0d      	ldr	r3, [pc, #52]	; (8001cbc <UART_SetConfig+0x998>)
 8001c86:	fba3 1302 	umull	r1, r3, r3, r2
 8001c8a:	095b      	lsrs	r3, r3, #5
 8001c8c:	2164      	movs	r1, #100	; 0x64
 8001c8e:	fb01 f303 	mul.w	r3, r1, r3
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	011b      	lsls	r3, r3, #4
 8001c96:	3332      	adds	r3, #50	; 0x32
 8001c98:	4a08      	ldr	r2, [pc, #32]	; (8001cbc <UART_SetConfig+0x998>)
 8001c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9e:	095b      	lsrs	r3, r3, #5
 8001ca0:	f003 020f 	and.w	r2, r3, #15
 8001ca4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4422      	add	r2, r4
 8001cac:	609a      	str	r2, [r3, #8]
}
 8001cae:	e7ff      	b.n	8001cb0 <UART_SetConfig+0x98c>
 8001cb0:	bf00      	nop
 8001cb2:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cbc:	51eb851f 	.word	0x51eb851f

08001cc0 <HAL_GPIO_EXTI_Callback>:
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_13)
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cd0:	d103      	bne.n	8001cda <HAL_GPIO_EXTI_Callback+0x1a>
	{
		// Do something here
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001cd2:	2120      	movs	r1, #32
 8001cd4:	4803      	ldr	r0, [pc, #12]	; (8001ce4 <HAL_GPIO_EXTI_Callback+0x24>)
 8001cd6:	f7fe ff65 	bl	8000ba4 <HAL_GPIO_TogglePin>
	}

}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40020000 	.word	0x40020000

08001ce8 <EXTI15_10_IRQHandler>:


// Interrupt Service Routines(ISR) or Interrupt Handlers
void EXTI15_10_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	// Do not something here
	HAL_GPIO_EXTI_IRQHandler(BTN_PIN); // This invokes HAL_GPIO_EXTI_Callback and clear the interrupt line
 8001cec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001cf0:	f7fe ff74 	bl	8000bdc <HAL_GPIO_EXTI_IRQHandler>
}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <user_led_init>:
 */
#include "stm32f4xx_hal.h"
#include "led.h"

void user_led_init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	1d3b      	adds	r3, r7, #4
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
	// Configure PA5
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	603b      	str	r3, [r7, #0]
 8001d10:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <user_led_init+0x54>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d14:	4a0d      	ldr	r2, [pc, #52]	; (8001d4c <user_led_init+0x54>)
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <user_led_init+0x54>)
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	603b      	str	r3, [r7, #0]
 8001d26:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin   = LED_PIN;
 8001d28:	2320      	movs	r3, #32
 8001d2a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull  =  GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed =  GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init (LED_PORT, &GPIO_InitStruct);
 8001d38:	1d3b      	adds	r3, r7, #4
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4804      	ldr	r0, [pc, #16]	; (8001d50 <user_led_init+0x58>)
 8001d3e:	f7fe fdad 	bl	800089c <HAL_GPIO_Init>
}
 8001d42:	bf00      	nop
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40020000 	.word	0x40020000

08001d54 <main>:
#include "led.h"

void gpio_pc13_interrupt_init(void);

int main()
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0

	HAL_Init();
 8001d58:	f7fe fc14 	bl	8000584 <HAL_Init>
	timx_timebase_init();
 8001d5c:	f000 f8ca 	bl	8001ef4 <timx_timebase_init>
	uart_init();
 8001d60:	f000 f92e 	bl	8001fc0 <uart_init>
	user_led_init();
 8001d64:	f7ff ffc8 	bl	8001cf8 <user_led_init>

	while(1)
 8001d68:	e7fe      	b.n	8001d68 <main+0x14>
	...

08001d6c <HAL_TIM_PeriodElapsedCallback>:

}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	// Do Something
	printf("%s%lu\n\r", "One second passed, Counter Value:", TIMx_Get_Counter_Value());
 8001d74:	f000 f8fc 	bl	8001f70 <TIMx_Get_Counter_Value>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4905      	ldr	r1, [pc, #20]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001d7e:	4806      	ldr	r0, [pc, #24]	; (8001d98 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001d80:	f000 f9da 	bl	8002138 <iprintf>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001d84:	2120      	movs	r1, #32
 8001d86:	4805      	ldr	r0, [pc, #20]	; (8001d9c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001d88:	f7fe ff0c 	bl	8000ba4 <HAL_GPIO_TogglePin>
}
 8001d8c:	bf00      	nop
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	0800306c 	.word	0x0800306c
 8001d98:	08003090 	.word	0x08003090
 8001d9c:	40020000 	.word	0x40020000

08001da0 <SysTick_Handler>:

// Interrupt Service Routine
// callback function
void SysTick_Handler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001da4:	f7fe fc48 	bl	8000638 <HAL_IncTick>
}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}

08001dac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	e00a      	b.n	8001dd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dbe:	f3af 8000 	nop.w
 8001dc2:	4601      	mov	r1, r0
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	1c5a      	adds	r2, r3, #1
 8001dc8:	60ba      	str	r2, [r7, #8]
 8001dca:	b2ca      	uxtb	r2, r1
 8001dcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	dbf0      	blt.n	8001dbe <_read+0x12>
  }

  return len;
 8001ddc:	687b      	ldr	r3, [r7, #4]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3718      	adds	r7, #24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b086      	sub	sp, #24
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	e009      	b.n	8001e0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	60ba      	str	r2, [r7, #8]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f000 f8cb 	bl	8001f9c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	dbf1      	blt.n	8001df8 <_write+0x12>
  }
  return len;
 8001e14:	687b      	ldr	r3, [r7, #4]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <_close>:

int _close(int file)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e46:	605a      	str	r2, [r3, #4]
  return 0;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <_isatty>:

int _isatty(int file)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e5e:	2301      	movs	r3, #1
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <_sbrk+0x5c>)
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <_sbrk+0x60>)
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e9c:	4b13      	ldr	r3, [pc, #76]	; (8001eec <_sbrk+0x64>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d102      	bne.n	8001eaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ea4:	4b11      	ldr	r3, [pc, #68]	; (8001eec <_sbrk+0x64>)
 8001ea6:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <_sbrk+0x68>)
 8001ea8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eaa:	4b10      	ldr	r3, [pc, #64]	; (8001eec <_sbrk+0x64>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d207      	bcs.n	8001ec8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eb8:	f000 f90c 	bl	80020d4 <__errno>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	220c      	movs	r2, #12
 8001ec0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec6:	e009      	b.n	8001edc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec8:	4b08      	ldr	r3, [pc, #32]	; (8001eec <_sbrk+0x64>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ece:	4b07      	ldr	r3, [pc, #28]	; (8001eec <_sbrk+0x64>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	4a05      	ldr	r2, [pc, #20]	; (8001eec <_sbrk+0x64>)
 8001ed8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eda:	68fb      	ldr	r3, [r7, #12]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3718      	adds	r7, #24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20020000 	.word	0x20020000
 8001ee8:	00000400 	.word	0x00000400
 8001eec:	20000090 	.word	0x20000090
 8001ef0:	20000128 	.word	0x20000128

08001ef4 <timx_timebase_init>:
// For APB2, it is PCLK2, which is 16MHz.

TIM_HandleTypeDef TimHandler;

void timx_timebase_init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
	_TIMx_CLK_ENABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <timx_timebase_init+0x70>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	4a18      	ldr	r2, [pc, #96]	; (8001f64 <timx_timebase_init+0x70>)
 8001f04:	f043 0302 	orr.w	r3, r3, #2
 8001f08:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0a:	4b16      	ldr	r3, [pc, #88]	; (8001f64 <timx_timebase_init+0x70>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]

	// Delay = ((PSC+1)*(ARR+1))/TIM_CLOCK_FREQ

	TimHandler.Instance = TIM3;
 8001f16:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <timx_timebase_init+0x74>)
 8001f18:	4a14      	ldr	r2, [pc, #80]	; (8001f6c <timx_timebase_init+0x78>)
 8001f1a:	601a      	str	r2, [r3, #0]
	TimHandler.Init.Prescaler = (16000 - 1);
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <timx_timebase_init+0x74>)
 8001f1e:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8001f22:	605a      	str	r2, [r3, #4]
	TimHandler.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f24:	4b10      	ldr	r3, [pc, #64]	; (8001f68 <timx_timebase_init+0x74>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
	TimHandler.Init.Period = (1000 - 1) * 5 ; // TIM3->ARR = Period
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <timx_timebase_init+0x74>)
 8001f2c:	f241 3283 	movw	r2, #4995	; 0x1383
 8001f30:	60da      	str	r2, [r3, #12]
	TimHandler.Init.ClockDivision = 0;
 8001f32:	4b0d      	ldr	r3, [pc, #52]	; (8001f68 <timx_timebase_init+0x74>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	611a      	str	r2, [r3, #16]
	TimHandler.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f38:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <timx_timebase_init+0x74>)
 8001f3a:	2280      	movs	r2, #128	; 0x80
 8001f3c:	619a      	str	r2, [r3, #24]

	HAL_TIM_Base_Init(&TimHandler);
 8001f3e:	480a      	ldr	r0, [pc, #40]	; (8001f68 <timx_timebase_init+0x74>)
 8001f40:	f7fe fe98 	bl	8000c74 <HAL_TIM_Base_Init>

	HAL_NVIC_SetPriority(TIMx_IRQn, 0, 0);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2100      	movs	r1, #0
 8001f48:	201d      	movs	r0, #29
 8001f4a:	f7fe fc70 	bl	800082e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8001f4e:	201d      	movs	r0, #29
 8001f50:	f7fe fc89 	bl	8000866 <HAL_NVIC_EnableIRQ>

	HAL_TIM_Base_Start_IT(&TimHandler);
 8001f54:	4804      	ldr	r0, [pc, #16]	; (8001f68 <timx_timebase_init+0x74>)
 8001f56:	f7fe fec2 	bl	8000cde <HAL_TIM_Base_Start_IT>

}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40023800 	.word	0x40023800
 8001f68:	20000094 	.word	0x20000094
 8001f6c:	40000400 	.word	0x40000400

08001f70 <TIMx_Get_Counter_Value>:


uint32_t TIMx_Get_Counter_Value()
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
	return TIM3->CNT;
 8001f74:	4b03      	ldr	r3, [pc, #12]	; (8001f84 <TIMx_Get_Counter_Value+0x14>)
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	40000400 	.word	0x40000400

08001f88 <TIM3_IRQHandler>:

void TIMx_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&TimHandler);
 8001f8c:	4802      	ldr	r0, [pc, #8]	; (8001f98 <TIM3_IRQHandler+0x10>)
 8001f8e:	f7fe feca 	bl	8000d26 <HAL_TIM_IRQHandler>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000094 	.word	0x20000094

08001f9c <__io_putchar>:
#include "stm32f4xx_hal.h"
#include <stdlib.h>
UART_HandleTypeDef huart2;

int __io_putchar(int ch)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 8001fa4:	1d39      	adds	r1, r7, #4
 8001fa6:	230a      	movs	r3, #10
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4804      	ldr	r0, [pc, #16]	; (8001fbc <__io_putchar+0x20>)
 8001fac:	f7ff f8d7 	bl	800115e <HAL_UART_Transmit>
	return ch;
 8001fb0:	687b      	ldr	r3, [r7, #4]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200000d4 	.word	0x200000d4

08001fc0 <uart_init>:

void uart_init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc6:	f107 030c 	add.w	r3, r7, #12
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
 8001fd4:	611a      	str	r2, [r3, #16]

	// Enable UART Pins Clock Access
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	4b25      	ldr	r3, [pc, #148]	; (8002070 <uart_init+0xb0>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4a24      	ldr	r2, [pc, #144]	; (8002070 <uart_init+0xb0>)
 8001fe0:	f043 0301 	orr.w	r3, r3, #1
 8001fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe6:	4b22      	ldr	r3, [pc, #136]	; (8002070 <uart_init+0xb0>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]

	// Enable UART Module Clock Access
	__HAL_RCC_USART2_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	; (8002070 <uart_init+0xb0>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	; (8002070 <uart_init+0xb0>)
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002000:	6413      	str	r3, [r2, #64]	; 0x40
 8002002:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <uart_init+0xb0>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	687b      	ldr	r3, [r7, #4]

	// Configure Pins to Act as Alternate Func Pins
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 800200e:	230c      	movs	r3, #12
 8002010:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002016:	2307      	movs	r3, #7
 8002018:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201e:	2303      	movs	r3, #3
 8002020:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002022:	f107 030c 	add.w	r3, r7, #12
 8002026:	4619      	mov	r1, r3
 8002028:	4812      	ldr	r0, [pc, #72]	; (8002074 <uart_init+0xb4>)
 800202a:	f7fe fc37 	bl	800089c <HAL_GPIO_Init>

	// Configure UART Module
	huart2.Instance = USART2;
 800202e:	4b12      	ldr	r3, [pc, #72]	; (8002078 <uart_init+0xb8>)
 8002030:	4a12      	ldr	r2, [pc, #72]	; (800207c <uart_init+0xbc>)
 8002032:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002034:	4b10      	ldr	r3, [pc, #64]	; (8002078 <uart_init+0xb8>)
 8002036:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800203a:	605a      	str	r2, [r3, #4]
	huart2.Init.Parity = UART_PARITY_NONE;
 800203c:	4b0e      	ldr	r3, [pc, #56]	; (8002078 <uart_init+0xb8>)
 800203e:	2200      	movs	r2, #0
 8002040:	611a      	str	r2, [r3, #16]
	huart2.Init.WordLength = USART_WORDLENGTH_8B;
 8002042:	4b0d      	ldr	r3, [pc, #52]	; (8002078 <uart_init+0xb8>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <uart_init+0xb8>)
 800204a:	2200      	movs	r2, #0
 800204c:	60da      	str	r2, [r3, #12]
	huart2.Init.Mode = UART_MODE_TX;
 800204e:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <uart_init+0xb8>)
 8002050:	2208      	movs	r2, #8
 8002052:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002054:	4b08      	ldr	r3, [pc, #32]	; (8002078 <uart_init+0xb8>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800205a:	4b07      	ldr	r3, [pc, #28]	; (8002078 <uart_init+0xb8>)
 800205c:	2200      	movs	r2, #0
 800205e:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart2);
 8002060:	4805      	ldr	r0, [pc, #20]	; (8002078 <uart_init+0xb8>)
 8002062:	f7ff f825 	bl	80010b0 <HAL_UART_Init>

}
 8002066:	bf00      	nop
 8002068:	3720      	adds	r7, #32
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023800 	.word	0x40023800
 8002074:	40020000 	.word	0x40020000
 8002078:	200000d4 	.word	0x200000d4
 800207c:	40004400 	.word	0x40004400

08002080 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002080:	480d      	ldr	r0, [pc, #52]	; (80020b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002082:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002084:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002088:	480c      	ldr	r0, [pc, #48]	; (80020bc <LoopForever+0x6>)
  ldr r1, =_edata
 800208a:	490d      	ldr	r1, [pc, #52]	; (80020c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800208c:	4a0d      	ldr	r2, [pc, #52]	; (80020c4 <LoopForever+0xe>)
  movs r3, #0
 800208e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002090:	e002      	b.n	8002098 <LoopCopyDataInit>

08002092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002096:	3304      	adds	r3, #4

08002098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800209a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800209c:	d3f9      	bcc.n	8002092 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800209e:	4a0a      	ldr	r2, [pc, #40]	; (80020c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020a0:	4c0a      	ldr	r4, [pc, #40]	; (80020cc <LoopForever+0x16>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020a4:	e001      	b.n	80020aa <LoopFillZerobss>

080020a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020a8:	3204      	adds	r2, #4

080020aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ac:	d3fb      	bcc.n	80020a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80020ae:	f000 f817 	bl	80020e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020b2:	f7ff fe4f 	bl	8001d54 <main>

080020b6 <LoopForever>:

LoopForever:
    b LoopForever
 80020b6:	e7fe      	b.n	80020b6 <LoopForever>
  ldr   r0, =_estack
 80020b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020c0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80020c4:	08003148 	.word	0x08003148
  ldr r2, =_sbss
 80020c8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80020cc:	20000124 	.word	0x20000124

080020d0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020d0:	e7fe      	b.n	80020d0 <ADC_IRQHandler>
	...

080020d4 <__errno>:
 80020d4:	4b01      	ldr	r3, [pc, #4]	; (80020dc <__errno+0x8>)
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	2000000c 	.word	0x2000000c

080020e0 <__libc_init_array>:
 80020e0:	b570      	push	{r4, r5, r6, lr}
 80020e2:	4d0d      	ldr	r5, [pc, #52]	; (8002118 <__libc_init_array+0x38>)
 80020e4:	4c0d      	ldr	r4, [pc, #52]	; (800211c <__libc_init_array+0x3c>)
 80020e6:	1b64      	subs	r4, r4, r5
 80020e8:	10a4      	asrs	r4, r4, #2
 80020ea:	2600      	movs	r6, #0
 80020ec:	42a6      	cmp	r6, r4
 80020ee:	d109      	bne.n	8002104 <__libc_init_array+0x24>
 80020f0:	4d0b      	ldr	r5, [pc, #44]	; (8002120 <__libc_init_array+0x40>)
 80020f2:	4c0c      	ldr	r4, [pc, #48]	; (8002124 <__libc_init_array+0x44>)
 80020f4:	f000 ffae 	bl	8003054 <_init>
 80020f8:	1b64      	subs	r4, r4, r5
 80020fa:	10a4      	asrs	r4, r4, #2
 80020fc:	2600      	movs	r6, #0
 80020fe:	42a6      	cmp	r6, r4
 8002100:	d105      	bne.n	800210e <__libc_init_array+0x2e>
 8002102:	bd70      	pop	{r4, r5, r6, pc}
 8002104:	f855 3b04 	ldr.w	r3, [r5], #4
 8002108:	4798      	blx	r3
 800210a:	3601      	adds	r6, #1
 800210c:	e7ee      	b.n	80020ec <__libc_init_array+0xc>
 800210e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002112:	4798      	blx	r3
 8002114:	3601      	adds	r6, #1
 8002116:	e7f2      	b.n	80020fe <__libc_init_array+0x1e>
 8002118:	08003140 	.word	0x08003140
 800211c:	08003140 	.word	0x08003140
 8002120:	08003140 	.word	0x08003140
 8002124:	08003144 	.word	0x08003144

08002128 <memset>:
 8002128:	4402      	add	r2, r0
 800212a:	4603      	mov	r3, r0
 800212c:	4293      	cmp	r3, r2
 800212e:	d100      	bne.n	8002132 <memset+0xa>
 8002130:	4770      	bx	lr
 8002132:	f803 1b01 	strb.w	r1, [r3], #1
 8002136:	e7f9      	b.n	800212c <memset+0x4>

08002138 <iprintf>:
 8002138:	b40f      	push	{r0, r1, r2, r3}
 800213a:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <iprintf+0x2c>)
 800213c:	b513      	push	{r0, r1, r4, lr}
 800213e:	681c      	ldr	r4, [r3, #0]
 8002140:	b124      	cbz	r4, 800214c <iprintf+0x14>
 8002142:	69a3      	ldr	r3, [r4, #24]
 8002144:	b913      	cbnz	r3, 800214c <iprintf+0x14>
 8002146:	4620      	mov	r0, r4
 8002148:	f000 f866 	bl	8002218 <__sinit>
 800214c:	ab05      	add	r3, sp, #20
 800214e:	9a04      	ldr	r2, [sp, #16]
 8002150:	68a1      	ldr	r1, [r4, #8]
 8002152:	9301      	str	r3, [sp, #4]
 8002154:	4620      	mov	r0, r4
 8002156:	f000 f9bd 	bl	80024d4 <_vfiprintf_r>
 800215a:	b002      	add	sp, #8
 800215c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002160:	b004      	add	sp, #16
 8002162:	4770      	bx	lr
 8002164:	2000000c 	.word	0x2000000c

08002168 <std>:
 8002168:	2300      	movs	r3, #0
 800216a:	b510      	push	{r4, lr}
 800216c:	4604      	mov	r4, r0
 800216e:	e9c0 3300 	strd	r3, r3, [r0]
 8002172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002176:	6083      	str	r3, [r0, #8]
 8002178:	8181      	strh	r1, [r0, #12]
 800217a:	6643      	str	r3, [r0, #100]	; 0x64
 800217c:	81c2      	strh	r2, [r0, #14]
 800217e:	6183      	str	r3, [r0, #24]
 8002180:	4619      	mov	r1, r3
 8002182:	2208      	movs	r2, #8
 8002184:	305c      	adds	r0, #92	; 0x5c
 8002186:	f7ff ffcf 	bl	8002128 <memset>
 800218a:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <std+0x38>)
 800218c:	6263      	str	r3, [r4, #36]	; 0x24
 800218e:	4b05      	ldr	r3, [pc, #20]	; (80021a4 <std+0x3c>)
 8002190:	62a3      	str	r3, [r4, #40]	; 0x28
 8002192:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <std+0x40>)
 8002194:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002196:	4b05      	ldr	r3, [pc, #20]	; (80021ac <std+0x44>)
 8002198:	6224      	str	r4, [r4, #32]
 800219a:	6323      	str	r3, [r4, #48]	; 0x30
 800219c:	bd10      	pop	{r4, pc}
 800219e:	bf00      	nop
 80021a0:	08002a7d 	.word	0x08002a7d
 80021a4:	08002a9f 	.word	0x08002a9f
 80021a8:	08002ad7 	.word	0x08002ad7
 80021ac:	08002afb 	.word	0x08002afb

080021b0 <_cleanup_r>:
 80021b0:	4901      	ldr	r1, [pc, #4]	; (80021b8 <_cleanup_r+0x8>)
 80021b2:	f000 b8af 	b.w	8002314 <_fwalk_reent>
 80021b6:	bf00      	nop
 80021b8:	08002dd5 	.word	0x08002dd5

080021bc <__sfmoreglue>:
 80021bc:	b570      	push	{r4, r5, r6, lr}
 80021be:	2268      	movs	r2, #104	; 0x68
 80021c0:	1e4d      	subs	r5, r1, #1
 80021c2:	4355      	muls	r5, r2
 80021c4:	460e      	mov	r6, r1
 80021c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80021ca:	f000 f8e5 	bl	8002398 <_malloc_r>
 80021ce:	4604      	mov	r4, r0
 80021d0:	b140      	cbz	r0, 80021e4 <__sfmoreglue+0x28>
 80021d2:	2100      	movs	r1, #0
 80021d4:	e9c0 1600 	strd	r1, r6, [r0]
 80021d8:	300c      	adds	r0, #12
 80021da:	60a0      	str	r0, [r4, #8]
 80021dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80021e0:	f7ff ffa2 	bl	8002128 <memset>
 80021e4:	4620      	mov	r0, r4
 80021e6:	bd70      	pop	{r4, r5, r6, pc}

080021e8 <__sfp_lock_acquire>:
 80021e8:	4801      	ldr	r0, [pc, #4]	; (80021f0 <__sfp_lock_acquire+0x8>)
 80021ea:	f000 b8b3 	b.w	8002354 <__retarget_lock_acquire_recursive>
 80021ee:	bf00      	nop
 80021f0:	20000115 	.word	0x20000115

080021f4 <__sfp_lock_release>:
 80021f4:	4801      	ldr	r0, [pc, #4]	; (80021fc <__sfp_lock_release+0x8>)
 80021f6:	f000 b8ae 	b.w	8002356 <__retarget_lock_release_recursive>
 80021fa:	bf00      	nop
 80021fc:	20000115 	.word	0x20000115

08002200 <__sinit_lock_acquire>:
 8002200:	4801      	ldr	r0, [pc, #4]	; (8002208 <__sinit_lock_acquire+0x8>)
 8002202:	f000 b8a7 	b.w	8002354 <__retarget_lock_acquire_recursive>
 8002206:	bf00      	nop
 8002208:	20000116 	.word	0x20000116

0800220c <__sinit_lock_release>:
 800220c:	4801      	ldr	r0, [pc, #4]	; (8002214 <__sinit_lock_release+0x8>)
 800220e:	f000 b8a2 	b.w	8002356 <__retarget_lock_release_recursive>
 8002212:	bf00      	nop
 8002214:	20000116 	.word	0x20000116

08002218 <__sinit>:
 8002218:	b510      	push	{r4, lr}
 800221a:	4604      	mov	r4, r0
 800221c:	f7ff fff0 	bl	8002200 <__sinit_lock_acquire>
 8002220:	69a3      	ldr	r3, [r4, #24]
 8002222:	b11b      	cbz	r3, 800222c <__sinit+0x14>
 8002224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002228:	f7ff bff0 	b.w	800220c <__sinit_lock_release>
 800222c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002230:	6523      	str	r3, [r4, #80]	; 0x50
 8002232:	4b13      	ldr	r3, [pc, #76]	; (8002280 <__sinit+0x68>)
 8002234:	4a13      	ldr	r2, [pc, #76]	; (8002284 <__sinit+0x6c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	62a2      	str	r2, [r4, #40]	; 0x28
 800223a:	42a3      	cmp	r3, r4
 800223c:	bf04      	itt	eq
 800223e:	2301      	moveq	r3, #1
 8002240:	61a3      	streq	r3, [r4, #24]
 8002242:	4620      	mov	r0, r4
 8002244:	f000 f820 	bl	8002288 <__sfp>
 8002248:	6060      	str	r0, [r4, #4]
 800224a:	4620      	mov	r0, r4
 800224c:	f000 f81c 	bl	8002288 <__sfp>
 8002250:	60a0      	str	r0, [r4, #8]
 8002252:	4620      	mov	r0, r4
 8002254:	f000 f818 	bl	8002288 <__sfp>
 8002258:	2200      	movs	r2, #0
 800225a:	60e0      	str	r0, [r4, #12]
 800225c:	2104      	movs	r1, #4
 800225e:	6860      	ldr	r0, [r4, #4]
 8002260:	f7ff ff82 	bl	8002168 <std>
 8002264:	68a0      	ldr	r0, [r4, #8]
 8002266:	2201      	movs	r2, #1
 8002268:	2109      	movs	r1, #9
 800226a:	f7ff ff7d 	bl	8002168 <std>
 800226e:	68e0      	ldr	r0, [r4, #12]
 8002270:	2202      	movs	r2, #2
 8002272:	2112      	movs	r1, #18
 8002274:	f7ff ff78 	bl	8002168 <std>
 8002278:	2301      	movs	r3, #1
 800227a:	61a3      	str	r3, [r4, #24]
 800227c:	e7d2      	b.n	8002224 <__sinit+0xc>
 800227e:	bf00      	nop
 8002280:	080030a0 	.word	0x080030a0
 8002284:	080021b1 	.word	0x080021b1

08002288 <__sfp>:
 8002288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228a:	4607      	mov	r7, r0
 800228c:	f7ff ffac 	bl	80021e8 <__sfp_lock_acquire>
 8002290:	4b1e      	ldr	r3, [pc, #120]	; (800230c <__sfp+0x84>)
 8002292:	681e      	ldr	r6, [r3, #0]
 8002294:	69b3      	ldr	r3, [r6, #24]
 8002296:	b913      	cbnz	r3, 800229e <__sfp+0x16>
 8002298:	4630      	mov	r0, r6
 800229a:	f7ff ffbd 	bl	8002218 <__sinit>
 800229e:	3648      	adds	r6, #72	; 0x48
 80022a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80022a4:	3b01      	subs	r3, #1
 80022a6:	d503      	bpl.n	80022b0 <__sfp+0x28>
 80022a8:	6833      	ldr	r3, [r6, #0]
 80022aa:	b30b      	cbz	r3, 80022f0 <__sfp+0x68>
 80022ac:	6836      	ldr	r6, [r6, #0]
 80022ae:	e7f7      	b.n	80022a0 <__sfp+0x18>
 80022b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80022b4:	b9d5      	cbnz	r5, 80022ec <__sfp+0x64>
 80022b6:	4b16      	ldr	r3, [pc, #88]	; (8002310 <__sfp+0x88>)
 80022b8:	60e3      	str	r3, [r4, #12]
 80022ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80022be:	6665      	str	r5, [r4, #100]	; 0x64
 80022c0:	f000 f847 	bl	8002352 <__retarget_lock_init_recursive>
 80022c4:	f7ff ff96 	bl	80021f4 <__sfp_lock_release>
 80022c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80022cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80022d0:	6025      	str	r5, [r4, #0]
 80022d2:	61a5      	str	r5, [r4, #24]
 80022d4:	2208      	movs	r2, #8
 80022d6:	4629      	mov	r1, r5
 80022d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80022dc:	f7ff ff24 	bl	8002128 <memset>
 80022e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80022e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80022e8:	4620      	mov	r0, r4
 80022ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022ec:	3468      	adds	r4, #104	; 0x68
 80022ee:	e7d9      	b.n	80022a4 <__sfp+0x1c>
 80022f0:	2104      	movs	r1, #4
 80022f2:	4638      	mov	r0, r7
 80022f4:	f7ff ff62 	bl	80021bc <__sfmoreglue>
 80022f8:	4604      	mov	r4, r0
 80022fa:	6030      	str	r0, [r6, #0]
 80022fc:	2800      	cmp	r0, #0
 80022fe:	d1d5      	bne.n	80022ac <__sfp+0x24>
 8002300:	f7ff ff78 	bl	80021f4 <__sfp_lock_release>
 8002304:	230c      	movs	r3, #12
 8002306:	603b      	str	r3, [r7, #0]
 8002308:	e7ee      	b.n	80022e8 <__sfp+0x60>
 800230a:	bf00      	nop
 800230c:	080030a0 	.word	0x080030a0
 8002310:	ffff0001 	.word	0xffff0001

08002314 <_fwalk_reent>:
 8002314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002318:	4606      	mov	r6, r0
 800231a:	4688      	mov	r8, r1
 800231c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002320:	2700      	movs	r7, #0
 8002322:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002326:	f1b9 0901 	subs.w	r9, r9, #1
 800232a:	d505      	bpl.n	8002338 <_fwalk_reent+0x24>
 800232c:	6824      	ldr	r4, [r4, #0]
 800232e:	2c00      	cmp	r4, #0
 8002330:	d1f7      	bne.n	8002322 <_fwalk_reent+0xe>
 8002332:	4638      	mov	r0, r7
 8002334:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002338:	89ab      	ldrh	r3, [r5, #12]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d907      	bls.n	800234e <_fwalk_reent+0x3a>
 800233e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002342:	3301      	adds	r3, #1
 8002344:	d003      	beq.n	800234e <_fwalk_reent+0x3a>
 8002346:	4629      	mov	r1, r5
 8002348:	4630      	mov	r0, r6
 800234a:	47c0      	blx	r8
 800234c:	4307      	orrs	r7, r0
 800234e:	3568      	adds	r5, #104	; 0x68
 8002350:	e7e9      	b.n	8002326 <_fwalk_reent+0x12>

08002352 <__retarget_lock_init_recursive>:
 8002352:	4770      	bx	lr

08002354 <__retarget_lock_acquire_recursive>:
 8002354:	4770      	bx	lr

08002356 <__retarget_lock_release_recursive>:
 8002356:	4770      	bx	lr

08002358 <sbrk_aligned>:
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	4e0e      	ldr	r6, [pc, #56]	; (8002394 <sbrk_aligned+0x3c>)
 800235c:	460c      	mov	r4, r1
 800235e:	6831      	ldr	r1, [r6, #0]
 8002360:	4605      	mov	r5, r0
 8002362:	b911      	cbnz	r1, 800236a <sbrk_aligned+0x12>
 8002364:	f000 fb7a 	bl	8002a5c <_sbrk_r>
 8002368:	6030      	str	r0, [r6, #0]
 800236a:	4621      	mov	r1, r4
 800236c:	4628      	mov	r0, r5
 800236e:	f000 fb75 	bl	8002a5c <_sbrk_r>
 8002372:	1c43      	adds	r3, r0, #1
 8002374:	d00a      	beq.n	800238c <sbrk_aligned+0x34>
 8002376:	1cc4      	adds	r4, r0, #3
 8002378:	f024 0403 	bic.w	r4, r4, #3
 800237c:	42a0      	cmp	r0, r4
 800237e:	d007      	beq.n	8002390 <sbrk_aligned+0x38>
 8002380:	1a21      	subs	r1, r4, r0
 8002382:	4628      	mov	r0, r5
 8002384:	f000 fb6a 	bl	8002a5c <_sbrk_r>
 8002388:	3001      	adds	r0, #1
 800238a:	d101      	bne.n	8002390 <sbrk_aligned+0x38>
 800238c:	f04f 34ff 	mov.w	r4, #4294967295
 8002390:	4620      	mov	r0, r4
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	2000011c 	.word	0x2000011c

08002398 <_malloc_r>:
 8002398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800239c:	1ccd      	adds	r5, r1, #3
 800239e:	f025 0503 	bic.w	r5, r5, #3
 80023a2:	3508      	adds	r5, #8
 80023a4:	2d0c      	cmp	r5, #12
 80023a6:	bf38      	it	cc
 80023a8:	250c      	movcc	r5, #12
 80023aa:	2d00      	cmp	r5, #0
 80023ac:	4607      	mov	r7, r0
 80023ae:	db01      	blt.n	80023b4 <_malloc_r+0x1c>
 80023b0:	42a9      	cmp	r1, r5
 80023b2:	d905      	bls.n	80023c0 <_malloc_r+0x28>
 80023b4:	230c      	movs	r3, #12
 80023b6:	603b      	str	r3, [r7, #0]
 80023b8:	2600      	movs	r6, #0
 80023ba:	4630      	mov	r0, r6
 80023bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023c0:	4e2e      	ldr	r6, [pc, #184]	; (800247c <_malloc_r+0xe4>)
 80023c2:	f000 fdbb 	bl	8002f3c <__malloc_lock>
 80023c6:	6833      	ldr	r3, [r6, #0]
 80023c8:	461c      	mov	r4, r3
 80023ca:	bb34      	cbnz	r4, 800241a <_malloc_r+0x82>
 80023cc:	4629      	mov	r1, r5
 80023ce:	4638      	mov	r0, r7
 80023d0:	f7ff ffc2 	bl	8002358 <sbrk_aligned>
 80023d4:	1c43      	adds	r3, r0, #1
 80023d6:	4604      	mov	r4, r0
 80023d8:	d14d      	bne.n	8002476 <_malloc_r+0xde>
 80023da:	6834      	ldr	r4, [r6, #0]
 80023dc:	4626      	mov	r6, r4
 80023de:	2e00      	cmp	r6, #0
 80023e0:	d140      	bne.n	8002464 <_malloc_r+0xcc>
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	4631      	mov	r1, r6
 80023e6:	4638      	mov	r0, r7
 80023e8:	eb04 0803 	add.w	r8, r4, r3
 80023ec:	f000 fb36 	bl	8002a5c <_sbrk_r>
 80023f0:	4580      	cmp	r8, r0
 80023f2:	d13a      	bne.n	800246a <_malloc_r+0xd2>
 80023f4:	6821      	ldr	r1, [r4, #0]
 80023f6:	3503      	adds	r5, #3
 80023f8:	1a6d      	subs	r5, r5, r1
 80023fa:	f025 0503 	bic.w	r5, r5, #3
 80023fe:	3508      	adds	r5, #8
 8002400:	2d0c      	cmp	r5, #12
 8002402:	bf38      	it	cc
 8002404:	250c      	movcc	r5, #12
 8002406:	4629      	mov	r1, r5
 8002408:	4638      	mov	r0, r7
 800240a:	f7ff ffa5 	bl	8002358 <sbrk_aligned>
 800240e:	3001      	adds	r0, #1
 8002410:	d02b      	beq.n	800246a <_malloc_r+0xd2>
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	442b      	add	r3, r5
 8002416:	6023      	str	r3, [r4, #0]
 8002418:	e00e      	b.n	8002438 <_malloc_r+0xa0>
 800241a:	6822      	ldr	r2, [r4, #0]
 800241c:	1b52      	subs	r2, r2, r5
 800241e:	d41e      	bmi.n	800245e <_malloc_r+0xc6>
 8002420:	2a0b      	cmp	r2, #11
 8002422:	d916      	bls.n	8002452 <_malloc_r+0xba>
 8002424:	1961      	adds	r1, r4, r5
 8002426:	42a3      	cmp	r3, r4
 8002428:	6025      	str	r5, [r4, #0]
 800242a:	bf18      	it	ne
 800242c:	6059      	strne	r1, [r3, #4]
 800242e:	6863      	ldr	r3, [r4, #4]
 8002430:	bf08      	it	eq
 8002432:	6031      	streq	r1, [r6, #0]
 8002434:	5162      	str	r2, [r4, r5]
 8002436:	604b      	str	r3, [r1, #4]
 8002438:	4638      	mov	r0, r7
 800243a:	f104 060b 	add.w	r6, r4, #11
 800243e:	f000 fd83 	bl	8002f48 <__malloc_unlock>
 8002442:	f026 0607 	bic.w	r6, r6, #7
 8002446:	1d23      	adds	r3, r4, #4
 8002448:	1af2      	subs	r2, r6, r3
 800244a:	d0b6      	beq.n	80023ba <_malloc_r+0x22>
 800244c:	1b9b      	subs	r3, r3, r6
 800244e:	50a3      	str	r3, [r4, r2]
 8002450:	e7b3      	b.n	80023ba <_malloc_r+0x22>
 8002452:	6862      	ldr	r2, [r4, #4]
 8002454:	42a3      	cmp	r3, r4
 8002456:	bf0c      	ite	eq
 8002458:	6032      	streq	r2, [r6, #0]
 800245a:	605a      	strne	r2, [r3, #4]
 800245c:	e7ec      	b.n	8002438 <_malloc_r+0xa0>
 800245e:	4623      	mov	r3, r4
 8002460:	6864      	ldr	r4, [r4, #4]
 8002462:	e7b2      	b.n	80023ca <_malloc_r+0x32>
 8002464:	4634      	mov	r4, r6
 8002466:	6876      	ldr	r6, [r6, #4]
 8002468:	e7b9      	b.n	80023de <_malloc_r+0x46>
 800246a:	230c      	movs	r3, #12
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4638      	mov	r0, r7
 8002470:	f000 fd6a 	bl	8002f48 <__malloc_unlock>
 8002474:	e7a1      	b.n	80023ba <_malloc_r+0x22>
 8002476:	6025      	str	r5, [r4, #0]
 8002478:	e7de      	b.n	8002438 <_malloc_r+0xa0>
 800247a:	bf00      	nop
 800247c:	20000118 	.word	0x20000118

08002480 <__sfputc_r>:
 8002480:	6893      	ldr	r3, [r2, #8]
 8002482:	3b01      	subs	r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	b410      	push	{r4}
 8002488:	6093      	str	r3, [r2, #8]
 800248a:	da08      	bge.n	800249e <__sfputc_r+0x1e>
 800248c:	6994      	ldr	r4, [r2, #24]
 800248e:	42a3      	cmp	r3, r4
 8002490:	db01      	blt.n	8002496 <__sfputc_r+0x16>
 8002492:	290a      	cmp	r1, #10
 8002494:	d103      	bne.n	800249e <__sfputc_r+0x1e>
 8002496:	f85d 4b04 	ldr.w	r4, [sp], #4
 800249a:	f000 bb33 	b.w	8002b04 <__swbuf_r>
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	1c58      	adds	r0, r3, #1
 80024a2:	6010      	str	r0, [r2, #0]
 80024a4:	7019      	strb	r1, [r3, #0]
 80024a6:	4608      	mov	r0, r1
 80024a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <__sfputs_r>:
 80024ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024b0:	4606      	mov	r6, r0
 80024b2:	460f      	mov	r7, r1
 80024b4:	4614      	mov	r4, r2
 80024b6:	18d5      	adds	r5, r2, r3
 80024b8:	42ac      	cmp	r4, r5
 80024ba:	d101      	bne.n	80024c0 <__sfputs_r+0x12>
 80024bc:	2000      	movs	r0, #0
 80024be:	e007      	b.n	80024d0 <__sfputs_r+0x22>
 80024c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024c4:	463a      	mov	r2, r7
 80024c6:	4630      	mov	r0, r6
 80024c8:	f7ff ffda 	bl	8002480 <__sfputc_r>
 80024cc:	1c43      	adds	r3, r0, #1
 80024ce:	d1f3      	bne.n	80024b8 <__sfputs_r+0xa>
 80024d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080024d4 <_vfiprintf_r>:
 80024d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024d8:	460d      	mov	r5, r1
 80024da:	b09d      	sub	sp, #116	; 0x74
 80024dc:	4614      	mov	r4, r2
 80024de:	4698      	mov	r8, r3
 80024e0:	4606      	mov	r6, r0
 80024e2:	b118      	cbz	r0, 80024ec <_vfiprintf_r+0x18>
 80024e4:	6983      	ldr	r3, [r0, #24]
 80024e6:	b90b      	cbnz	r3, 80024ec <_vfiprintf_r+0x18>
 80024e8:	f7ff fe96 	bl	8002218 <__sinit>
 80024ec:	4b89      	ldr	r3, [pc, #548]	; (8002714 <_vfiprintf_r+0x240>)
 80024ee:	429d      	cmp	r5, r3
 80024f0:	d11b      	bne.n	800252a <_vfiprintf_r+0x56>
 80024f2:	6875      	ldr	r5, [r6, #4]
 80024f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80024f6:	07d9      	lsls	r1, r3, #31
 80024f8:	d405      	bmi.n	8002506 <_vfiprintf_r+0x32>
 80024fa:	89ab      	ldrh	r3, [r5, #12]
 80024fc:	059a      	lsls	r2, r3, #22
 80024fe:	d402      	bmi.n	8002506 <_vfiprintf_r+0x32>
 8002500:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002502:	f7ff ff27 	bl	8002354 <__retarget_lock_acquire_recursive>
 8002506:	89ab      	ldrh	r3, [r5, #12]
 8002508:	071b      	lsls	r3, r3, #28
 800250a:	d501      	bpl.n	8002510 <_vfiprintf_r+0x3c>
 800250c:	692b      	ldr	r3, [r5, #16]
 800250e:	b9eb      	cbnz	r3, 800254c <_vfiprintf_r+0x78>
 8002510:	4629      	mov	r1, r5
 8002512:	4630      	mov	r0, r6
 8002514:	f000 fb5a 	bl	8002bcc <__swsetup_r>
 8002518:	b1c0      	cbz	r0, 800254c <_vfiprintf_r+0x78>
 800251a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800251c:	07dc      	lsls	r4, r3, #31
 800251e:	d50e      	bpl.n	800253e <_vfiprintf_r+0x6a>
 8002520:	f04f 30ff 	mov.w	r0, #4294967295
 8002524:	b01d      	add	sp, #116	; 0x74
 8002526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800252a:	4b7b      	ldr	r3, [pc, #492]	; (8002718 <_vfiprintf_r+0x244>)
 800252c:	429d      	cmp	r5, r3
 800252e:	d101      	bne.n	8002534 <_vfiprintf_r+0x60>
 8002530:	68b5      	ldr	r5, [r6, #8]
 8002532:	e7df      	b.n	80024f4 <_vfiprintf_r+0x20>
 8002534:	4b79      	ldr	r3, [pc, #484]	; (800271c <_vfiprintf_r+0x248>)
 8002536:	429d      	cmp	r5, r3
 8002538:	bf08      	it	eq
 800253a:	68f5      	ldreq	r5, [r6, #12]
 800253c:	e7da      	b.n	80024f4 <_vfiprintf_r+0x20>
 800253e:	89ab      	ldrh	r3, [r5, #12]
 8002540:	0598      	lsls	r0, r3, #22
 8002542:	d4ed      	bmi.n	8002520 <_vfiprintf_r+0x4c>
 8002544:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002546:	f7ff ff06 	bl	8002356 <__retarget_lock_release_recursive>
 800254a:	e7e9      	b.n	8002520 <_vfiprintf_r+0x4c>
 800254c:	2300      	movs	r3, #0
 800254e:	9309      	str	r3, [sp, #36]	; 0x24
 8002550:	2320      	movs	r3, #32
 8002552:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002556:	f8cd 800c 	str.w	r8, [sp, #12]
 800255a:	2330      	movs	r3, #48	; 0x30
 800255c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002720 <_vfiprintf_r+0x24c>
 8002560:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002564:	f04f 0901 	mov.w	r9, #1
 8002568:	4623      	mov	r3, r4
 800256a:	469a      	mov	sl, r3
 800256c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002570:	b10a      	cbz	r2, 8002576 <_vfiprintf_r+0xa2>
 8002572:	2a25      	cmp	r2, #37	; 0x25
 8002574:	d1f9      	bne.n	800256a <_vfiprintf_r+0x96>
 8002576:	ebba 0b04 	subs.w	fp, sl, r4
 800257a:	d00b      	beq.n	8002594 <_vfiprintf_r+0xc0>
 800257c:	465b      	mov	r3, fp
 800257e:	4622      	mov	r2, r4
 8002580:	4629      	mov	r1, r5
 8002582:	4630      	mov	r0, r6
 8002584:	f7ff ff93 	bl	80024ae <__sfputs_r>
 8002588:	3001      	adds	r0, #1
 800258a:	f000 80aa 	beq.w	80026e2 <_vfiprintf_r+0x20e>
 800258e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002590:	445a      	add	r2, fp
 8002592:	9209      	str	r2, [sp, #36]	; 0x24
 8002594:	f89a 3000 	ldrb.w	r3, [sl]
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80a2 	beq.w	80026e2 <_vfiprintf_r+0x20e>
 800259e:	2300      	movs	r3, #0
 80025a0:	f04f 32ff 	mov.w	r2, #4294967295
 80025a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025a8:	f10a 0a01 	add.w	sl, sl, #1
 80025ac:	9304      	str	r3, [sp, #16]
 80025ae:	9307      	str	r3, [sp, #28]
 80025b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80025b4:	931a      	str	r3, [sp, #104]	; 0x68
 80025b6:	4654      	mov	r4, sl
 80025b8:	2205      	movs	r2, #5
 80025ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025be:	4858      	ldr	r0, [pc, #352]	; (8002720 <_vfiprintf_r+0x24c>)
 80025c0:	f7fd fe0e 	bl	80001e0 <memchr>
 80025c4:	9a04      	ldr	r2, [sp, #16]
 80025c6:	b9d8      	cbnz	r0, 8002600 <_vfiprintf_r+0x12c>
 80025c8:	06d1      	lsls	r1, r2, #27
 80025ca:	bf44      	itt	mi
 80025cc:	2320      	movmi	r3, #32
 80025ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025d2:	0713      	lsls	r3, r2, #28
 80025d4:	bf44      	itt	mi
 80025d6:	232b      	movmi	r3, #43	; 0x2b
 80025d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025dc:	f89a 3000 	ldrb.w	r3, [sl]
 80025e0:	2b2a      	cmp	r3, #42	; 0x2a
 80025e2:	d015      	beq.n	8002610 <_vfiprintf_r+0x13c>
 80025e4:	9a07      	ldr	r2, [sp, #28]
 80025e6:	4654      	mov	r4, sl
 80025e8:	2000      	movs	r0, #0
 80025ea:	f04f 0c0a 	mov.w	ip, #10
 80025ee:	4621      	mov	r1, r4
 80025f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025f4:	3b30      	subs	r3, #48	; 0x30
 80025f6:	2b09      	cmp	r3, #9
 80025f8:	d94e      	bls.n	8002698 <_vfiprintf_r+0x1c4>
 80025fa:	b1b0      	cbz	r0, 800262a <_vfiprintf_r+0x156>
 80025fc:	9207      	str	r2, [sp, #28]
 80025fe:	e014      	b.n	800262a <_vfiprintf_r+0x156>
 8002600:	eba0 0308 	sub.w	r3, r0, r8
 8002604:	fa09 f303 	lsl.w	r3, r9, r3
 8002608:	4313      	orrs	r3, r2
 800260a:	9304      	str	r3, [sp, #16]
 800260c:	46a2      	mov	sl, r4
 800260e:	e7d2      	b.n	80025b6 <_vfiprintf_r+0xe2>
 8002610:	9b03      	ldr	r3, [sp, #12]
 8002612:	1d19      	adds	r1, r3, #4
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	9103      	str	r1, [sp, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	bfbb      	ittet	lt
 800261c:	425b      	neglt	r3, r3
 800261e:	f042 0202 	orrlt.w	r2, r2, #2
 8002622:	9307      	strge	r3, [sp, #28]
 8002624:	9307      	strlt	r3, [sp, #28]
 8002626:	bfb8      	it	lt
 8002628:	9204      	strlt	r2, [sp, #16]
 800262a:	7823      	ldrb	r3, [r4, #0]
 800262c:	2b2e      	cmp	r3, #46	; 0x2e
 800262e:	d10c      	bne.n	800264a <_vfiprintf_r+0x176>
 8002630:	7863      	ldrb	r3, [r4, #1]
 8002632:	2b2a      	cmp	r3, #42	; 0x2a
 8002634:	d135      	bne.n	80026a2 <_vfiprintf_r+0x1ce>
 8002636:	9b03      	ldr	r3, [sp, #12]
 8002638:	1d1a      	adds	r2, r3, #4
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	9203      	str	r2, [sp, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	bfb8      	it	lt
 8002642:	f04f 33ff 	movlt.w	r3, #4294967295
 8002646:	3402      	adds	r4, #2
 8002648:	9305      	str	r3, [sp, #20]
 800264a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002730 <_vfiprintf_r+0x25c>
 800264e:	7821      	ldrb	r1, [r4, #0]
 8002650:	2203      	movs	r2, #3
 8002652:	4650      	mov	r0, sl
 8002654:	f7fd fdc4 	bl	80001e0 <memchr>
 8002658:	b140      	cbz	r0, 800266c <_vfiprintf_r+0x198>
 800265a:	2340      	movs	r3, #64	; 0x40
 800265c:	eba0 000a 	sub.w	r0, r0, sl
 8002660:	fa03 f000 	lsl.w	r0, r3, r0
 8002664:	9b04      	ldr	r3, [sp, #16]
 8002666:	4303      	orrs	r3, r0
 8002668:	3401      	adds	r4, #1
 800266a:	9304      	str	r3, [sp, #16]
 800266c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002670:	482c      	ldr	r0, [pc, #176]	; (8002724 <_vfiprintf_r+0x250>)
 8002672:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002676:	2206      	movs	r2, #6
 8002678:	f7fd fdb2 	bl	80001e0 <memchr>
 800267c:	2800      	cmp	r0, #0
 800267e:	d03f      	beq.n	8002700 <_vfiprintf_r+0x22c>
 8002680:	4b29      	ldr	r3, [pc, #164]	; (8002728 <_vfiprintf_r+0x254>)
 8002682:	bb1b      	cbnz	r3, 80026cc <_vfiprintf_r+0x1f8>
 8002684:	9b03      	ldr	r3, [sp, #12]
 8002686:	3307      	adds	r3, #7
 8002688:	f023 0307 	bic.w	r3, r3, #7
 800268c:	3308      	adds	r3, #8
 800268e:	9303      	str	r3, [sp, #12]
 8002690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002692:	443b      	add	r3, r7
 8002694:	9309      	str	r3, [sp, #36]	; 0x24
 8002696:	e767      	b.n	8002568 <_vfiprintf_r+0x94>
 8002698:	fb0c 3202 	mla	r2, ip, r2, r3
 800269c:	460c      	mov	r4, r1
 800269e:	2001      	movs	r0, #1
 80026a0:	e7a5      	b.n	80025ee <_vfiprintf_r+0x11a>
 80026a2:	2300      	movs	r3, #0
 80026a4:	3401      	adds	r4, #1
 80026a6:	9305      	str	r3, [sp, #20]
 80026a8:	4619      	mov	r1, r3
 80026aa:	f04f 0c0a 	mov.w	ip, #10
 80026ae:	4620      	mov	r0, r4
 80026b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026b4:	3a30      	subs	r2, #48	; 0x30
 80026b6:	2a09      	cmp	r2, #9
 80026b8:	d903      	bls.n	80026c2 <_vfiprintf_r+0x1ee>
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0c5      	beq.n	800264a <_vfiprintf_r+0x176>
 80026be:	9105      	str	r1, [sp, #20]
 80026c0:	e7c3      	b.n	800264a <_vfiprintf_r+0x176>
 80026c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80026c6:	4604      	mov	r4, r0
 80026c8:	2301      	movs	r3, #1
 80026ca:	e7f0      	b.n	80026ae <_vfiprintf_r+0x1da>
 80026cc:	ab03      	add	r3, sp, #12
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	462a      	mov	r2, r5
 80026d2:	4b16      	ldr	r3, [pc, #88]	; (800272c <_vfiprintf_r+0x258>)
 80026d4:	a904      	add	r1, sp, #16
 80026d6:	4630      	mov	r0, r6
 80026d8:	f3af 8000 	nop.w
 80026dc:	4607      	mov	r7, r0
 80026de:	1c78      	adds	r0, r7, #1
 80026e0:	d1d6      	bne.n	8002690 <_vfiprintf_r+0x1bc>
 80026e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80026e4:	07d9      	lsls	r1, r3, #31
 80026e6:	d405      	bmi.n	80026f4 <_vfiprintf_r+0x220>
 80026e8:	89ab      	ldrh	r3, [r5, #12]
 80026ea:	059a      	lsls	r2, r3, #22
 80026ec:	d402      	bmi.n	80026f4 <_vfiprintf_r+0x220>
 80026ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80026f0:	f7ff fe31 	bl	8002356 <__retarget_lock_release_recursive>
 80026f4:	89ab      	ldrh	r3, [r5, #12]
 80026f6:	065b      	lsls	r3, r3, #25
 80026f8:	f53f af12 	bmi.w	8002520 <_vfiprintf_r+0x4c>
 80026fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026fe:	e711      	b.n	8002524 <_vfiprintf_r+0x50>
 8002700:	ab03      	add	r3, sp, #12
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	462a      	mov	r2, r5
 8002706:	4b09      	ldr	r3, [pc, #36]	; (800272c <_vfiprintf_r+0x258>)
 8002708:	a904      	add	r1, sp, #16
 800270a:	4630      	mov	r0, r6
 800270c:	f000 f880 	bl	8002810 <_printf_i>
 8002710:	e7e4      	b.n	80026dc <_vfiprintf_r+0x208>
 8002712:	bf00      	nop
 8002714:	080030c4 	.word	0x080030c4
 8002718:	080030e4 	.word	0x080030e4
 800271c:	080030a4 	.word	0x080030a4
 8002720:	08003104 	.word	0x08003104
 8002724:	0800310e 	.word	0x0800310e
 8002728:	00000000 	.word	0x00000000
 800272c:	080024af 	.word	0x080024af
 8002730:	0800310a 	.word	0x0800310a

08002734 <_printf_common>:
 8002734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002738:	4616      	mov	r6, r2
 800273a:	4699      	mov	r9, r3
 800273c:	688a      	ldr	r2, [r1, #8]
 800273e:	690b      	ldr	r3, [r1, #16]
 8002740:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002744:	4293      	cmp	r3, r2
 8002746:	bfb8      	it	lt
 8002748:	4613      	movlt	r3, r2
 800274a:	6033      	str	r3, [r6, #0]
 800274c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002750:	4607      	mov	r7, r0
 8002752:	460c      	mov	r4, r1
 8002754:	b10a      	cbz	r2, 800275a <_printf_common+0x26>
 8002756:	3301      	adds	r3, #1
 8002758:	6033      	str	r3, [r6, #0]
 800275a:	6823      	ldr	r3, [r4, #0]
 800275c:	0699      	lsls	r1, r3, #26
 800275e:	bf42      	ittt	mi
 8002760:	6833      	ldrmi	r3, [r6, #0]
 8002762:	3302      	addmi	r3, #2
 8002764:	6033      	strmi	r3, [r6, #0]
 8002766:	6825      	ldr	r5, [r4, #0]
 8002768:	f015 0506 	ands.w	r5, r5, #6
 800276c:	d106      	bne.n	800277c <_printf_common+0x48>
 800276e:	f104 0a19 	add.w	sl, r4, #25
 8002772:	68e3      	ldr	r3, [r4, #12]
 8002774:	6832      	ldr	r2, [r6, #0]
 8002776:	1a9b      	subs	r3, r3, r2
 8002778:	42ab      	cmp	r3, r5
 800277a:	dc26      	bgt.n	80027ca <_printf_common+0x96>
 800277c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002780:	1e13      	subs	r3, r2, #0
 8002782:	6822      	ldr	r2, [r4, #0]
 8002784:	bf18      	it	ne
 8002786:	2301      	movne	r3, #1
 8002788:	0692      	lsls	r2, r2, #26
 800278a:	d42b      	bmi.n	80027e4 <_printf_common+0xb0>
 800278c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002790:	4649      	mov	r1, r9
 8002792:	4638      	mov	r0, r7
 8002794:	47c0      	blx	r8
 8002796:	3001      	adds	r0, #1
 8002798:	d01e      	beq.n	80027d8 <_printf_common+0xa4>
 800279a:	6823      	ldr	r3, [r4, #0]
 800279c:	68e5      	ldr	r5, [r4, #12]
 800279e:	6832      	ldr	r2, [r6, #0]
 80027a0:	f003 0306 	and.w	r3, r3, #6
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	bf08      	it	eq
 80027a8:	1aad      	subeq	r5, r5, r2
 80027aa:	68a3      	ldr	r3, [r4, #8]
 80027ac:	6922      	ldr	r2, [r4, #16]
 80027ae:	bf0c      	ite	eq
 80027b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80027b4:	2500      	movne	r5, #0
 80027b6:	4293      	cmp	r3, r2
 80027b8:	bfc4      	itt	gt
 80027ba:	1a9b      	subgt	r3, r3, r2
 80027bc:	18ed      	addgt	r5, r5, r3
 80027be:	2600      	movs	r6, #0
 80027c0:	341a      	adds	r4, #26
 80027c2:	42b5      	cmp	r5, r6
 80027c4:	d11a      	bne.n	80027fc <_printf_common+0xc8>
 80027c6:	2000      	movs	r0, #0
 80027c8:	e008      	b.n	80027dc <_printf_common+0xa8>
 80027ca:	2301      	movs	r3, #1
 80027cc:	4652      	mov	r2, sl
 80027ce:	4649      	mov	r1, r9
 80027d0:	4638      	mov	r0, r7
 80027d2:	47c0      	blx	r8
 80027d4:	3001      	adds	r0, #1
 80027d6:	d103      	bne.n	80027e0 <_printf_common+0xac>
 80027d8:	f04f 30ff 	mov.w	r0, #4294967295
 80027dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027e0:	3501      	adds	r5, #1
 80027e2:	e7c6      	b.n	8002772 <_printf_common+0x3e>
 80027e4:	18e1      	adds	r1, r4, r3
 80027e6:	1c5a      	adds	r2, r3, #1
 80027e8:	2030      	movs	r0, #48	; 0x30
 80027ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027ee:	4422      	add	r2, r4
 80027f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027f8:	3302      	adds	r3, #2
 80027fa:	e7c7      	b.n	800278c <_printf_common+0x58>
 80027fc:	2301      	movs	r3, #1
 80027fe:	4622      	mov	r2, r4
 8002800:	4649      	mov	r1, r9
 8002802:	4638      	mov	r0, r7
 8002804:	47c0      	blx	r8
 8002806:	3001      	adds	r0, #1
 8002808:	d0e6      	beq.n	80027d8 <_printf_common+0xa4>
 800280a:	3601      	adds	r6, #1
 800280c:	e7d9      	b.n	80027c2 <_printf_common+0x8e>
	...

08002810 <_printf_i>:
 8002810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002814:	7e0f      	ldrb	r7, [r1, #24]
 8002816:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002818:	2f78      	cmp	r7, #120	; 0x78
 800281a:	4691      	mov	r9, r2
 800281c:	4680      	mov	r8, r0
 800281e:	460c      	mov	r4, r1
 8002820:	469a      	mov	sl, r3
 8002822:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002826:	d807      	bhi.n	8002838 <_printf_i+0x28>
 8002828:	2f62      	cmp	r7, #98	; 0x62
 800282a:	d80a      	bhi.n	8002842 <_printf_i+0x32>
 800282c:	2f00      	cmp	r7, #0
 800282e:	f000 80d8 	beq.w	80029e2 <_printf_i+0x1d2>
 8002832:	2f58      	cmp	r7, #88	; 0x58
 8002834:	f000 80a3 	beq.w	800297e <_printf_i+0x16e>
 8002838:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800283c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002840:	e03a      	b.n	80028b8 <_printf_i+0xa8>
 8002842:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002846:	2b15      	cmp	r3, #21
 8002848:	d8f6      	bhi.n	8002838 <_printf_i+0x28>
 800284a:	a101      	add	r1, pc, #4	; (adr r1, 8002850 <_printf_i+0x40>)
 800284c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002850:	080028a9 	.word	0x080028a9
 8002854:	080028bd 	.word	0x080028bd
 8002858:	08002839 	.word	0x08002839
 800285c:	08002839 	.word	0x08002839
 8002860:	08002839 	.word	0x08002839
 8002864:	08002839 	.word	0x08002839
 8002868:	080028bd 	.word	0x080028bd
 800286c:	08002839 	.word	0x08002839
 8002870:	08002839 	.word	0x08002839
 8002874:	08002839 	.word	0x08002839
 8002878:	08002839 	.word	0x08002839
 800287c:	080029c9 	.word	0x080029c9
 8002880:	080028ed 	.word	0x080028ed
 8002884:	080029ab 	.word	0x080029ab
 8002888:	08002839 	.word	0x08002839
 800288c:	08002839 	.word	0x08002839
 8002890:	080029eb 	.word	0x080029eb
 8002894:	08002839 	.word	0x08002839
 8002898:	080028ed 	.word	0x080028ed
 800289c:	08002839 	.word	0x08002839
 80028a0:	08002839 	.word	0x08002839
 80028a4:	080029b3 	.word	0x080029b3
 80028a8:	682b      	ldr	r3, [r5, #0]
 80028aa:	1d1a      	adds	r2, r3, #4
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	602a      	str	r2, [r5, #0]
 80028b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80028b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80028b8:	2301      	movs	r3, #1
 80028ba:	e0a3      	b.n	8002a04 <_printf_i+0x1f4>
 80028bc:	6820      	ldr	r0, [r4, #0]
 80028be:	6829      	ldr	r1, [r5, #0]
 80028c0:	0606      	lsls	r6, r0, #24
 80028c2:	f101 0304 	add.w	r3, r1, #4
 80028c6:	d50a      	bpl.n	80028de <_printf_i+0xce>
 80028c8:	680e      	ldr	r6, [r1, #0]
 80028ca:	602b      	str	r3, [r5, #0]
 80028cc:	2e00      	cmp	r6, #0
 80028ce:	da03      	bge.n	80028d8 <_printf_i+0xc8>
 80028d0:	232d      	movs	r3, #45	; 0x2d
 80028d2:	4276      	negs	r6, r6
 80028d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028d8:	485e      	ldr	r0, [pc, #376]	; (8002a54 <_printf_i+0x244>)
 80028da:	230a      	movs	r3, #10
 80028dc:	e019      	b.n	8002912 <_printf_i+0x102>
 80028de:	680e      	ldr	r6, [r1, #0]
 80028e0:	602b      	str	r3, [r5, #0]
 80028e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80028e6:	bf18      	it	ne
 80028e8:	b236      	sxthne	r6, r6
 80028ea:	e7ef      	b.n	80028cc <_printf_i+0xbc>
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	6820      	ldr	r0, [r4, #0]
 80028f0:	1d19      	adds	r1, r3, #4
 80028f2:	6029      	str	r1, [r5, #0]
 80028f4:	0601      	lsls	r1, r0, #24
 80028f6:	d501      	bpl.n	80028fc <_printf_i+0xec>
 80028f8:	681e      	ldr	r6, [r3, #0]
 80028fa:	e002      	b.n	8002902 <_printf_i+0xf2>
 80028fc:	0646      	lsls	r6, r0, #25
 80028fe:	d5fb      	bpl.n	80028f8 <_printf_i+0xe8>
 8002900:	881e      	ldrh	r6, [r3, #0]
 8002902:	4854      	ldr	r0, [pc, #336]	; (8002a54 <_printf_i+0x244>)
 8002904:	2f6f      	cmp	r7, #111	; 0x6f
 8002906:	bf0c      	ite	eq
 8002908:	2308      	moveq	r3, #8
 800290a:	230a      	movne	r3, #10
 800290c:	2100      	movs	r1, #0
 800290e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002912:	6865      	ldr	r5, [r4, #4]
 8002914:	60a5      	str	r5, [r4, #8]
 8002916:	2d00      	cmp	r5, #0
 8002918:	bfa2      	ittt	ge
 800291a:	6821      	ldrge	r1, [r4, #0]
 800291c:	f021 0104 	bicge.w	r1, r1, #4
 8002920:	6021      	strge	r1, [r4, #0]
 8002922:	b90e      	cbnz	r6, 8002928 <_printf_i+0x118>
 8002924:	2d00      	cmp	r5, #0
 8002926:	d04d      	beq.n	80029c4 <_printf_i+0x1b4>
 8002928:	4615      	mov	r5, r2
 800292a:	fbb6 f1f3 	udiv	r1, r6, r3
 800292e:	fb03 6711 	mls	r7, r3, r1, r6
 8002932:	5dc7      	ldrb	r7, [r0, r7]
 8002934:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002938:	4637      	mov	r7, r6
 800293a:	42bb      	cmp	r3, r7
 800293c:	460e      	mov	r6, r1
 800293e:	d9f4      	bls.n	800292a <_printf_i+0x11a>
 8002940:	2b08      	cmp	r3, #8
 8002942:	d10b      	bne.n	800295c <_printf_i+0x14c>
 8002944:	6823      	ldr	r3, [r4, #0]
 8002946:	07de      	lsls	r6, r3, #31
 8002948:	d508      	bpl.n	800295c <_printf_i+0x14c>
 800294a:	6923      	ldr	r3, [r4, #16]
 800294c:	6861      	ldr	r1, [r4, #4]
 800294e:	4299      	cmp	r1, r3
 8002950:	bfde      	ittt	le
 8002952:	2330      	movle	r3, #48	; 0x30
 8002954:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002958:	f105 35ff 	addle.w	r5, r5, #4294967295
 800295c:	1b52      	subs	r2, r2, r5
 800295e:	6122      	str	r2, [r4, #16]
 8002960:	f8cd a000 	str.w	sl, [sp]
 8002964:	464b      	mov	r3, r9
 8002966:	aa03      	add	r2, sp, #12
 8002968:	4621      	mov	r1, r4
 800296a:	4640      	mov	r0, r8
 800296c:	f7ff fee2 	bl	8002734 <_printf_common>
 8002970:	3001      	adds	r0, #1
 8002972:	d14c      	bne.n	8002a0e <_printf_i+0x1fe>
 8002974:	f04f 30ff 	mov.w	r0, #4294967295
 8002978:	b004      	add	sp, #16
 800297a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800297e:	4835      	ldr	r0, [pc, #212]	; (8002a54 <_printf_i+0x244>)
 8002980:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002984:	6829      	ldr	r1, [r5, #0]
 8002986:	6823      	ldr	r3, [r4, #0]
 8002988:	f851 6b04 	ldr.w	r6, [r1], #4
 800298c:	6029      	str	r1, [r5, #0]
 800298e:	061d      	lsls	r5, r3, #24
 8002990:	d514      	bpl.n	80029bc <_printf_i+0x1ac>
 8002992:	07df      	lsls	r7, r3, #31
 8002994:	bf44      	itt	mi
 8002996:	f043 0320 	orrmi.w	r3, r3, #32
 800299a:	6023      	strmi	r3, [r4, #0]
 800299c:	b91e      	cbnz	r6, 80029a6 <_printf_i+0x196>
 800299e:	6823      	ldr	r3, [r4, #0]
 80029a0:	f023 0320 	bic.w	r3, r3, #32
 80029a4:	6023      	str	r3, [r4, #0]
 80029a6:	2310      	movs	r3, #16
 80029a8:	e7b0      	b.n	800290c <_printf_i+0xfc>
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	f043 0320 	orr.w	r3, r3, #32
 80029b0:	6023      	str	r3, [r4, #0]
 80029b2:	2378      	movs	r3, #120	; 0x78
 80029b4:	4828      	ldr	r0, [pc, #160]	; (8002a58 <_printf_i+0x248>)
 80029b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80029ba:	e7e3      	b.n	8002984 <_printf_i+0x174>
 80029bc:	0659      	lsls	r1, r3, #25
 80029be:	bf48      	it	mi
 80029c0:	b2b6      	uxthmi	r6, r6
 80029c2:	e7e6      	b.n	8002992 <_printf_i+0x182>
 80029c4:	4615      	mov	r5, r2
 80029c6:	e7bb      	b.n	8002940 <_printf_i+0x130>
 80029c8:	682b      	ldr	r3, [r5, #0]
 80029ca:	6826      	ldr	r6, [r4, #0]
 80029cc:	6961      	ldr	r1, [r4, #20]
 80029ce:	1d18      	adds	r0, r3, #4
 80029d0:	6028      	str	r0, [r5, #0]
 80029d2:	0635      	lsls	r5, r6, #24
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	d501      	bpl.n	80029dc <_printf_i+0x1cc>
 80029d8:	6019      	str	r1, [r3, #0]
 80029da:	e002      	b.n	80029e2 <_printf_i+0x1d2>
 80029dc:	0670      	lsls	r0, r6, #25
 80029de:	d5fb      	bpl.n	80029d8 <_printf_i+0x1c8>
 80029e0:	8019      	strh	r1, [r3, #0]
 80029e2:	2300      	movs	r3, #0
 80029e4:	6123      	str	r3, [r4, #16]
 80029e6:	4615      	mov	r5, r2
 80029e8:	e7ba      	b.n	8002960 <_printf_i+0x150>
 80029ea:	682b      	ldr	r3, [r5, #0]
 80029ec:	1d1a      	adds	r2, r3, #4
 80029ee:	602a      	str	r2, [r5, #0]
 80029f0:	681d      	ldr	r5, [r3, #0]
 80029f2:	6862      	ldr	r2, [r4, #4]
 80029f4:	2100      	movs	r1, #0
 80029f6:	4628      	mov	r0, r5
 80029f8:	f7fd fbf2 	bl	80001e0 <memchr>
 80029fc:	b108      	cbz	r0, 8002a02 <_printf_i+0x1f2>
 80029fe:	1b40      	subs	r0, r0, r5
 8002a00:	6060      	str	r0, [r4, #4]
 8002a02:	6863      	ldr	r3, [r4, #4]
 8002a04:	6123      	str	r3, [r4, #16]
 8002a06:	2300      	movs	r3, #0
 8002a08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a0c:	e7a8      	b.n	8002960 <_printf_i+0x150>
 8002a0e:	6923      	ldr	r3, [r4, #16]
 8002a10:	462a      	mov	r2, r5
 8002a12:	4649      	mov	r1, r9
 8002a14:	4640      	mov	r0, r8
 8002a16:	47d0      	blx	sl
 8002a18:	3001      	adds	r0, #1
 8002a1a:	d0ab      	beq.n	8002974 <_printf_i+0x164>
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	079b      	lsls	r3, r3, #30
 8002a20:	d413      	bmi.n	8002a4a <_printf_i+0x23a>
 8002a22:	68e0      	ldr	r0, [r4, #12]
 8002a24:	9b03      	ldr	r3, [sp, #12]
 8002a26:	4298      	cmp	r0, r3
 8002a28:	bfb8      	it	lt
 8002a2a:	4618      	movlt	r0, r3
 8002a2c:	e7a4      	b.n	8002978 <_printf_i+0x168>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	4632      	mov	r2, r6
 8002a32:	4649      	mov	r1, r9
 8002a34:	4640      	mov	r0, r8
 8002a36:	47d0      	blx	sl
 8002a38:	3001      	adds	r0, #1
 8002a3a:	d09b      	beq.n	8002974 <_printf_i+0x164>
 8002a3c:	3501      	adds	r5, #1
 8002a3e:	68e3      	ldr	r3, [r4, #12]
 8002a40:	9903      	ldr	r1, [sp, #12]
 8002a42:	1a5b      	subs	r3, r3, r1
 8002a44:	42ab      	cmp	r3, r5
 8002a46:	dcf2      	bgt.n	8002a2e <_printf_i+0x21e>
 8002a48:	e7eb      	b.n	8002a22 <_printf_i+0x212>
 8002a4a:	2500      	movs	r5, #0
 8002a4c:	f104 0619 	add.w	r6, r4, #25
 8002a50:	e7f5      	b.n	8002a3e <_printf_i+0x22e>
 8002a52:	bf00      	nop
 8002a54:	08003115 	.word	0x08003115
 8002a58:	08003126 	.word	0x08003126

08002a5c <_sbrk_r>:
 8002a5c:	b538      	push	{r3, r4, r5, lr}
 8002a5e:	4d06      	ldr	r5, [pc, #24]	; (8002a78 <_sbrk_r+0x1c>)
 8002a60:	2300      	movs	r3, #0
 8002a62:	4604      	mov	r4, r0
 8002a64:	4608      	mov	r0, r1
 8002a66:	602b      	str	r3, [r5, #0]
 8002a68:	f7ff fa0e 	bl	8001e88 <_sbrk>
 8002a6c:	1c43      	adds	r3, r0, #1
 8002a6e:	d102      	bne.n	8002a76 <_sbrk_r+0x1a>
 8002a70:	682b      	ldr	r3, [r5, #0]
 8002a72:	b103      	cbz	r3, 8002a76 <_sbrk_r+0x1a>
 8002a74:	6023      	str	r3, [r4, #0]
 8002a76:	bd38      	pop	{r3, r4, r5, pc}
 8002a78:	20000120 	.word	0x20000120

08002a7c <__sread>:
 8002a7c:	b510      	push	{r4, lr}
 8002a7e:	460c      	mov	r4, r1
 8002a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a84:	f000 fab2 	bl	8002fec <_read_r>
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	bfab      	itete	ge
 8002a8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002a8e:	89a3      	ldrhlt	r3, [r4, #12]
 8002a90:	181b      	addge	r3, r3, r0
 8002a92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002a96:	bfac      	ite	ge
 8002a98:	6563      	strge	r3, [r4, #84]	; 0x54
 8002a9a:	81a3      	strhlt	r3, [r4, #12]
 8002a9c:	bd10      	pop	{r4, pc}

08002a9e <__swrite>:
 8002a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aa2:	461f      	mov	r7, r3
 8002aa4:	898b      	ldrh	r3, [r1, #12]
 8002aa6:	05db      	lsls	r3, r3, #23
 8002aa8:	4605      	mov	r5, r0
 8002aaa:	460c      	mov	r4, r1
 8002aac:	4616      	mov	r6, r2
 8002aae:	d505      	bpl.n	8002abc <__swrite+0x1e>
 8002ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f000 f9c8 	bl	8002e4c <_lseek_r>
 8002abc:	89a3      	ldrh	r3, [r4, #12]
 8002abe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ac2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ac6:	81a3      	strh	r3, [r4, #12]
 8002ac8:	4632      	mov	r2, r6
 8002aca:	463b      	mov	r3, r7
 8002acc:	4628      	mov	r0, r5
 8002ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ad2:	f000 b869 	b.w	8002ba8 <_write_r>

08002ad6 <__sseek>:
 8002ad6:	b510      	push	{r4, lr}
 8002ad8:	460c      	mov	r4, r1
 8002ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ade:	f000 f9b5 	bl	8002e4c <_lseek_r>
 8002ae2:	1c43      	adds	r3, r0, #1
 8002ae4:	89a3      	ldrh	r3, [r4, #12]
 8002ae6:	bf15      	itete	ne
 8002ae8:	6560      	strne	r0, [r4, #84]	; 0x54
 8002aea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002aee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002af2:	81a3      	strheq	r3, [r4, #12]
 8002af4:	bf18      	it	ne
 8002af6:	81a3      	strhne	r3, [r4, #12]
 8002af8:	bd10      	pop	{r4, pc}

08002afa <__sclose>:
 8002afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002afe:	f000 b8d3 	b.w	8002ca8 <_close_r>
	...

08002b04 <__swbuf_r>:
 8002b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b06:	460e      	mov	r6, r1
 8002b08:	4614      	mov	r4, r2
 8002b0a:	4605      	mov	r5, r0
 8002b0c:	b118      	cbz	r0, 8002b16 <__swbuf_r+0x12>
 8002b0e:	6983      	ldr	r3, [r0, #24]
 8002b10:	b90b      	cbnz	r3, 8002b16 <__swbuf_r+0x12>
 8002b12:	f7ff fb81 	bl	8002218 <__sinit>
 8002b16:	4b21      	ldr	r3, [pc, #132]	; (8002b9c <__swbuf_r+0x98>)
 8002b18:	429c      	cmp	r4, r3
 8002b1a:	d12b      	bne.n	8002b74 <__swbuf_r+0x70>
 8002b1c:	686c      	ldr	r4, [r5, #4]
 8002b1e:	69a3      	ldr	r3, [r4, #24]
 8002b20:	60a3      	str	r3, [r4, #8]
 8002b22:	89a3      	ldrh	r3, [r4, #12]
 8002b24:	071a      	lsls	r2, r3, #28
 8002b26:	d52f      	bpl.n	8002b88 <__swbuf_r+0x84>
 8002b28:	6923      	ldr	r3, [r4, #16]
 8002b2a:	b36b      	cbz	r3, 8002b88 <__swbuf_r+0x84>
 8002b2c:	6923      	ldr	r3, [r4, #16]
 8002b2e:	6820      	ldr	r0, [r4, #0]
 8002b30:	1ac0      	subs	r0, r0, r3
 8002b32:	6963      	ldr	r3, [r4, #20]
 8002b34:	b2f6      	uxtb	r6, r6
 8002b36:	4283      	cmp	r3, r0
 8002b38:	4637      	mov	r7, r6
 8002b3a:	dc04      	bgt.n	8002b46 <__swbuf_r+0x42>
 8002b3c:	4621      	mov	r1, r4
 8002b3e:	4628      	mov	r0, r5
 8002b40:	f000 f948 	bl	8002dd4 <_fflush_r>
 8002b44:	bb30      	cbnz	r0, 8002b94 <__swbuf_r+0x90>
 8002b46:	68a3      	ldr	r3, [r4, #8]
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	60a3      	str	r3, [r4, #8]
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	6022      	str	r2, [r4, #0]
 8002b52:	701e      	strb	r6, [r3, #0]
 8002b54:	6963      	ldr	r3, [r4, #20]
 8002b56:	3001      	adds	r0, #1
 8002b58:	4283      	cmp	r3, r0
 8002b5a:	d004      	beq.n	8002b66 <__swbuf_r+0x62>
 8002b5c:	89a3      	ldrh	r3, [r4, #12]
 8002b5e:	07db      	lsls	r3, r3, #31
 8002b60:	d506      	bpl.n	8002b70 <__swbuf_r+0x6c>
 8002b62:	2e0a      	cmp	r6, #10
 8002b64:	d104      	bne.n	8002b70 <__swbuf_r+0x6c>
 8002b66:	4621      	mov	r1, r4
 8002b68:	4628      	mov	r0, r5
 8002b6a:	f000 f933 	bl	8002dd4 <_fflush_r>
 8002b6e:	b988      	cbnz	r0, 8002b94 <__swbuf_r+0x90>
 8002b70:	4638      	mov	r0, r7
 8002b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b74:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <__swbuf_r+0x9c>)
 8002b76:	429c      	cmp	r4, r3
 8002b78:	d101      	bne.n	8002b7e <__swbuf_r+0x7a>
 8002b7a:	68ac      	ldr	r4, [r5, #8]
 8002b7c:	e7cf      	b.n	8002b1e <__swbuf_r+0x1a>
 8002b7e:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <__swbuf_r+0xa0>)
 8002b80:	429c      	cmp	r4, r3
 8002b82:	bf08      	it	eq
 8002b84:	68ec      	ldreq	r4, [r5, #12]
 8002b86:	e7ca      	b.n	8002b1e <__swbuf_r+0x1a>
 8002b88:	4621      	mov	r1, r4
 8002b8a:	4628      	mov	r0, r5
 8002b8c:	f000 f81e 	bl	8002bcc <__swsetup_r>
 8002b90:	2800      	cmp	r0, #0
 8002b92:	d0cb      	beq.n	8002b2c <__swbuf_r+0x28>
 8002b94:	f04f 37ff 	mov.w	r7, #4294967295
 8002b98:	e7ea      	b.n	8002b70 <__swbuf_r+0x6c>
 8002b9a:	bf00      	nop
 8002b9c:	080030c4 	.word	0x080030c4
 8002ba0:	080030e4 	.word	0x080030e4
 8002ba4:	080030a4 	.word	0x080030a4

08002ba8 <_write_r>:
 8002ba8:	b538      	push	{r3, r4, r5, lr}
 8002baa:	4d07      	ldr	r5, [pc, #28]	; (8002bc8 <_write_r+0x20>)
 8002bac:	4604      	mov	r4, r0
 8002bae:	4608      	mov	r0, r1
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	602a      	str	r2, [r5, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	f7ff f915 	bl	8001de6 <_write>
 8002bbc:	1c43      	adds	r3, r0, #1
 8002bbe:	d102      	bne.n	8002bc6 <_write_r+0x1e>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	b103      	cbz	r3, 8002bc6 <_write_r+0x1e>
 8002bc4:	6023      	str	r3, [r4, #0]
 8002bc6:	bd38      	pop	{r3, r4, r5, pc}
 8002bc8:	20000120 	.word	0x20000120

08002bcc <__swsetup_r>:
 8002bcc:	4b32      	ldr	r3, [pc, #200]	; (8002c98 <__swsetup_r+0xcc>)
 8002bce:	b570      	push	{r4, r5, r6, lr}
 8002bd0:	681d      	ldr	r5, [r3, #0]
 8002bd2:	4606      	mov	r6, r0
 8002bd4:	460c      	mov	r4, r1
 8002bd6:	b125      	cbz	r5, 8002be2 <__swsetup_r+0x16>
 8002bd8:	69ab      	ldr	r3, [r5, #24]
 8002bda:	b913      	cbnz	r3, 8002be2 <__swsetup_r+0x16>
 8002bdc:	4628      	mov	r0, r5
 8002bde:	f7ff fb1b 	bl	8002218 <__sinit>
 8002be2:	4b2e      	ldr	r3, [pc, #184]	; (8002c9c <__swsetup_r+0xd0>)
 8002be4:	429c      	cmp	r4, r3
 8002be6:	d10f      	bne.n	8002c08 <__swsetup_r+0x3c>
 8002be8:	686c      	ldr	r4, [r5, #4]
 8002bea:	89a3      	ldrh	r3, [r4, #12]
 8002bec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002bf0:	0719      	lsls	r1, r3, #28
 8002bf2:	d42c      	bmi.n	8002c4e <__swsetup_r+0x82>
 8002bf4:	06dd      	lsls	r5, r3, #27
 8002bf6:	d411      	bmi.n	8002c1c <__swsetup_r+0x50>
 8002bf8:	2309      	movs	r3, #9
 8002bfa:	6033      	str	r3, [r6, #0]
 8002bfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002c00:	81a3      	strh	r3, [r4, #12]
 8002c02:	f04f 30ff 	mov.w	r0, #4294967295
 8002c06:	e03e      	b.n	8002c86 <__swsetup_r+0xba>
 8002c08:	4b25      	ldr	r3, [pc, #148]	; (8002ca0 <__swsetup_r+0xd4>)
 8002c0a:	429c      	cmp	r4, r3
 8002c0c:	d101      	bne.n	8002c12 <__swsetup_r+0x46>
 8002c0e:	68ac      	ldr	r4, [r5, #8]
 8002c10:	e7eb      	b.n	8002bea <__swsetup_r+0x1e>
 8002c12:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <__swsetup_r+0xd8>)
 8002c14:	429c      	cmp	r4, r3
 8002c16:	bf08      	it	eq
 8002c18:	68ec      	ldreq	r4, [r5, #12]
 8002c1a:	e7e6      	b.n	8002bea <__swsetup_r+0x1e>
 8002c1c:	0758      	lsls	r0, r3, #29
 8002c1e:	d512      	bpl.n	8002c46 <__swsetup_r+0x7a>
 8002c20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c22:	b141      	cbz	r1, 8002c36 <__swsetup_r+0x6a>
 8002c24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c28:	4299      	cmp	r1, r3
 8002c2a:	d002      	beq.n	8002c32 <__swsetup_r+0x66>
 8002c2c:	4630      	mov	r0, r6
 8002c2e:	f000 f991 	bl	8002f54 <_free_r>
 8002c32:	2300      	movs	r3, #0
 8002c34:	6363      	str	r3, [r4, #52]	; 0x34
 8002c36:	89a3      	ldrh	r3, [r4, #12]
 8002c38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002c3c:	81a3      	strh	r3, [r4, #12]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	6063      	str	r3, [r4, #4]
 8002c42:	6923      	ldr	r3, [r4, #16]
 8002c44:	6023      	str	r3, [r4, #0]
 8002c46:	89a3      	ldrh	r3, [r4, #12]
 8002c48:	f043 0308 	orr.w	r3, r3, #8
 8002c4c:	81a3      	strh	r3, [r4, #12]
 8002c4e:	6923      	ldr	r3, [r4, #16]
 8002c50:	b94b      	cbnz	r3, 8002c66 <__swsetup_r+0x9a>
 8002c52:	89a3      	ldrh	r3, [r4, #12]
 8002c54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c5c:	d003      	beq.n	8002c66 <__swsetup_r+0x9a>
 8002c5e:	4621      	mov	r1, r4
 8002c60:	4630      	mov	r0, r6
 8002c62:	f000 f92b 	bl	8002ebc <__smakebuf_r>
 8002c66:	89a0      	ldrh	r0, [r4, #12]
 8002c68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002c6c:	f010 0301 	ands.w	r3, r0, #1
 8002c70:	d00a      	beq.n	8002c88 <__swsetup_r+0xbc>
 8002c72:	2300      	movs	r3, #0
 8002c74:	60a3      	str	r3, [r4, #8]
 8002c76:	6963      	ldr	r3, [r4, #20]
 8002c78:	425b      	negs	r3, r3
 8002c7a:	61a3      	str	r3, [r4, #24]
 8002c7c:	6923      	ldr	r3, [r4, #16]
 8002c7e:	b943      	cbnz	r3, 8002c92 <__swsetup_r+0xc6>
 8002c80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002c84:	d1ba      	bne.n	8002bfc <__swsetup_r+0x30>
 8002c86:	bd70      	pop	{r4, r5, r6, pc}
 8002c88:	0781      	lsls	r1, r0, #30
 8002c8a:	bf58      	it	pl
 8002c8c:	6963      	ldrpl	r3, [r4, #20]
 8002c8e:	60a3      	str	r3, [r4, #8]
 8002c90:	e7f4      	b.n	8002c7c <__swsetup_r+0xb0>
 8002c92:	2000      	movs	r0, #0
 8002c94:	e7f7      	b.n	8002c86 <__swsetup_r+0xba>
 8002c96:	bf00      	nop
 8002c98:	2000000c 	.word	0x2000000c
 8002c9c:	080030c4 	.word	0x080030c4
 8002ca0:	080030e4 	.word	0x080030e4
 8002ca4:	080030a4 	.word	0x080030a4

08002ca8 <_close_r>:
 8002ca8:	b538      	push	{r3, r4, r5, lr}
 8002caa:	4d06      	ldr	r5, [pc, #24]	; (8002cc4 <_close_r+0x1c>)
 8002cac:	2300      	movs	r3, #0
 8002cae:	4604      	mov	r4, r0
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	602b      	str	r3, [r5, #0]
 8002cb4:	f7ff f8b3 	bl	8001e1e <_close>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_close_r+0x1a>
 8002cbc:	682b      	ldr	r3, [r5, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_close_r+0x1a>
 8002cc0:	6023      	str	r3, [r4, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	20000120 	.word	0x20000120

08002cc8 <__sflush_r>:
 8002cc8:	898a      	ldrh	r2, [r1, #12]
 8002cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cce:	4605      	mov	r5, r0
 8002cd0:	0710      	lsls	r0, r2, #28
 8002cd2:	460c      	mov	r4, r1
 8002cd4:	d458      	bmi.n	8002d88 <__sflush_r+0xc0>
 8002cd6:	684b      	ldr	r3, [r1, #4]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	dc05      	bgt.n	8002ce8 <__sflush_r+0x20>
 8002cdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	dc02      	bgt.n	8002ce8 <__sflush_r+0x20>
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ce8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002cea:	2e00      	cmp	r6, #0
 8002cec:	d0f9      	beq.n	8002ce2 <__sflush_r+0x1a>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002cf4:	682f      	ldr	r7, [r5, #0]
 8002cf6:	602b      	str	r3, [r5, #0]
 8002cf8:	d032      	beq.n	8002d60 <__sflush_r+0x98>
 8002cfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002cfc:	89a3      	ldrh	r3, [r4, #12]
 8002cfe:	075a      	lsls	r2, r3, #29
 8002d00:	d505      	bpl.n	8002d0e <__sflush_r+0x46>
 8002d02:	6863      	ldr	r3, [r4, #4]
 8002d04:	1ac0      	subs	r0, r0, r3
 8002d06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d08:	b10b      	cbz	r3, 8002d0e <__sflush_r+0x46>
 8002d0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d0c:	1ac0      	subs	r0, r0, r3
 8002d0e:	2300      	movs	r3, #0
 8002d10:	4602      	mov	r2, r0
 8002d12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d14:	6a21      	ldr	r1, [r4, #32]
 8002d16:	4628      	mov	r0, r5
 8002d18:	47b0      	blx	r6
 8002d1a:	1c43      	adds	r3, r0, #1
 8002d1c:	89a3      	ldrh	r3, [r4, #12]
 8002d1e:	d106      	bne.n	8002d2e <__sflush_r+0x66>
 8002d20:	6829      	ldr	r1, [r5, #0]
 8002d22:	291d      	cmp	r1, #29
 8002d24:	d82c      	bhi.n	8002d80 <__sflush_r+0xb8>
 8002d26:	4a2a      	ldr	r2, [pc, #168]	; (8002dd0 <__sflush_r+0x108>)
 8002d28:	40ca      	lsrs	r2, r1
 8002d2a:	07d6      	lsls	r6, r2, #31
 8002d2c:	d528      	bpl.n	8002d80 <__sflush_r+0xb8>
 8002d2e:	2200      	movs	r2, #0
 8002d30:	6062      	str	r2, [r4, #4]
 8002d32:	04d9      	lsls	r1, r3, #19
 8002d34:	6922      	ldr	r2, [r4, #16]
 8002d36:	6022      	str	r2, [r4, #0]
 8002d38:	d504      	bpl.n	8002d44 <__sflush_r+0x7c>
 8002d3a:	1c42      	adds	r2, r0, #1
 8002d3c:	d101      	bne.n	8002d42 <__sflush_r+0x7a>
 8002d3e:	682b      	ldr	r3, [r5, #0]
 8002d40:	b903      	cbnz	r3, 8002d44 <__sflush_r+0x7c>
 8002d42:	6560      	str	r0, [r4, #84]	; 0x54
 8002d44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d46:	602f      	str	r7, [r5, #0]
 8002d48:	2900      	cmp	r1, #0
 8002d4a:	d0ca      	beq.n	8002ce2 <__sflush_r+0x1a>
 8002d4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d50:	4299      	cmp	r1, r3
 8002d52:	d002      	beq.n	8002d5a <__sflush_r+0x92>
 8002d54:	4628      	mov	r0, r5
 8002d56:	f000 f8fd 	bl	8002f54 <_free_r>
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	6360      	str	r0, [r4, #52]	; 0x34
 8002d5e:	e7c1      	b.n	8002ce4 <__sflush_r+0x1c>
 8002d60:	6a21      	ldr	r1, [r4, #32]
 8002d62:	2301      	movs	r3, #1
 8002d64:	4628      	mov	r0, r5
 8002d66:	47b0      	blx	r6
 8002d68:	1c41      	adds	r1, r0, #1
 8002d6a:	d1c7      	bne.n	8002cfc <__sflush_r+0x34>
 8002d6c:	682b      	ldr	r3, [r5, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0c4      	beq.n	8002cfc <__sflush_r+0x34>
 8002d72:	2b1d      	cmp	r3, #29
 8002d74:	d001      	beq.n	8002d7a <__sflush_r+0xb2>
 8002d76:	2b16      	cmp	r3, #22
 8002d78:	d101      	bne.n	8002d7e <__sflush_r+0xb6>
 8002d7a:	602f      	str	r7, [r5, #0]
 8002d7c:	e7b1      	b.n	8002ce2 <__sflush_r+0x1a>
 8002d7e:	89a3      	ldrh	r3, [r4, #12]
 8002d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d84:	81a3      	strh	r3, [r4, #12]
 8002d86:	e7ad      	b.n	8002ce4 <__sflush_r+0x1c>
 8002d88:	690f      	ldr	r7, [r1, #16]
 8002d8a:	2f00      	cmp	r7, #0
 8002d8c:	d0a9      	beq.n	8002ce2 <__sflush_r+0x1a>
 8002d8e:	0793      	lsls	r3, r2, #30
 8002d90:	680e      	ldr	r6, [r1, #0]
 8002d92:	bf08      	it	eq
 8002d94:	694b      	ldreq	r3, [r1, #20]
 8002d96:	600f      	str	r7, [r1, #0]
 8002d98:	bf18      	it	ne
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	eba6 0807 	sub.w	r8, r6, r7
 8002da0:	608b      	str	r3, [r1, #8]
 8002da2:	f1b8 0f00 	cmp.w	r8, #0
 8002da6:	dd9c      	ble.n	8002ce2 <__sflush_r+0x1a>
 8002da8:	6a21      	ldr	r1, [r4, #32]
 8002daa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002dac:	4643      	mov	r3, r8
 8002dae:	463a      	mov	r2, r7
 8002db0:	4628      	mov	r0, r5
 8002db2:	47b0      	blx	r6
 8002db4:	2800      	cmp	r0, #0
 8002db6:	dc06      	bgt.n	8002dc6 <__sflush_r+0xfe>
 8002db8:	89a3      	ldrh	r3, [r4, #12]
 8002dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dbe:	81a3      	strh	r3, [r4, #12]
 8002dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc4:	e78e      	b.n	8002ce4 <__sflush_r+0x1c>
 8002dc6:	4407      	add	r7, r0
 8002dc8:	eba8 0800 	sub.w	r8, r8, r0
 8002dcc:	e7e9      	b.n	8002da2 <__sflush_r+0xda>
 8002dce:	bf00      	nop
 8002dd0:	20400001 	.word	0x20400001

08002dd4 <_fflush_r>:
 8002dd4:	b538      	push	{r3, r4, r5, lr}
 8002dd6:	690b      	ldr	r3, [r1, #16]
 8002dd8:	4605      	mov	r5, r0
 8002dda:	460c      	mov	r4, r1
 8002ddc:	b913      	cbnz	r3, 8002de4 <_fflush_r+0x10>
 8002dde:	2500      	movs	r5, #0
 8002de0:	4628      	mov	r0, r5
 8002de2:	bd38      	pop	{r3, r4, r5, pc}
 8002de4:	b118      	cbz	r0, 8002dee <_fflush_r+0x1a>
 8002de6:	6983      	ldr	r3, [r0, #24]
 8002de8:	b90b      	cbnz	r3, 8002dee <_fflush_r+0x1a>
 8002dea:	f7ff fa15 	bl	8002218 <__sinit>
 8002dee:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <_fflush_r+0x6c>)
 8002df0:	429c      	cmp	r4, r3
 8002df2:	d11b      	bne.n	8002e2c <_fflush_r+0x58>
 8002df4:	686c      	ldr	r4, [r5, #4]
 8002df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0ef      	beq.n	8002dde <_fflush_r+0xa>
 8002dfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002e00:	07d0      	lsls	r0, r2, #31
 8002e02:	d404      	bmi.n	8002e0e <_fflush_r+0x3a>
 8002e04:	0599      	lsls	r1, r3, #22
 8002e06:	d402      	bmi.n	8002e0e <_fflush_r+0x3a>
 8002e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e0a:	f7ff faa3 	bl	8002354 <__retarget_lock_acquire_recursive>
 8002e0e:	4628      	mov	r0, r5
 8002e10:	4621      	mov	r1, r4
 8002e12:	f7ff ff59 	bl	8002cc8 <__sflush_r>
 8002e16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e18:	07da      	lsls	r2, r3, #31
 8002e1a:	4605      	mov	r5, r0
 8002e1c:	d4e0      	bmi.n	8002de0 <_fflush_r+0xc>
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	059b      	lsls	r3, r3, #22
 8002e22:	d4dd      	bmi.n	8002de0 <_fflush_r+0xc>
 8002e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e26:	f7ff fa96 	bl	8002356 <__retarget_lock_release_recursive>
 8002e2a:	e7d9      	b.n	8002de0 <_fflush_r+0xc>
 8002e2c:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <_fflush_r+0x70>)
 8002e2e:	429c      	cmp	r4, r3
 8002e30:	d101      	bne.n	8002e36 <_fflush_r+0x62>
 8002e32:	68ac      	ldr	r4, [r5, #8]
 8002e34:	e7df      	b.n	8002df6 <_fflush_r+0x22>
 8002e36:	4b04      	ldr	r3, [pc, #16]	; (8002e48 <_fflush_r+0x74>)
 8002e38:	429c      	cmp	r4, r3
 8002e3a:	bf08      	it	eq
 8002e3c:	68ec      	ldreq	r4, [r5, #12]
 8002e3e:	e7da      	b.n	8002df6 <_fflush_r+0x22>
 8002e40:	080030c4 	.word	0x080030c4
 8002e44:	080030e4 	.word	0x080030e4
 8002e48:	080030a4 	.word	0x080030a4

08002e4c <_lseek_r>:
 8002e4c:	b538      	push	{r3, r4, r5, lr}
 8002e4e:	4d07      	ldr	r5, [pc, #28]	; (8002e6c <_lseek_r+0x20>)
 8002e50:	4604      	mov	r4, r0
 8002e52:	4608      	mov	r0, r1
 8002e54:	4611      	mov	r1, r2
 8002e56:	2200      	movs	r2, #0
 8002e58:	602a      	str	r2, [r5, #0]
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	f7ff f806 	bl	8001e6c <_lseek>
 8002e60:	1c43      	adds	r3, r0, #1
 8002e62:	d102      	bne.n	8002e6a <_lseek_r+0x1e>
 8002e64:	682b      	ldr	r3, [r5, #0]
 8002e66:	b103      	cbz	r3, 8002e6a <_lseek_r+0x1e>
 8002e68:	6023      	str	r3, [r4, #0]
 8002e6a:	bd38      	pop	{r3, r4, r5, pc}
 8002e6c:	20000120 	.word	0x20000120

08002e70 <__swhatbuf_r>:
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	460e      	mov	r6, r1
 8002e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e78:	2900      	cmp	r1, #0
 8002e7a:	b096      	sub	sp, #88	; 0x58
 8002e7c:	4614      	mov	r4, r2
 8002e7e:	461d      	mov	r5, r3
 8002e80:	da08      	bge.n	8002e94 <__swhatbuf_r+0x24>
 8002e82:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	602a      	str	r2, [r5, #0]
 8002e8a:	061a      	lsls	r2, r3, #24
 8002e8c:	d410      	bmi.n	8002eb0 <__swhatbuf_r+0x40>
 8002e8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e92:	e00e      	b.n	8002eb2 <__swhatbuf_r+0x42>
 8002e94:	466a      	mov	r2, sp
 8002e96:	f000 f8bb 	bl	8003010 <_fstat_r>
 8002e9a:	2800      	cmp	r0, #0
 8002e9c:	dbf1      	blt.n	8002e82 <__swhatbuf_r+0x12>
 8002e9e:	9a01      	ldr	r2, [sp, #4]
 8002ea0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002ea4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002ea8:	425a      	negs	r2, r3
 8002eaa:	415a      	adcs	r2, r3
 8002eac:	602a      	str	r2, [r5, #0]
 8002eae:	e7ee      	b.n	8002e8e <__swhatbuf_r+0x1e>
 8002eb0:	2340      	movs	r3, #64	; 0x40
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	6023      	str	r3, [r4, #0]
 8002eb6:	b016      	add	sp, #88	; 0x58
 8002eb8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002ebc <__smakebuf_r>:
 8002ebc:	898b      	ldrh	r3, [r1, #12]
 8002ebe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002ec0:	079d      	lsls	r5, r3, #30
 8002ec2:	4606      	mov	r6, r0
 8002ec4:	460c      	mov	r4, r1
 8002ec6:	d507      	bpl.n	8002ed8 <__smakebuf_r+0x1c>
 8002ec8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002ecc:	6023      	str	r3, [r4, #0]
 8002ece:	6123      	str	r3, [r4, #16]
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	6163      	str	r3, [r4, #20]
 8002ed4:	b002      	add	sp, #8
 8002ed6:	bd70      	pop	{r4, r5, r6, pc}
 8002ed8:	ab01      	add	r3, sp, #4
 8002eda:	466a      	mov	r2, sp
 8002edc:	f7ff ffc8 	bl	8002e70 <__swhatbuf_r>
 8002ee0:	9900      	ldr	r1, [sp, #0]
 8002ee2:	4605      	mov	r5, r0
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	f7ff fa57 	bl	8002398 <_malloc_r>
 8002eea:	b948      	cbnz	r0, 8002f00 <__smakebuf_r+0x44>
 8002eec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ef0:	059a      	lsls	r2, r3, #22
 8002ef2:	d4ef      	bmi.n	8002ed4 <__smakebuf_r+0x18>
 8002ef4:	f023 0303 	bic.w	r3, r3, #3
 8002ef8:	f043 0302 	orr.w	r3, r3, #2
 8002efc:	81a3      	strh	r3, [r4, #12]
 8002efe:	e7e3      	b.n	8002ec8 <__smakebuf_r+0xc>
 8002f00:	4b0d      	ldr	r3, [pc, #52]	; (8002f38 <__smakebuf_r+0x7c>)
 8002f02:	62b3      	str	r3, [r6, #40]	; 0x28
 8002f04:	89a3      	ldrh	r3, [r4, #12]
 8002f06:	6020      	str	r0, [r4, #0]
 8002f08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f0c:	81a3      	strh	r3, [r4, #12]
 8002f0e:	9b00      	ldr	r3, [sp, #0]
 8002f10:	6163      	str	r3, [r4, #20]
 8002f12:	9b01      	ldr	r3, [sp, #4]
 8002f14:	6120      	str	r0, [r4, #16]
 8002f16:	b15b      	cbz	r3, 8002f30 <__smakebuf_r+0x74>
 8002f18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f1c:	4630      	mov	r0, r6
 8002f1e:	f000 f889 	bl	8003034 <_isatty_r>
 8002f22:	b128      	cbz	r0, 8002f30 <__smakebuf_r+0x74>
 8002f24:	89a3      	ldrh	r3, [r4, #12]
 8002f26:	f023 0303 	bic.w	r3, r3, #3
 8002f2a:	f043 0301 	orr.w	r3, r3, #1
 8002f2e:	81a3      	strh	r3, [r4, #12]
 8002f30:	89a0      	ldrh	r0, [r4, #12]
 8002f32:	4305      	orrs	r5, r0
 8002f34:	81a5      	strh	r5, [r4, #12]
 8002f36:	e7cd      	b.n	8002ed4 <__smakebuf_r+0x18>
 8002f38:	080021b1 	.word	0x080021b1

08002f3c <__malloc_lock>:
 8002f3c:	4801      	ldr	r0, [pc, #4]	; (8002f44 <__malloc_lock+0x8>)
 8002f3e:	f7ff ba09 	b.w	8002354 <__retarget_lock_acquire_recursive>
 8002f42:	bf00      	nop
 8002f44:	20000114 	.word	0x20000114

08002f48 <__malloc_unlock>:
 8002f48:	4801      	ldr	r0, [pc, #4]	; (8002f50 <__malloc_unlock+0x8>)
 8002f4a:	f7ff ba04 	b.w	8002356 <__retarget_lock_release_recursive>
 8002f4e:	bf00      	nop
 8002f50:	20000114 	.word	0x20000114

08002f54 <_free_r>:
 8002f54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002f56:	2900      	cmp	r1, #0
 8002f58:	d044      	beq.n	8002fe4 <_free_r+0x90>
 8002f5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f5e:	9001      	str	r0, [sp, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f1a1 0404 	sub.w	r4, r1, #4
 8002f66:	bfb8      	it	lt
 8002f68:	18e4      	addlt	r4, r4, r3
 8002f6a:	f7ff ffe7 	bl	8002f3c <__malloc_lock>
 8002f6e:	4a1e      	ldr	r2, [pc, #120]	; (8002fe8 <_free_r+0x94>)
 8002f70:	9801      	ldr	r0, [sp, #4]
 8002f72:	6813      	ldr	r3, [r2, #0]
 8002f74:	b933      	cbnz	r3, 8002f84 <_free_r+0x30>
 8002f76:	6063      	str	r3, [r4, #4]
 8002f78:	6014      	str	r4, [r2, #0]
 8002f7a:	b003      	add	sp, #12
 8002f7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002f80:	f7ff bfe2 	b.w	8002f48 <__malloc_unlock>
 8002f84:	42a3      	cmp	r3, r4
 8002f86:	d908      	bls.n	8002f9a <_free_r+0x46>
 8002f88:	6825      	ldr	r5, [r4, #0]
 8002f8a:	1961      	adds	r1, r4, r5
 8002f8c:	428b      	cmp	r3, r1
 8002f8e:	bf01      	itttt	eq
 8002f90:	6819      	ldreq	r1, [r3, #0]
 8002f92:	685b      	ldreq	r3, [r3, #4]
 8002f94:	1949      	addeq	r1, r1, r5
 8002f96:	6021      	streq	r1, [r4, #0]
 8002f98:	e7ed      	b.n	8002f76 <_free_r+0x22>
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	b10b      	cbz	r3, 8002fa4 <_free_r+0x50>
 8002fa0:	42a3      	cmp	r3, r4
 8002fa2:	d9fa      	bls.n	8002f9a <_free_r+0x46>
 8002fa4:	6811      	ldr	r1, [r2, #0]
 8002fa6:	1855      	adds	r5, r2, r1
 8002fa8:	42a5      	cmp	r5, r4
 8002faa:	d10b      	bne.n	8002fc4 <_free_r+0x70>
 8002fac:	6824      	ldr	r4, [r4, #0]
 8002fae:	4421      	add	r1, r4
 8002fb0:	1854      	adds	r4, r2, r1
 8002fb2:	42a3      	cmp	r3, r4
 8002fb4:	6011      	str	r1, [r2, #0]
 8002fb6:	d1e0      	bne.n	8002f7a <_free_r+0x26>
 8002fb8:	681c      	ldr	r4, [r3, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	6053      	str	r3, [r2, #4]
 8002fbe:	4421      	add	r1, r4
 8002fc0:	6011      	str	r1, [r2, #0]
 8002fc2:	e7da      	b.n	8002f7a <_free_r+0x26>
 8002fc4:	d902      	bls.n	8002fcc <_free_r+0x78>
 8002fc6:	230c      	movs	r3, #12
 8002fc8:	6003      	str	r3, [r0, #0]
 8002fca:	e7d6      	b.n	8002f7a <_free_r+0x26>
 8002fcc:	6825      	ldr	r5, [r4, #0]
 8002fce:	1961      	adds	r1, r4, r5
 8002fd0:	428b      	cmp	r3, r1
 8002fd2:	bf04      	itt	eq
 8002fd4:	6819      	ldreq	r1, [r3, #0]
 8002fd6:	685b      	ldreq	r3, [r3, #4]
 8002fd8:	6063      	str	r3, [r4, #4]
 8002fda:	bf04      	itt	eq
 8002fdc:	1949      	addeq	r1, r1, r5
 8002fde:	6021      	streq	r1, [r4, #0]
 8002fe0:	6054      	str	r4, [r2, #4]
 8002fe2:	e7ca      	b.n	8002f7a <_free_r+0x26>
 8002fe4:	b003      	add	sp, #12
 8002fe6:	bd30      	pop	{r4, r5, pc}
 8002fe8:	20000118 	.word	0x20000118

08002fec <_read_r>:
 8002fec:	b538      	push	{r3, r4, r5, lr}
 8002fee:	4d07      	ldr	r5, [pc, #28]	; (800300c <_read_r+0x20>)
 8002ff0:	4604      	mov	r4, r0
 8002ff2:	4608      	mov	r0, r1
 8002ff4:	4611      	mov	r1, r2
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	602a      	str	r2, [r5, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	f7fe fed6 	bl	8001dac <_read>
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	d102      	bne.n	800300a <_read_r+0x1e>
 8003004:	682b      	ldr	r3, [r5, #0]
 8003006:	b103      	cbz	r3, 800300a <_read_r+0x1e>
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	bd38      	pop	{r3, r4, r5, pc}
 800300c:	20000120 	.word	0x20000120

08003010 <_fstat_r>:
 8003010:	b538      	push	{r3, r4, r5, lr}
 8003012:	4d07      	ldr	r5, [pc, #28]	; (8003030 <_fstat_r+0x20>)
 8003014:	2300      	movs	r3, #0
 8003016:	4604      	mov	r4, r0
 8003018:	4608      	mov	r0, r1
 800301a:	4611      	mov	r1, r2
 800301c:	602b      	str	r3, [r5, #0]
 800301e:	f7fe ff0a 	bl	8001e36 <_fstat>
 8003022:	1c43      	adds	r3, r0, #1
 8003024:	d102      	bne.n	800302c <_fstat_r+0x1c>
 8003026:	682b      	ldr	r3, [r5, #0]
 8003028:	b103      	cbz	r3, 800302c <_fstat_r+0x1c>
 800302a:	6023      	str	r3, [r4, #0]
 800302c:	bd38      	pop	{r3, r4, r5, pc}
 800302e:	bf00      	nop
 8003030:	20000120 	.word	0x20000120

08003034 <_isatty_r>:
 8003034:	b538      	push	{r3, r4, r5, lr}
 8003036:	4d06      	ldr	r5, [pc, #24]	; (8003050 <_isatty_r+0x1c>)
 8003038:	2300      	movs	r3, #0
 800303a:	4604      	mov	r4, r0
 800303c:	4608      	mov	r0, r1
 800303e:	602b      	str	r3, [r5, #0]
 8003040:	f7fe ff09 	bl	8001e56 <_isatty>
 8003044:	1c43      	adds	r3, r0, #1
 8003046:	d102      	bne.n	800304e <_isatty_r+0x1a>
 8003048:	682b      	ldr	r3, [r5, #0]
 800304a:	b103      	cbz	r3, 800304e <_isatty_r+0x1a>
 800304c:	6023      	str	r3, [r4, #0]
 800304e:	bd38      	pop	{r3, r4, r5, pc}
 8003050:	20000120 	.word	0x20000120

08003054 <_init>:
 8003054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003056:	bf00      	nop
 8003058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800305a:	bc08      	pop	{r3}
 800305c:	469e      	mov	lr, r3
 800305e:	4770      	bx	lr

08003060 <_fini>:
 8003060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003062:	bf00      	nop
 8003064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003066:	bc08      	pop	{r3}
 8003068:	469e      	mov	lr, r3
 800306a:	4770      	bx	lr
