# do EXPT5_Music_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/student/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT5_Music/code/toneGenerator2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:31 on Apr 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT5_Music/code/toneGenerator2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity toneGenerator2
# -- Compiling architecture behav of toneGenerator2
# End time: 20:12:32 on Apr 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT5_Music/code/music.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:32 on Apr 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT5_Music/code/music.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity music
# -- Compiling architecture RtlBehavioural of music
# End time: 20:12:32 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT5_Music/song_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:32 on Apr 06,2021
# vcom -reportprogress 300 -93 -work work /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT5_Music/song_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity song_tb
# -- Compiling architecture testbench of song_tb
# End time: 20:12:32 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  song_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" song_tb 
# Start time: 20:12:32 on Apr 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.song_tb(testbench)
# Loading work.music(rtlbehavioural)
# Loading work.tonegenerator2(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# End time: 20:14:58 on Apr 06,2021, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
