/*
 * Copyright (C) 2016 IBM Corp.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#include <linux/bitops.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/mfd/syscon.h>
#include <linux/mutex.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinmux.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <linux/string.h>
#include <linux/types.h>

#include "../core.h"
#include "../pinctrl-utils.h"
#include "pinctrl-aspeed.h"

#define ASPEED_G6_NR_PINS 244

#define M24 0
SIG_EXPR_LIST_DECL_SINGLE(MDC3, MDIO3, SIG_DESC_SET(SCU410, 0));
SIG_EXPR_LIST_DECL_SINGLE(SCL11, I2C11, SIG_DESC_SET(SCU4B0, 0));
MS_PIN_DECL(M24, GPIOA0, MDC3, SCL11);

#define M25 1
SIG_EXPR_LIST_DECL_SINGLE(MDIO3, MDIO3, SIG_DESC_SET(SCU410, 1));
SIG_EXPR_LIST_DECL_SINGLE(SDA11, I2C11, SIG_DESC_SET(SCU4B0, 1));
MS_PIN_DECL(M25, GPIOA1, MDIO3, SDA11);

FUNC_GROUP_DECL(MDIO3, M24, M25);

FUNC_GROUP_DECL(I2C11, M24, M25);

#define L26 2
SIG_EXPR_LIST_DECL_SINGLE(MDC4, MDIO4, SIG_DESC_SET(SCU410, 2));
SIG_EXPR_LIST_DECL_SINGLE(SCL12, I2C12, SIG_DESC_SET(SCU4B0, 2));
MS_PIN_DECL(L26, GPIOA2, MDC4, SCL12);

#define K24 3
SIG_EXPR_LIST_DECL_SINGLE(MDIO4, MDIO4, SIG_DESC_SET(SCU410, 3));
SIG_EXPR_LIST_DECL_SINGLE(SDA12, I2C12, SIG_DESC_SET(SCU4B0, 3));
MS_PIN_DECL(K24, GPIOA3, MDIO4, SDA12);

FUNC_GROUP_DECL(MDIO4, L26, K24);

FUNC_GROUP_DECL(I2C12, L26, K24);

#define K26 4
SIG_EXPR_LIST_DECL_SINGLE(MAC1LINK, MAC1LINK, SIG_DESC_SET(SCU410, 4));
SIG_EXPR_LIST_DECL_SINGLE(SCL13, I2C13, SIG_DESC_SET(SCU4B0, 4));
MS_PIN_DECL(K26, GPIOA4, MAC1LINK, SCL13);
FUNC_GROUP_DECL(MAC1LINK, K26);

#define L24 5
SIG_EXPR_LIST_DECL_SINGLE(MAC2LINK, MAC2LINK, SIG_DESC_SET(SCU410, 5));
SIG_EXPR_LIST_DECL_SINGLE(SDA13, I2C13, SIG_DESC_SET(SCU4B0, 5));
MS_PIN_DECL(L24, GPIOA5, MAC2LINK, SDA13);
FUNC_GROUP_DECL(MAC2LINK, L24);

FUNC_GROUP_DECL(I2C13, K26, L24);

#define L23 6
SIG_EXPR_LIST_DECL_SINGLE(MAC3LINK, MAC3LINK, SIG_DESC_SET(SCU410, 6));
SIG_EXPR_LIST_DECL_SINGLE(SCL14, I2C14, SIG_DESC_SET(SCU4B0, 6));
MS_PIN_DECL(L23, GPIOA6, MAC3LINK, SCL14);
FUNC_GROUP_DECL(MAC3LINK, L23);

#define K25 7
SIG_EXPR_LIST_DECL_SINGLE(MAC4LINK, MAC4LINK, SIG_DESC_SET(SCU410, 7));
SIG_EXPR_LIST_DECL_SINGLE(SDA14, I2C14, SIG_DESC_SET(SCU4B0, 7));
MS_PIN_DECL(K25, GPIOA7, MAC4LINK, SDA14);
FUNC_GROUP_DECL(MAC4LINK, K25);

FUNC_GROUP_DECL(I2C14, L23, K25);

#define J26 8
SIG_EXPR_LIST_DECL_SINGLE(SALT1, SALT1, SIG_DESC_SET(SCU410, 8));
SIG_EXPR_LIST_DECL_SINGLE(LHAD0, LPCHC, SIG_DESC_SET(SCU4B0, 8));
MS_PIN_DECL(J26, GPIOB0, SALT1, LHAD0);
FUNC_GROUP_DECL(SALT1, J26);

#define K23 9
SIG_EXPR_LIST_DECL_SINGLE(SALT2, SALT2, SIG_DESC_SET(SCU410, 9));
SIG_EXPR_LIST_DECL_SINGLE(LHAD1, LPCHC, SIG_DESC_SET(SCU4B0, 9));
MS_PIN_DECL(K23, GPIOB1, SALT2, LHAD1);
FUNC_GROUP_DECL(SALT2, K23);

#define H26 10
SIG_EXPR_LIST_DECL_SINGLE(SALT3, SALT3, SIG_DESC_SET(SCU410, 10));
SIG_EXPR_LIST_DECL_SINGLE(LHAD2, LPCHC, SIG_DESC_SET(SCU4B0, 10));
MS_PIN_DECL(H26, GPIOB2, SALT3, LHAD2);
FUNC_GROUP_DECL(SALT3, H26);

#define J25 11
SIG_EXPR_LIST_DECL_SINGLE(SALT4, SALT4, SIG_DESC_SET(SCU410, 11));
SIG_EXPR_LIST_DECL_SINGLE(LHAD3, LPCHC, SIG_DESC_SET(SCU4B0, 11));
MS_PIN_DECL(J25, GPIOB3, SALT4, LHAD3);
FUNC_GROUP_DECL(SALT4, J25);

#define J23 12
SIG_EXPR_LIST_DECL_SINGLE(MDC2, MDIO2, SIG_DESC_SET(SCU410, 12));
SIG_EXPR_LIST_DECL_SINGLE(LHCLK, LPCHC, SIG_DESC_SET(SCU4B0, 12));
MS_PIN_DECL(J23, GPIOB4, MDC2, LHCLK);

#define G26 13
SIG_EXPR_LIST_DECL_SINGLE(MDIO2, MDIO2, SIG_DESC_SET(SCU410, 13));
SIG_EXPR_LIST_DECL_SINGLE(LHFRAME, LPCHC, SIG_DESC_SET(SCU4B0, 13));
MS_PIN_DECL(G26, GPIOB5, MDIO2, LHFRAME);

FUNC_GROUP_DECL(MDIO2, J23, G26);

#define H25 14
SIG_EXPR_LIST_DECL_SINGLE(TXD4, TXD4, SIG_DESC_SET(SCU410, 14));
SIG_EXPR_LIST_DECL_SINGLE(LHSIRQ, LPCHC, SIG_DESC_SET(SCU4B0, 14));
MS_PIN_DECL(H25, GPIOB6, TXD4, LHSIRQ);
FUNC_GROUP_DECL(TXD4, H25);

#define J24 15
SIG_EXPR_LIST_DECL_SINGLE(RXD4, RXD4, SIG_DESC_SET(SCU410, 15));
SIG_EXPR_LIST_DECL_SINGLE(LHRST, LPCHC, SIG_DESC_SET(SCU4B0, 15));
MS_PIN_DECL(J24, GPIOB7, RXD4, LHRST);
FUNC_GROUP_DECL(RXD4, J24);

FUNC_GROUP_DECL(LPCHC, J26, K23, H26, J25, J23, G26, H25, J24);

#define RGMII3_DESC	SIG_DESC_BIT(SCU510, 0, 1)
#define RMII3_DESC	SIG_DESC_BIT(SCU510, 0, 0)

#define H24 16
SIG_EXPR_LIST_DECL_SINGLE(RGMII3TXCK, RGMII3, SIG_DESC_SET(SCU410, 16), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3RCLKO, RMII3, SIG_DESC_SET(SCU410, 16), RMII3_DESC);
MS_PIN_DECL(H24, GPIOC0, RGMII3TXCK, RMII3RCLKO);

#define J22 17
SIG_EXPR_LIST_DECL_SINGLE(RGMII3TXCTL, RGMII3, SIG_DESC_SET(SCU410, 17), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3TXEN, RMII3, SIG_DESC_SET(SCU410, 17), RMII3_DESC);
MS_PIN_DECL(J22, GPIOC1, RGMII3TXCTL, RMII3TXEN);

#define H22 18
SIG_EXPR_LIST_DECL_SINGLE(RGMII3TXD0, RGMII3, SIG_DESC_SET(SCU410, 18), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3TXD0, RMII3, SIG_DESC_SET(SCU410, 18), RMII3_DESC);
MS_PIN_DECL(H22, GPIOC2, RGMII3TXD0, RMII3TXD0);

#define H23 19
SIG_EXPR_LIST_DECL_SINGLE(RGMII3TXD1, RGMII3, SIG_DESC_SET(SCU410, 19), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3TXD1, RMII3, SIG_DESC_SET(SCU410, 19), RMII3_DESC);
MS_PIN_DECL(H23, GPIOC3, RGMII3TXD1, RMII3TXD1);

#define G22 20
SIG_EXPR_LIST_DECL_SINGLE(RGMII3TXD2, RGMII3, SIG_DESC_SET(SCU410, 20), RGMII3_DESC);
SS_PIN_DECL(G22, GPIOC4, RGMII3TXD2);

#define F22 21
SIG_EXPR_LIST_DECL_SINGLE(RGMII3TXD3, RGMII3, SIG_DESC_SET(SCU410, 21), RGMII3_DESC);
SS_PIN_DECL(F22, GPIOC5, RGMII3TXD3);

#define G23 22
SIG_EXPR_LIST_DECL_SINGLE(RGMII3RXCK, RGMII3, SIG_DESC_SET(SCU410, 22), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3RCLKI, RMII3, SIG_DESC_SET(SCU410, 22), RMII3_DESC);
MS_PIN_DECL(G23, GPIOC6, RGMII3RXCK, RMII3RCLKI);

#define G24 23
SIG_EXPR_LIST_DECL_SINGLE(RGMII3RXCTL, RGMII3, SIG_DESC_SET(SCU410, 23), RGMII3_DESC);
SS_PIN_DECL(G24, GPIOC7, RGMII3RXCTL);

#define F23 24
SIG_EXPR_LIST_DECL_SINGLE(RGMII3RXD0, RGMII3, SIG_DESC_SET(SCU410, 24), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3RXD0, RMII3, SIG_DESC_SET(SCU410, 24), RMII3_DESC);
MS_PIN_DECL(F23, GPIOD0, RGMII3RXD0, RMII3RXD0);

#define F26 25
SIG_EXPR_LIST_DECL_SINGLE(RGMII3RXD1, RGMII3, SIG_DESC_SET(SCU410, 25), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3RXD1, RMII3, SIG_DESC_SET(SCU410, 25), RMII3_DESC);
MS_PIN_DECL(F26, GPIOD1, RGMII3RXD1, RMII3RXD1);

#define F25 26
SIG_EXPR_LIST_DECL_SINGLE(RGMII3RXD2, RGMII3, SIG_DESC_SET(SCU410, 26), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3CRSDV, RMII3, SIG_DESC_SET(SCU410, 26), RMII3_DESC);
MS_PIN_DECL(F25, GPIOD2, RGMII3RXD2, RMII3CRSDV);

#define E26 27
SIG_EXPR_LIST_DECL_SINGLE(RGMII3RXD3, RGMII3, SIG_DESC_SET(SCU410, 27), RGMII3_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII3RXER, RMII3, SIG_DESC_SET(SCU410, 27), RMII3_DESC);
MS_PIN_DECL(E26, GPIOD3, RGMII3RXD3, RMII3RXER);

FUNC_GROUP_DECL(RGMII3, H24, J22, H22, H23, G22, F22, G23, G24, F23, F26, F25, E26);
FUNC_GROUP_DECL(RMII3, H24, J22, H22, H23, G23, F23, F26, F25, E26);

#define RGMII4_DESC	SIG_DESC_BIT(SCU510, 1, 1)
#define RMII4_DESC	SIG_DESC_BIT(SCU510, 1, 0)

#define F24 28
SIG_EXPR_LIST_DECL_SINGLE(NCTS3, NCTS3, SIG_DESC_SET(SCU410, 28));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4TXCK, RGMII4, SIG_DESC_SET(SCU4B0, 28), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4RCLKO, RMII4, SIG_DESC_SET(SCU4B0, 28), RMII4_DESC);
TS_PIN_DECL(F24, GPIOD4, NCTS3, RGMII4TXCK, RMII4RCLKO);
FUNC_GROUP_DECL(NCTS3, F24);

#define E23 29
SIG_EXPR_LIST_DECL_SINGLE(NDCD3, NDCD3, SIG_DESC_SET(SCU410, 29));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4TXCTL, RGMII4, SIG_DESC_SET(SCU4B0, 29), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4TXEN, RMII4, SIG_DESC_SET(SCU4B0, 29), RMII4_DESC);
TS_PIN_DECL(E23, GPIOD5, NDCD3, RGMII4TXCTL, RMII4TXEN);
FUNC_GROUP_DECL(NDCD3, E23);

#define E24 30
SIG_EXPR_LIST_DECL_SINGLE(NDSR3, NDSR3, SIG_DESC_SET(SCU410, 30));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4TXD0, RGMII4, SIG_DESC_SET(SCU4B0, 30), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4TXD0, RMII4, SIG_DESC_SET(SCU4B0, 30), RMII4_DESC);
TS_PIN_DECL(E24, GPIOD6, NDSR3, RGMII4TXD0, RMII4TXD0);
FUNC_GROUP_DECL(NDSR3, E24);

#define E25 31
SIG_EXPR_LIST_DECL_SINGLE(NRI3, NRI3, SIG_DESC_SET(SCU410, 31));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4TXD1, RGMII4, SIG_DESC_SET(SCU4B0, 31), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4TXD1, RMII4, SIG_DESC_SET(SCU4B0, 31), RMII4_DESC);
TS_PIN_DECL(E25, GPIOD7, NRI3, RGMII4TXD1, RMII4TXD1);
FUNC_GROUP_DECL(NRI3, E25);

#define D26 32
SIG_EXPR_LIST_DECL_SINGLE(NDTR3, NDTR3, SIG_DESC_SET(SCU414, 0));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4TXD2, RGMII4, SIG_DESC_SET(SCU4B4, 0), RGMII4_DESC);
MS_PIN_DECL(D26, GPIOE0, NDTR3, RGMII4TXD2);
FUNC_GROUP_DECL(NDTR3, D26);

#define D24 33
SIG_EXPR_LIST_DECL_SINGLE(NRTS3, NRTS3, SIG_DESC_SET(SCU414, 1));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4TXD3, RGMII4, SIG_DESC_SET(SCU4B4, 1), RGMII4_DESC);
MS_PIN_DECL(D24, GPIOE1, NRTS3, RGMII4TXD3);
FUNC_GROUP_DECL(NRTS3, D24);

#define C25 34
SIG_EXPR_LIST_DECL_SINGLE(NCTS4, NCTS4, SIG_DESC_SET(SCU414, 2));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4RXCK, RGMII4, SIG_DESC_SET(SCU4B4, 2), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4RCLKI, RMII4, SIG_DESC_SET(SCU4B4, 2), RMII4_DESC);
TS_PIN_DECL(C25, GPIOE2, NCTS4, RGMII4RXCK, RMII4RCLKI);
FUNC_GROUP_DECL(NCTS4, C25);

#define C26 35
SIG_EXPR_LIST_DECL_SINGLE(NDCD4, NDCD4, SIG_DESC_SET(SCU414, 3));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4RXCTL, RGMII4, SIG_DESC_SET(SCU4B4, 3), RGMII4_DESC);
MS_PIN_DECL(C26, GPIOE3, NDCD4, RGMII4RXCTL);
FUNC_GROUP_DECL(NDCD4, C26);

#define C24 36
SIG_EXPR_LIST_DECL_SINGLE(NDSR4, NDSR4, SIG_DESC_SET(SCU414, 4));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4RXD0, RGMII4, SIG_DESC_SET(SCU4B4, 4), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4RXD0, RMII4, SIG_DESC_SET(SCU4B4, 4), RMII4_DESC);
TS_PIN_DECL(C24, GPIOE4, NDSR4, RGMII4RXD0, RMII4RXD0);
FUNC_GROUP_DECL(NDSR4, C24);

#define B26 37
SIG_EXPR_LIST_DECL_SINGLE(NRI4, NRI4, SIG_DESC_SET(SCU414, 5));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4RXD1, RGMII4, SIG_DESC_SET(SCU4B4, 5), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4RXD1, RMII4, SIG_DESC_SET(SCU4B4, 5), RMII4_DESC);
TS_PIN_DECL(B26, GPIOE5, NRI4, RGMII4RXD1, RMII4RXD1);
FUNC_GROUP_DECL(NRI4, B26);

#define B25 38
SIG_EXPR_LIST_DECL_SINGLE(NDTR4, NDTR4, SIG_DESC_SET(SCU414, 6));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4RXD2, RGMII4, SIG_DESC_SET(SCU4B4, 6), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4CRSDV, RMII4, SIG_DESC_SET(SCU4B4, 6), RMII4_DESC);
TS_PIN_DECL(B25, GPIOE6, NDTR4, RGMII4RXD2, RMII4CRSDV);
FUNC_GROUP_DECL(NDTR4, B25);

#define B24 39
SIG_EXPR_LIST_DECL_SINGLE(NRTS4, NRTS4, SIG_DESC_SET(SCU414, 7));
SIG_EXPR_LIST_DECL_SINGLE(RGMII4RXD3, RGMII4, SIG_DESC_SET(SCU4B4, 7), RGMII4_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII4RXER, RMII4, SIG_DESC_SET(SCU4B4, 7), RMII4_DESC);
TS_PIN_DECL(B24, GPIOE7, NRTS4, RGMII4RXD3, RMII4RXER);
FUNC_GROUP_DECL(NRTS4, B24);

FUNC_GROUP_DECL(RGMII4, F24, E23, E24, E25, D26, D24, C25, C26, C24, B26, B25, B24);
FUNC_GROUP_DECL(RMII4, F24, E23, E24, E25, C25, C24, B26, B25, B24);

#define D22 40
SIG_EXPR_LIST_DECL_SINGLE(SD1CLK, SD1, SIG_DESC_SET(SCU414, 8));
SIG_EXPR_LIST_DECL_SINGLE(PWM8_D22, PWM8_D22, SIG_DESC_SET(SCU4B4, 8));
MS_PIN_DECL(D22, GPIOF0, SD1CLK, PWM8_D22);
FUNC_GROUP_DECL(PWM8_D22, D22);

#define E22 41
SIG_EXPR_LIST_DECL_SINGLE(SD1CMD, SD1, SIG_DESC_SET(SCU414, 9));
SIG_EXPR_LIST_DECL_SINGLE(PWM9_E22, PWM9_E22, SIG_DESC_SET(SCU4B4, 9));
MS_PIN_DECL(E22, GPIOF1, SD1CMD, PWM9_E22);
FUNC_GROUP_DECL(PWM9_E22, E22);

#define D23 42
SIG_EXPR_LIST_DECL_SINGLE(SD1DAT0, SD1, SIG_DESC_SET(SCU414, 10));
SIG_EXPR_LIST_DECL_SINGLE(PWM10_D23, PWM10_D23, SIG_DESC_SET(SCU4B4, 10));
MS_PIN_DECL(D23, GPIOF2, SD1DAT0, PWM10_D23);
FUNC_GROUP_DECL(PWM10_D23, D23);

#define C23 43
SIG_EXPR_LIST_DECL_SINGLE(SD1DAT1, SD1, SIG_DESC_SET(SCU414, 11));
SIG_EXPR_LIST_DECL_SINGLE(PWM11_C23, PWM11_C23, SIG_DESC_SET(SCU4B4, 11));
MS_PIN_DECL(C23, GPIOF3, SD1DAT1, PWM11_C23);
FUNC_GROUP_DECL(PWM11_C23, C23);

#define C22 44
SIG_EXPR_LIST_DECL_SINGLE(SD1DAT2, SD1, SIG_DESC_SET(SCU414, 12));
SIG_EXPR_LIST_DECL_SINGLE(PWM12_C22, PWM12_C22, SIG_DESC_SET(SCU4B4, 12));
MS_PIN_DECL(C22, GPIOF4, SD1DAT2, PWM12_C22);
FUNC_GROUP_DECL(PWM12_C22, C22);

#define A25 45
SIG_EXPR_LIST_DECL_SINGLE(SD1DAT3, SD1, SIG_DESC_SET(SCU414, 13));
SIG_EXPR_LIST_DECL_SINGLE(PWM13_A25, PWM13_A25, SIG_DESC_SET(SCU4B4, 13));
MS_PIN_DECL(A25, GPIOF5, SD1DAT3, PWM13_A25);
FUNC_GROUP_DECL(PWM13_A25, A25);

#define A24 46
SIG_EXPR_LIST_DECL_SINGLE(SD1CD, SD1, SIG_DESC_SET(SCU414, 14));
SIG_EXPR_LIST_DECL_SINGLE(PWM14_A24, PWM14_A24, SIG_DESC_SET(SCU4B4, 14));
MS_PIN_DECL(A24, GPIOF6, SD1CD, PWM14_A24);
FUNC_GROUP_DECL(PWM14_A24, A24);

#define A23 47
SIG_EXPR_LIST_DECL_SINGLE(SD1WP, SD1, SIG_DESC_SET(SCU414, 15));
SIG_EXPR_LIST_DECL_SINGLE(PWM15_A23, PWM15_A23, SIG_DESC_SET(SCU4B4, 15));
MS_PIN_DECL(A23, GPIOF7, SD1WP, PWM15_A23);
FUNC_GROUP_DECL(PWM15_A23, A23);

FUNC_GROUP_DECL(SD1, D22, E22, D23, C23, C22, A25, A24, A23);

#define SD2_DESC	SIG_DESC_SET(SCU450, 1)

#define E21 48
SIG_EXPR_LIST_DECL_SINGLE(TXD6, TXD6, SIG_DESC_SET(SCU414, 16));
SIG_EXPR_LIST_DECL_SINGLE(SD2CLK, SD2, SIG_DESC_SET(SCU4B4, 16), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT9_E21, SALT9_E21, SIG_DESC_SET(SCU694, 16));
TS_PIN_DECL(E21, GPIOG0, TXD6, SD2CLK, SALT9_E21);
FUNC_GROUP_DECL(TXD6, E21);
FUNC_GROUP_DECL(SALT9_E21, E21);

#define B22 49
SIG_EXPR_LIST_DECL_SINGLE(RXD6, RXD6, SIG_DESC_SET(SCU414, 17));
SIG_EXPR_LIST_DECL_SINGLE(SD2CMD, SD2, SIG_DESC_SET(SCU4B4, 17), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT10_B22, SALT10_B22, SIG_DESC_SET(SCU694, 17));
TS_PIN_DECL(B22, GPIOG1, RXD6, SD2CMD, SALT10_B22);
FUNC_GROUP_DECL(RXD6, B22);
FUNC_GROUP_DECL(SALT10_B22, B22);

#define C21 50
SIG_EXPR_LIST_DECL_SINGLE(TXD7, TXD7, SIG_DESC_SET(SCU414, 18));
SIG_EXPR_LIST_DECL_SINGLE(SD2DAT0, SD2, SIG_DESC_SET(SCU4B4, 18), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT11_C21, SALT11_C21, SIG_DESC_SET(SCU694, 18));
TS_PIN_DECL(C21, GPIOG2, TXD7, SD2DAT0, SALT11_C21);
FUNC_GROUP_DECL(TXD7, C21);
FUNC_GROUP_DECL(SALT11_C21, C21);

#define A22 51
SIG_EXPR_LIST_DECL_SINGLE(RXD7, RXD7, SIG_DESC_SET(SCU414, 19));
SIG_EXPR_LIST_DECL_SINGLE(SD2DAT1, SD2, SIG_DESC_SET(SCU4B4, 19), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT12_A22, SALT12_A22, SIG_DESC_SET(SCU694, 19));
TS_PIN_DECL(A22, GPIOG3, RXD7, SD2DAT1, SALT12_A22);
FUNC_GROUP_DECL(RXD7, A22);
FUNC_GROUP_DECL(SALT12_A22, A22);

#define A21 52
SIG_EXPR_LIST_DECL_SINGLE(TXD8, TXD8, SIG_DESC_SET(SCU414, 20));
SIG_EXPR_LIST_DECL_SINGLE(SD2DAT2, SD2, SIG_DESC_SET(SCU4B4, 20), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT13_A21, SALT13_A21, SIG_DESC_SET(SCU694, 20));
TS_PIN_DECL(A21, GPIOG4, TXD8, SD2DAT2, SALT13_A21);
FUNC_GROUP_DECL(TXD8, A21);
FUNC_GROUP_DECL(SALT13_A21, A21);

#define E20 53
SIG_EXPR_LIST_DECL_SINGLE(RXD8, RXD8, SIG_DESC_SET(SCU414, 21));
SIG_EXPR_LIST_DECL_SINGLE(SD2DAT3, SD2, SIG_DESC_SET(SCU4B4, 21), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT14_E20, SALT14_E20, SIG_DESC_SET(SCU694, 21));
TS_PIN_DECL(E20, GPIOG5, RXD8, SD2DAT3, SALT14_E20);
FUNC_GROUP_DECL(RXD8, E20);
FUNC_GROUP_DECL(SALT14_E20, E20);

#define D21 54
SIG_EXPR_LIST_DECL_SINGLE(TXD9, TXD9, SIG_DESC_SET(SCU414, 22));
SIG_EXPR_LIST_DECL_SINGLE(SD2CD, SD2, SIG_DESC_SET(SCU4B4, 22), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT15_D21, SALT15_D21, SIG_DESC_SET(SCU694, 22));
TS_PIN_DECL(D21, GPIOG6, TXD9, SD2CD, SALT15_D21);
FUNC_GROUP_DECL(TXD9, D21);
FUNC_GROUP_DECL(SALT15_D21, D21);

#define B21 55
SIG_EXPR_LIST_DECL_SINGLE(RXD9, RXD9, SIG_DESC_SET(SCU414, 23));
SIG_EXPR_LIST_DECL_SINGLE(SD2WP, SD2, SIG_DESC_SET(SCU4B4, 23), SD2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(SALT16_B21, SALT16_B21, SIG_DESC_SET(SCU694, 23));
TS_PIN_DECL(B21, GPIOG7, RXD9, SD2WP, SALT16_B21);
FUNC_GROUP_DECL(RXD9, B21);
FUNC_GROUP_DECL(SALT16_B21, B21);

FUNC_GROUP_DECL(SD2, E21, B22, C21, A22, A21, E20, D21, B21);

#define A18 56
SIG_EXPR_LIST_DECL_SINGLE(SGPM1CK, SGPM1, SIG_DESC_SET(SCU414, 24));
SS_PIN_DECL(A18, GPIOH0, SGPM1CK);

#define B18 57
SIG_EXPR_LIST_DECL_SINGLE(SGPM1LD, SGPM1, SIG_DESC_SET(SCU414, 25));
SS_PIN_DECL(B18, GPIOH1, SGPM1LD);

#define C18 58
SIG_EXPR_LIST_DECL_SINGLE(SGPM1O, SGPM1, SIG_DESC_SET(SCU414, 26));
SS_PIN_DECL(C18, GPIOH2, SGPM1O);

#define A17 59
SIG_EXPR_LIST_DECL_SINGLE(SGPM1I, SGPM1, SIG_DESC_SET(SCU414, 27));
SS_PIN_DECL(A17, GPIOH3, SGPM1I);

FUNC_GROUP_DECL(SGPM1, A18, B18, C18, A17);

#define D18 60
SIG_EXPR_LIST_DECL_SINGLE(SGPS1CK, SGPS1, SIG_DESC_SET(SCU414, 28));
SIG_EXPR_LIST_DECL_SINGLE(SCL15, I2C15, SIG_DESC_SET(SCU4B4, 28));
MS_PIN_DECL(D18, GPIOH4, SGPS1CK, SCL15);

#define B17 61
SIG_EXPR_LIST_DECL_SINGLE(SGPS1LD, SGPS1, SIG_DESC_SET(SCU414, 29));
SIG_EXPR_LIST_DECL_SINGLE(SDA15, I2C15, SIG_DESC_SET(SCU4B4, 29));
MS_PIN_DECL(B17, GPIOH5, SGPS1LD, SDA15);

FUNC_GROUP_DECL(I2C15, D18, B17);

#define C17 62
SIG_EXPR_LIST_DECL_SINGLE(SGPS1I0, SGPS1, SIG_DESC_SET(SCU414, 30));
SIG_EXPR_LIST_DECL_SINGLE(SCL16, I2C16, SIG_DESC_SET(SCU4B4, 30));
MS_PIN_DECL(C17, GPIOH6, SGPS1I0, SCL16);

#define E18 63
SIG_EXPR_LIST_DECL_SINGLE(SGPS1I1, SGPS1, SIG_DESC_SET(SCU414, 31));
SIG_EXPR_LIST_DECL_SINGLE(SDA16, I2C16, SIG_DESC_SET(SCU4B4, 31));
MS_PIN_DECL(E18, GPIOH7, SGPS1I1, SDA16);

FUNC_GROUP_DECL(I2C16, C17, E18);

FUNC_GROUP_DECL(SGPS1, D18, B17, C17, E18);

#define D17 64
SIG_EXPR_LIST_DECL_SINGLE(MTRSTN, JTAGM, SIG_DESC_SET(SCU418, 0));
SIG_EXPR_LIST_DECL_SINGLE(TXD12_D17, TXD12_D17, SIG_DESC_SET(SCU4B8, 0));
MS_PIN_DECL(D17, GPIOI0, MTRSTN, TXD12_D17);
FUNC_GROUP_DECL(TXD12_D17, D17);

#define A16 65
SIG_EXPR_LIST_DECL_SINGLE(MTDI, JTAGM, SIG_DESC_SET(SCU418, 1));
SIG_EXPR_LIST_DECL_SINGLE(RXD12_A16, RXD12_A16, SIG_DESC_SET(SCU4B8, 1));
MS_PIN_DECL(A16, GPIOI1, MTDI, RXD12_A16);
FUNC_GROUP_DECL(RXD12_A16, A16);

#define E17 66
SIG_EXPR_LIST_DECL_SINGLE(MTCK, JTAGM, SIG_DESC_SET(SCU418, 2));
SIG_EXPR_LIST_DECL_SINGLE(TXD13_E17, TXD13_E17, SIG_DESC_SET(SCU4B8, 2));
MS_PIN_DECL(E17, GPIOI2, MTCK, TXD13_E17);
FUNC_GROUP_DECL(TXD13_E17, E17);

#define D16 67
SIG_EXPR_LIST_DECL_SINGLE(MTMS, JTAGM, SIG_DESC_SET(SCU418, 3));
SIG_EXPR_LIST_DECL_SINGLE(RXD13_D16, RXD13_D16, SIG_DESC_SET(SCU4B8, 3));
MS_PIN_DECL(D16, GPIOI3, MTMS, RXD13_D16);
FUNC_GROUP_DECL(RXD13_D16, D16);

#define C16 68
SIG_EXPR_LIST_DECL_SINGLE(MTDO, JTAGM, SIG_DESC_SET(SCU418, 4));
SS_PIN_DECL(C16, GPIOI4, MTDO);

FUNC_GROUP_DECL(JTAGM, D17, A16, E17, D16, C16);

#define E16 69
SIG_EXPR_LIST_DECL_SINGLE(SIOPBO, ACPI, SIG_DESC_SET(SCU418, 5));
SS_PIN_DECL(E16, GPIOI5, SIOPBO);

#define B16 70
SIG_EXPR_LIST_DECL_SINGLE(SIOPBI, ACPI, SIG_DESC_SET(SCU418, 6));
SS_PIN_DECL(B16, GPIOI6, SIOPBI);

#define A15 71
SIG_EXPR_LIST_DECL_SINGLE(BMCINT, BMCINT, SIG_DESC_SET(SCU418, 7));
SIG_EXPR_LIST_DECL_SINGLE(SIOSCI, ACPI, SIG_DESC_SET(SCU4B8, 7));
MS_PIN_DECL(A15, GPIOI7, BMCINT, SIOSCI);
FUNC_GROUP_DECL(BMCINT, A15);

#define B20 72
SIG_EXPR_LIST_DECL_SINGLE(HVI3C5SCL, HVI3C5, SIG_DESC_SET(SCU418, 8));
SIG_EXPR_LIST_DECL_SINGLE(SCL1, I2C1, SIG_DESC_SET(SCU4B8, 8));
MS_PIN_DECL(B20, GPIOJ0, HVI3C5SCL, SCL1);

#define A20 73
SIG_EXPR_LIST_DECL_SINGLE(HVI3C5SDA, HVI3C5, SIG_DESC_SET(SCU418, 9));
SIG_EXPR_LIST_DECL_SINGLE(SDA1, I2C1, SIG_DESC_SET(SCU4B8, 9));
MS_PIN_DECL(A20, GPIOJ1, HVI3C5SDA, SDA1);

FUNC_GROUP_DECL(HVI3C5, B20, A20);

FUNC_GROUP_DECL(I2C1, B20, A20);

#define E19 74
SIG_EXPR_LIST_DECL_SINGLE(HVI3C6SCL, HVI3C6, SIG_DESC_SET(SCU418, 10));
SIG_EXPR_LIST_DECL_SINGLE(SCL2, I2C2, SIG_DESC_SET(SCU4B8, 10));
MS_PIN_DECL(E19, GPIOJ2, HVI3C6SCL, SCL2);

#define D20 75
SIG_EXPR_LIST_DECL_SINGLE(HVI3C6SDA, HVI3C6, SIG_DESC_SET(SCU418, 11));
SIG_EXPR_LIST_DECL_SINGLE(SDA2, I2C2, SIG_DESC_SET(SCU4B8, 11));
MS_PIN_DECL(D20, GPIOJ3, HVI3C6SDA, SDA2);

FUNC_GROUP_DECL(HVI3C6, E19, D20);

FUNC_GROUP_DECL(I2C2, E19, D20);

#define C19 76
SIG_EXPR_LIST_DECL_SINGLE(HVI3C7SCL, HVI3C7, SIG_DESC_SET(SCU418, 12));
SIG_EXPR_LIST_DECL_SINGLE(SCL3, I2C3, SIG_DESC_SET(SCU4B8, 12));
MS_PIN_DECL(C19, GPIOJ4, HVI3C7SCL, SCL3);

#define A19 77
SIG_EXPR_LIST_DECL_SINGLE(HVI3C7SDA, HVI3C7, SIG_DESC_SET(SCU418, 13));
SIG_EXPR_LIST_DECL_SINGLE(SDA3, I2C3, SIG_DESC_SET(SCU4B8, 13));
MS_PIN_DECL(A19, GPIOJ5, HVI3C7SDA, SDA3);

FUNC_GROUP_DECL(HVI3C7, C19, A19);

FUNC_GROUP_DECL(I2C3, C19, A19);

#define C20 78
SIG_EXPR_LIST_DECL_SINGLE(HVI3C8SCL, HVI3C8, SIG_DESC_SET(SCU418, 14));
SIG_EXPR_LIST_DECL_SINGLE(SCL4, I2C4, SIG_DESC_SET(SCU4B8, 14));
MS_PIN_DECL(C20, GPIOJ6, HVI3C8SCL, SCL4);

#define D19 79
SIG_EXPR_LIST_DECL_SINGLE(HVI3C8SDA, HVI3C8, SIG_DESC_SET(SCU418, 15));
SIG_EXPR_LIST_DECL_SINGLE(SDA4, I2C4, SIG_DESC_SET(SCU4B8, 15));
MS_PIN_DECL(D19, GPIOJ7, HVI3C8SDA, SDA4);

FUNC_GROUP_DECL(HVI3C8, C20, D19);

FUNC_GROUP_DECL(I2C4, C20, D19);

#define A11 80
SIG_EXPR_LIST_DECL_SINGLE(SCL5, I2C5, SIG_DESC_SET(SCU418, 16));
SS_PIN_DECL(A11, GPIOK0, SCL5);

#define C11 81
SIG_EXPR_LIST_DECL_SINGLE(SDA5, I2C5, SIG_DESC_SET(SCU418, 17));
SS_PIN_DECL(C11, GPIOK1, SDA5);

FUNC_GROUP_DECL(I2C5, A11, C11);

#define D12 82
SIG_EXPR_LIST_DECL_SINGLE(SCL6, I2C6, SIG_DESC_SET(SCU418, 18));
SS_PIN_DECL(D12, GPIOK2, SCL6);

#define E13 83
SIG_EXPR_LIST_DECL_SINGLE(SDA6, I2C6, SIG_DESC_SET(SCU418, 19));
SS_PIN_DECL(E13, GPIOK3, SDA6);

FUNC_GROUP_DECL(I2C6, D12, E13);

#define D11 84
SIG_EXPR_LIST_DECL_SINGLE(SCL7, I2C7, SIG_DESC_SET(SCU418, 20));
SS_PIN_DECL(D11, GPIOK4, SCL7);

#define E11 85
SIG_EXPR_LIST_DECL_SINGLE(SDA7, I2C7, SIG_DESC_SET(SCU418, 21));
SS_PIN_DECL(E11, GPIOK5, SDA7);

FUNC_GROUP_DECL(I2C7, D11, E11);

#define F13 86
SIG_EXPR_LIST_DECL_SINGLE(SCL8, I2C8, SIG_DESC_SET(SCU418, 22));
SS_PIN_DECL(F13, GPIOK6, SCL8);

#define E12 87
SIG_EXPR_LIST_DECL_SINGLE(SDA8, I2C8, SIG_DESC_SET(SCU418, 23));
SS_PIN_DECL(E12, GPIOK7, SDA8);

FUNC_GROUP_DECL(I2C8, F13, E12);

#define D15 88
SIG_EXPR_LIST_DECL_SINGLE(SCL9, I2C9, SIG_DESC_SET(SCU418, 24));
SS_PIN_DECL(D15, GPIOL0, SCL9);

#define A14 89
SIG_EXPR_LIST_DECL_SINGLE(SDA9, I2C9, SIG_DESC_SET(SCU418, 25));
SS_PIN_DECL(A14, GPIOL1, SDA9);

FUNC_GROUP_DECL(I2C9, D15, A14);

#define E15 90
SIG_EXPR_LIST_DECL_SINGLE(SCL10, I2C10, SIG_DESC_SET(SCU418, 26));
SS_PIN_DECL(E15, GPIOL2, SCL10);

#define A13 91
SIG_EXPR_LIST_DECL_SINGLE(SDA10, I2C10, SIG_DESC_SET(SCU418, 27));
SS_PIN_DECL(A13, GPIOL3, SDA10);

FUNC_GROUP_DECL(I2C10, E15, A13);

#define C15 92
SSSF_PIN_DECL(C15, GPIOL4, TXD3, SIG_DESC_SET(SCU418, 28));

#define F15 93
SSSF_PIN_DECL(F15, GPIOL5, RXD3, SIG_DESC_SET(SCU418, 29));

#define B14 94
SSSF_PIN_DECL(B14, GPIOL6, VGAHS, SIG_DESC_SET(SCU418, 30));

#define C14 95
SSSF_PIN_DECL(C14, GPIOL7, VGAVS, SIG_DESC_SET(SCU418, 31));

#define D14 96
SSSF_PIN_DECL(D14, GPIOM0, NCTS1, SIG_DESC_SET(SCU41C, 0));

#define B13 97
SSSF_PIN_DECL(B13, GPIOM1, NDCD1, SIG_DESC_SET(SCU41C, 1));

#define A12 98
SSSF_PIN_DECL(A12, GPIOM2, NDSR1, SIG_DESC_SET(SCU41C, 2));

#define E14 99
SSSF_PIN_DECL(E14, GPIOM3, NRI1, SIG_DESC_SET(SCU41C, 3));

#define B12 100
SSSF_PIN_DECL(B12, GPIOM4, NDTR1, SIG_DESC_SET(SCU41C, 4));

#define C12 101
SSSF_PIN_DECL(C12, GPIOM5, NRTS1, SIG_DESC_SET(SCU41C, 5));

#define C13 102
SSSF_PIN_DECL(C13, GPIOM6, TXD1, SIG_DESC_SET(SCU41C, 6));

#define D13 103
SSSF_PIN_DECL(D13, GPIOM7, RXD1, SIG_DESC_SET(SCU41C, 7));

#define P25 104
SSSF_PIN_DECL(P25, GPION0, NCTS2, SIG_DESC_SET(SCU41C, 8));

#define N23 105
SSSF_PIN_DECL(N23, GPION1, NDCD2, SIG_DESC_SET(SCU41C, 9));

#define N25 106
SSSF_PIN_DECL(N25, GPION2, NDSR2, SIG_DESC_SET(SCU41C, 10));

#define N24 107
SSSF_PIN_DECL(N24, GPION3, NRI2, SIG_DESC_SET(SCU41C, 11));

#define P26 108
SSSF_PIN_DECL(P26, GPION4, NDTR2, SIG_DESC_SET(SCU41C, 12));

#define M23 109
SSSF_PIN_DECL(M23, GPION5, NRTS2, SIG_DESC_SET(SCU41C, 13));

#define N26 110
SSSF_PIN_DECL(N26, GPION6, TXD2, SIG_DESC_SET(SCU41C, 14));

#define M26 111
SSSF_PIN_DECL(M26, GPION7, RXD2, SIG_DESC_SET(SCU41C, 15));

#define AD26 112
SSSF_PIN_DECL(AD26, GPIOO0, PWM0, SIG_DESC_SET(SCU41C, 16));

#define AD22 113
SSSF_PIN_DECL(AD22, GPIOO1, PWM1, SIG_DESC_SET(SCU41C, 17));

#define AD23 114
SSSF_PIN_DECL(AD23, GPIOO2, PWM2, SIG_DESC_SET(SCU41C, 18));

#define AD24 115
SSSF_PIN_DECL(AD24, GPIOO3, PWM3, SIG_DESC_SET(SCU41C, 19));

#define AD25 116
SSSF_PIN_DECL(AD25, GPIOO4, PWM4, SIG_DESC_SET(SCU41C, 20));

#define AC22 117
SSSF_PIN_DECL(AC22, GPIOO5, PWM5, SIG_DESC_SET(SCU41C, 21));

#define AC24 118
SSSF_PIN_DECL(AC24, GPIOO6, PWM6, SIG_DESC_SET(SCU41C, 22));

#define AC23 119
SSSF_PIN_DECL(AC23, GPIOO7, PWM7, SIG_DESC_SET(SCU41C, 23));

#define AB22 120
SIG_EXPR_LIST_DECL_SINGLE(PWM8_AB22, PWM8_AB22, SIG_DESC_SET(SCU41C, 24));
SIG_EXPR_LIST_DECL_SINGLE(THRUIN0, THRU0, SIG_DESC_SET(SCU4BC, 24));
MS_PIN_DECL(AB22, GPIOP0, PWM8_AB22, THRUIN0);
FUNC_GROUP_DECL(PWM8_AB22, AB22);

#define W24 121
SIG_EXPR_LIST_DECL_SINGLE(PWM9_W24, PWM9_W24, SIG_DESC_SET(SCU41C, 25));
SIG_EXPR_LIST_DECL_SINGLE(THRUOUT0, THRU0, SIG_DESC_SET(SCU4BC, 25));
MS_PIN_DECL(W24, GPIOP1, PWM9_W24, THRUOUT0);
FUNC_GROUP_DECL(PWM9_W24, W24);

FUNC_GROUP_DECL(THRU0, AB22, W24);

#define AA23 122
SIG_EXPR_LIST_DECL_SINGLE(PWM10_AA23, PWM10_AA23, SIG_DESC_SET(SCU41C, 26));
SIG_EXPR_LIST_DECL_SINGLE(THRUIN1, THRU1, SIG_DESC_SET(SCU4BC, 26));
MS_PIN_DECL(AA23, GPIOP2, PWM10_AA23, THRUIN1);
FUNC_GROUP_DECL(PWM10_AA23, AA23);

#define AA24 123
SIG_EXPR_LIST_DECL_SINGLE(PWM11_AA24, PWM11_AA24, SIG_DESC_SET(SCU41C, 27));
SIG_EXPR_LIST_DECL_SINGLE(THRUOUT1, THRU1, SIG_DESC_SET(SCU4BC, 27));
MS_PIN_DECL(AA24, GPIOP3, PWM11_AA24, THRUOUT1);
FUNC_GROUP_DECL(PWM11_AA24, AA24);

FUNC_GROUP_DECL(THRU1, AA23, AA24);

#define W23 124
SIG_EXPR_LIST_DECL_SINGLE(PWM12_W23, PWM12_W23, SIG_DESC_SET(SCU41C, 28));
SIG_EXPR_LIST_DECL_SINGLE(THRUIN2, THRU2, SIG_DESC_SET(SCU4BC, 28));
MS_PIN_DECL(W23, GPIOP4, PWM12_W23, THRUIN2);
FUNC_GROUP_DECL(PWM12_W23, W23);

#define AB23 125
SIG_EXPR_LIST_DECL_SINGLE(PWM13_AB23, PWM13_AB23, SIG_DESC_SET(SCU41C, 29));
SIG_EXPR_LIST_DECL_SINGLE(THRUOUT2, THRU2, SIG_DESC_SET(SCU4BC, 29));
MS_PIN_DECL(AB23, GPIOP5, PWM13_AB23, THRUOUT2);
FUNC_GROUP_DECL(PWM13_AB23, AB23);

FUNC_GROUP_DECL(THRU2, W23, AB23);

#define AB24 126
SIG_EXPR_LIST_DECL_SINGLE(PWM14_AB24, PWM14_AB24, SIG_DESC_SET(SCU41C, 30));
SIG_EXPR_LIST_DECL_SINGLE(THRUIN3, THRU3, SIG_DESC_SET(SCU4BC, 30));
MS_PIN_DECL(AB24, GPIOP6, PWM14_AB24, THRUIN3);
FUNC_GROUP_DECL(PWM14_AB24, AB24);

#define Y23 127
SIG_EXPR_LIST_DECL_SINGLE(PWM15_Y23, PWM15_Y23, SIG_DESC_SET(SCU41C, 31));
SIG_EXPR_LIST_DECL_SINGLE(THRUOUT3, THRU3, SIG_DESC_SET(SCU4BC, 31));
MS_PIN_DECL(Y23, GPIOP7, PWM15_Y23, THRUOUT3);
FUNC_GROUP_DECL(PWM15_Y23, Y23);

FUNC_GROUP_DECL(THRU3, AB24, Y23);

#define AA25 128
SSSF_PIN_DECL(AA25, GPIOQ0, TACH0, SIG_DESC_SET(SCU430, 0));

#define AB25 129
SSSF_PIN_DECL(AB25, GPIOQ1, TACH1, SIG_DESC_SET(SCU430, 1));

#define Y24 130
SSSF_PIN_DECL(Y24, GPIOQ2, TACH2, SIG_DESC_SET(SCU430, 2));

#define AB26 131
SSSF_PIN_DECL(AB26, GPIOQ3, TACH3, SIG_DESC_SET(SCU430, 3));

#define Y26 132
SSSF_PIN_DECL(Y26, GPIOQ4, TACH4, SIG_DESC_SET(SCU430, 4));

#define AC26 133
SSSF_PIN_DECL(AC26, GPIOQ5, TACH5, SIG_DESC_SET(SCU430, 5));

#define Y25 134
SSSF_PIN_DECL(Y25, GPIOQ6, TACH6, SIG_DESC_SET(SCU430, 6));

#define AA26 135
SSSF_PIN_DECL(AA26, GPIOQ7, TACH7, SIG_DESC_SET(SCU430, 7));

#define V25 136
SSSF_PIN_DECL(V25, GPIOR0, TACH8, SIG_DESC_SET(SCU430, 8));

#define U24 137
SSSF_PIN_DECL(U24, GPIOR1, TACH9, SIG_DESC_SET(SCU430, 9));

#define V24 138
SSSF_PIN_DECL(V24, GPIOR2, TACH10, SIG_DESC_SET(SCU430, 10));

#define V26 139
SSSF_PIN_DECL(V26, GPIOR3, TACH11, SIG_DESC_SET(SCU430, 11));

#define U25 140
SSSF_PIN_DECL(U25, GPIOR4, TACH12, SIG_DESC_SET(SCU430, 12));

#define T23 141
SSSF_PIN_DECL(T23, GPIOR5, TACH13, SIG_DESC_SET(SCU430, 13));

#define W26 142
SSSF_PIN_DECL(W26, GPIOR6, TACH14, SIG_DESC_SET(SCU430, 14));

#define U26 143
SSSF_PIN_DECL(U26, GPIOR7, TACH15, SIG_DESC_SET(SCU430, 15));

#define R23 144
SIG_EXPR_LIST_DECL_SINGLE(MDC1, MDIO1, SIG_DESC_SET(SCU430, 16));
SS_PIN_DECL(R23, GPIOS0, MDC1);

#define T25 145
SIG_EXPR_LIST_DECL_SINGLE(MDIO1, MDIO1, SIG_DESC_SET(SCU430, 17));
SS_PIN_DECL(T25, GPIOS1, MDIO1);

FUNC_GROUP_DECL(MDIO1, R23, T25);

#define T26 146
SSSF_PIN_DECL(T26, GPIOS2, PEWAKE, SIG_DESC_SET(SCU430, 18));

#define R24 147
SSSF_PIN_DECL(R24, GPIOS3, OSCCLK, SIG_DESC_SET(SCU430, 19));

#define R26 148
SSSF_PIN_DECL(R26, GPIOS4, TXD10, SIG_DESC_SET(SCU430, 20));

#define P24 149
SSSF_PIN_DECL(P24, GPIOS5, RXD10, SIG_DESC_SET(SCU430, 21));

#define P23 150
SSSF_PIN_DECL(P23, GPIOS6, TXD11, SIG_DESC_SET(SCU430, 22));

#define T24 151
SSSF_PIN_DECL(T24, GPIOS7, RXD11, SIG_DESC_SET(SCU430, 23));

#define AD20 152
SSSF_PIN_DECL(AD20, ADC0, GPIT0, SIG_DESC_SET(SCU430, 24));

#define AC18 153
SSSF_PIN_DECL(AC18, ADC1, GPIT1, SIG_DESC_SET(SCU430, 25));

#define AE19 154
SSSF_PIN_DECL(AE19, ADC2, GPIT2, SIG_DESC_SET(SCU430, 26));

#define AD19 155
SSSF_PIN_DECL(AD19, ADC3, GPIT3, SIG_DESC_SET(SCU430, 27));

#define AC19 156
SSSF_PIN_DECL(AC19, ADC4, GPIT4, SIG_DESC_SET(SCU430, 28));

#define AB19 157
SSSF_PIN_DECL(AB19, ADC5, GPIT5, SIG_DESC_SET(SCU430, 29));

#define AB18 158
SSSF_PIN_DECL(AB18, ADC6, GPIT6, SIG_DESC_SET(SCU430, 30));

#define AE18 159
SSSF_PIN_DECL(AE18, ADC7, GPIT7, SIG_DESC_SET(SCU430, 31));

#define AB16 160
SIG_EXPR_LIST_DECL_SINGLE(SALT9_AB16, SALT9_AB16, SIG_DESC_SET(SCU434, 0), SIG_DESC_BIT(SCU694, 16, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU0, GPIU0, SIG_DESC_SET(SCU434, 0));
MS_PIN_DECL(AB16, ADC8, SALT9_AB16, GPIU0);
FUNC_GROUP_DECL(SALT9_AB16, AB16);
FUNC_GROUP_DECL(GPIU0, AB16);

#define AA17 161
SIG_EXPR_LIST_DECL_SINGLE(SALT10_AA17, SALT10_AA17, SIG_DESC_SET(SCU434, 1), SIG_DESC_BIT(SCU694, 17, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU1, GPIU1, SIG_DESC_SET(SCU434, 1));
MS_PIN_DECL(AA17, ADC9, SALT10_AA17, GPIU1);
FUNC_GROUP_DECL(SALT10_AA17, AA17);
FUNC_GROUP_DECL(GPIU1, AA17);

#define AB17 162
SIG_EXPR_LIST_DECL_SINGLE(SALT11_AB17, SALT11_AB17, SIG_DESC_SET(SCU434, 2), SIG_DESC_BIT(SCU694, 18, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU2, GPIU2, SIG_DESC_SET(SCU434, 2));
MS_PIN_DECL(AB17, ADC10, SALT11_AB17, GPIU2);
FUNC_GROUP_DECL(SALT11_AB17, AB17);
FUNC_GROUP_DECL(GPIU2, AB17);

#define AE16 163
SIG_EXPR_LIST_DECL_SINGLE(SALT12_AE16, SALT12_AE16, SIG_DESC_SET(SCU434, 3), SIG_DESC_BIT(SCU694, 19, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU3, GPIU3, SIG_DESC_SET(SCU434, 3));
MS_PIN_DECL(AE16, ADC11, SALT12_AE16, GPIU3);
FUNC_GROUP_DECL(SALT12_AE16, AE16);
FUNC_GROUP_DECL(GPIU3, AE16);

#define AC16 164
SIG_EXPR_LIST_DECL_SINGLE(SALT13_AC16, SALT13_AC16, SIG_DESC_SET(SCU434, 4), SIG_DESC_BIT(SCU694, 20, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU4, GPIU4, SIG_DESC_SET(SCU434, 4));
MS_PIN_DECL(AC16, ADC12, SALT13_AC16, GPIU4);
FUNC_GROUP_DECL(SALT13_AC16, AC16);
FUNC_GROUP_DECL(GPIU4, AC16);

#define AA16 165
SIG_EXPR_LIST_DECL_SINGLE(SALT14_AA16, SALT14_AA16, SIG_DESC_SET(SCU434, 5), SIG_DESC_BIT(SCU694, 21, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU5, GPIU5, SIG_DESC_SET(SCU434, 5));
MS_PIN_DECL(AA16, ADC13, SALT14_AA16, GPIU5);
FUNC_GROUP_DECL(SALT14_AA16, AA16);
FUNC_GROUP_DECL(GPIU5, AA16);

#define AD16 166
SIG_EXPR_LIST_DECL_SINGLE(SALT15_AD16, SALT15_AD16, SIG_DESC_SET(SCU434, 6), SIG_DESC_BIT(SCU694, 22, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU6, GPIU6, SIG_DESC_SET(SCU434, 6));
MS_PIN_DECL(AD16, ADC14, SALT15_AD16, GPIU6);
FUNC_GROUP_DECL(SALT15_AD16, AD16);
FUNC_GROUP_DECL(GPIU6, AD16);

#define AC17 167
SIG_EXPR_LIST_DECL_SINGLE(SALT16_AC17, SALT16_AC17, SIG_DESC_SET(SCU434, 7), SIG_DESC_BIT(SCU694, 23, 0));
SIG_EXPR_LIST_DECL_SINGLE(GPIU7, GPIU7, SIG_DESC_SET(SCU434, 7));
MS_PIN_DECL(AC17, ADC15, SALT16_AC17, GPIU7);
FUNC_GROUP_DECL(SALT16_AC17, AC17);
FUNC_GROUP_DECL(GPIU7, AC17);

#define AB15 168
SIG_EXPR_LIST_DECL_SINGLE(SIOS3, ACPI, SIG_DESC_SET(SCU434, 8));
SS_PIN_DECL(AB15, GPIOV0, SIOS3);

#define AF14 169
SIG_EXPR_LIST_DECL_SINGLE(SIOS5, ACPI, SIG_DESC_SET(SCU434, 9));
SS_PIN_DECL(AF14, GPIOV1, SIOS5);

#define AD14 170
SIG_EXPR_LIST_DECL_SINGLE(SIOPWREQ, ACPI, SIG_DESC_SET(SCU434, 10));
SS_PIN_DECL(AD14, GPIOV2, SIOPWREQ);

#define AC15 171
SIG_EXPR_LIST_DECL_SINGLE(SIOONCTRL, ACPI, SIG_DESC_SET(SCU434, 11));
SS_PIN_DECL(AC15, GPIOV3, SIOONCTRL);

#define AE15 172
SIG_EXPR_LIST_DECL_SINGLE(SIOPWRGD, ACPI, SIG_DESC_SET(SCU434, 12));
SS_PIN_DECL(AE15, GPIOV4, SIOPWRGD);

FUNC_GROUP_DECL(ACPI, E16, B16, A15, AB15, AF14, AD14, AC15, AE15);

#define AE14 173
SIG_EXPR_LIST_DECL_SINGLE(LPCPD, LPCPD, SIG_DESC_SET(SCU434, 13));
SIG_EXPR_LIST_DECL_SINGLE(LHPD, LHPD, SIG_DESC_SET(SCU4D4, 13));
MS_PIN_DECL(AE14, GPIOV5, LPCPD, LHPD);
FUNC_GROUP_DECL(LPCPD, AE14);
FUNC_GROUP_DECL(LHPD, AE14);

#define AD15 174
SIG_EXPR_LIST_DECL_SINGLE(LPCPME, LPCPME, SIG_DESC_SET(SCU434, 14));
SS_PIN_DECL(AD15, GPIOV6, LPCPME);
FUNC_GROUP_DECL(LPCPME, AD15);

#define AF15 175
SIG_EXPR_LIST_DECL_SINGLE(LPCSMI, LPCSMI, SIG_DESC_SET(SCU434, 15));
SS_PIN_DECL(AF15, GPIOV7, LPCSMI);
FUNC_GROUP_DECL(LPCSMI, AF15);

#define ESPI_DESC SIG_DESC_BIT(SCU510, 6, 1)
#define LPC_DESC SIG_DESC_BIT(SCU510, 6, 0)

#define AB7 176
SIG_EXPR_LIST_DECL_SINGLE(LAD0, LAD0, SIG_DESC_SET(SCU434, 16), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPID0, ESPI, SIG_DESC_SET(SCU434, 16), ESPI_DESC);
MS_PIN_DECL(AB7, GPIOW0, LAD0, ESPID0);
FUNC_GROUP_DECL(LAD0, AB7);

#define AB8 177
SIG_EXPR_LIST_DECL_SINGLE(LAD1, LAD1, SIG_DESC_SET(SCU434, 17), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPID1, ESPI, SIG_DESC_SET(SCU434, 17), ESPI_DESC);
MS_PIN_DECL(AB8, GPIOW1, LAD1, ESPID1);
FUNC_GROUP_DECL(LAD1, AB8);

#define AC8 178
SIG_EXPR_LIST_DECL_SINGLE(LAD2, LAD2, SIG_DESC_SET(SCU434, 18), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPID2, ESPI, SIG_DESC_SET(SCU434, 18), ESPI_DESC);
MS_PIN_DECL(AC8, GPIOW2, LAD2, ESPID2);
FUNC_GROUP_DECL(LAD2, AC8);

#define AC7 179
SIG_EXPR_LIST_DECL_SINGLE(LAD3, LAD3, SIG_DESC_SET(SCU434, 19), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPID3, ESPI, SIG_DESC_SET(SCU434, 19), ESPI_DESC);
MS_PIN_DECL(AC7, GPIOW3, LAD3, ESPID3);
FUNC_GROUP_DECL(LAD3, AC7);

#define AE7 180
SIG_EXPR_LIST_DECL_SINGLE(LCLK, LCLK, SIG_DESC_SET(SCU434, 20), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPICK, ESPI, SIG_DESC_SET(SCU434, 20), ESPI_DESC);
MS_PIN_DECL(AE7, GPIOW4, LCLK, ESPICK);
FUNC_GROUP_DECL(LCLK, AE7);

#define AF7 181
SIG_EXPR_LIST_DECL_SINGLE(LFRAME, LFRAME, SIG_DESC_SET(SCU434, 21), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPICS, ESPI, SIG_DESC_SET(SCU434, 21), ESPI_DESC);
MS_PIN_DECL(AF7, GPIOW5, LFRAME, ESPICS);
FUNC_GROUP_DECL(LFRAME, AE7);

#define AD7 182
SIG_EXPR_LIST_DECL_SINGLE(LSIRQ, LSIRQ, SIG_DESC_SET(SCU434, 22), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPIALT, ESPI, SIG_DESC_SET(SCU434, 22), ESPI_DESC);
MS_PIN_DECL(AD7, GPIOW6, LSIRQ, ESPIALT);
FUNC_GROUP_DECL(LSIRQ, AD7);

#define AD8 183
SIG_EXPR_LIST_DECL_SINGLE(LPCRST, LPCRST, SIG_DESC_SET(SCU434, 23), LPC_DESC);
SIG_EXPR_LIST_DECL_SINGLE(ESPIRST, ESPI, SIG_DESC_SET(SCU434, 23), ESPI_DESC);
MS_PIN_DECL(AD8, GPIOW7, LPCRST, ESPIRST);
FUNC_GROUP_DECL(LPCRST, AD8);

FUNC_GROUP_DECL(ESPI, AB7, AB8, AC8, AC7, AE7, AF7, AD7, AD8);

#define AE8 184
SIG_EXPR_LIST_DECL_SINGLE(SPI2CS0, SPI2CS0, SIG_DESC_SET(SCU434, 24));
SS_PIN_DECL(AE8, GPIOX0, SPI2CS0);
FUNC_GROUP_DECL(SPI2CS0, AE8);

#define AA9 185
SIG_EXPR_LIST_DECL_SINGLE(SPI2CS1, SPI2CS1, SIG_DESC_SET(SCU434, 25));
SS_PIN_DECL(AA9, GPIOX1, SPI2CS1);
FUNC_GROUP_DECL(SPI2CS1, AA9);

#define AC9 186
SIG_EXPR_LIST_DECL_SINGLE(SPI2CS2, SPI2CS2, SIG_DESC_SET(SCU434, 26));
SS_PIN_DECL(AC9, GPIOX2, SPI2CS2);
FUNC_GROUP_DECL(SPI2CS2, AC9);

#define AF8 187
SIG_EXPR_LIST_DECL_SINGLE(SPI2CK, SPI2, SIG_DESC_SET(SCU434, 27));
SS_PIN_DECL(AF8, GPIOX3, SPI2CK);

#define AB9 188
SIG_EXPR_LIST_DECL_SINGLE(SPI2MOSI, SPI2, SIG_DESC_SET(SCU434, 28));
SS_PIN_DECL(AB9, GPIOX4, SPI2MOSI);

#define AD9 189
SIG_EXPR_LIST_DECL_SINGLE(SPI2MISO, SPI2, SIG_DESC_SET(SCU434, 29));
SS_PIN_DECL(AD9, GPIOX5, SPI2MISO);

#define AF9 190
SIG_EXPR_LIST_DECL_SINGLE(SPI2DQ2, SPI2, SIG_DESC_SET(SCU434, 30));
SIG_EXPR_LIST_DECL_SINGLE(TXD12_AF9, TXD12_AF9, SIG_DESC_SET(SCU4D4, 30));
MS_PIN_DECL(AF9, GPIOX6, SPI2DQ2, TXD12_AF9);
FUNC_GROUP_DECL(TXD12_AF9, AF9);

#define AB10 191
SIG_EXPR_LIST_DECL_SINGLE(SPI2DQ3, SPI2, SIG_DESC_SET(SCU434, 31));
SIG_EXPR_LIST_DECL_SINGLE(RXD12_AB10, RXD12_AB10, SIG_DESC_SET(SCU4D4, 31));
MS_PIN_DECL(AB10, GPIOX7, SPI2DQ3, RXD12_AB10);
FUNC_GROUP_DECL(RXD12_AB10, AB10);

FUNC_GROUP_DECL(SPI2, AE8, AA9, AC9, AF8, AB8, AD9, AF9, AB10);

#define AF11 192
SIG_EXPR_LIST_DECL_SINGLE(SALT5, SALT5, SIG_DESC_SET(SCU438, 0));
SIG_EXPR_LIST_DECL_SINGLE(WDTRST1, WDTRST1, SIG_DESC_SET(SCU4D8, 0));
MS_PIN_DECL(AF11, GPIOY0, SALT5, WDTRST1);
FUNC_GROUP_DECL(SALT5, AF11);
FUNC_GROUP_DECL(WDTRST1, AF11);

#define AD12 193
SIG_EXPR_LIST_DECL_SINGLE(SALT6, SALT6, SIG_DESC_SET(SCU438, 1));
SIG_EXPR_LIST_DECL_SINGLE(WDTRST2, WDTRST2, SIG_DESC_SET(SCU4D8, 1));
MS_PIN_DECL(AD12, GPIOY1, SALT6, WDTRST2);
FUNC_GROUP_DECL(SALT6, AD12);
FUNC_GROUP_DECL(WDTRST2, AD12);

#define AE11 194
SIG_EXPR_LIST_DECL_SINGLE(SALT7, SALT7, SIG_DESC_SET(SCU438, 2));
SIG_EXPR_LIST_DECL_SINGLE(WDTRST3, WDTRST3, SIG_DESC_SET(SCU4D8, 2));
MS_PIN_DECL(AE11, GPIOY2, SALT7, WDTRST3);
FUNC_GROUP_DECL(SALT7, AE11);
FUNC_GROUP_DECL(WDTRST3, AE11);

#define AA12 195
SIG_EXPR_LIST_DECL_SINGLE(SALT8, SALT8, SIG_DESC_SET(SCU438, 3));
SIG_EXPR_LIST_DECL_SINGLE(WDTRST4, WDTRST4, SIG_DESC_SET(SCU4D8, 3));
MS_PIN_DECL(AA12, GPIOY3, SALT8, WDTRST4);
FUNC_GROUP_DECL(SALT8, AA12);
FUNC_GROUP_DECL(WDTRST4, AA12);

#define AE12 196
SIG_EXPR_LIST_DECL_SINGLE(FWSPIDQ2, FWSPI, SIG_DESC_SET(SCU438, 4));
SS_PIN_DECL(AE12, GPIOY4, FWSPIDQ2);

#define AF12 197
SIG_EXPR_LIST_DECL_SINGLE(FWSPIDQ3, FWSPI, SIG_DESC_SET(SCU438, 5));
SS_PIN_DECL(AF12, GPIOY5, FWSPIDQ3);

#define AC12 198
SIG_EXPR_LIST_DECL_SINGLE(FWSPIABR, FWSPI, SIG_DESC_SET(SCU438, 6));
SS_PIN_DECL(AC12, GPIOY6, FWSPIABR);

#define AB12 199
SIG_EXPR_LIST_DECL_SINGLE(FWSPIWP, FWSPI, SIG_DESC_SET(SCU438, 7));
SS_PIN_DECL(AB12, GPIOY7, FWSPIWP);

#define AC10 200
SIG_EXPR_LIST_DECL_SINGLE(SPI1CS1, SPI1, SIG_DESC_SET(SCU438, 8));
SS_PIN_DECL(AC10, GPIOZ0, SPI1CS1);

#define AD10 201
SIG_EXPR_LIST_DECL_SINGLE(SPI1ABR, SPI1, SIG_DESC_SET(SCU438, 9));
SS_PIN_DECL(AD10, GPIOZ1, SPI1ABR);

#define AE10 202
SIG_EXPR_LIST_DECL_SINGLE(SPI1WP, SPI1, SIG_DESC_SET(SCU438, 10));
SS_PIN_DECL(AE10, GPIOZ2, SPI1WP);

#define AB11 203
SIG_EXPR_LIST_DECL_SINGLE(SPI1CK, SPI1, SIG_DESC_SET(SCU438, 11));
SS_PIN_DECL(AB11, GPIOZ3, SPI1CK);

#define AC11 204
SIG_EXPR_LIST_DECL_SINGLE(SPI1MOSI, SPI1, SIG_DESC_SET(SCU438, 12));
SS_PIN_DECL(AC11, GPIOZ4, SPI1MOSI);

#define AA11 205
SIG_EXPR_LIST_DECL_SINGLE(SPI1MISO, SPI1, SIG_DESC_SET(SCU438, 13));
SS_PIN_DECL(AA11, GPIOZ5, SPI1MISO);

#define AD11 206
SIG_EXPR_LIST_DECL_SINGLE(SPI1DQ2, SPI1, SIG_DESC_SET(SCU438, 14));
SIG_EXPR_LIST_DECL_SINGLE(TXD13_AD11, TXD13_AD11, SIG_DESC_SET(SCU4D8, 14), SIG_DESC_BIT(SCU4B8, 2, 0));
MS_PIN_DECL(AD11, GPIOZ6, SPI1DQ2, TXD13_AD11);
FUNC_GROUP_DECL(TXD13_AD11, AD11);

#define AF10 207
SIG_EXPR_LIST_DECL_SINGLE(SPI1DQ3, SPI1, SIG_DESC_SET(SCU438, 15));
SIG_EXPR_LIST_DECL_SINGLE(RXD13_AF10, RXD13_AF10, SIG_DESC_SET(SCU4D8, 15), SIG_DESC_BIT(SCU4B8, 3, 0));
MS_PIN_DECL(AF10, GPIOZ7, SPI1DQ3, RXD13_AF10);
FUNC_GROUP_DECL(RXD13_AF10, AF10);

FUNC_GROUP_DECL(SPI1, AC10, AD10, AE10, AB11, AC11, AA11, AD11, AF10);

#define RGMII1_DESC	SIG_DESC_BIT(SCU500, 6, 1)
#define RMII1_DESC	SIG_DESC_BIT(SCU500, 6, 0)

#define C6 208
SIG_EXPR_LIST_DECL_SINGLE(RGMII1TXCK, RGMII1, SIG_DESC_SET(SCU400, 0), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1RCLKO, RMII1, SIG_DESC_SET(SCU400, 0), RMII1_DESC);
MS_PIN_DECL(C6, GPIO18A0, RGMII1TXCK, RMII1RCLKO);

#define D6 209
SIG_EXPR_LIST_DECL_SINGLE(RGMII1TXCTL, RGMII1, SIG_DESC_SET(SCU400, 1), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1TXEN, RMII1, SIG_DESC_SET(SCU400, 1), RMII1_DESC);
MS_PIN_DECL(D6, GPIO18A1, RGMII1TXCTL, RMII1TXEN);

#define D5 210
SIG_EXPR_LIST_DECL_SINGLE(RGMII1TXD0, RGMII1, SIG_DESC_SET(SCU400, 2), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1TXD0, RMII1, SIG_DESC_SET(SCU400, 2), RMII1_DESC);
MS_PIN_DECL(D5, GPIO18A2, RGMII1TXD0, RMII1TXD0);

#define A3 211
SIG_EXPR_LIST_DECL_SINGLE(RGMII1TXD1, RGMII1, SIG_DESC_SET(SCU400, 3), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1TXD1, RMII1, SIG_DESC_SET(SCU400, 3), RMII1_DESC);
MS_PIN_DECL(A3, GPIO18A3, RGMII1TXD1, RMII1TXD1);

#define C5 212
SIG_EXPR_LIST_DECL_SINGLE(RGMII1TXD2, RGMII1, SIG_DESC_SET(SCU400, 4), RGMII1_DESC);
SS_PIN_DECL(C5, GPIO18A4, RGMII1TXD2);

#define E6 213
SIG_EXPR_LIST_DECL_SINGLE(RGMII1TXD3, RGMII1, SIG_DESC_SET(SCU400, 5), RGMII1_DESC);
SS_PIN_DECL(E6, GPIO18A5, RGMII1TXD3);

#define B3 214
SIG_EXPR_LIST_DECL_SINGLE(RGMII1RXCK, RGMII1, SIG_DESC_SET(SCU400, 6), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1RCLKI, RMII1, SIG_DESC_SET(SCU400, 6), RMII1_DESC);
MS_PIN_DECL(B3, GPIO18A6, RGMII1RXCK, RMII1RCLKI);

#define A2 215
SIG_EXPR_LIST_DECL_SINGLE(RGMII1RXCTL, RGMII1, SIG_DESC_SET(SCU400, 7), RGMII1_DESC);
SS_PIN_DECL(A2, GPIO18A7, RGMII1RXCTL);

#define B2 216
SIG_EXPR_LIST_DECL_SINGLE(RGMII1RXD0, RGMII1, SIG_DESC_SET(SCU400, 8), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1RXD0, RMII1, SIG_DESC_SET(SCU400, 8), RMII1_DESC);
MS_PIN_DECL(B2, GPIO18B0, RGMII1RXD0, RMII1RXD0);

#define B1 217
SIG_EXPR_LIST_DECL_SINGLE(RGMII1RXD1, RGMII1, SIG_DESC_SET(SCU400, 9), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1RXD1, RMII1, SIG_DESC_SET(SCU400, 9), RMII1_DESC);
MS_PIN_DECL(B1, GPIO18B1, RGMII1RXD1, RMII1RXD1);

#define C4 218
SIG_EXPR_LIST_DECL_SINGLE(RGMII1RXD2, RGMII1, SIG_DESC_SET(SCU400, 10), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1CRSDV, RMII1, SIG_DESC_SET(SCU400, 10), RMII1_DESC);
MS_PIN_DECL(C4, GPIO18B2, RGMII1RXD2, RMII1CRSDV);

#define E5 219
SIG_EXPR_LIST_DECL_SINGLE(RGMII1RXD3, RGMII1, SIG_DESC_SET(SCU400, 11), RGMII1_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII1RXER, RMII1, SIG_DESC_SET(SCU400, 11), RMII1_DESC);
MS_PIN_DECL(E5, GPIO18B3, RGMII1RXD3, RMII1RXER);

FUNC_GROUP_DECL(RGMII1, C6, D6, D5, A3, C5, E6, B3, A2, B2, B1, C4, E5);

FUNC_GROUP_DECL(RMII1, C6, D6, D5, A3, B3, B2, B1, C4, E5);

#define RGMII2_DESC	SIG_DESC_BIT(SCU500, 7, 1)
#define RMII2_DESC	SIG_DESC_BIT(SCU500, 7, 0)

#define D4 220
SIG_EXPR_LIST_DECL_SINGLE(RGMII2TXCK, RGMII2, SIG_DESC_SET(SCU400, 12), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2RCLKO, RMII2, SIG_DESC_SET(SCU400, 12), RMII2_DESC);
MS_PIN_DECL(D4, GPIO18B4, RGMII2TXCK, RMII2RCLKO);

#define C2 221
SIG_EXPR_LIST_DECL_SINGLE(RGMII2TXCTL, RGMII2, SIG_DESC_SET(SCU400, 13), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2TXEN, RMII2, SIG_DESC_SET(SCU400, 13), RMII2_DESC);
MS_PIN_DECL(C2, GPIO18B5, RGMII2TXCTL, RMII2TXEN);

#define C1 222
SIG_EXPR_LIST_DECL_SINGLE(RGMII2TXD0, RGMII2, SIG_DESC_SET(SCU400, 14), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2TXD0, RMII2, SIG_DESC_SET(SCU400, 14), RMII2_DESC);
MS_PIN_DECL(C1, GPIO18B6, RGMII2TXD0, RMII2TXD0);

#define D3 223
SIG_EXPR_LIST_DECL_SINGLE(RGMII2TXD1, RGMII2, SIG_DESC_SET(SCU400, 15), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2TXD1, RMII2, SIG_DESC_SET(SCU400, 15), RMII2_DESC);
MS_PIN_DECL(D3, GPIO18B7, RGMII2TXD1, RMII2TXD1);

#define E4 224
SIG_EXPR_LIST_DECL_SINGLE(RGMII2TXD2, RGMII2, SIG_DESC_SET(SCU400, 16), RGMII2_DESC);
SS_PIN_DECL(E4, GPIO18C0, RGMII2TXD2);

#define F5 225
SIG_EXPR_LIST_DECL_SINGLE(RGMII2TXD3, RGMII2, SIG_DESC_SET(SCU400, 17), RGMII2_DESC);
SS_PIN_DECL(F5, GPIO18C1, RGMII2TXD3);

#define D2 226
SIG_EXPR_LIST_DECL_SINGLE(RGMII2RXCK, RGMII2, SIG_DESC_SET(SCU400, 18), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2RCLKI, RMII2, SIG_DESC_SET(SCU400, 18), RMII2_DESC);
MS_PIN_DECL(D2, GPIO18C2, RGMII2RXCK, RMII2RCLKI);

#define E3 227
SIG_EXPR_LIST_DECL_SINGLE(RGMII2RCTL, RGMII2, SIG_DESC_SET(SCU400, 19), RGMII2_DESC);
SS_PIN_DECL(E3, GPIO18C3, RGMII2RCTL);

#define D1 228
SIG_EXPR_LIST_DECL_SINGLE(RGMII2RXD0, RGMII2, SIG_DESC_SET(SCU400, 20), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2RXD0, RMII2, SIG_DESC_SET(SCU400, 20), RMII2_DESC);
MS_PIN_DECL(D1, GPIO18C4, RGMII2RXD0, RMII2RXD0);

#define F4 229
SIG_EXPR_LIST_DECL_SINGLE(RGMII2RXD1, RGMII2, SIG_DESC_SET(SCU400, 21), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2RXD1, RMII2, SIG_DESC_SET(SCU400, 21), RMII2_DESC);
MS_PIN_DECL(F4, GPIO18C5, RGMII2RXD1, RMII2RXD1);

#define E2 230
SIG_EXPR_LIST_DECL_SINGLE(RGMII2RXD2, RGMII2, SIG_DESC_SET(SCU400, 22), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2CRSDV, RMII2, SIG_DESC_SET(SCU400, 22), RMII2_DESC);
MS_PIN_DECL(E2, GPIO18C6, RGMII2RXD2, RMII2CRSDV);

#define E1 231
SIG_EXPR_LIST_DECL_SINGLE(RGMII2RXD3, RGMII2, SIG_DESC_SET(SCU400, 23), RGMII2_DESC);
SIG_EXPR_LIST_DECL_SINGLE(RMII2RXER, RMII2, SIG_DESC_SET(SCU400, 23), RMII2_DESC);
MS_PIN_DECL(E1, GPIO18C7, RGMII2RXD3, RMII2RXER);

FUNC_GROUP_DECL(RGMII2, D4, C2, C1, D3, E4, F5, D2, E3, D1, F4, E2, E1);

FUNC_GROUP_DECL(RMII2, D4, C2, C1, D3, D2, D1, F4, E2, E1);

#define AB4 232
SIG_EXPR_LIST_DECL_SINGLE(EMMCCLK, EMMC, SIG_DESC_SET(SCU400, 24));
SS_PIN_DECL(AB4, GPIO18D0, EMMCCLK);

#define AA4 233
SIG_EXPR_LIST_DECL_SINGLE(EMMCCMD, EMMC, SIG_DESC_SET(SCU400, 25));
SS_PIN_DECL(AA4, GPIO18D1, EMMCCMD);

#define AC4 234
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT0, EMMC, SIG_DESC_SET(SCU400, 26));
SS_PIN_DECL(AC4, GPIO18D2, EMMCDAT0);

#define AA5 235
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT1, EMMC, SIG_DESC_SET(SCU400, 27));
SS_PIN_DECL(AA5, GPIO18D3, EMMCDAT1);

#define Y5 236
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT2, EMMC, SIG_DESC_SET(SCU400, 28));
SS_PIN_DECL(Y5, GPIO18D4, EMMCDAT2);

#define AB5 237
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT3, EMMC, SIG_DESC_SET(SCU400, 29));
SS_PIN_DECL(AB5, GPIO18D5, EMMCDAT3);

#define AB6 238
SIG_EXPR_LIST_DECL_SINGLE(EMMCCD, EMMC, SIG_DESC_SET(SCU400, 30));
SS_PIN_DECL(AB6, GPIO18D6, EMMCCD);

#define AC5 239
SIG_EXPR_LIST_DECL_SINGLE(EMMCWP, EMMC, SIG_DESC_SET(SCU400, 31));
SS_PIN_DECL(AC5, GPIO18D7, EMMCWP);

#define Y1 240
SIG_EXPR_LIST_DECL_SINGLE(FWSPI18CS, FWSPI, SIG_DESC_SET(SCU500, 3));
SIG_EXPR_LIST_DECL_SINGLE(VBCS, VGABIOSROM, SIG_DESC_SET(SCU500, 5));
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT4, EMMC, SIG_DESC_SET(SCU404, 0));
TS_PIN_DECL(Y1, GPIO18E0, FWSPI18CS, VBCS, EMMCDAT4);

#define Y2 241
SIG_EXPR_LIST_DECL_SINGLE(FWSPI18CK, FWSPI, SIG_DESC_SET(SCU500, 3));
SIG_EXPR_LIST_DECL_SINGLE(VBCK, VGABIOSROM, SIG_DESC_SET(SCU500, 5));
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT5, EMMC, SIG_DESC_SET(SCU404, 1));
TS_PIN_DECL(Y2, GPIO18E1, FWSPI18CK, VBCK, EMMCDAT5);

#define Y3 242
SIG_EXPR_LIST_DECL_SINGLE(FWSPI18MOSI, FWSPI, SIG_DESC_SET(SCU500, 3));
SIG_EXPR_LIST_DECL_SINGLE(VBMOSI, VGABIOSROM, SIG_DESC_SET(SCU500, 5));
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT6, EMMC, SIG_DESC_SET(SCU404, 2));
TS_PIN_DECL(Y3, GPIO18E2, FWSPI18MOSI, VBMOSI, EMMCDAT6);

#define Y4 243
SIG_EXPR_LIST_DECL_SINGLE(FWSPI18MISO, FWSPI, SIG_DESC_SET(SCU500, 3));
SIG_EXPR_LIST_DECL_SINGLE(VBMISO, VGABIOSROM, SIG_DESC_SET(SCU500, 5));
SIG_EXPR_LIST_DECL_SINGLE(EMMCDAT7, EMMC, SIG_DESC_SET(SCU404, 3));
TS_PIN_DECL(Y4, GPIO18E3, FWSPI18MISO, VBMISO, EMMCDAT7);

FUNC_GROUP_DECL(FWSPI, AE12, AF12, AC12, AB12, Y1, Y2, Y3, Y4);

FUNC_GROUP_DECL(VGABIOSROM, Y1, Y2, Y3, Y4);

FUNC_GROUP_DECL(EMMC, AB4, AA4, AC4, AA5, Y5, AB5, AB6, AC5, Y1, Y2, Y3, Y4);
/* Pins, groups and functions are sort(1):ed alphabetically for sanity */

static struct pinctrl_pin_desc aspeed_g6_pins[ASPEED_G6_NR_PINS] = {
	ASPEED_PINCTRL_PIN(M24),
	ASPEED_PINCTRL_PIN(M25),
	ASPEED_PINCTRL_PIN(L26),
	ASPEED_PINCTRL_PIN(K24),
	ASPEED_PINCTRL_PIN(K26),
	ASPEED_PINCTRL_PIN(L24),
	ASPEED_PINCTRL_PIN(L23),
	ASPEED_PINCTRL_PIN(K25),
	ASPEED_PINCTRL_PIN(J26),
	ASPEED_PINCTRL_PIN(K23),
	ASPEED_PINCTRL_PIN(H26),
	ASPEED_PINCTRL_PIN(J25),
	ASPEED_PINCTRL_PIN(J23),
	ASPEED_PINCTRL_PIN(G26),
	ASPEED_PINCTRL_PIN(H25),
	ASPEED_PINCTRL_PIN(J24),
	ASPEED_PINCTRL_PIN(H24),
	ASPEED_PINCTRL_PIN(J22),
	ASPEED_PINCTRL_PIN(H22),
	ASPEED_PINCTRL_PIN(H23),
	ASPEED_PINCTRL_PIN(G22),
	ASPEED_PINCTRL_PIN(F22),
	ASPEED_PINCTRL_PIN(G23),
	ASPEED_PINCTRL_PIN(G24),
	ASPEED_PINCTRL_PIN(F23),
	ASPEED_PINCTRL_PIN(F26),
	ASPEED_PINCTRL_PIN(F25),
	ASPEED_PINCTRL_PIN(E26),
	ASPEED_PINCTRL_PIN(F24),
	ASPEED_PINCTRL_PIN(E23),
	ASPEED_PINCTRL_PIN(E24),
	ASPEED_PINCTRL_PIN(E25),
	ASPEED_PINCTRL_PIN(D26),
	ASPEED_PINCTRL_PIN(D24),
	ASPEED_PINCTRL_PIN(C25),
	ASPEED_PINCTRL_PIN(C26),
	ASPEED_PINCTRL_PIN(C24),
	ASPEED_PINCTRL_PIN(B26),
	ASPEED_PINCTRL_PIN(B25),
	ASPEED_PINCTRL_PIN(B24),
	ASPEED_PINCTRL_PIN(D22),
	ASPEED_PINCTRL_PIN(E22),
	ASPEED_PINCTRL_PIN(D23),
	ASPEED_PINCTRL_PIN(C23),
	ASPEED_PINCTRL_PIN(C22),
	ASPEED_PINCTRL_PIN(A25),
	ASPEED_PINCTRL_PIN(A24),
	ASPEED_PINCTRL_PIN(A23),
	ASPEED_PINCTRL_PIN(E21),
	ASPEED_PINCTRL_PIN(B22),
	ASPEED_PINCTRL_PIN(C21),
	ASPEED_PINCTRL_PIN(A22),
	ASPEED_PINCTRL_PIN(A21),
	ASPEED_PINCTRL_PIN(E20),
	ASPEED_PINCTRL_PIN(D21),
	ASPEED_PINCTRL_PIN(B21),
	ASPEED_PINCTRL_PIN(A18),
	ASPEED_PINCTRL_PIN(B18),
	ASPEED_PINCTRL_PIN(C18),
	ASPEED_PINCTRL_PIN(A17),
	ASPEED_PINCTRL_PIN(D18),
	ASPEED_PINCTRL_PIN(B17),
	ASPEED_PINCTRL_PIN(C17),
	ASPEED_PINCTRL_PIN(E18),
	ASPEED_PINCTRL_PIN(D17),
	ASPEED_PINCTRL_PIN(A16),
	ASPEED_PINCTRL_PIN(E17),
	ASPEED_PINCTRL_PIN(D16),
	ASPEED_PINCTRL_PIN(C16),
	ASPEED_PINCTRL_PIN(E16),
	ASPEED_PINCTRL_PIN(B16),
	ASPEED_PINCTRL_PIN(A15),
	ASPEED_PINCTRL_PIN(B20),
	ASPEED_PINCTRL_PIN(A20),
	ASPEED_PINCTRL_PIN(E19),
	ASPEED_PINCTRL_PIN(D20),
	ASPEED_PINCTRL_PIN(C19),
	ASPEED_PINCTRL_PIN(A19),
	ASPEED_PINCTRL_PIN(C20),
	ASPEED_PINCTRL_PIN(D19),
	ASPEED_PINCTRL_PIN(A11),
	ASPEED_PINCTRL_PIN(C11),
	ASPEED_PINCTRL_PIN(D12),
	ASPEED_PINCTRL_PIN(E13),
	ASPEED_PINCTRL_PIN(D11),
	ASPEED_PINCTRL_PIN(E11),
	ASPEED_PINCTRL_PIN(F13),
	ASPEED_PINCTRL_PIN(E12),
	ASPEED_PINCTRL_PIN(D15),
	ASPEED_PINCTRL_PIN(A14),
	ASPEED_PINCTRL_PIN(E15),
	ASPEED_PINCTRL_PIN(A13),
	ASPEED_PINCTRL_PIN(C15),
	ASPEED_PINCTRL_PIN(F15),
	ASPEED_PINCTRL_PIN(B14),
	ASPEED_PINCTRL_PIN(C14),
	ASPEED_PINCTRL_PIN(D14),
	ASPEED_PINCTRL_PIN(B13),
	ASPEED_PINCTRL_PIN(A12),
	ASPEED_PINCTRL_PIN(E14),
	ASPEED_PINCTRL_PIN(B12),
	ASPEED_PINCTRL_PIN(C12),
	ASPEED_PINCTRL_PIN(C13),
	ASPEED_PINCTRL_PIN(D13),
	ASPEED_PINCTRL_PIN(P25),
	ASPEED_PINCTRL_PIN(N23),
	ASPEED_PINCTRL_PIN(N25),
	ASPEED_PINCTRL_PIN(N24),
	ASPEED_PINCTRL_PIN(P26),
	ASPEED_PINCTRL_PIN(M23),
	ASPEED_PINCTRL_PIN(N26),
	ASPEED_PINCTRL_PIN(M26),
	ASPEED_PINCTRL_PIN(AD26),
	ASPEED_PINCTRL_PIN(AD22),
	ASPEED_PINCTRL_PIN(AD23),
	ASPEED_PINCTRL_PIN(AD24),
	ASPEED_PINCTRL_PIN(AD25),
	ASPEED_PINCTRL_PIN(AC22),
	ASPEED_PINCTRL_PIN(AC24),
	ASPEED_PINCTRL_PIN(AC23),
	ASPEED_PINCTRL_PIN(AB22),
	ASPEED_PINCTRL_PIN(W24),
	ASPEED_PINCTRL_PIN(AA23),
	ASPEED_PINCTRL_PIN(AA24),
	ASPEED_PINCTRL_PIN(W23),
	ASPEED_PINCTRL_PIN(AB23),
	ASPEED_PINCTRL_PIN(AB24),
	ASPEED_PINCTRL_PIN(Y23),
	ASPEED_PINCTRL_PIN(AA25),
	ASPEED_PINCTRL_PIN(AB25),
	ASPEED_PINCTRL_PIN(Y24),
	ASPEED_PINCTRL_PIN(AB26),
	ASPEED_PINCTRL_PIN(Y26),
	ASPEED_PINCTRL_PIN(AC26),
	ASPEED_PINCTRL_PIN(Y25),
	ASPEED_PINCTRL_PIN(AA26),
	ASPEED_PINCTRL_PIN(V25),
	ASPEED_PINCTRL_PIN(U24),
	ASPEED_PINCTRL_PIN(V24),
	ASPEED_PINCTRL_PIN(V26),
	ASPEED_PINCTRL_PIN(U25),
	ASPEED_PINCTRL_PIN(T23),
	ASPEED_PINCTRL_PIN(W26),
	ASPEED_PINCTRL_PIN(U26),
	ASPEED_PINCTRL_PIN(R23),
	ASPEED_PINCTRL_PIN(T25),
	ASPEED_PINCTRL_PIN(T26),
	ASPEED_PINCTRL_PIN(R24),
	ASPEED_PINCTRL_PIN(R26),
	ASPEED_PINCTRL_PIN(P24),
	ASPEED_PINCTRL_PIN(P23),
	ASPEED_PINCTRL_PIN(T24),
	ASPEED_PINCTRL_PIN(AD20),
	ASPEED_PINCTRL_PIN(AC18),
	ASPEED_PINCTRL_PIN(AE19),
	ASPEED_PINCTRL_PIN(AD19),
	ASPEED_PINCTRL_PIN(AC19),
	ASPEED_PINCTRL_PIN(AB19),
	ASPEED_PINCTRL_PIN(AB18),
	ASPEED_PINCTRL_PIN(AE18),
	ASPEED_PINCTRL_PIN(AB16),
	ASPEED_PINCTRL_PIN(AA17),
	ASPEED_PINCTRL_PIN(AB17),
	ASPEED_PINCTRL_PIN(AE16),
	ASPEED_PINCTRL_PIN(AC16),
	ASPEED_PINCTRL_PIN(AA16),
	ASPEED_PINCTRL_PIN(AD16),
	ASPEED_PINCTRL_PIN(AC17),
	ASPEED_PINCTRL_PIN(AB15),
	ASPEED_PINCTRL_PIN(AF14),
	ASPEED_PINCTRL_PIN(AD14),
	ASPEED_PINCTRL_PIN(AC15),
	ASPEED_PINCTRL_PIN(AE15),
	ASPEED_PINCTRL_PIN(AE14),
	ASPEED_PINCTRL_PIN(AD15),
	ASPEED_PINCTRL_PIN(AF15),
	ASPEED_PINCTRL_PIN(AB7),
	ASPEED_PINCTRL_PIN(AB8),
	ASPEED_PINCTRL_PIN(AC8),
	ASPEED_PINCTRL_PIN(AC7),
	ASPEED_PINCTRL_PIN(AE7),
	ASPEED_PINCTRL_PIN(AF7),
	ASPEED_PINCTRL_PIN(AD7),
	ASPEED_PINCTRL_PIN(AD8),
	ASPEED_PINCTRL_PIN(AE8),
	ASPEED_PINCTRL_PIN(AA9),
	ASPEED_PINCTRL_PIN(AC9),
	ASPEED_PINCTRL_PIN(AF8),
	ASPEED_PINCTRL_PIN(AB9),
	ASPEED_PINCTRL_PIN(AD9),
	ASPEED_PINCTRL_PIN(AF9),
	ASPEED_PINCTRL_PIN(AB10),
	ASPEED_PINCTRL_PIN(AF11),
	ASPEED_PINCTRL_PIN(AD12),
	ASPEED_PINCTRL_PIN(AE11),
	ASPEED_PINCTRL_PIN(AA12),
	ASPEED_PINCTRL_PIN(AE12),
	ASPEED_PINCTRL_PIN(AF12),
	ASPEED_PINCTRL_PIN(AC12),
	ASPEED_PINCTRL_PIN(AB12),
	ASPEED_PINCTRL_PIN(AC10),
	ASPEED_PINCTRL_PIN(AD10),
	ASPEED_PINCTRL_PIN(AE10),
	ASPEED_PINCTRL_PIN(AB11),
	ASPEED_PINCTRL_PIN(AC11),
	ASPEED_PINCTRL_PIN(AA11),
	ASPEED_PINCTRL_PIN(AD11),
	ASPEED_PINCTRL_PIN(AF10),
	ASPEED_PINCTRL_PIN(C6),
	ASPEED_PINCTRL_PIN(D6),
	ASPEED_PINCTRL_PIN(D5),
	ASPEED_PINCTRL_PIN(A3),
	ASPEED_PINCTRL_PIN(C5),
	ASPEED_PINCTRL_PIN(E6),
	ASPEED_PINCTRL_PIN(B3),
	ASPEED_PINCTRL_PIN(A2),
	ASPEED_PINCTRL_PIN(B2),
	ASPEED_PINCTRL_PIN(B1),
	ASPEED_PINCTRL_PIN(C4),
	ASPEED_PINCTRL_PIN(E5),
	ASPEED_PINCTRL_PIN(D4),
	ASPEED_PINCTRL_PIN(C2),
	ASPEED_PINCTRL_PIN(C1),
	ASPEED_PINCTRL_PIN(D3),
	ASPEED_PINCTRL_PIN(E4),
	ASPEED_PINCTRL_PIN(F5),
	ASPEED_PINCTRL_PIN(D2),
	ASPEED_PINCTRL_PIN(E3),
	ASPEED_PINCTRL_PIN(D1),
	ASPEED_PINCTRL_PIN(F4),
	ASPEED_PINCTRL_PIN(E2),
	ASPEED_PINCTRL_PIN(E1),
	ASPEED_PINCTRL_PIN(AB4),
	ASPEED_PINCTRL_PIN(AA4),
	ASPEED_PINCTRL_PIN(AC4),
	ASPEED_PINCTRL_PIN(AA5),
	ASPEED_PINCTRL_PIN(Y5),
	ASPEED_PINCTRL_PIN(AB5),
	ASPEED_PINCTRL_PIN(AB6),
	ASPEED_PINCTRL_PIN(AC5),
	ASPEED_PINCTRL_PIN(Y1),
	ASPEED_PINCTRL_PIN(Y2),
	ASPEED_PINCTRL_PIN(Y3),
	ASPEED_PINCTRL_PIN(Y4),
};

static const struct aspeed_pin_group aspeed_g6_groups[] = {
	ASPEED_PINCTRL_GROUP(ACPI),
	ASPEED_PINCTRL_GROUP(BMCINT),
	ASPEED_PINCTRL_GROUP(EMMC),
	ASPEED_PINCTRL_GROUP(ESPI),
	ASPEED_PINCTRL_GROUP(FWSPI),
	ASPEED_PINCTRL_GROUP(GPIT0),
	ASPEED_PINCTRL_GROUP(GPIT1),
	ASPEED_PINCTRL_GROUP(GPIT2),
	ASPEED_PINCTRL_GROUP(GPIT3),
	ASPEED_PINCTRL_GROUP(GPIT4),
	ASPEED_PINCTRL_GROUP(GPIT5),
	ASPEED_PINCTRL_GROUP(GPIT6),
	ASPEED_PINCTRL_GROUP(GPIT7),
	ASPEED_PINCTRL_GROUP(GPIU0),
	ASPEED_PINCTRL_GROUP(GPIU1),
	ASPEED_PINCTRL_GROUP(GPIU2),
	ASPEED_PINCTRL_GROUP(GPIU3),
	ASPEED_PINCTRL_GROUP(GPIU4),
	ASPEED_PINCTRL_GROUP(GPIU5),
	ASPEED_PINCTRL_GROUP(GPIU6),
	ASPEED_PINCTRL_GROUP(GPIU7),
	ASPEED_PINCTRL_GROUP(HVI3C5),
	ASPEED_PINCTRL_GROUP(HVI3C6),
	ASPEED_PINCTRL_GROUP(HVI3C7),
	ASPEED_PINCTRL_GROUP(HVI3C8),
	ASPEED_PINCTRL_GROUP(I2C1),
	ASPEED_PINCTRL_GROUP(I2C10),
	ASPEED_PINCTRL_GROUP(I2C11),
	ASPEED_PINCTRL_GROUP(I2C12),
	ASPEED_PINCTRL_GROUP(I2C13),
	ASPEED_PINCTRL_GROUP(I2C14),
	ASPEED_PINCTRL_GROUP(I2C15),
	ASPEED_PINCTRL_GROUP(I2C16),
	ASPEED_PINCTRL_GROUP(I2C2),
	ASPEED_PINCTRL_GROUP(I2C3),
	ASPEED_PINCTRL_GROUP(I2C4),
	ASPEED_PINCTRL_GROUP(I2C5),
	ASPEED_PINCTRL_GROUP(I2C6),
	ASPEED_PINCTRL_GROUP(I2C7),
	ASPEED_PINCTRL_GROUP(I2C8),
	ASPEED_PINCTRL_GROUP(I2C9),
	ASPEED_PINCTRL_GROUP(JTAGM),
	ASPEED_PINCTRL_GROUP(LAD0),
	ASPEED_PINCTRL_GROUP(LAD1),
	ASPEED_PINCTRL_GROUP(LAD2),
	ASPEED_PINCTRL_GROUP(LAD3),
	ASPEED_PINCTRL_GROUP(LCLK),
	ASPEED_PINCTRL_GROUP(LFRAME),
	ASPEED_PINCTRL_GROUP(LHPD),
	ASPEED_PINCTRL_GROUP(LPCHC),
	ASPEED_PINCTRL_GROUP(LPCPD),
	ASPEED_PINCTRL_GROUP(LPCPME),
	ASPEED_PINCTRL_GROUP(LPCRST),
	ASPEED_PINCTRL_GROUP(LPCSMI),
	ASPEED_PINCTRL_GROUP(LSIRQ),
	ASPEED_PINCTRL_GROUP(MAC1LINK),
	ASPEED_PINCTRL_GROUP(MAC2LINK),
	ASPEED_PINCTRL_GROUP(MAC3LINK),
	ASPEED_PINCTRL_GROUP(MAC4LINK),
	ASPEED_PINCTRL_GROUP(MDIO1),
	ASPEED_PINCTRL_GROUP(MDIO2),
	ASPEED_PINCTRL_GROUP(MDIO3),
	ASPEED_PINCTRL_GROUP(MDIO4),
	ASPEED_PINCTRL_GROUP(NCTS1),
	ASPEED_PINCTRL_GROUP(NCTS2),
	ASPEED_PINCTRL_GROUP(NCTS3),
	ASPEED_PINCTRL_GROUP(NCTS4),
	ASPEED_PINCTRL_GROUP(NDCD1),
	ASPEED_PINCTRL_GROUP(NDCD2),
	ASPEED_PINCTRL_GROUP(NDCD3),
	ASPEED_PINCTRL_GROUP(NDCD4),
	ASPEED_PINCTRL_GROUP(NDSR1),
	ASPEED_PINCTRL_GROUP(NDSR2),
	ASPEED_PINCTRL_GROUP(NDSR3),
	ASPEED_PINCTRL_GROUP(NDSR4),
	ASPEED_PINCTRL_GROUP(NDTR1),
	ASPEED_PINCTRL_GROUP(NDTR2),
	ASPEED_PINCTRL_GROUP(NDTR3),
	ASPEED_PINCTRL_GROUP(NDTR4),
	ASPEED_PINCTRL_GROUP(NRI1),
	ASPEED_PINCTRL_GROUP(NRI2),
	ASPEED_PINCTRL_GROUP(NRI3),
	ASPEED_PINCTRL_GROUP(NRI4),
	ASPEED_PINCTRL_GROUP(NRTS1),
	ASPEED_PINCTRL_GROUP(NRTS2),
	ASPEED_PINCTRL_GROUP(NRTS3),
	ASPEED_PINCTRL_GROUP(NRTS4),
	ASPEED_PINCTRL_GROUP(OSCCLK),
	ASPEED_PINCTRL_GROUP(PEWAKE),
	ASPEED_PINCTRL_GROUP(PWM0),
	ASPEED_PINCTRL_GROUP(PWM1),
	ASPEED_PINCTRL_GROUP(PWM10_AA23),
	ASPEED_PINCTRL_GROUP(PWM10_D23),
	ASPEED_PINCTRL_GROUP(PWM11_AA24),
	ASPEED_PINCTRL_GROUP(PWM11_C23),
	ASPEED_PINCTRL_GROUP(PWM12_C22),
	ASPEED_PINCTRL_GROUP(PWM12_W23),
	ASPEED_PINCTRL_GROUP(PWM13_A25),
	ASPEED_PINCTRL_GROUP(PWM13_AB23),
	ASPEED_PINCTRL_GROUP(PWM14_A24),
	ASPEED_PINCTRL_GROUP(PWM14_AB24),
	ASPEED_PINCTRL_GROUP(PWM15_A23),
	ASPEED_PINCTRL_GROUP(PWM15_Y23),
	ASPEED_PINCTRL_GROUP(PWM2),
	ASPEED_PINCTRL_GROUP(PWM3),
	ASPEED_PINCTRL_GROUP(PWM4),
	ASPEED_PINCTRL_GROUP(PWM5),
	ASPEED_PINCTRL_GROUP(PWM6),
	ASPEED_PINCTRL_GROUP(PWM7),
	ASPEED_PINCTRL_GROUP(PWM8_AB22),
	ASPEED_PINCTRL_GROUP(PWM8_D22),
	ASPEED_PINCTRL_GROUP(PWM9_E22),
	ASPEED_PINCTRL_GROUP(PWM9_W24),
	ASPEED_PINCTRL_GROUP(RGMII1),
	ASPEED_PINCTRL_GROUP(RGMII2),
	ASPEED_PINCTRL_GROUP(RGMII3),
	ASPEED_PINCTRL_GROUP(RGMII4),
	ASPEED_PINCTRL_GROUP(RMII1),
	ASPEED_PINCTRL_GROUP(RMII2),
	ASPEED_PINCTRL_GROUP(RMII3),
	ASPEED_PINCTRL_GROUP(RMII4),
	ASPEED_PINCTRL_GROUP(RXD1),
	ASPEED_PINCTRL_GROUP(RXD10),
	ASPEED_PINCTRL_GROUP(RXD11),
	ASPEED_PINCTRL_GROUP(RXD12_A16),
	ASPEED_PINCTRL_GROUP(RXD12_AB10),
	ASPEED_PINCTRL_GROUP(RXD13_AF10),
	ASPEED_PINCTRL_GROUP(RXD13_D16),
	ASPEED_PINCTRL_GROUP(RXD2),
	ASPEED_PINCTRL_GROUP(RXD3),
	ASPEED_PINCTRL_GROUP(RXD4),
	ASPEED_PINCTRL_GROUP(RXD6),
	ASPEED_PINCTRL_GROUP(RXD7),
	ASPEED_PINCTRL_GROUP(RXD8),
	ASPEED_PINCTRL_GROUP(RXD9),
	ASPEED_PINCTRL_GROUP(SALT1),
	ASPEED_PINCTRL_GROUP(SALT10_AA17),
	ASPEED_PINCTRL_GROUP(SALT10_B22),
	ASPEED_PINCTRL_GROUP(SALT11_AB17),
	ASPEED_PINCTRL_GROUP(SALT11_C21),
	ASPEED_PINCTRL_GROUP(SALT12_A22),
	ASPEED_PINCTRL_GROUP(SALT12_AE16),
	ASPEED_PINCTRL_GROUP(SALT13_A21),
	ASPEED_PINCTRL_GROUP(SALT13_AC16),
	ASPEED_PINCTRL_GROUP(SALT14_AA16),
	ASPEED_PINCTRL_GROUP(SALT14_E20),
	ASPEED_PINCTRL_GROUP(SALT15_AD16),
	ASPEED_PINCTRL_GROUP(SALT15_D21),
	ASPEED_PINCTRL_GROUP(SALT16_AC17),
	ASPEED_PINCTRL_GROUP(SALT16_B21),
	ASPEED_PINCTRL_GROUP(SALT2),
	ASPEED_PINCTRL_GROUP(SALT3),
	ASPEED_PINCTRL_GROUP(SALT4),
	ASPEED_PINCTRL_GROUP(SALT5),
	ASPEED_PINCTRL_GROUP(SALT6),
	ASPEED_PINCTRL_GROUP(SALT7),
	ASPEED_PINCTRL_GROUP(SALT8),
	ASPEED_PINCTRL_GROUP(SALT9_AB16),
	ASPEED_PINCTRL_GROUP(SALT9_E21),
	ASPEED_PINCTRL_GROUP(SD1),
	ASPEED_PINCTRL_GROUP(SD2),
	ASPEED_PINCTRL_GROUP(SGPM1),
	ASPEED_PINCTRL_GROUP(SGPS1),
	ASPEED_PINCTRL_GROUP(SPI1),
	ASPEED_PINCTRL_GROUP(SPI2),
	ASPEED_PINCTRL_GROUP(SPI2CS0),
	ASPEED_PINCTRL_GROUP(SPI2CS1),
	ASPEED_PINCTRL_GROUP(SPI2CS2),
	ASPEED_PINCTRL_GROUP(TACH0),
	ASPEED_PINCTRL_GROUP(TACH1),
	ASPEED_PINCTRL_GROUP(TACH10),
	ASPEED_PINCTRL_GROUP(TACH11),
	ASPEED_PINCTRL_GROUP(TACH12),
	ASPEED_PINCTRL_GROUP(TACH13),
	ASPEED_PINCTRL_GROUP(TACH14),
	ASPEED_PINCTRL_GROUP(TACH15),
	ASPEED_PINCTRL_GROUP(TACH2),
	ASPEED_PINCTRL_GROUP(TACH3),
	ASPEED_PINCTRL_GROUP(TACH4),
	ASPEED_PINCTRL_GROUP(TACH5),
	ASPEED_PINCTRL_GROUP(TACH6),
	ASPEED_PINCTRL_GROUP(TACH7),
	ASPEED_PINCTRL_GROUP(TACH8),
	ASPEED_PINCTRL_GROUP(TACH9),
	ASPEED_PINCTRL_GROUP(THRU0),
	ASPEED_PINCTRL_GROUP(THRU1),
	ASPEED_PINCTRL_GROUP(THRU2),
	ASPEED_PINCTRL_GROUP(THRU3),
	ASPEED_PINCTRL_GROUP(TXD1),
	ASPEED_PINCTRL_GROUP(TXD10),
	ASPEED_PINCTRL_GROUP(TXD11),
	ASPEED_PINCTRL_GROUP(TXD12_AF9),
	ASPEED_PINCTRL_GROUP(TXD12_D17),
	ASPEED_PINCTRL_GROUP(TXD13_AD11),
	ASPEED_PINCTRL_GROUP(TXD13_E17),
	ASPEED_PINCTRL_GROUP(TXD2),
	ASPEED_PINCTRL_GROUP(TXD3),
	ASPEED_PINCTRL_GROUP(TXD4),
	ASPEED_PINCTRL_GROUP(TXD6),
	ASPEED_PINCTRL_GROUP(TXD7),
	ASPEED_PINCTRL_GROUP(TXD8),
	ASPEED_PINCTRL_GROUP(TXD9),
	ASPEED_PINCTRL_GROUP(VGABIOSROM),
	ASPEED_PINCTRL_GROUP(VGAHS),
	ASPEED_PINCTRL_GROUP(VGAVS),
	ASPEED_PINCTRL_GROUP(WDTRST1),
	ASPEED_PINCTRL_GROUP(WDTRST2),
	ASPEED_PINCTRL_GROUP(WDTRST3),
	ASPEED_PINCTRL_GROUP(WDTRST4),
};

static const struct aspeed_pin_function aspeed_g6_functions[] = {
	ASPEED_PINCTRL_FUNC(ACPI),
	ASPEED_PINCTRL_FUNC(BMCINT),
	ASPEED_PINCTRL_FUNC(EMMC),
	ASPEED_PINCTRL_FUNC(ESPI),
	ASPEED_PINCTRL_FUNC(FWSPI),
	ASPEED_PINCTRL_FUNC(GPIT0),
	ASPEED_PINCTRL_FUNC(GPIT1),
	ASPEED_PINCTRL_FUNC(GPIT2),
	ASPEED_PINCTRL_FUNC(GPIT3),
	ASPEED_PINCTRL_FUNC(GPIT4),
	ASPEED_PINCTRL_FUNC(GPIT5),
	ASPEED_PINCTRL_FUNC(GPIT6),
	ASPEED_PINCTRL_FUNC(GPIT7),
	ASPEED_PINCTRL_FUNC(GPIU0),
	ASPEED_PINCTRL_FUNC(GPIU1),
	ASPEED_PINCTRL_FUNC(GPIU2),
	ASPEED_PINCTRL_FUNC(GPIU3),
	ASPEED_PINCTRL_FUNC(GPIU4),
	ASPEED_PINCTRL_FUNC(GPIU5),
	ASPEED_PINCTRL_FUNC(GPIU6),
	ASPEED_PINCTRL_FUNC(GPIU7),
	ASPEED_PINCTRL_FUNC(HVI3C5),
	ASPEED_PINCTRL_FUNC(HVI3C6),
	ASPEED_PINCTRL_FUNC(HVI3C7),
	ASPEED_PINCTRL_FUNC(HVI3C8),
	ASPEED_PINCTRL_FUNC(I2C1),
	ASPEED_PINCTRL_FUNC(I2C10),
	ASPEED_PINCTRL_FUNC(I2C11),
	ASPEED_PINCTRL_FUNC(I2C12),
	ASPEED_PINCTRL_FUNC(I2C13),
	ASPEED_PINCTRL_FUNC(I2C14),
	ASPEED_PINCTRL_FUNC(I2C15),
	ASPEED_PINCTRL_FUNC(I2C16),
	ASPEED_PINCTRL_FUNC(I2C2),
	ASPEED_PINCTRL_FUNC(I2C3),
	ASPEED_PINCTRL_FUNC(I2C4),
	ASPEED_PINCTRL_FUNC(I2C5),
	ASPEED_PINCTRL_FUNC(I2C6),
	ASPEED_PINCTRL_FUNC(I2C7),
	ASPEED_PINCTRL_FUNC(I2C8),
	ASPEED_PINCTRL_FUNC(I2C9),
	ASPEED_PINCTRL_FUNC(JTAGM),
	ASPEED_PINCTRL_FUNC(LAD0),
	ASPEED_PINCTRL_FUNC(LAD1),
	ASPEED_PINCTRL_FUNC(LAD2),
	ASPEED_PINCTRL_FUNC(LAD3),
	ASPEED_PINCTRL_FUNC(LCLK),
	ASPEED_PINCTRL_FUNC(LFRAME),
	ASPEED_PINCTRL_FUNC(LHPD),
	ASPEED_PINCTRL_FUNC(LPCHC),
	ASPEED_PINCTRL_FUNC(LPCPD),
	ASPEED_PINCTRL_FUNC(LPCPME),
	ASPEED_PINCTRL_FUNC(LPCRST),
	ASPEED_PINCTRL_FUNC(LPCSMI),
	ASPEED_PINCTRL_FUNC(LSIRQ),
	ASPEED_PINCTRL_FUNC(MAC1LINK),
	ASPEED_PINCTRL_FUNC(MAC2LINK),
	ASPEED_PINCTRL_FUNC(MAC3LINK),
	ASPEED_PINCTRL_FUNC(MAC4LINK),
	ASPEED_PINCTRL_FUNC(MDIO1),
	ASPEED_PINCTRL_FUNC(MDIO2),
	ASPEED_PINCTRL_FUNC(MDIO3),
	ASPEED_PINCTRL_FUNC(MDIO4),
	ASPEED_PINCTRL_FUNC(NCTS1),
	ASPEED_PINCTRL_FUNC(NCTS2),
	ASPEED_PINCTRL_FUNC(NCTS3),
	ASPEED_PINCTRL_FUNC(NCTS4),
	ASPEED_PINCTRL_FUNC(NDCD1),
	ASPEED_PINCTRL_FUNC(NDCD2),
	ASPEED_PINCTRL_FUNC(NDCD3),
	ASPEED_PINCTRL_FUNC(NDCD4),
	ASPEED_PINCTRL_FUNC(NDSR1),
	ASPEED_PINCTRL_FUNC(NDSR2),
	ASPEED_PINCTRL_FUNC(NDSR3),
	ASPEED_PINCTRL_FUNC(NDSR4),
	ASPEED_PINCTRL_FUNC(NDTR1),
	ASPEED_PINCTRL_FUNC(NDTR2),
	ASPEED_PINCTRL_FUNC(NDTR3),
	ASPEED_PINCTRL_FUNC(NDTR4),
	ASPEED_PINCTRL_FUNC(NRI1),
	ASPEED_PINCTRL_FUNC(NRI2),
	ASPEED_PINCTRL_FUNC(NRI3),
	ASPEED_PINCTRL_FUNC(NRI4),
	ASPEED_PINCTRL_FUNC(NRTS1),
	ASPEED_PINCTRL_FUNC(NRTS2),
	ASPEED_PINCTRL_FUNC(NRTS3),
	ASPEED_PINCTRL_FUNC(NRTS4),
	ASPEED_PINCTRL_FUNC(OSCCLK),
	ASPEED_PINCTRL_FUNC(PEWAKE),
	ASPEED_PINCTRL_FUNC(PWM0),
	ASPEED_PINCTRL_FUNC(PWM1),
	ASPEED_PINCTRL_FUNC(PWM10_AA23),
	ASPEED_PINCTRL_FUNC(PWM10_D23),
	ASPEED_PINCTRL_FUNC(PWM11_AA24),
	ASPEED_PINCTRL_FUNC(PWM11_C23),
	ASPEED_PINCTRL_FUNC(PWM12_C22),
	ASPEED_PINCTRL_FUNC(PWM12_W23),
	ASPEED_PINCTRL_FUNC(PWM13_A25),
	ASPEED_PINCTRL_FUNC(PWM13_AB23),
	ASPEED_PINCTRL_FUNC(PWM14_A24),
	ASPEED_PINCTRL_FUNC(PWM14_AB24),
	ASPEED_PINCTRL_FUNC(PWM15_A23),
	ASPEED_PINCTRL_FUNC(PWM15_Y23),
	ASPEED_PINCTRL_FUNC(PWM2),
	ASPEED_PINCTRL_FUNC(PWM3),
	ASPEED_PINCTRL_FUNC(PWM4),
	ASPEED_PINCTRL_FUNC(PWM5),
	ASPEED_PINCTRL_FUNC(PWM6),
	ASPEED_PINCTRL_FUNC(PWM7),
	ASPEED_PINCTRL_FUNC(PWM8_AB22),
	ASPEED_PINCTRL_FUNC(PWM8_D22),
	ASPEED_PINCTRL_FUNC(PWM9_E22),
	ASPEED_PINCTRL_FUNC(PWM9_W24),
	ASPEED_PINCTRL_FUNC(RGMII1),
	ASPEED_PINCTRL_FUNC(RGMII2),
	ASPEED_PINCTRL_FUNC(RGMII3),
	ASPEED_PINCTRL_FUNC(RGMII4),
	ASPEED_PINCTRL_FUNC(RMII1),
	ASPEED_PINCTRL_FUNC(RMII2),
	ASPEED_PINCTRL_FUNC(RMII3),
	ASPEED_PINCTRL_FUNC(RMII4),
	ASPEED_PINCTRL_FUNC(RXD1),
	ASPEED_PINCTRL_FUNC(RXD10),
	ASPEED_PINCTRL_FUNC(RXD11),
	ASPEED_PINCTRL_FUNC(RXD12_A16),
	ASPEED_PINCTRL_FUNC(RXD12_AB10),
	ASPEED_PINCTRL_FUNC(RXD13_AF10),
	ASPEED_PINCTRL_FUNC(RXD13_D16),
	ASPEED_PINCTRL_FUNC(RXD2),
	ASPEED_PINCTRL_FUNC(RXD3),
	ASPEED_PINCTRL_FUNC(RXD4),
	ASPEED_PINCTRL_FUNC(RXD6),
	ASPEED_PINCTRL_FUNC(RXD7),
	ASPEED_PINCTRL_FUNC(RXD8),
	ASPEED_PINCTRL_FUNC(RXD9),
	ASPEED_PINCTRL_FUNC(SALT1),
	ASPEED_PINCTRL_FUNC(SALT10_AA17),
	ASPEED_PINCTRL_FUNC(SALT10_B22),
	ASPEED_PINCTRL_FUNC(SALT11_AB17),
	ASPEED_PINCTRL_FUNC(SALT11_C21),
	ASPEED_PINCTRL_FUNC(SALT12_A22),
	ASPEED_PINCTRL_FUNC(SALT12_AE16),
	ASPEED_PINCTRL_FUNC(SALT13_A21),
	ASPEED_PINCTRL_FUNC(SALT13_AC16),
	ASPEED_PINCTRL_FUNC(SALT14_AA16),
	ASPEED_PINCTRL_FUNC(SALT14_E20),
	ASPEED_PINCTRL_FUNC(SALT15_AD16),
	ASPEED_PINCTRL_FUNC(SALT15_D21),
	ASPEED_PINCTRL_FUNC(SALT16_AC17),
	ASPEED_PINCTRL_FUNC(SALT16_B21),
	ASPEED_PINCTRL_FUNC(SALT2),
	ASPEED_PINCTRL_FUNC(SALT3),
	ASPEED_PINCTRL_FUNC(SALT4),
	ASPEED_PINCTRL_FUNC(SALT5),
	ASPEED_PINCTRL_FUNC(SALT6),
	ASPEED_PINCTRL_FUNC(SALT7),
	ASPEED_PINCTRL_FUNC(SALT8),
	ASPEED_PINCTRL_FUNC(SALT9_AB16),
	ASPEED_PINCTRL_FUNC(SALT9_E21),
	ASPEED_PINCTRL_FUNC(SD1),
	ASPEED_PINCTRL_FUNC(SD2),
	ASPEED_PINCTRL_FUNC(SGPM1),
	ASPEED_PINCTRL_FUNC(SGPS1),
	ASPEED_PINCTRL_FUNC(SPI1),
	ASPEED_PINCTRL_FUNC(SPI2),
	ASPEED_PINCTRL_FUNC(SPI2CS0),
	ASPEED_PINCTRL_FUNC(SPI2CS1),
	ASPEED_PINCTRL_FUNC(SPI2CS2),
	ASPEED_PINCTRL_FUNC(TACH0),
	ASPEED_PINCTRL_FUNC(TACH1),
	ASPEED_PINCTRL_FUNC(TACH10),
	ASPEED_PINCTRL_FUNC(TACH11),
	ASPEED_PINCTRL_FUNC(TACH12),
	ASPEED_PINCTRL_FUNC(TACH13),
	ASPEED_PINCTRL_FUNC(TACH14),
	ASPEED_PINCTRL_FUNC(TACH15),
	ASPEED_PINCTRL_FUNC(TACH2),
	ASPEED_PINCTRL_FUNC(TACH3),
	ASPEED_PINCTRL_FUNC(TACH4),
	ASPEED_PINCTRL_FUNC(TACH5),
	ASPEED_PINCTRL_FUNC(TACH6),
	ASPEED_PINCTRL_FUNC(TACH7),
	ASPEED_PINCTRL_FUNC(TACH8),
	ASPEED_PINCTRL_FUNC(TACH9),
	ASPEED_PINCTRL_FUNC(THRU0),
	ASPEED_PINCTRL_FUNC(THRU1),
	ASPEED_PINCTRL_FUNC(THRU2),
	ASPEED_PINCTRL_FUNC(THRU3),
	ASPEED_PINCTRL_FUNC(TXD1),
	ASPEED_PINCTRL_FUNC(TXD10),
	ASPEED_PINCTRL_FUNC(TXD11),
	ASPEED_PINCTRL_FUNC(TXD12_AF9),
	ASPEED_PINCTRL_FUNC(TXD12_D17),
	ASPEED_PINCTRL_FUNC(TXD13_AD11),
	ASPEED_PINCTRL_FUNC(TXD13_E17),
	ASPEED_PINCTRL_FUNC(TXD2),
	ASPEED_PINCTRL_FUNC(TXD3),
	ASPEED_PINCTRL_FUNC(TXD4),
	ASPEED_PINCTRL_FUNC(TXD6),
	ASPEED_PINCTRL_FUNC(TXD7),
	ASPEED_PINCTRL_FUNC(TXD8),
	ASPEED_PINCTRL_FUNC(TXD9),
	ASPEED_PINCTRL_FUNC(VGABIOSROM),
	ASPEED_PINCTRL_FUNC(VGAHS),
	ASPEED_PINCTRL_FUNC(VGAVS),
	ASPEED_PINCTRL_FUNC(WDTRST1),
	ASPEED_PINCTRL_FUNC(WDTRST2),
	ASPEED_PINCTRL_FUNC(WDTRST3),
	ASPEED_PINCTRL_FUNC(WDTRST4),
};

static struct aspeed_pin_config aspeed_g6_configs[] = {

	/* GPIO18A */
	{ PIN_CONFIG_BIAS_PULL_DOWN, { C6, A2 }, SCU40C, 0 },
	{ PIN_CONFIG_BIAS_DISABLE,   { C6, A2 }, SCU40C, 0 },

	/* GPIO18B */
	{ PIN_CONFIG_BIAS_PULL_DOWN, { B2, D3 }, SCU40C, 1 },
	{ PIN_CONFIG_BIAS_DISABLE,   { B2, D3 }, SCU40C, 1 },

	/* GPIO18C */
	{ PIN_CONFIG_BIAS_PULL_DOWN, { E4, E1 }, SCU40C, 2 },
	{ PIN_CONFIG_BIAS_DISABLE,   { E4, E1 }, SCU40C, 2 },

	/* GPIO18D */
	{ PIN_CONFIG_BIAS_PULL_DOWN, { AB4, AB4 }, SCU40C, 3 },
	{ PIN_CONFIG_BIAS_DISABLE,   { AB4, AB4 }, SCU40C, 3 },

	/* GPIO18E */
	{ PIN_CONFIG_BIAS_PULL_DOWN, { Y1, Y4 }, SCU40C, 4 },
	{ PIN_CONFIG_BIAS_DISABLE,   { Y1, Y4 }, SCU40C, 4 },

};

static struct aspeed_pinctrl_data aspeed_g6_pinctrl_data = {
	.pins = aspeed_g6_pins,
	.npins = ARRAY_SIZE(aspeed_g6_pins),
	.groups = aspeed_g6_groups,
	.ngroups = ARRAY_SIZE(aspeed_g6_groups),
	.functions = aspeed_g6_functions,
	.nfunctions = ARRAY_SIZE(aspeed_g6_functions),
	.configs = aspeed_g6_configs,
	.nconfigs = ARRAY_SIZE(aspeed_g6_configs),
};

static const struct pinmux_ops aspeed_g6_pinmux_ops = {
	.get_functions_count = aspeed_pinmux_get_fn_count,
	.get_function_name = aspeed_pinmux_get_fn_name,
	.get_function_groups = aspeed_pinmux_get_fn_groups,
	.set_mux = aspeed_pinmux_set_mux,
	.gpio_request_enable = aspeed_gpio_request_enable,
	.strict = true,
};

static const struct pinctrl_ops aspeed_g6_pinctrl_ops = {
	.get_groups_count = aspeed_pinctrl_get_groups_count,
	.get_group_name = aspeed_pinctrl_get_group_name,
	.get_group_pins = aspeed_pinctrl_get_group_pins,
	.pin_dbg_show = aspeed_pinctrl_pin_dbg_show,
	.dt_node_to_map = pinconf_generic_dt_node_to_map_all,
	.dt_free_map = pinctrl_utils_free_map,
};

static const struct pinconf_ops aspeed_g6_conf_ops = {
	.is_generic = true,
	.pin_config_get = aspeed_pin_config_get,
	.pin_config_set = aspeed_pin_config_set,
	.pin_config_group_get = aspeed_pin_config_group_get,
	.pin_config_group_set = aspeed_pin_config_group_set,
};

static struct pinctrl_desc aspeed_g6_pinctrl_desc = {
	.name = "aspeed-g6-pinctrl",
	.pins = aspeed_g6_pins,
	.npins = ARRAY_SIZE(aspeed_g6_pins),
	.pctlops = &aspeed_g6_pinctrl_ops,
	.pmxops = &aspeed_g6_pinmux_ops,
	.confops = &aspeed_g6_conf_ops,
};

static int aspeed_g6_pinctrl_probe(struct platform_device *pdev)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(aspeed_g6_pins); i++)
		aspeed_g6_pins[i].number = i;

	return aspeed_pinctrl_probe(pdev, &aspeed_g6_pinctrl_desc,
				    &aspeed_g6_pinctrl_data);
}

static const struct of_device_id aspeed_g6_pinctrl_of_match[] = {
	{ .compatible = "aspeed,ast2600-pinctrl", },
	{ .compatible = "aspeed,g6-pinctrl", },
	{ },
};

static struct platform_driver aspeed_g6_pinctrl_driver = {
	.probe = aspeed_g6_pinctrl_probe,
	.driver = {
		.name = "aspeed-g6-pinctrl",
		.of_match_table = aspeed_g6_pinctrl_of_match,
	},
};

static int aspeed_g6_pinctrl_init(void)
{
	return platform_driver_register(&aspeed_g6_pinctrl_driver);
}

arch_initcall(aspeed_g6_pinctrl_init);
