
---------- Begin Simulation Statistics ----------
final_tick                               1346426849500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703280                       # Number of bytes of host memory used
host_op_rate                                    59803                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24092.75                       # Real time elapsed on the host
host_tick_rate                               55885139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436618272                       # Number of instructions simulated
sim_ops                                    1440822014                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.346427                       # Number of seconds simulated
sim_ticks                                1346426849500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.171576                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185701860                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           213030288                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19988967                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276443973                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21169210                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22595040                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1425830                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352530743                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188311                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100248                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10964652                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547599                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32571287                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63184263                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564814                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668381                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2402425822                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548890                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.260972                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1726112121     71.85%     71.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    416910355     17.35%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    101859077      4.24%     93.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86452991      3.60%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24773088      1.03%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5281118      0.22%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6647834      0.28%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1817951      0.08%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32571287      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2402425822                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143474                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936531                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171888                       # Number of loads committed
system.cpu0.commit.membars                    4203725                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203731      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073720     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272128     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185894     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668381                       # Class of committed instruction
system.cpu0.commit.refs                     558458050                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564814                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668381                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.038114                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.038114                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            497236549                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9078361                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180899228                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1416006447                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               928568429                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974565378                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10975650                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13355427                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6365867                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352530743                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240513479                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1478149979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5246957                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1443212552                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39999932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131379                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         919561814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206871070                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.537848                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2417711873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597803                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1392575449     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               762842480     31.55%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147100169      6.08%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92268009      3.82%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13843675      0.57%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4756980      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94975      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100855      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2129281      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2417711873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       48                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      265597874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11082021                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335238910                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.509478                       # Inst execution rate
system.cpu0.iew.exec_refs                   590566573                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155573582                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              383953038                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436460987                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106440                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9458331                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           156301251                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1381769990                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434992991                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8262847                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1367088306                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1893074                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18641795                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10975650                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22998898                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       233473                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25171624                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71730                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10976                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4432273                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31289099                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3015078                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10976                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       764463                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10317558                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                619764487                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1353575432                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830019                       # average fanout of values written-back
system.cpu0.iew.wb_producers                514416136                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.504442                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1353724509                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1678848134                       # number of integer regfile reads
system.cpu0.int_regfile_writes              872841752                       # number of integer regfile writes
system.cpu0.ipc                              0.490650                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.490650                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205703      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            763060958     55.48%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848511      0.86%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100407      0.15%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440412645     32.02%     88.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153722876     11.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1375351154                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3069500                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002232                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 562299     18.32%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2046058     66.66%     84.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               461141     15.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1374214895                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5171718981                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1353575380                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1444881316                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1375459677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1375351154                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310313                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63101524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           235411                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           617                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28293360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2417711873                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568865                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.830328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1423827134     58.89%     58.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          719534356     29.76%     88.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196825793      8.14%     96.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59513644      2.46%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11543208      0.48%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3107578      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1945055      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1077612      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             337493      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2417711873                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.512558                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20486491                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1495541                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436460987                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          156301251                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2683309747                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9543954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              425551869                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208190                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14435789                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               942208998                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23210365                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                47706                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1720991067                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1403210339                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915366751                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                965903788                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34552017                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10975650                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             72761932                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70158494                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               51                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1720991016                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        309636                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5878                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32915586                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5878                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3751683129                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2779023558                       # The number of ROB writes
system.cpu0.timesIdled                       33442369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.768154                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21092219                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23237466                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2801411                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31346655                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1080893                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1105800                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           24907                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35998733                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47939                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1993513                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116871                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3841655                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300658                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16742440                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120053458                       # Number of instructions committed
system.cpu1.commit.committedOps             122153633                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    504992781                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.241892                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.990375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    455798824     90.26%     90.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24354412      4.82%     95.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8427893      1.67%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6831421      1.35%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2022037      0.40%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1016288      0.20%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2355413      0.47%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       344838      0.07%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3841655      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    504992781                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797633                       # Number of function calls committed.
system.cpu1.commit.int_insts                116590992                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174011                       # Number of loads committed
system.cpu1.commit.membars                    4200119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200119      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76659728     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274007     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019635      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122153633                       # Class of committed instruction
system.cpu1.commit.refs                      41293654                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120053458                       # Number of Instructions Simulated
system.cpu1.committedOps                    122153633                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.245459                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.245459                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            411721344                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               858679                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19910257                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146058644                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23155868                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66349863                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1995226                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2134106                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5178002                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35998733                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21859979                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    481621179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               251132                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152364099                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5606248                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070630                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23975999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22173112                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298940                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         508400303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303826                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.723600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               409005095     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63770586     12.54%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20324986      4.00%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11761462      2.31%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2992526      0.59%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  484321      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   61045      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       5      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     277      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           508400303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1281671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2075720                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30635344                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.261910                       # Inst execution rate
system.cpu1.iew.exec_refs                    45307607                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11537195                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              333304169                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34496462                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100698                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2343382                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11869225                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138848457                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33770412                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2127667                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133490658                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1895918                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11626937                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1995226                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16016505                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       110501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          940971                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28746                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2377                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18306                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4322451                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       749582                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2377                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       552420                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1523300                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76827399                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132058403                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844572                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64886261                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259100                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132134497                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169417597                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88891635                       # number of integer regfile writes
system.cpu1.ipc                              0.235546                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.235546                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200215      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85467352     63.02%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36471041     26.89%     93.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9479571      6.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135618325                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2811259                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020729                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 545130     19.39%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1855795     66.01%     85.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               410332     14.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134229355                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         782667213                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132058391                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155545045                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132547435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135618325                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301022                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16694823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           219027                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6924658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    508400303                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.266755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.751473                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          425917524     83.78%     83.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51453055     10.12%     93.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19651652      3.87%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5263341      1.04%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3741819      0.74%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             948090      0.19%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             801144      0.16%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             432071      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             191607      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      508400303                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.266084                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13630773                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1293227                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34496462                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11869225                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       509681974                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2183156025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              367884028                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81681425                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14144013                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26644372                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8247228                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                89398                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182252564                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143402103                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96552859                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67060702                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22576147                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1995226                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             44799873                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14871434                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182252552                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         16102                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               617                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29366009                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           617                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   640047069                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281209532                       # The number of ROB writes
system.cpu1.timesIdled                          21303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20384695                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20739409                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43760815                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             387331                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3729188                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21238429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42369840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       145142                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     72014749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6644879                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    144033370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6790021                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18079066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3930274                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17200993                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3157616                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3157613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18079079                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63606512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63606512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1610684992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1610684992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21238566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21238566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21238566                       # Request fanout histogram
system.membus.respLayer1.occupancy       109041497818                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62384636029                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       954395900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   978828079.257882                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1130500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2336808500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1341654870000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4771979500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201651706                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201651706                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201651706                       # number of overall hits
system.cpu0.icache.overall_hits::total      201651706                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38861773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38861773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38861773                       # number of overall misses
system.cpu0.icache.overall_misses::total     38861773                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 561003802498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 561003802498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 561003802498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 561003802498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240513479                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240513479                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240513479                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240513479                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161578                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161578                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161578                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161578                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14435.877707                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14435.877707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14435.877707                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14435.877707                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3319                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.267857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36955773                       # number of writebacks
system.cpu0.icache.writebacks::total         36955773                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1905967                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1905967                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1905967                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1905967                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36955806                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36955806                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36955806                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36955806                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 498595394500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 498595394500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 498595394500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 498595394500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153654                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153654                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153654                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153654                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13491.666086                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13491.666086                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13491.666086                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13491.666086                       # average overall mshr miss latency
system.cpu0.icache.replacements              36955773                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201651706                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201651706                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38861773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38861773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 561003802498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 561003802498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240513479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240513479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161578                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161578                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14435.877707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14435.877707                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1905967                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1905967                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36955806                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36955806                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 498595394500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 498595394500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153654                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153654                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13491.666086                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13491.666086                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238607276                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36955773                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.456563                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        517982763                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       517982763                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    504656234                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       504656234                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    504656234                       # number of overall hits
system.cpu0.dcache.overall_hits::total      504656234                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51246090                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51246090                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51246090                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51246090                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1936689925400                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1936689925400                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1936689925400                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1936689925400                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555902324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555902324                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555902324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555902324                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092185                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092185                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37791.954965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37791.954965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37791.954965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37791.954965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14897321                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       821154                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           275318                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6762                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.109506                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   121.436557                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32427888                       # number of writebacks
system.cpu0.dcache.writebacks::total         32427888                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19729406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19729406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19729406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19729406                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31516684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31516684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31516684                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31516684                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 679212742391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 679212742391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 679212742391                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 679212742391                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056695                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056695                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056695                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056695                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21550.894834                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21550.894834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21550.894834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21550.894834                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32427888                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    370309499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      370309499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34410775                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34410775                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1056393337000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1056393337000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404720274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404720274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30699.492732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30699.492732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7527594                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7527594                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26883181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26883181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 472125383500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 472125383500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17562.110061                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17562.110061                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134346735                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134346735                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16835315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16835315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 880296588400                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 880296588400                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182050                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182050                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.111358                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.111358                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52288.691266                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52288.691266                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12201812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12201812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4633503                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4633503                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 207087358891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 207087358891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44693.476812                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44693.476812                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     83638500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     83638500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459646                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459646                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46621.237458                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46621.237458                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003843                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003843                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       839000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       839000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044525                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044525                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4877.906977                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4877.906977                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       667000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3877.906977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3877.906977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92097177000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92097177000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100248                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100248                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100981.975097                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100981.975097                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91185161000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91185161000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434242                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434242                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99981.975097                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99981.975097                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999403                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538279149                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32428462                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.598973                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999403                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148449170                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148449170                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36284125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28946807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               20978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              510170                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65762080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36284125                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28946807                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              20978                       # number of overall hits
system.l2.overall_hits::.cpu1.data             510170                       # number of overall hits
system.l2.overall_hits::total                65762080                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            671681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3479755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2080927                       # number of demand (read+write) misses
system.l2.demand_misses::total                6241127                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           671681                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3479755                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8764                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2080927                       # number of overall misses
system.l2.overall_misses::total               6241127                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  54523806495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 373671424944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    857495997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 248646547273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     677699274709                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  54523806495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 373671424944                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    857495997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 248646547273                       # number of overall miss cycles
system.l2.overall_miss_latency::total    677699274709                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36955806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32426562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2591097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             72003207                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36955806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32426562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2591097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            72003207                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.018175                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.107312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.294667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.803107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086678                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.018175                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.107312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.294667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.803107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086678                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81175.150845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107384.406357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97842.993724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119488.356522                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108586.041385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81175.150845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107384.406357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97842.993724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119488.356522                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108586.041385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2323010                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     59232                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.218834                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14584699                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3930274                       # number of writebacks
system.l2.writebacks::total                   3930274                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         335313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         180003                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              515508                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        335313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        180003                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             515508                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       671556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3144442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1900924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5725619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       671556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3144442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1900924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15761276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21486895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  47801655495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 315608502080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    767885497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 212839893377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 577017936449                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  47801655495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 315608502080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    767885497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 212839893377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1567215112860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2144233049309                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.018172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.292415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.733637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.018172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.292415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.733637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.298416                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71180.445853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100370.273034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88293.146717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111966.545415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100778.262830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71180.445853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100370.273034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88293.146717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111966.545415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99434.532639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99792.596804                       # average overall mshr miss latency
system.l2.replacements                       27642190                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7584532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7584532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7584532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7584532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64230976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64230976                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64230976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64230976                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15761276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15761276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1567215112860                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1567215112860                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99434.532639                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99434.532639                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.883721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   802.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   622.448980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       769500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       213500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       983000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.883721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.830508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20061.224490                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3518517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           190329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3708846                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2025325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3420055                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 217324684086                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 158841663708                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  376166347794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5543842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1585059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7128901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.365329                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107303.610080                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113887.034557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109988.391355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       178846                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        89577                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           268423                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1846479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1305153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3151632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 183489806000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 136978399072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 320468205072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.333068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.442092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99372.809547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104951.985761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101683.256507                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36284125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         20978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36305103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       671681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           680445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  54523806495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    857495997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  55381302492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36955806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36985548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.018175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.294667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81175.150845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97842.993724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81389.829438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       671556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8697                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       680253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  47801655495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    767885497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  48569540992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.018172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.292415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71180.445853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88293.146717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71399.230863                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25428290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       319841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25748131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1454430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       686197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2140627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 156346740858                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89804883565                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 246151624423                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26882720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1006038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27888758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.054103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.682079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107496.916908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130873.325831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114990.432440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       156467                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        90426                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       246893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1297963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       595771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1893734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132118696080                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  75861494305                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207980190385                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.592195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101789.262159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 127333.311465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109825.450874                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          166                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           98                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               264                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          876                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          760                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1636                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13972426                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12224404                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26196830                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1042                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          858                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1900                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.840691                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.885781                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.861053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15950.257991                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16084.742105                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16012.732274                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          196                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          371                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          680                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          585                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1265                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13863942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12015438                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25879380                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.652591                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.681818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.665789                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20388.150000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20539.210256                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20458.007905                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   158814382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27642824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.745230                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.532334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.299078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.398626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.992316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.758213                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.355597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1178208352                       # Number of tag accesses
system.l2.tags.data_accesses               1178208352                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      42979584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     201581568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        556672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     121824640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    992205376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1359147840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     42979584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       556672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43536256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251537536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251537536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         671556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3149712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1903510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15503209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21236685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3930274                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3930274                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31921217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        149715945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           413444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90479954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    736917402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1009447963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31921217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       413444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32334661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186818568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186818568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186818568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31921217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       149715945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          413444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90479954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    736917402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1196266531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3734449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    671556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2941507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1883169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15498145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005706108000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229660                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229660                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33175719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3519295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21236693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3930274                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21236693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3930274                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 233618                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                195825                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1166532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1183189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1174734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1170954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1993881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1656599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1575207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1193432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1187051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1174132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1204326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1161997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1368137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1164160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1320800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1307943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           249854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1021789897958                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               105015370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1415597535458                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48649.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67399.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16985651                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1737579                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21236693                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3930274                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3185919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2437531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1813777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1442273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1093586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1068334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1043690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  998909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  914212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  819921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1050994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2338470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 937066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 519789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 451214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 388377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 306694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 168713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 147606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 182297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 199266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 227662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 229515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 225193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  25386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  23880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  23548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6014266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.240278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.445217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.160596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2410880     40.09%     40.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1898569     31.57%     71.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       283276      4.71%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       203440      3.38%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       314490      5.23%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       183312      3.05%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       102227      1.70%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50920      0.85%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       567152      9.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6014266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.452830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.690823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    667.742881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229655    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229660                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203020     88.40%     88.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3552      1.55%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16112      7.02%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4834      2.10%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1473      0.64%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              459      0.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              136      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229660                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1344196736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14951552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239003520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1359148352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251537536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       998.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1009.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1346426807500                       # Total gap between requests
system.mem_ctrls.avgGap                      53499.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     42979584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    188256448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       556672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    120522816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    991881216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239003520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31921217.269219346344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139819291.385870426893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 413443.923973086232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89513081.267472147942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 736676646.316387891769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177509472.637711226940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       671556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3149713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1903510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15503216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3930274                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  20152866417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 186731764355                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    401615683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 133643878459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1074667410544                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32631076690997                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30009.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59285.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46173.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70209.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69319.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8302494.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20660068380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10981071585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70604189880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9792860940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     106285392720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     340895654640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     229957885440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       789177123585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.126995                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 593949943508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44959980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 707516925992                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22281840840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11843064090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         79357729920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9700863660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106285392720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     477846845430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     114630566880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       821946303540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.464879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 292136050689                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44959980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1009330818811                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12688890668.604650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   63559221821.560562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 519703726500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   255182252000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1091244597500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21820471                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21820471                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21820471                       # number of overall hits
system.cpu1.icache.overall_hits::total       21820471                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39508                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39508                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39508                       # number of overall misses
system.cpu1.icache.overall_misses::total        39508                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1414966000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1414966000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1414966000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1414966000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21859979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21859979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21859979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21859979                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001807                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35814.670446                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35814.670446                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35814.670446                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35814.670446                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          147                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29710                       # number of writebacks
system.cpu1.icache.writebacks::total            29710                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9766                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9766                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9766                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9766                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29742                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29742                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1134053000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1134053000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1134053000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1134053000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001361                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001361                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001361                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001361                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38129.681931                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38129.681931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38129.681931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38129.681931                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29710                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21820471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21820471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39508                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39508                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1414966000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1414966000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21859979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21859979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35814.670446                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35814.670446                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9766                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9766                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1134053000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1134053000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38129.681931                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38129.681931                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991855                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19963064                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           671.930798                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341409500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991855                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999745                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43749700                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43749700                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32776655                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32776655                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32776655                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32776655                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8620246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8620246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8620246                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8620246                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 894999022447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 894999022447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 894999022447                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 894999022447                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41396901                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41396901                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41396901                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41396901                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103825.229865                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103825.229865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103825.229865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103825.229865                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8082607                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       681436                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           119060                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6310                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.886839                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.993027                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2591667                       # number of writebacks
system.cpu1.dcache.writebacks::total          2591667                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6801283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6801283                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6801283                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6801283                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1818963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1818963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1818963                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1818963                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 182895551241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 182895551241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 182895551241                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 182895551241                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043940                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100549.352153                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100549.352153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100549.352153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100549.352153                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2591667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27561204                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27561204                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4816497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4816497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 477528683000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 477528683000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32377701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32377701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148760                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148760                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99144.395398                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99144.395398                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3810213                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3810213                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1006284                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1006284                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95453344000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95453344000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94857.260972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94857.260972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5215451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5215451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3803749                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3803749                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 417470339447                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 417470339447                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421739                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421739                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109752.336300                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109752.336300                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2991070                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2991070                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       812679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       812679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  87442207241                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  87442207241                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107597.473592                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107597.473592                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3765500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3765500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.224000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.224000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33620.535714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33620.535714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       492500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       492500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242152                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242152                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4560.185185                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4560.185185                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       386500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       386500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239910                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239910                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3612.149533                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3612.149533                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773692                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77454179000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77454179000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368425                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368425                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100109.835697                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100109.835697                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773692                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773692                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76680487000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76680487000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368425                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368425                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99109.835697                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99109.835697                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.298451                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36690734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2592555                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.152345                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341421000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.298451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89588270                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89588270                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1346426849500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64875043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11514806                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64420506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23711916                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         27285855                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            617                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7129683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7129681                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36985548                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27889496                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1900                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1900                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110867384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97284426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        89194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7776451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             216017455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4730340992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4150684672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3804928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    331696896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9216527488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54930115                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251634880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        126946805                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235284                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              119963384     94.50%     94.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6836840      5.39%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 145583      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    998      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          126946805                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       144031953923                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48669396386                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55435709487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3889358540                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44637451                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1482398920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708232                       # Number of bytes of host memory used
host_op_rate                                   439191                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3617.60                       # Real time elapsed on the host
host_tick_rate                               37586249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584256874                       # Number of instructions simulated
sim_ops                                    1588817126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.135972                       # Number of seconds simulated
sim_ticks                                135972070500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.714206                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               41174310                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41292321                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7067272                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         42441819                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21589                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36278                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14689                       # Number of indirect misses.
system.cpu0.branchPred.lookups               42667775                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8752                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41898                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3612737                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21491103                       # Number of branches committed
system.cpu0.commit.bw_lim_events               265182                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         402401                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24538179                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74183281                       # Number of instructions committed
system.cpu0.commit.committedOps              74361426                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    257936192                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.288294                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.749099                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    215648703     83.61%     83.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19318115      7.49%     91.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15672377      6.08%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6745739      2.62%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       153631      0.06%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        81386      0.03%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        38983      0.02%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12076      0.00%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       265182      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    257936192                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27630621                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46800                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70481038                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11809384                       # Number of loads committed
system.cpu0.commit.membars                     286380                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       286575      0.39%      0.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40955605     55.08%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2552      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66413      0.09%     55.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        102593      0.14%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35773      0.05%     60.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443502      4.63%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1561418      2.10%     67.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3924099      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10289864     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10284526     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74361426                       # Class of committed instruction
system.cpu0.commit.refs                      26059907                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74183281                       # Number of Instructions Simulated
system.cpu0.committedOps                     74361426                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.629265                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.629265                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            169189928                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3455488                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32627445                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             113484903                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34320449                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53009261                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3615765                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3632487                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3443624                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   42667775                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 23222667                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    227882822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2895570                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     131916649                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14140654                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158480                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28625504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          41195899                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.489976                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         263579027                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.503001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880383                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               186434401     70.73%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31518487     11.96%     82.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                37764655     14.33%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6982938      2.65%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  450825      0.17%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19969      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  234072      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  113122      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   60558      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           263579027                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26592019                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17031729                       # number of floating regfile writes
system.cpu0.idleCycles                        5651770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3713092                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27337910                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328171                       # Inst execution rate
system.cpu0.iew.exec_refs                    29550912                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14309283                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21209771                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15356867                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            160809                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5973387                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14476757                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98871489                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15241629                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4241489                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             88353634                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                150769                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             68849110                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3615765                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             69044663                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       225530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5173                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1337                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3547483                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       226245                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1337                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       164616                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3548476                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53746303                       # num instructions consuming a value
system.cpu0.iew.wb_count                     87481343                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.709159                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38114697                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.324931                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      87497233                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               108595875                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28681517                       # number of integer regfile writes
system.cpu0.ipc                              0.275538                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.275538                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           288392      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50626076     54.67%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2869      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  626      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70699      0.08%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3625128      3.92%     58.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             171500      0.19%     59.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35785      0.04%     59.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443731      3.72%     62.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4413503      4.77%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2864575      3.09%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3936959      4.25%     75.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12777116     13.80%     88.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10338163     11.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92595122                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35218659                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           71119584                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30986302                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          48184063                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     500067                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005401                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31692      6.34%      6.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      6.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     27      0.01%      6.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      6.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      6.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  248      0.05%      6.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1672      0.33%      6.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14233      2.85%      9.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              310134     62.02%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93934     18.78%     90.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                31377      6.27%     96.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13695      2.74%     99.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3049      0.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57588138                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         379235189                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56495041                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         75198899                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98350652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92595122                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             520837                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24510147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1085434                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        118436                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11105555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    263579027                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.351299                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.707901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          199887391     75.84%     75.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           40406549     15.33%     91.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18617909      7.06%     98.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4060663      1.54%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             402424      0.15%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             103743      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70900      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              18629      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              10819      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      263579027                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.343925                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4096908                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3498955                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15356867                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14476757                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11902626                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7056231                       # number of misc regfile writes
system.cpu0.numCycles                       269230797                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2713346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95667300                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38472753                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5418874                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39533312                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18773555                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               165707                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            169344920                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             111872672                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           64016586                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50929840                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35508290                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3615765                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55075600                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25543900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         45887931                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       123456989                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18757210                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            117826                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21681951                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        118456                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   356552610                       # The number of ROB reads
system.cpu0.rob.rob_writes                  203442749                       # The number of ROB writes
system.cpu0.timesIdled                          67427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1790                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.769586                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               41439600                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            41535303                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7080341                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         42517303                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17185                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25196                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8011                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42637641                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3728                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41301                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3614689                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21373497                       # Number of branches committed
system.cpu1.commit.bw_lim_events               262110                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         401664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24853723                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73455321                       # Number of instructions committed
system.cpu1.commit.committedOps              73633686                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    256381849                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.287203                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.745210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214409565     83.63%     83.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     19126555      7.46%     91.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15674503      6.11%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6719055      2.62%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        94921      0.04%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        57570      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        26444      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11126      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       262110      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    256381849                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27645483                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29968                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69751765                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11717870                       # Number of loads committed
system.cpu1.commit.membars                     286550                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       286550      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40655669     55.21%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            426      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69386      0.09%     55.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106255      0.14%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36837      0.05%     60.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444485      4.68%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1466555      1.99%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3578811      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292616     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10288198     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73633686                       # Class of committed instruction
system.cpu1.commit.refs                      25626180                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73455321                       # Number of Instructions Simulated
system.cpu1.committedOps                     73633686                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.599094                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.599094                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            168391878                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3466492                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32804672                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             113082792                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                33906665                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52722148                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3616964                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3571050                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3430893                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42637641                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23630506                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    226906846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3005122                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     131247521                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          438                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               14165314                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.161279                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28078422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          41456785                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.496449                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         262068548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.502485                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.873064                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               185284511     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30982210     11.82%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                38195779     14.57%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6941419      2.65%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  352729      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16587      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  132116      0.05%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  104506      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   58691      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           262068548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26639142                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                17107596                       # number of floating regfile writes
system.cpu1.idleCycles                        2304075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3640534                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27203099                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.332026                       # Inst execution rate
system.cpu1.iew.exec_refs                    29202021                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13965783                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21790239                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15328894                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            152888                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6070326                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14119293                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98459214                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15236238                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4290693                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87778608                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                157926                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             68481024                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3616964                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             68670475                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       221191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1220                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          814                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3611024                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       210983                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           814                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79918                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3560616                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53717890                       # num instructions consuming a value
system.cpu1.iew.wb_count                     86875220                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.709198                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38096647                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.328609                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      86887433                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107749590                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28464559                       # number of integer regfile writes
system.cpu1.ipc                              0.277848                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.277848                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288075      0.31%      0.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50383723     54.72%     55.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 442      0.00%     55.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73823      0.08%     55.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620654      3.93%     59.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             179271      0.19%     59.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36851      0.04%     59.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444702      3.74%     63.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472542      4.86%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2801318      3.04%     70.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586297      3.90%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12836564     13.94%     88.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10344847     11.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92069301                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               35360652                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           71428625                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     31067630                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          48597843                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     480562                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005220                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  31667      6.59%      6.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      6.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  267      0.06%      6.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1704      0.35%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                14054      2.92%      9.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              318486     66.27%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     76.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 95904     19.96%     96.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1593      0.33%     96.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13565      2.82%     99.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3321      0.69%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              56901136                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         376380688                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55807590                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74687698                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97952630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92069301                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             506584                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24825528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1121601                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        104920                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11356077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    262068548                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.351318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.705955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198661987     75.81%     75.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           40143567     15.32%     91.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18740425      7.15%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3960319      1.51%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             382488      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              85781      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              63781      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19216      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              10984      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      262068548                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.348256                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4132186                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3508970                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15328894                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14119293                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11936859                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7064669                       # number of misc regfile writes
system.cpu1.numCycles                       264372623                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7486066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               96023532                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38195439                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5348299                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39016015                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18777322                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               158400                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            169007949                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             111606031                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           64162481                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50735522                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              34694281                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3616964                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             54245917                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25967042                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         46287871                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       122720078                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18430598                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            111089                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21671116                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        111801                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   354595578                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202662294                       # The number of ROB writes
system.cpu1.timesIdled                          27784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8695818                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4472187                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13995543                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 35                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                916015                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6637312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13236191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        73899                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36800                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3515362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2551251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7030170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2588051                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6135423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2424119                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4175200                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5980                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3518                       # Transaction distribution
system.membus.trans_dist::ReadExReq            491611                       # Transaction distribution
system.membus.trans_dist::ReadExResp           491574                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6135413                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19863082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19863082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    579271488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               579271488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7762                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6636765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6636765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6636765                       # Request fanout histogram
system.membus.respLayer1.occupancy        33891957331                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23729996642                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   135972070500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   135972070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                808                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          404                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3358601.485149                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23167670.088314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          404    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    449609000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            404                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   134615195500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1356875000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     23149096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        23149096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     23149096                       # number of overall hits
system.cpu0.icache.overall_hits::total       23149096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73571                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73571                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73571                       # number of overall misses
system.cpu0.icache.overall_misses::total        73571                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4709598496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4709598496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4709598496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4709598496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     23222667                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     23222667                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     23222667                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     23222667                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003168                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003168                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64014.333039                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64014.333039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64014.333039                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64014.333039                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4982                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.895833                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67301                       # number of writebacks
system.cpu0.icache.writebacks::total            67301                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6269                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6269                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6269                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6269                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67302                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67302                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67302                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67302                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4297802997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4297802997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4297802997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4297802997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002898                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002898                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002898                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002898                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63858.473701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63858.473701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63858.473701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63858.473701                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67301                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     23149096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       23149096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4709598496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4709598496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     23222667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     23222667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64014.333039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64014.333039                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6269                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6269                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67302                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67302                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4297802997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4297802997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002898                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002898                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63858.473701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63858.473701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           23216632                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67333                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           344.803172                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         46512635                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        46512635                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17031628                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17031628                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17031628                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17031628                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11564897                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11564897                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11564897                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11564897                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 791745291008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 791745291008                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 791745291008                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 791745291008                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28596525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28596525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28596525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28596525                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.404416                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.404416                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.404416                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.404416                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68461.075875                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68461.075875                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68461.075875                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68461.075875                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23849801                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          740                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           315029                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.706684                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1725089                       # number of writebacks
system.cpu0.dcache.writebacks::total          1725089                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9863016                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9863016                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9863016                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9863016                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1701881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1701881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1701881                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1701881                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 135190066832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 135190066832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 135190066832                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 135190066832                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059514                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059514                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059514                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059514                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79435.675486                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79435.675486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79435.675486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79435.675486                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1725089                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11483001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11483001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2977037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2977037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 220113866000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 220113866000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14460038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14460038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.205880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.205880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73937.228862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73937.228862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2208342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2208342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       768695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       768695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  65386090500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  65386090500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.053160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.053160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85061.162750                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85061.162750                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5548627                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5548627                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8587860                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8587860                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 571631425008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 571631425008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14136487                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14136487                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.607496                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.607496                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66562.732160                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66562.732160                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7654674                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7654674                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933186                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933186                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  69803976332                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  69803976332                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066013                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066013                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74801.782637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74801.782637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        72279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        72279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          942                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          942                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        73221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42421.974522                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42421.974522                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          402                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          402                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      8393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005490                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005490                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20879.353234                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20879.353234                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        70197                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70197                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1888                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1888                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13580500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13580500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        72085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7193.061441                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7193.061441                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1888                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1888                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11714500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11714500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026191                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6204.713983                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6204.713983                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       408500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       408500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       386500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       386500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9951                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9951                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31947                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31947                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2911249345                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2911249345                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.762495                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.762495                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91127.471907                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91127.471907                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2879302345                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2879302345                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.762447                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.762447                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90133.114572                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90133.114572                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954390                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18921822                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1731177                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.930033                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954390                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         59298603                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        59298603                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              582378                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1214173                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23986                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595391                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12418                       # number of overall hits
system.l2.overall_hits::.cpu1.data             582378                       # number of overall hits
system.l2.overall_hits::total                 1214173                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1127668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18224                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1098542                       # number of demand (read+write) misses
system.l2.demand_misses::total                2287750                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43316                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1127668                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18224                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1098542                       # number of overall misses
system.l2.overall_misses::total               2287750                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3929747496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128642205155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1699141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 126366177895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     260637272046                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3929747496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128642205155                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1699141500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 126366177895                       # number of overall miss cycles
system.l2.overall_miss_latency::total    260637272046                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1723059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1680920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3501923                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1723059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1680920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3501923                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.643606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.654457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.594739                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.653536                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.653284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.643606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.654457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.594739                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.653536                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.653284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90722.769785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114078.084290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93236.473881                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115030.811653                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113927.339983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90722.769785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114078.084290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93236.473881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115030.811653                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113927.339983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              31933                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       526                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.709125                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3915901                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2424115                       # number of writebacks
system.l2.writebacks::total                   2424115                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         359072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         342076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              702257                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        359072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        342076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             702257                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       768596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       756466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1585493                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       768596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       756466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5072714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6658207                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3461127499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88895878957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1492495503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  87783864431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181633366390                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3461127499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88895878957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1492495503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  87783864431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 508512828426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 690146194816                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.633711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.446065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.580282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.450031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.452749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.633711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.446065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.580282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.450031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.901300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81151.875709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115660.085347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83937.658343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116044.692598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114559.551124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81151.875709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115660.085347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83937.658343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116044.692598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100244.726674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103653.460281                       # average overall mshr miss latency
system.l2.replacements                        9141243                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451303                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2451307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       992514                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           992514                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       992515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       992515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5072714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5072714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 508512828426                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 508512828426                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100244.726674                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100244.726674                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             170                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  298                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           610                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           798                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1408                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       974000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1116500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2090500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          926                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1706                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.861771                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.825322                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1596.721311                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1399.122807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1484.730114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          796                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1401                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12371000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15899999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     28270999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775641                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.859611                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.821219                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20447.933884                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19974.873116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20179.157031                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          189                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              361                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       703000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       426500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1129500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          218                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            461                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.788991                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.783080                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3719.576720                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2479.651163                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3128.808864                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          170                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          356                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3746999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7233499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.765432                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.779817                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.772234                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20145.155914                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20508.823529                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20318.817416                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           361624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           346986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                708610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         598028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         574401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1172429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  67036019657                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64914422900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  131950442557                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       921387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1881039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.623172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.623409                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.623288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112095.118719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113012.377938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112544.505942                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       350494                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       337866                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           688360                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       247534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       236535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         484069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33002519453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  31847657432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  64850176885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.257941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.256716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133325.197561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 134642.473342                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133968.869903                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3929747496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1699141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5628888996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          97944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.643606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.594739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.628318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90722.769785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93236.473881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91467.159506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          666                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3461127499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1492495503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4953623002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.633711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.580282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.616995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81151.875709                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83937.658343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81971.554368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       233767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       235392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            469159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       529640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       524141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1053781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61606185498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61451754995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123057940493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       763407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       759533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.693785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.690083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.691939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116317.093683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117242.793437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116777.528246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8578                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        12788                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       521062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       519931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1040993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  55893359504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55936206999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111829566503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.682548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.684540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.683542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107268.155237                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107583.904401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107425.858294                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          474                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               497                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          349                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             412                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8683493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3083489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11766982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          823                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           909                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.424058                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.732558                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.453245                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24881.068768                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 48944.269841                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28560.635922                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          155                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          236                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4093233                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       890484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4983717                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.235723                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.488372                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.259626                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21099.139175                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        21202                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21117.444915                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999683                       # Cycle average of tags in use
system.l2.tags.total_refs                    11286138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9141973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.234541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.816606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.163086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.183694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.109816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.177740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    50.548740                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.137759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.789824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  64732517                       # Number of tag accesses
system.l2.tags.data_accesses                 64732517                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2730240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      49459968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1138048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48649984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    322149248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          424127488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2730240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1138048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3868288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155143616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155143616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         772812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         760156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5033582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6626992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2424119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2424119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20079418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        363750937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8369719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        357793949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2369231025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3119225047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20079418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8369719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28449137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1140996202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1140996202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1140996202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20079418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       363750937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8369719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       357793949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2369231025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4260221249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    765671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    754462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5031767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005297902500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146904                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146904                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10589715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2292867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6626986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2424120                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6626986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2424120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14650                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4410                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            401923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            404499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            431753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            438713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            438818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            443424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            405579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            425071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            411499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            403877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           401562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           407536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           413162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           393097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           390516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           401308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149070                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 340489410098                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33061685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            464470728848                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51493.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70243.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       106                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5567128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2128544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6626986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2424120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  633560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  678855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  646583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  630638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  602672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  576912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  537837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  481933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  414198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  342922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 293301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 274888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 166257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 106111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  78725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  59909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  47161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  36165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 117689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 153760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 132619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 132020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 131832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 131311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 132757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  41564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  35858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  31565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  29917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  28516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  28066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  28414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  29486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  30423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  31620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  32214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  32179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  32284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  32275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  31297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  29885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  28479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  25557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    201                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1336364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    432.553670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.081928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   430.291620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       351989     26.34%     26.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       455286     34.07%     60.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37408      2.80%     63.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14655      1.10%     64.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10929      0.82%     65.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8744      0.65%     65.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7829      0.59%     66.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7244      0.54%     66.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       442280     33.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1336364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.010728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.326349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    827.297817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       146888     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-57343            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-61439            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.471308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.433216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.191011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           122110     83.12%     83.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2966      2.02%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9864      6.71%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6049      4.12%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3271      2.23%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1428      0.97%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              665      0.45%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              339      0.23%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              128      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               63      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146904                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              423189568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  937600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154860864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               424127104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155143680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3112.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1138.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3119.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1141.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  135972097500                       # Total gap between requests
system.mem_ctrls.avgGap                      15022.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2729856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     49002944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1138048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48285568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    322033152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154860864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20076593.597212307155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 360389775.781196236610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8369718.838693422265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 355113868.770572304726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2368377202.875645160675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1138916715.988376617432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       772811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       760156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5033576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2424120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1689756093                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56833241862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    750824231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56233698161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 348963208501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3584715941418                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39608.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73540.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42223.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73976.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69327.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1478770.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4550014980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2418386520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23009085540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6254202060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10733458320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58172565810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3225851040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       108363564270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        796.954580                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7107354748                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4540380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 124324335752                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4991645400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2653118655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24203029200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6376637160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10733458320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58195517430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3206523360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110359929525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        811.636751                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7070321618                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4540380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124361368882                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1188                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          595                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6363119.327731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11135112.467325                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          595    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     50576000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            595                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   132186014500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3786056000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23597298                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23597298                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23597298                       # number of overall hits
system.cpu1.icache.overall_hits::total       23597298                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33208                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33208                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33208                       # number of overall misses
system.cpu1.icache.overall_misses::total        33208                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2063617499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2063617499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2063617499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2063617499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23630506                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23630506                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23630506                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23630506                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001405                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001405                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001405                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001405                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62142.179565                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62142.179565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62142.179565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62142.179565                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1877                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.096154                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30642                       # number of writebacks
system.cpu1.icache.writebacks::total            30642                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2566                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2566                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2566                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2566                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30642                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30642                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30642                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30642                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1884470500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1884470500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1884470500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1884470500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001297                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001297                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001297                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001297                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61499.592063                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61499.592063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61499.592063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61499.592063                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30642                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23597298                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23597298                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2063617499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2063617499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23630506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23630506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001405                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001405                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62142.179565                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62142.179565                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2566                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2566                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30642                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30642                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1884470500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1884470500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61499.592063                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61499.592063                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25515089                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30674                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           831.814859                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47291654                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47291654                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16868038                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16868038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16868038                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16868038                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11351790                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11351790                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11351790                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11351790                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 779091250519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 779091250519                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 779091250519                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 779091250519                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     28219828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28219828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     28219828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28219828                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.402263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.402263                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.402263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.402263                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68631.577092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68631.577092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68631.577092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68631.577092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23545578                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          604                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           303132                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.674340                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   100.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1680322                       # number of writebacks
system.cpu1.dcache.writebacks::total          1680322                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9693870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9693870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9693870                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9693870                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1657920                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1657920                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1657920                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1657920                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 132690849024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 132690849024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 132690849024                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 132690849024                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.058750                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.058750                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.058750                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.058750                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80034.530631                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80034.530631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80034.530631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80034.530631                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1680322                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11410006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11410006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3015142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3015142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 221624061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 221624061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14425148                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14425148                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.209020                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209020                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73503.689544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73503.689544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2251289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2251289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       763853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       763853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65227313500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65227313500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.052953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85392.495022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85392.495022                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5458032                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5458032                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8336648                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8336648                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 557467189019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 557467189019                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.604338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.604338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66869.464684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66869.464684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7442581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7442581                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       894067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       894067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67463535524                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67463535524                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75456.912652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75456.912652                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          714                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          714                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28611500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28611500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40072.128852                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40072.128852                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          601                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          601                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008180                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008180                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 39517.470882                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39517.470882                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1779                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1779                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12457000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12457000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72279                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72279                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024613                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7002.248454                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7002.248454                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1774                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1774                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10702000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10702000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024544                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024544                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6032.694476                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6032.694476                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       368500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       368500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9474                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9474                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31827                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31827                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2885333341                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2885333341                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41301                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41301                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.770611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.770611                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90656.780124                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90656.780124                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31823                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31823                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2853497841                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2853497841                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.770514                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.770514                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89667.782453                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89667.782453                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.864547                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18719629                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1687305                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.094396                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.864547                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995767                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995767                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         58501040                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        58501040                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 135972070500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1631505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4875422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1052046                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6717128                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8991772                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6270                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3621                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9891                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         97944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1533562                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          909                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       201904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5186129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5054650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10534609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8614528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220681728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3922176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215119424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448337856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18154272                       # Total snoops (count)
system.tol2bus.snoopTraffic                 156009472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21659592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.125089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18987012     87.66%     87.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2635780     12.17%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36800      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21659592                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7018763346                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2602676946                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101238425                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2537606885                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46190045                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
