<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1198pt" height="634pt"
 viewBox="0.00 0.00 1197.79 634.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 630)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-630 1193.79,-630 1193.79,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1168,-8 1168,-8 1174,-8 1180,-14 1180,-20 1180,-20 1180,-606 1180,-606 1180,-612 1174,-618 1168,-618 1168,-618 20,-618 20,-618 14,-618 8,-612 8,-606 8,-606 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="594" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="594" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1160,-16 1160,-16 1166,-16 1172,-22 1172,-28 1172,-28 1172,-560 1172,-560 1172,-566 1166,-572 1160,-572 1160,-572 28,-572 28,-572 22,-572 16,-566 16,-560 16,-560 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="594" y="-556.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="594" y="-541.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=500000000&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=10000000000&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M336,-24C336,-24 1150,-24 1150,-24 1156,-24 1162,-30 1162,-36 1162,-36 1162,-332 1162,-332 1162,-338 1156,-344 1150,-344 1150,-344 336,-344 336,-344 330,-344 324,-338 324,-332 324,-332 324,-36 324,-36 324,-30 330,-24 336,-24"/>
<text text-anchor="middle" x="743" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="743" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;dtb_walker=system.cpu.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;itb_walker=system.cpu.mmu.itb_walker&#10;&#13;elease_se=system.cpu.isa.release_se&#10;stage2_dtb=system.cpu.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M548,-154C548,-154 1142,-154 1142,-154 1148,-154 1154,-160 1154,-166 1154,-166 1154,-286 1154,-286 1154,-292 1148,-298 1142,-298 1142,-298 548,-298 548,-298 542,-298 536,-292 536,-286 536,-286 536,-166 536,-166 536,-160 542,-154 548,-154"/>
<text text-anchor="middle" x="845" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="845" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1035,-162C1035,-162 1134,-162 1134,-162 1140,-162 1146,-168 1146,-174 1146,-174 1146,-240 1146,-240 1146,-246 1140,-252 1134,-252 1134,-252 1035,-252 1035,-252 1029,-252 1023,-246 1023,-240 1023,-240 1023,-174 1023,-174 1023,-168 1029,-162 1035,-162"/>
<text text-anchor="middle" x="1084.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1084.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust23"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M904,-162C904,-162 1003,-162 1003,-162 1009,-162 1015,-168 1015,-174 1015,-174 1015,-240 1015,-240 1015,-246 1009,-252 1003,-252 1003,-252 904,-252 904,-252 898,-252 892,-246 892,-240 892,-240 892,-174 892,-174 892,-168 898,-162 904,-162"/>
<text text-anchor="middle" x="953.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="953.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu_mmu_stage2_itb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M730,-162C730,-162 872,-162 872,-162 878,-162 884,-168 884,-174 884,-174 884,-240 884,-240 884,-246 878,-252 872,-252 872,-252 730,-252 730,-252 724,-252 718,-246 718,-240 718,-240 718,-174 718,-174 718,-168 724,-162 730,-162"/>
<text text-anchor="middle" x="801" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="801" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust27" class="cluster">
<title>cluster_system_cpu_mmu_stage2_dtb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M556,-162C556,-162 698,-162 698,-162 704,-162 710,-168 710,-174 710,-174 710,-240 710,-240 710,-246 704,-252 698,-252 698,-252 556,-252 556,-252 550,-252 544,-246 544,-240 544,-240 544,-174 544,-174 544,-168 550,-162 556,-162"/>
<text text-anchor="middle" x="627" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="627" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust140"><a xlink:title="TDR=1.5&#10;addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;cuckoo_on_conflict=false&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mem_size=0&#10;move_contractions=true&#10;mshrs=4&#10;&#10;umSkews=1&#10;p2_on_conflict=false&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetcher=Null&#10;&#13;andomizedIndexing=false&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;skewedCache=false&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;vwayCache=false&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M759,-32C759,-32 921,-32 921,-32 927,-32 933,-38 933,-44 933,-44 933,-110 933,-110 933,-116 927,-122 921,-122 921,-122 759,-122 759,-122 753,-122 747,-116 747,-110 747,-110 747,-44 747,-44 747,-38 753,-32 759,-32"/>
<text text-anchor="middle" x="840" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="840" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust146" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust146"><a xlink:title="TDR=1.5&#10;addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;cuckoo_on_conflict=false&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mem_size=0&#10;move_contractions=true&#10;mshrs=4&#10;&#10;umSkews=1&#10;p2_on_conflict=false&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetcher=Null&#10;&#13;andomizedIndexing=false&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;skewedCache=false&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;vwayCache=false&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M344,-32C344,-32 506,-32 506,-32 512,-32 518,-38 518,-44 518,-44 518,-110 518,-110 518,-116 512,-122 506,-122 506,-122 344,-122 344,-122 338,-122 332,-116 332,-110 332,-110 332,-44 332,-44 332,-38 338,-32 344,-32"/>
<text text-anchor="middle" x="425" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="425" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust157" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust157"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-352C36,-352 272,-352 272,-352 278,-352 284,-358 284,-364 284,-364 284,-430 284,-430 284,-436 278,-442 272,-442 272,-442 36,-442 36,-442 30,-442 24,-436 24,-430 24,-430 24,-364 24,-364 24,-358 30,-352 36,-352"/>
<text text-anchor="middle" x="154" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust160" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust160"><a xlink:title="TDR=1.75&#10;addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;cuckoo_on_conflict=false&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mem_size=8589934593&#10;move_contractions=true&#10;mshrs=20&#10;&#10;umSkews=2&#10;p2_on_conflict=false&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;andomizedIndexing=true&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=8388608&#10;skewedCache=true&#10;system=system&#10;tag_latency=28&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;vwayCache=true&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-162C128,-162 290,-162 290,-162 296,-162 302,-168 302,-174 302,-174 302,-240 302,-240 302,-246 296,-252 290,-252 290,-252 128,-252 128,-252 122,-252 116,-246 116,-240 116,-240 116,-174 116,-174 116,-168 122,-162 128,-162"/>
<text text-anchor="middle" x="209" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust166"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M615,-352C615,-352 851,-352 851,-352 857,-352 863,-358 863,-364 863,-364 863,-430 863,-430 863,-436 857,-442 851,-442 851,-442 615,-442 615,-442 609,-442 603,-436 603,-430 603,-430 603,-364 603,-364 603,-358 609,-352 615,-352"/>
<text text-anchor="middle" x="733" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="733" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust169" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust169"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-162C36,-162 96,-162 96,-162 102,-162 108,-168 108,-174 108,-174 108,-240 108,-240 108,-246 102,-252 96,-252 96,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="66" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M255.5,-526C255.5,-526 188.5,-526 188.5,-526 182.5,-526 176.5,-520 176.5,-514 176.5,-514 176.5,-502 176.5,-502 176.5,-496 182.5,-490 188.5,-490 188.5,-490 255.5,-490 255.5,-490 261.5,-490 267.5,-496 267.5,-502 267.5,-502 267.5,-514 267.5,-514 267.5,-520 261.5,-526 255.5,-526"/>
<text text-anchor="middle" x="222" y="-504.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node12" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M264,-396C264,-396 180,-396 180,-396 174,-396 168,-390 168,-384 168,-384 168,-372 168,-372 168,-366 174,-360 180,-360 180,-360 264,-360 264,-360 270,-360 276,-366 276,-372 276,-372 276,-384 276,-384 276,-390 270,-396 264,-396"/>
<text text-anchor="middle" x="222" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-489.74C222,-468.36 222,-431.69 222,-406.44"/>
<polygon fill="black" stroke="black" points="225.5,-406.4 222,-396.4 218.5,-406.4 225.5,-406.4"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M516,-206C516,-206 454,-206 454,-206 448,-206 442,-200 442,-194 442,-194 442,-182 442,-182 442,-176 448,-170 454,-170 454,-170 516,-170 516,-170 522,-170 528,-176 528,-182 528,-182 528,-194 528,-194 528,-200 522,-206 516,-206"/>
<text text-anchor="middle" x="485" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M814.5,-76C814.5,-76 767.5,-76 767.5,-76 761.5,-76 755.5,-70 755.5,-64 755.5,-64 755.5,-52 755.5,-52 755.5,-46 761.5,-40 767.5,-40 767.5,-40 814.5,-40 814.5,-40 820.5,-40 826.5,-46 826.5,-52 826.5,-52 826.5,-64 826.5,-64 826.5,-70 820.5,-76 814.5,-76"/>
<text text-anchor="middle" x="791" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M511.32,-169.9C520.24,-164.47 530.38,-158.66 540,-154 609.58,-120.29 694.42,-90.37 745.5,-73.49"/>
<polygon fill="black" stroke="black" points="746.84,-76.73 755.25,-70.29 744.66,-70.08 746.84,-76.73"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M411.5,-206C411.5,-206 344.5,-206 344.5,-206 338.5,-206 332.5,-200 332.5,-194 332.5,-194 332.5,-182 332.5,-182 332.5,-176 338.5,-170 344.5,-170 344.5,-170 411.5,-170 411.5,-170 417.5,-170 423.5,-176 423.5,-182 423.5,-182 423.5,-194 423.5,-194 423.5,-200 417.5,-206 411.5,-206"/>
<text text-anchor="middle" x="378" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M497.5,-76C497.5,-76 450.5,-76 450.5,-76 444.5,-76 438.5,-70 438.5,-64 438.5,-64 438.5,-52 438.5,-52 438.5,-46 444.5,-40 450.5,-40 450.5,-40 497.5,-40 497.5,-40 503.5,-40 509.5,-46 509.5,-52 509.5,-52 509.5,-64 509.5,-64 509.5,-70 503.5,-76 497.5,-76"/>
<text text-anchor="middle" x="474" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M391.85,-169.78C402.23,-156.78 416.71,-138.42 429,-122 438.12,-109.83 447.97,-96.11 456.12,-84.58"/>
<polygon fill="black" stroke="black" points="459.08,-86.45 461.98,-76.26 453.36,-82.42 459.08,-86.45"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1073,-206C1073,-206 1043,-206 1043,-206 1037,-206 1031,-200 1031,-194 1031,-194 1031,-182 1031,-182 1031,-176 1037,-170 1043,-170 1043,-170 1073,-170 1073,-170 1079,-170 1085,-176 1085,-182 1085,-182 1085,-194 1085,-194 1085,-200 1079,-206 1073,-206"/>
<text text-anchor="middle" x="1058" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M942,-206C942,-206 912,-206 912,-206 906,-206 900,-200 900,-194 900,-194 900,-182 900,-182 900,-176 906,-170 912,-170 912,-170 942,-170 942,-170 948,-170 954,-176 954,-182 954,-182 954,-194 954,-194 954,-200 948,-206 942,-206"/>
<text text-anchor="middle" x="927" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M816,-206C816,-206 786,-206 786,-206 780,-206 774,-200 774,-194 774,-194 774,-182 774,-182 774,-176 780,-170 786,-170 786,-170 816,-170 816,-170 822,-170 828,-176 828,-182 828,-182 828,-194 828,-194 828,-200 822,-206 816,-206"/>
<text text-anchor="middle" x="801" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M690,-206C690,-206 660,-206 660,-206 654,-206 648,-200 648,-194 648,-194 648,-182 648,-182 648,-176 654,-170 660,-170 660,-170 690,-170 690,-170 696,-170 702,-176 702,-182 702,-182 702,-194 702,-194 702,-200 696,-206 690,-206"/>
<text text-anchor="middle" x="675" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M913,-76C913,-76 857,-76 857,-76 851,-76 845,-70 845,-64 845,-64 845,-52 845,-52 845,-46 851,-40 857,-40 857,-40 913,-40 913,-40 919,-40 925,-46 925,-52 925,-52 925,-64 925,-64 925,-70 919,-76 913,-76"/>
<text text-anchor="middle" x="885" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M408,-76C408,-76 352,-76 352,-76 346,-76 340,-70 340,-64 340,-64 340,-52 340,-52 340,-46 346,-40 352,-40 352,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-64 420,-64 420,-70 414,-76 408,-76"/>
<text text-anchor="middle" x="380" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node15" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M192,-206C192,-206 136,-206 136,-206 130,-206 124,-200 124,-194 124,-194 124,-182 124,-182 124,-176 130,-170 136,-170 136,-170 192,-170 192,-170 198,-170 204,-176 204,-182 204,-182 204,-194 204,-194 204,-200 198,-206 192,-206"/>
<text text-anchor="middle" x="164" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M213.77,-350.31C201.66,-311.08 179.41,-238.96 169.28,-206.11"/>
<polygon fill="black" stroke="black" points="210.46,-351.46 216.75,-359.98 217.15,-349.4 210.46,-351.46"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node13" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M138,-396C138,-396 44,-396 44,-396 38,-396 32,-390 32,-384 32,-384 32,-372 32,-372 32,-366 38,-360 44,-360 44,-360 138,-360 138,-360 144,-360 150,-366 150,-372 150,-372 150,-384 150,-384 150,-390 144,-396 138,-396"/>
<text text-anchor="middle" x="91" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node18" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M88,-206C88,-206 58,-206 58,-206 52,-206 46,-200 46,-194 46,-194 46,-182 46,-182 46,-176 52,-170 58,-170 58,-170 88,-170 88,-170 94,-170 100,-176 100,-182 100,-182 100,-194 100,-194 100,-200 94,-206 88,-206"/>
<text text-anchor="middle" x="73" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M89.37,-359.98C86.25,-327.35 79.39,-255.71 75.61,-216.31"/>
<polygon fill="black" stroke="black" points="79.08,-215.73 74.64,-206.11 72.11,-216.4 79.08,-215.73"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node14" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M281.5,-206C281.5,-206 234.5,-206 234.5,-206 228.5,-206 222.5,-200 222.5,-194 222.5,-194 222.5,-182 222.5,-182 222.5,-176 228.5,-170 234.5,-170 234.5,-170 281.5,-170 281.5,-170 287.5,-170 293.5,-176 293.5,-182 293.5,-182 293.5,-194 293.5,-194 293.5,-200 287.5,-206 281.5,-206"/>
<text text-anchor="middle" x="258" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node16" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M843,-396C843,-396 759,-396 759,-396 753,-396 747,-390 747,-384 747,-384 747,-372 747,-372 747,-366 753,-360 759,-360 759,-360 843,-360 843,-360 849,-360 855,-366 855,-372 855,-372 855,-384 855,-384 855,-390 849,-396 843,-396"/>
<text text-anchor="middle" x="801" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M865.41,-374.98C921.43,-371.87 996.99,-363.99 1019,-344 1058.44,-308.18 1060.66,-238.9 1059.3,-206.5"/>
<polygon fill="black" stroke="black" points="865,-371.49 855.19,-375.5 865.36,-378.48 865,-371.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M864.52,-361.35C873.32,-356.92 881.54,-351.25 888,-344 923.24,-304.41 927.6,-237.62 927.55,-206.25"/>
<polygon fill="black" stroke="black" points="862.88,-358.24 855.19,-365.52 865.74,-364.63 862.88,-358.24"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port -->
<g id="edge10" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M801,-349.81C801,-310.47 801,-238.82 801,-206.11"/>
<polygon fill="black" stroke="black" points="797.5,-349.98 801,-359.98 804.5,-349.98 797.5,-349.98"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M749.49,-356.29C745.61,-354.81 741.75,-353.37 738,-352 727.44,-348.15 721.65,-352.24 714,-344 677.96,-305.14 673.99,-237.98 674.3,-206.39"/>
<polygon fill="black" stroke="black" points="748.51,-359.66 759.1,-360 751.03,-353.13 748.51,-359.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M865.26,-375.51C960.83,-372.62 1131.25,-364.6 1150,-344 1206.83,-281.54 1198.6,-223.06 1150,-154 1098.66,-81.06 985.84,-63.84 925.29,-59.96"/>
<polygon fill="black" stroke="black" points="865.01,-372.01 855.12,-375.8 865.22,-379.01 865.01,-372.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M754.61,-356.46C749.09,-354.66 743.48,-353.1 738,-352 726.61,-349.71 328.13,-352.29 320,-344 305.22,-328.93 314.13,-174.28 320,-154 328.73,-123.83 350.21,-94.03 364.95,-76.07"/>
<polygon fill="black" stroke="black" points="753.77,-359.87 764.36,-359.92 756.11,-353.28 753.77,-359.87"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node17" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M717,-396C717,-396 623,-396 623,-396 617,-396 611,-390 611,-384 611,-384 611,-372 611,-372 611,-366 617,-360 623,-360 623,-360 717,-360 717,-360 723,-360 729,-366 729,-372 729,-372 729,-384 729,-384 729,-390 723,-396 717,-396"/>
<text text-anchor="middle" x="670" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M610.69,-375.13C514.06,-371.57 331.07,-362.46 308,-344 269.28,-313.02 260.15,-251.75 258.23,-216.23"/>
<polygon fill="black" stroke="black" points="261.73,-215.95 257.85,-206.09 254.73,-216.22 261.73,-215.95"/>
</g>
</g>
</svg>
