	component qsys is
		port (
			clk_clk                       : in  std_logic                    := 'X'; -- clk
			generator_0_conduit_end_a_out : out std_logic_vector(6 downto 0);        -- a_out
			generator_0_conduit_end_b_out : out std_logic_vector(6 downto 0);        -- b_out
			generator_0_conduit_end_c_out : out std_logic_vector(6 downto 0);        -- c_out
			generator_0_conduit_end_d_out : out std_logic_vector(6 downto 0);        -- d_out
			reset_reset_n                 : in  std_logic                    := 'X'  -- reset_n
		);
	end component qsys;

