*********************************************************************************
Commit: 7869c85d8cf28ce449cdb27cf6231f58e602d4c0 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: Workaround for [TGL-U][LP4] System hangs booting WOS with SAGV enabled at 4267
  
  This is MRC W/A for this issue.
  
  Issue - SAGV w/ 4267 is failing
  
  W/A - Clearing NUI Offsets when NUI Target is > 1
  
  Hsd-es-id: 14010698211
  Change-Id: I7f389c2424eb65de9fbf19638b29c96131ff56ce
  Original commit hash: 6ca00894ec3f3774cda960a4381e044d2d67929f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 2b0bfe46086dada6f390eabc009092badd6c4877 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] LocalVsxHiBypass incorrect programming
  
  LocalVsxHiBypass fields (VccDllFFControl and VccDllReplicaCtrl1) uses the Vdd2 formula but code was incorrectly using Vddq.
  
  Hsd-es-id: 22010128560
  Change-Id: I2e8fb452c60665d55971a2ba3990f28d6d703f6e
  Original commit hash: bea5d830c1dd856b5a79fe00a7e7d1421656a0fd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 3db5f271419db3cd6260b4ace66e31307aa11791 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL UP4 2 core LP4x 3200 fused line items high EFI boot in PPV
  
  Change wait time to 40K Qclks for Steps 1 and 2 of VccDLL training
  
  Hsd-es-id: 22010126990
  Change-Id: I8ad3155186466a5af69ceafb421b06eebd46fa9c
  Original commit hash: e9a28d9a24e96233f6bfa9386242839d03c03454
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 0bbe7b67babae3469b83e060343d59168a3d090c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: DDR4 enabled on TGL-H with HAL Update for CCC Layout and CCC TxEn
  
  MC Updates:
  Fixed the POR configuration for MCMNTS_RDDATA as rdbuf_total_credits should be configured to 0x10 for all technologies and current code was only doing it for !LPDDR.
  Skipped programming of MR2 Shadow as it is removed in DT.
  
  Phy Updates:
  Move DataControl2 from the MulticastWrite Group to Read/MulticastWrite in MrcDdrioCrRestore().
  Fixed bugs with CCC Mapping for TxEn.
  Fixed bug with the ChNopPop mapping not following the same order as the CCC instance.
  ECC is on by default.  Need to write ECC to the correct setting and not rely on default being correct.
  Updated DDR4 RxFifo Path delays for G1.
  Updated TxFifo delays for default config.
  Implemented Pin Mapping in CCC TxEn for DT/Halo.
  Added DATA0CH0_CR_DCCFSMCONTROL_STRUCT.Restore4Ranks to MrcDccSetup().
  Added the logical to physical of DDR5 CTL/CMD/CLK.
  Updated the logical to physical for DDR4/LP4/LP5.
  Completed the HAL for DDR5 CTL/CMD/CLK.
  Updated CccMux configuration for TGL-H which uses 2 for LPDDR5 and 3 for DDR5.
  Fixed bug with SampleDivider calculation for DdrCrVrefControl.
  Fixed bug where the source for the bit shift was incorrect for LPDDR technologies.
  Revert back to ForceRcomp() for Comp Target updates through UpdateCompGlobalOffset().
  
  General Updates:
  Skip OffsetCorrectionPre on CTE.
  Fixed spacing in the CCC TxEn switch.
  Fixed set-but-unused warning in GCC in MrcSetup.c
  Fixed GCC compile failure with comp code typecast.
  Commented out McInitStateG CR Rd/Wr in CteDramReset as it is not used in CTE environment.
  Resolved compile failures in MrcSetup.c for BDAT_SUPPORT.
  Fixed Base address access for MrcHostBridgeMemoryMapInit().
  Marked full BIOS files as excluded from the project.
  
  Hsd-es-id: 2209623888
  Change-Id: I16fbbc3e15ad776397fa717365330d61ece97651
  Original commit hash: e2be543828a0f105ab578a21db7af9327515a8a6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fa336ecde47c7cbdfc21db3c124eeab6bd425c43 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training Time improvements
  
  1. CCC timing margining in power training now uses CMD/CTL instead of CLK to minimize JEDEC inits.
  2. Early 2D trainings have had step sizes and sweep ranges optimized.
  3. Re-centerings in power training now use shorter CPGC pattern lengths.
  4. Rd-Rd turnarounds patterns are now only used when margining RcvEnable.
  5. Cleaned up a few spots in the power training code.
  
  Change: Training Time improvements
  
  Hsd-es-id: 22010005867
  Change-Id: I175645b65fd6838c49924832be511380a115a506
  Original commit hash: 6deb87625443e0aa30e97e58e44e4ead7328948a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: acb882fb547381e8b97e3b9c41f4e40eca56d25a 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC
  
  Part 2
  Moved programming before the lock of FET/ISFET
  
  Hsd-es-id: 14010330188
  Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
  Original commit hash: 0e117e340a5e23f0ee086a1c3eba651126ea5446
  
  ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: db6857158d9bec1bbe551f1d9b90fd569eca9cb4 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  FOMS Control Policy and CpuPcieHwEqDumpFoms removed from restricted tags
  +
  Make SecureRegisterLock to restricted
  
  cherry-pick from master
  
  Hsd-es-id:14010407578, 16010145593
  
  Impacted Platforms:TGL
  
  Change-Id: I3280f7eed0a309de117717111888b0756462e714
  Original commit hash: 45fee65c2862c57ece326386e0c0bbcc23daa876
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 30023924ec7365841ac1dd46eec14d1264a2d0cb 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "Revert "[Problem] Soc Watch report shows NVME does not enter deeper states than L1.2"
  "
  
  This reverts commit 0387a8d74b89b5d4ab6ada974e0c6a9f69183120.
  
  Thu Jan 23 18:01:30 2020 -0800
  Original commit hash: f8fb54351bf3fd183ca920b5672ce3bfe5da3289
  
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8a9a01ab569c104709fc8594ad81dcadac3b78a4 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[Problem] Soc Watch report shows NVME does not enter deeper states than L1.2"
  
  This reverts commit 0fa6ea8d427f538825a1b9a399741e5e25bc4fae.
  
  Fri Jan 17 09:49:16 2020 -0800
  Original commit hash: 0387a8d74b89b5d4ab6ada974e0c6a9f69183120
  
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 10ba6186256399251808e50fc7755d3e0bbe54eb 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y Security [TXT]: SUT loops at PC AC10 after issuing LT reset once secret bit is asserted in TXT environment
  
  Issue:
  System fails to boot after issuing warm reset once secret bit is asserted in TXT Environment
  
  Root Cause:
  TXT clean read test gets into endless loop due to CPGC Channel Assignment is not configured because Pre-Training stage did not run in Warm Reset flow
  
  Change:
  Adding Warm Reset flag to Pre-Training phase in MRC Call table
  
  Hsd-es-id: 16010100592
  Change-Id: I21a06edac16d3027d01f39ae95bd49d6ca753197
  Original commit hash: 4e8d671a049e9c13adfd590e412f5451b5d60cbf
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 31c71fbfc024c299651a81a8cbb589d2507ddbe7 
*********************************************************************************

[SiliconPkg]

  C1S/Memory/TGL: [TGL][MRC] VccDLL Bypass for Memory Freq <= 2133
  
  VccDLL Bypass for memory freq <= 2133
  
  Hsd-es-id: 22010011071
  Change-Id: I600bf9c48f6b67430ac1d7acf241a687c3d41a44
  Original commit hash: db885b2c8065e5403c7eebf76698c83dc9881b52
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 30317b3736d65c6ec036f2fa2cb203ab005b3200 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [TGL-UP3] [GFX] Hybrid graphics functionality not supported by using AMD GFX cards.
  
  PCH slot, add fixed PcdHgEnable to .inf file
  PEG slot, make setup option to select PCH/PEG slot. By default slot selection will be PCH.
  
  Hsd-es-id:14010644042
  
  Impacted Platforms:TGL, ADL, RKL, SBX
  
  Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997
  Original commit hash: 3ba1032714949c9420b92300bcfe72d5909412c6
  
  ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
  ClientOneSiliconPkg/Include/HgInfoHob.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: 32e734ba1414069973126c540bacd064495dd6e0 
*********************************************************************************

[PlatformPkg]

  [TGL-UP3/UP4][A6][Imaging] - Revert defaults on camera link3
  
  Canera Module Name - A12N08BU
  Lane Used - X2
  I2C Address - 0X1A
  Flash Driver Selection - Disabled
  
  Hsd-es-id: 22010067650
  
  Change-Id: I56d396b30145c8cad6003c5c346e1e9db944b749
  Original commit hash: 47c1216728cbd8874d445e8ad8b32fb5f891180c
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f443cf16d4f618d610e665ed4b99a75592a63301 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Enable TCSS RTD3 BIOS menu option on TGL by default - take2
  
  1. The TC cold should still be kept as disabled due to TGL Ax stepping VTD issue, it will be enabled after B0 PO.
  
  Hsd-es-id: 22010018227
  Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
  Original commit hash: e15233334c6132e94add380648357f55e734ddc6
  
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: f99f650b3bdab86d82b989cb110413a54cded612 
*********************************************************************************

[SiliconPkg]

  Add requirements for BIOS to set GT security
  - Add check to verify DoorBellCtxBase and Rc6CtxBase is not getting locked before BIOS does
  - Set Gfx security lock bit before GT enteres RC6
  Impacted platform : TGL, ADL, RKL, JSL
  
  Hsd-es-id: 1306974721, 2209634867, 14010217643
  Change-Id: Ic2ee7ba364a7bd51d191098d548e0181fdf9a7ad
  Original commit hash: c2af730eea6d748ea37a1b11c338358ea110b8b8
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: eeddc12f1b660a6c98ec4c1e64deeb41342aa3e3 
*********************************************************************************

[BoardPkg]

  Chasm Falls: Remove capsule update code select policy option
  
  This feature is not enabled in TGL, current existing code is from ICL.
  Not valid on TGL. In future, if this feature need enable, will add back
  with proper config.
  
  Hsd-es-id: 1507675709
  Change-Id: I1f813520f3ceb1cfdfd0b7f46d4e8708c2b4721c
  Original commit hash: 29d60579679d9521f4e883e3f7f7d0a3f497d848
  
  TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: a64279d72cf13d3183c0cfbea8e22115638d1c1b 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Sync missing library in PeiLib for TglPchEmbedded.
  
  Sync missing library in PeiLib from https://git-amr-7.devtools.intel.com/gerrit/#/c/51157/.
  
  Hsd-es-id: 2207826121
  Change-Id: I79f1578cf1c23ff9becf3515090135d1cedeff7b
  Original commit hash: dc6558663a30a9cd61d326107816563beb780633
  
  ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 8f95a03971e7d70e4eefaabab2439c7d21b2250f 
*********************************************************************************

[PlatformPkg]

  [TGL] Some TSCC informations Show "N/A" in setup with external bios.
  
  Move the code of info string out of InternalOnly flag.
  
  Hsd-es-id: 1507666395
  Change-Id: I05e1f650f9f67b22eeefb16db9d912f8599ab5cc
  Original commit hash: 0985b4bd3682d43aee5eaa48cd6ed9bcbe642853
  
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3a2603797ed78eea9ddf1e5d67dd6c62c90c8855 
*********************************************************************************

[SiliconPkg]

  [RKL-U][RKL-S][vp_platform_nvme][Regression]:SUT is not booting to BIOS and OS with EXT_EDK & EXT_FSP  both Debug & Release  build - v0513_00_10
  
  Alignment of MemoryConfig is off, fixing alignment issue.
  
  Hsd-es-id: https
  Change-Id: If40f8f829070d285ebdef183b3321fefa2eb0515
  Original commit hash: ecd4c3266345b4b39b4da5a37a723e4849375240
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 08627841da971d261362fe7a916431d1f07d48da 
*********************************************************************************

[SiliconPkg]

  ServerPlatformPkg: write to ROM(SPI) code region is causing invd of line and breaking FAF WA.
  
  Writes to ROM/SPI region would force  an invalidate on cache line. This is because the region is Write Protect on the MTRR so it would invalidate the line on hit and post a write.
  This is a problem for server MS2IOSF FAF, because as part of a WA we need the code region present on cache to avoid SPI fetches at the time of enabling.
  
  The most critical path for this for now is report status stack which would introduce this problem for each DEBUG print and generate race conditions.
  Original FAF WA documented here https://hsdes.intel.com/appstore/article/#/1406920311
  
  Hsd-es-id: 14010610185
  Change-Id: Ifa47fd72a29b9d6caef2dae754d18adaa019b419
  Original commit hash: 34016246418c4417f50d1c8dd20502c246c3a45f
  
  ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 2867747f2d8cbf096414c18d9e5e6dd24486000b 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Fix PchPcieGetPhysicalLane for enterprise RP
  
  Commit d8afd88 reverted PchPcieGetPhysicalLane implementation
  back to CDF version which doesn't work with EBG initialization
  code. This commits restores previous implementation.
  
  Hsd-es-id: 1707090491
  Change-Id: Ie23bfd5c11230df106c941306b7089f5c99fd1fc
  Original commit hash: 05176de7fb31a057ec8bf2afdf264d07472eb810
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: be2ce15f51184ea3a482dcf7c134733ab4bbbe9f 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  ClientOneSiliconPkg/MemoryInit:[TGL][MRC] LP5 enablement with ECT
  
  update mLpddr5xQdp12Gb496bSpd in PeiSpdTables.c
  add support for LPDDR5 in GetSpdData (MrcOemPlatform.c)
  Add suport for the following frequencies in CMOS override 0x4B:
  2200, 2800, 3600, 4000, and 4800
  added ucode 0x48 for SAGV stability
  
  LP5 ECT enabling
  1) Frequency switch at the begining of ECT was forcing Gear1 but LP5 POR is Gear2. So frequency switch should happen selectively for lp4 and lp5.
  2) For Lp5, CADB output are not synchronized to CkSyncCounter in MC. In order synchronize the CADB output we need to delay the CADB start. There is a counter in the CADB which decrements based on this StartDelay value, but the counter ignores any value < 4. Therefore CADB Start Delay should be set to 4 for all channels. This was found in preSi testing but wasnt being correctly set for ch2, ch3, ch6 and ch7.
  3) RTL bug workaround for LP5 needed to be removed for B0 but when it was removed, the function call MrcDriveDq7 was also removed when we enter CBT mode. Therefore Dq7 was never asserted high, DRAM didnt switch the FSP thereby never sending any feedback on the dq pins.
  4) Changed the starting values of CMD, CTL and CLK Pi to the ones recommended by the PHY team.
  5) Commented out the Cbtphase1. For falling edge CMD sampling MRC was programming the CADB unisequencers with the same pattern as rising edge shifted by one cycle of 0 pattern. But on scope we found that the pattern was shifted by 1 tCK instead of half tCK. Until we program the CADB BUF and Unisequencers correctly, cbtphase1 training is disabled.
  
  Testing
  LP5 Minibios passes MRC at 2800 G2 with safe mode off.
  FV reported that Lp4 and DDR4 booted to EFI with full bios.
  I tested full bios on our Lp4 and ddr4 platforms, boots to efi.
  
  Hsd-es-id: <2209988699, 2209988791>
  Change-Id: Id32a57dba6083882fc38334f4378963d74123e74
  Original commit hash: 45b6d8c196f7be45c5251aabd65edeaca1e00eb0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000048.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: cf54ded163d69d658cd9af9148514bd0177a93ea 
*********************************************************************************


  Revert "ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib"
  
  This reverts commit 977488ee77873537c76777769dd7fa7f8f299368.
  
  Hsd-es-id: n/a
  Change-Id: I22badb3da4e13a5b608e19c5d093fe5809ef3a61
  Original commit hash: ebd111ef9e2cdd02074c0b8d2c56918f1640fc39
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
  ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
  ClientCommonPkg/Csm/Include/Framework/BootScript.h
  ClientCommonPkg/Csm/Include/Framework/DxeCis.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
  ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
  ClientCommonPkg/Csm/Include/Framework/Hob.h
  ClientCommonPkg/Csm/Include/Framework/StatusCode.h
  ClientCommonPkg/Csm/Include/FrameworkDxe.h
  ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
  ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
  ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
  ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
  ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
  ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
  ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
  ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
  ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
  ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
  ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
  ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
  ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
  ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
  ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
  ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
  ClientCommonPkg/Csm/TcgLegacy/Tis.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
  ClientCommonPkg/Include/CsmConfig.h
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1e7d5a217ce1cbc4bf503c0bc1b8ad37f0c5ed89 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Program SATA MSI-X table and PBAO offset
  
  Since PBAO offset and MSI-X Table offset are write once reference
  code should set it to 0 to lock the configuration. There is no
  functional impact on this change as hardware defaults are typically
  good.
  
  Hsd-es-id: 1808393857
  Change-Id: I84c50414bdaf24941560d1458623b55470efd4fb
  Original commit hash: dcc5b6d5dfb9e2a95cb34ab52915b034ee1a2a71
  
  ClientOneSiliconPkg/Include/Register/SataRegs.h
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 7aa747f2cfa18c0fb8357546625819d4efd3fdfa 
*********************************************************************************


  ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib
  
  Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
  And also modify related files.
  
  We don't support legacy BIOS any more, so remove them.
  
  Hsd-es-id: 1507645504
  Change-Id: I3b23a8dba31aac747d21b3efead7c87b8548a0b9
  Original commit hash: 977488ee77873537c76777769dd7fa7f8f299368
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
  ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
  ClientCommonPkg/Csm/Include/Framework/BootScript.h
  ClientCommonPkg/Csm/Include/Framework/DxeCis.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
  ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
  ClientCommonPkg/Csm/Include/Framework/Hob.h
  ClientCommonPkg/Csm/Include/Framework/StatusCode.h
  ClientCommonPkg/Csm/Include/FrameworkDxe.h
  ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
  ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
  ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
  ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
  ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
  ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
  ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
  ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
  ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
  ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
  ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
  ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
  ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
  ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
  ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
  ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
  ClientCommonPkg/Csm/TcgLegacy/Tis.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
  ClientCommonPkg/Include/CsmConfig.h
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9c38f0d64f359620a7df21caf7384d09a9d67d34 
*********************************************************************************

[PlatformPkg], [ASL]

  Remove _DEP objects for PEP dependent devices
  
  BC-RQTBCLF-686 : ACPI _DEP was used in a non-standard way and a _DEP
  method is no longer needed as PEP driver (intelpep.sys) loads as a
  boot start driver by OS
  
  Port ICL patch https://git-amr-7.devtools.intel.com/gerrit/#/c/44117/
  to ADL/RKL/TGL
  
  Hsd-es-id: 2204758901
  Change-Id: Ie86fd5e4039f80ce978a1df036692e5064800a7c
  Original commit hash: 34444b80291f6e30a20141b5f5c0679aa06a85ee
  
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 89b0650915fb69e77785723579fc52492f430219 
*********************************************************************************

[PCH], [ASL]

  ClientOneSiliconPkg: Fix number of super speed ports reported for ADP-S
  
  For ADP-S SSPA used to enter the PCH-N code branch which
  returned 9 super speed ports. Since we removed the PCH_ICL
  flag the function is not returning any value which is causing
  the BSODs during Windows boot. Function have been fixed to return
  17 super speed ports on ADP-S and default return value of 0 has
  been added to prevent similar problems in the future.
  
  Hsd-es-id: 1609782227
  Change-Id: I4ef54dc5c3b295b30323c4e201d1589f7f004f88
  Original commit hash: 52cfb4ca5f2c0a8d0938cbebb115e40a6fbba898
  
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 4c72695d4ee28ee67be2bebfece23bccc709e643 
*********************************************************************************

[PCH]

  ClientOneSiliconPkg: PCH SKU does not support RST feature in NVMe Boot
  
  Add PCH_S SKUs in PchGetSupportedRstMode function
  
  Hsd-es-id: 1609504791
  Change-Id: I3d337381e5db6bc531ccd3bbf620c56baf82b61b
  Original commit hash: 8ff257c568307d8f52d5402db776a85e4c07e432
  
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: e0834121166582a4a91463d41520c739321ba694 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add new Cml MemoryInit IpBlock for RKL compatibility
  
  Copy the up to date MemoryInitCfl CFL MRC from CometLakeSiliconPkg
  and make it a new MemoryInit IpBlock called CML.
  
  Hsd-es-id: <no-sighting>
  Change-Id: Ida8fb11e8728c084aeafa33b999fcecd8190e390
  Original commit hash: f9ed9e93a3e037b480ee13f45e2a54f893e99783
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Library/MemoryAddressEncodeLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryTest.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcRmtData.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcSpdData.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Private/Library/MemoryInitLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryTest.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttWrapper.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAddressFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAnalyzer.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttApiFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttCpgcFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttDebug.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttHelpers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttInterpreter.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttLexer.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMString.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMarginFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMcFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParametersCheck.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPauseRefresh.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPermutations.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPrintHelpers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSetContainer.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSwizzleFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbol.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbols.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSysRestore.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttHelpers.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttInterpreter.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttLexer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMString.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMain.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMarginFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMcFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPauseRefresh.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPrintHelpers.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSetContainer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSwizzleFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSysRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Build.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Cln.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/CpuRc16.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/crcpm32.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/far_jump.bin
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/near_jump.bin
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/padin_f.txt
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/CpuRc32.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcinit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcmacros.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoem.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoemhook.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcsetup.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcstart.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/UCODE/LICENSE.TXT
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/ConfigBlock.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/CpuRegs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLibrary.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlH.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlLp.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchLimits.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibCnl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsDmi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpio.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpioCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPcr.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmcCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsf.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsfCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsRcrb.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSerialIo.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSmbus.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoUartLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PlatformBoardId.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PttPtpRegs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2012_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2013_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2015_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2017_Win7.txt
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Prep.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/ReleaseNotes.txt
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2231a60581172a77e0d6c20bc3af641eafb9afa4 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.4.10.0
  
  Updating MrcVersion.h and ReleaseNotes
  
  Affected Files ...
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Restricted/ReleaseNotesMrcTgl.txt
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  
  Hsd-es-id: N/A
  Change-Id: I14d22e8277f411b8713f9e13e0018e9a3eca52b6
  Original commit hash: 8fe08e60d765289f10f9116ffc44c5a3282ec4c5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 85d3838811cd89cce3a245291591b12d7c254ed1 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][LP4]Asymmetry problem of CLk GrpPi on LP4
  
  Issue:
  Asymmetry problem is observed with LP4.
  
  Root Cause:
  Workaround from validation team.
  
  Change:
  Increasing all CLK, CTL and CMD initial values by 64.
  
  Hsd-es-id: 2209394922
  Change-Id: I34f5e24122576bdc9dde2187dfac42444a00b9e4
  Original commit hash: 2e38f9dd16b99f23de3219b55504bb37e75b54e9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 70a88ca0db56e3a254c6f4e55ed0847cb6c3bad0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][LP4x][EV] Unsaturate RxLoad comp at 4267
  
  Issue:
  If the Rx load is saturated, we cannot train . This could result in reduced margins.
  
  Root Cause:
  The Rx Load comp is being deliberately overridden and saturated in MrcDdrIoInit() at 4267, and this is not necessary to pass MRC at that speed.
  
  Change:
  Getting rid of this code, unless design has a good reason for this.
  
  Hsd-es-id: 2209859480
  Change-Id: I90b1f51b4b169cb61b47f154dd848b58c41dc348
  Original commit hash: 3f6e3d84fdabcc51fa8baa80ca69cf6590e0705b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: f009981a20d4e358a8bc7cd01154303d6b480b37 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: CML_S_6+2/10+2 - Security :  SCLEAN Functionality is failing with Secrets asserted at PC :00D5.
  
  Issue:
  SCLEAN Functionality is failing with Secrets asserted.
  
  Root Cause:
  PRMRR needs to be locked before calling TxtLib ClearSecretsBit().
  
  Change:
  Calling McRegistersLock() in MrcEccClean() function to get PRMRR locked.
  
  Hsd-es-id: 1608200683
  Change-Id: Iee43acfdca623b3244368548b452c15687070fec
  Original commit hash: 9841b6ad55fecc97c38c6daea09517f2f223ddac
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: afb2190e2e432317bf651330aec6f293235d7a96 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include: Porting changes from ICL for MRC interpreter
  
  Issue:
  Repeating JEDEC REset was claimed as an issue by the customer
  Root Cause:
  Missing functionality detected
  Change:
  Porting Git commit: 4aeaf7edc8
  IceLakeSiliconPkg: [HSD-ES][client_platf][bug][1305622073][ice_lake][ICL MRC] MRC Interpreter new commands and improvments
  1. Fix commands execution when Sagv enabled
  2. On "Exit" command the Interpreter will execute all the remaining MRC steps that were not executed and exit to Bios/Minibios.
  3. The command "Exe2pc" renamed to "Goto", a new optional parameter SaGv is added to the command (see help of interpreter).
  4. A new command "c" (continue) is added - the command will execute all remaining command in the table and return to Interpreter loop.
  5. if the Mrc training is done the all execution commands such as Step,Execute.Goto.. are blocked, only non training commands are allowed.
  
  Hsd-es-id: 2208881946
  Change-Id: Ic29cf10fa2b70c199891d4077f08f02ea989e44b
  Original commit hash: 406fd76019e8cc08d6d7c5c0eb040ae12683dc19
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f2ad76063c6196963dcaedaedc365b8f22c53464 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Revert "BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures"
  
  This reverts commit f451d4f4886b90094fc92397d53789f4b9381ef2.
  
  Hsd-es-id:1609370219
  Impacted Platforms:TGL
  
  Change-Id: I02d49861e2b5229b6288613a652f8897e914cde3
  Original commit hash: a083150012731dbd385033e4a6fc286874db6fe5
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 295e03570fea78fc1914579b907696e06c7f84ba 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  Improve build scripts for checking absence of internal template file and adapt
  
  Added checks for template file in script such that it will be generated only when required.
  External package will include it by default for given product choice.
  Deter from removing SiPkg.dec if already exists
  
  Hsd-es-id: 14010192849
  Change-Id: I4f5a252a6cd8d8689af10d1d9097844aabd928e9
  Original commit hash: e4d8066bc522294c2c65025bf0059583eea37fcd
  
  ClientOneSiliconPkg/ClientOneSiliconBuild.py
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
  TigerLakeBoardPkg/BuildIafw.sh
  TigerLakeBoardPkg/cln.bat
  TigerLakeBoardPkg/prebuild.bat
  TigerLakeFspPkg/BuildFv.cmd
  TigerLakeFspPkg/BuildFv.sh
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a597e449d896a803da140ae638be0af88cffeeeb 
*********************************************************************************

[PlatformPkg]

  TGL_U CRB BIOS [TGL-U A2]: P1 and P3  max fused ratio is not getting greater than zero with release BIOS
  
  - In TGL platform, only TGL H patch is able to support the OCMB commmand, 0x1C
  
  Hsd-es-id: 1607509270
  Change-Id: I45831b923593e2bed68c897f3cfaa4613b5f5d11
  Original commit hash: 1aae38198205db74dc60d8c9eee3e726aacdc1ff
  
  TigerLakePlatSamplePkg/Setup/CpuSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 99b3b27dfbc8c43967087e9e12d0e446643e0e2b 
*********************************************************************************

[SA]

  Publish ReadyToBoot event and trigger action to configure Power Management as final step before OS
  
  Hsd-es-id: 14010528863
  Impacted Platforms: TGL
  Change-Id: I8f3aee3d4ea0f3db519a9a2a9aa73a8df1163a21
  Original commit hash: fb31cfa615817a962aac814e69594f034e8fb957
  
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7781c8094ef925b1ef6a5316fad76d421c6fb633 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg/PeiEnterprisePcieRpInitLib: Bios must detect Florin Cards in order to overwrite the Tx preset for this AIC
  
  1. Refactored Gen3 PCIe equalization programming
  2. Added BIOS setup menu options and policy to configure Gen3 PCIe equalization for phases 1-3
  
  Hsd-es-id: 1808900150
  Change-Id: I8977051aa4466e7de4b4fd616a91c9431955439c
  Original commit hash: 756d2b073d7ccce8ab9f5fa7f266f3cd5f41f111
  
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 97765494776546fe92c5bb6a7039246d06a33c4e 
*********************************************************************************

[PlatformPkg]

  [TGL][GCS] code update BoardId and GPIO table to support GCS board.
  
  Revert SaSetup.hfr
  
  Hsd-es-id: 1507621010
  Change-Id: I7beb1e7f5cb1150abd0f337dca1e8e2b59db349c
  Original commit hash: c71015b61b3ed354c112651a3c89bb5fac2a3a91
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 84dd83db103c8db739cba85e66386477f7618137 
*********************************************************************************

[SiliconPkg]

  [ICX-FW_EVAL] Platform not booting with 14.D18 BIOS
  
  Revert "Partial Revert "1809010406: [ME][Idaville] Make HECI dumps enabled by default in internal releases."
  Revert "1809010406: [ME][Idaville] Make HECI dumps enabled by default in internal releases."
  
  Hsd-es-id: 1809314278
  Change-Id: I3984cd1e1905375e34b0ef45652be0ff78becb77
  Original commit hash: 1ebb03ff650007df43705c8addc53ff30862e335
  
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8e6d3ef2abd7cc77b5a40dcf0be013d9dc629499 
*********************************************************************************

[BoardPkg]

  Revert "TigerlakeBoardPkg/BoardPkg DSC: Fix to disable debug mode"
  
  This reverts commit 49561599190a24a8681af0aca4a5c5700b857a98.
  
  This change doens't work for SEC Core. Needs to revert the change.
  
  Hsd-es-id: 1609667558
  Change-Id: I867d7a3d38be3fb8199ee250da78ffe04bdebb5c
  Original commit hash: ec899b0c5a61802aa6dde1411e17422e87f0e366
  
  TigerLakeBoardPkg/BoardPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f502f8c065af764dc9cbd39843fd9f16ecaf5f27 
*********************************************************************************

[PCH], [BoardPkg], [ASL], [PlatformPkg]

  Remove PCH_ICL from AlderLake, TigerLake and RocketLake builds
  
  PCH_ICL was defined for both AlderLake and TigerLake
  build targets which caused a part of code that was
  only meant for ICL PCH to be included in TGL, ADL and RKL.
  
  Summary of chagnes:
  -All PCH_ICL flags around FIVR code have been removed since
  FIVR is POR on TGL+
  -All PCH-N specific code has been removed since there is no
  N SKU on TGL ADL and RKL
  -All code under #ifndef PCH_ICL has been removed since
  only CNL code was under those flags.
  -Flags around display DDI configuration have been removed
  as display DDI is POR for TGL
  -Memory reservation that we do in PCH ASL has been taken
  from ICL since it applies to TGL+ as well
  
  Hsd-es-id: n/a
  Change-Id: I2ccbd04ad96703e29631ad266fca2a4e024073f9
  Original commit hash: 145580c0be8a115e4f4f55e4f59a8fe9c0309bc6
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpc.h
  ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RTD3RstRaid.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3fe3ffe760f239bb17be4c325f295096cee18635 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/BoardPkg DSC, FDF: Organize FV and module compression algorithm
  
  This commit defines macro for compression/decompression algorithm
  in BoardPkg FDF so each FV section and module can use the macro
  instead of using GUIDs. This helps the file keeps clean and
  less bugs for future, also helps easily switching around
  the compression/decompression algorithm from testing perspective.
  This commit also adds the missing scenario for
  No Compression plus SecureBoot in each DXE parent FVs.
  
  The following changes are internal only.
  - Adds Brotli compression/decompression algorithm support.
  As the SectionExtractionPei module which is built with
  Brotli library has size impact, this specific module is
  compressed by LZMA so DxeIpl built by LZMA decompresses it.
  - The existing SectionExtractionPei module which runs signature
  verification stays compressed by LZMA. The verification runs
  reading from flash, and in that case LZMA performs faster than
  Brotli based on experiments.
  - Keeps LZMA enabled by default and Brotli disabled.
  - Adds build option "perfval" in the build script,
  which allows the performance build overrides default PCDs
  with different PCD settings for testing purpose.
  This commit adds Brotli support to the build option.
  
  Hsd-es-id: 1409826079
  Change-Id: Ib4874f2bc9bd067929eb13466ebd61d69c1a5907
  Original commit hash: f61b67aa131e6d9aceba3b0645097c5b93fabf48
  
  ClientCommonPkg/Tools/FCE/GuidToolDefinitionConf.ini
  ClientCommonPkg/Tools/FMMT/FmmtConf.ini
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgBuildOption.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 671469496454b6abe40b95096af01643d8f6d259 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg PeiCpuInitLib: Add restricted tags for EXS related codes
  
  EXS feature is ZBBed for TGL.
  Then no platform is using the EXS related codes.
  This patch adds restricted tags for EXS related codes.
  
  Hsd-es-id: 1507589378
  Change-Id: I6970c7c658f9259f5074eb66cb2489ec51ea99b4
  Original commit hash: 681445b2b3e798b83dd4e8facc4d7dcb1eb8a83a
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/ElixirSprings.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 3a898b3251cf1473cc9e862b9392ff3e5eb7eeb6 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [TGL][Camera] Change Request for Flash Enabling of IR Cameras
  
  1. RGB is SW trigger flash with GPIO; IR is sensor hw trigger without GPIO
  2. RGB and IR are using same LM3643 flash HW, but need run in different mode: OV13858/White flash; OV7251/IR flash. Driver need this info to config LM3643 in corresponding mode
  
  Change request:
  1. Can config "Flash Options" for IR without "Flash Trigger GPIO"
  2. Add one BIOS menu under Camera Flash Configuration to choose White or IR Led mode.
  
  Hsd-es-id: 1608880726
  
  Change-Id: I4a60e055fa51d582785eba8b5cf705caf1d9b4ec
  Original commit hash: 305c08567fae9e75d02720c0a7898e03fd00435a
  
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 6e8798f41070252a613e66eb126ee59624c571d1 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TGL] TGL-GCS code update about BoardId and GPIO table
  
  Work around boot mode is BOOT_WITH_FULL_CONFIGURATION when board id is TglULp4Gcs
  
  Hsd-es-id: <1507621010>
  Change-Id: Ic30c237b40599f742ae2e0f67e5fd17b9d367092
  Original commit hash: 37316cb53847b687f08e0e39279ce0bc756cad0a
  
  TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
  TigerLakeBoardPkg/Include/PlatformBoardId.h
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
  TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PlatformSetup.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/Setup.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around

*********************************************************************************
Commit: b21984cc4b3751e0285bf8ea935319bc097497fe 
*********************************************************************************

[PlatformPkg]

  [Platform]Bios needs to populate "SKU Number"  field with unique data (Board ID + BOM ID) between different boards
  
  Cherrypick ICL change to update SMBIOS Type 01 SKU Number with Board ID + BOM ID
  
  Hsd-es-id: 2209650765,1507616405,1507616406,1507616408
  Change-Id: I41ba4204f265a3bb775cde09b297ef77cf24564a
  Original commit hash: c078d6be1f45316f7250e89a8bfecfb7f283511a
  
  TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
  TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 1e3af8f626ff3db1fb5a90141734a5b63599fea3 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg/MemoryInit: MRC X-compatibility support phase #4 - Enable CometLake MRC
  
  Part of this change is internal only.
  This commit enables CometLake MRC (MemoryInit/Cfl) and fix build error.
  
  Hsd-es-id: 14010511419
  Change-Id: I5a0bdaa1298b9c3cdcc344de54a231459e1bcdf1
  Original commit hash: 663d09c65383476ac6863e4ce02a58979fe0b5f6
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterCfl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7295e1ab186d74210b8da3d154cd01944d778e44 
*********************************************************************************

[BoardPkg], [ASL]

  
  Update RTD3 ACPI and GPIO code for TigerLake H board.
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/InternalOnly/AcpiGnvs/DsdtNvs.aht
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  
  Hsd-es-id: <1507456989>
  Change-Id: Ia33a302137158c98bd205b4ecab72b7e14982c37
  Original commit hash: d2da31f7d8d9adfc8d872eaa1e88847cff001480
  
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8eae7e425661d694a8d0e3c42e67ff03ca68a236 
*********************************************************************************

[SiliconPkg]

  1809010406: [ME][Idaville] Make HECI dumps enabled by default in internal releases.
  
  Unify HeciTrace usage:
  1. Use single PCD: gMeConfigSpaceGuid.PcdHeciDumpsEnabled
  in ClientOneSiliconPkg\SiPkg.dec
  for all targets
  
  2. Limit PcdHeciDumpsEnabled to HeciTraceLib scope
  This causes:
  	- Changes Get/Set pcd API
  	- Limiting possiblility of dump changing to HeciTraceLib only
  
  3. Change default trace settings to reflect request
  4. Make change to PCH setting internal only
  5. Add configuration interface
  
  Hsd-es-id: 1809010406
  Change-Id: I702114b918d248ee31d9456c0572f7c4cc9b74cc
  Original commit hash: 22d226446e277cb9475239c7f69193614ffbfdac
  
  ClientOneSiliconPkg/Include/Library/HeciTraceConfigureLib.h
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 85a1671fbedaaff5f0452e0ff31b82d1b7589257 
*********************************************************************************

[SiliconPkg]

  RKL BIOS Compatability: Fixing Build Error
  
  Below Check-In caused Build Error
  6dc2178c0febb2f1c7a064b16ae95724d7420e71 - RKL BIOS compatibility: Add CML-S PCIe Gen3 support in RKL BIOS project
  Issue is Pcie Gen4 Config revision Macro's Redefinition in Gen3 Library.
  Deleting Redundant Macro's.
  
  Hsd-es-id: https
  Change-Id: I3db17802747e661a9979712f33714b2367f13a71
  Original commit hash: 56d421409ff0fbfd4089c4c502e4fc8d0c608145
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 79af159d24e2aca25339e007af2e5301990102be 
*********************************************************************************

[PlatformPkg]

  [TGL][IOTG] ClientOneSiliconPkg\Fusa: Workaround to change default setting of PSF Fusa Parity
  
  Change PSF Fusa parity to disable by default while conducting investigation due to system hang.
  
  Hsd-es-id: 1507576684
  Change-Id: I32d81a301e029097e850075be95856689d4d2409
  Original commit hash: 3b07f16b35c7f0cd0873c9fdc785b1b273bd2541
  
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/FusaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 78d11ef995b8d79a7ce83ab480730fd10d0ea44d 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  TGL_BIOS: Not able to protect whole DMA region with PMR
  
  Because of C1S structure changed, partially clone from https://hsdes.intel.com/appstore/article/#/2206352595
  
  1) Changed PMR coverage region: PLMR = 0 to (IMR - DMA buffer), PHMR = 4G to TOUUD
  2) Moved the VTD driver call back to End of Silicon to align with EDK2 and FSP boot flow
  
  Hsd-es-id: 2209636266
  Change-Id: I73cddc74b86bd18bb9f1d124d922f9b8769cd487
  Original commit hash: 706bb7ed5d9b44050c76a1a69a38de39bbd5b978
  
  ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/VtdDataHob.h
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/DmarTable.c
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmr.c
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/VtdReg.c
  TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
  TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: f8e240660189c53b32dcecd272b66d57e18316b3 
*********************************************************************************

[SiliconPkg]

  Security Issue in Copymem Index Value
  - Security Fix
  Hsd-es-id: 2208999992
  Impacted platform : TGL, ADL, RKL, JSL
  
  Change-Id: I8eb94d52fd87685706b8545357dc61686d61a400
  Original commit hash: b979588920344583b79a0189f1d22dda92ae7607
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b8f3500a8fdc33bdb18920dd9270f4bba28a6e09 
*********************************************************************************

[SiliconPkg], [PCH], [SA]

  RKL BIOS compatibility: Add CML-S PCIe Gen3 support in RKL BIOS project
  
  RKL Bios has to support the CML PCIe gen3 support feature
  to support the compatibility
  
  Hsd-es-id: https
  Change-Id: Icac891bc8c986c6bd1f09762fa4259f4165fa7a9
  Original commit hash: 6dc2178c0febb2f1c7a064b16ae95724d7420e71
  
  ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
  ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
  ClientOneSiliconPkg/Include/Register/SaRegsPegGen3.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/GraphicsInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/PeiSaPciePolicyLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaDmiInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieDmiLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/CpuPcieExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/DxeCpuPcieRpLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/ItbtPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPciePolicyLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPciePreMemRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieVgaInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/PeiDxeSmmCpuPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieInitLowLevel.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieLowLevel.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PcieTrainingPhase3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieInitLowLevel.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieLowLevel.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevelFactory.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingErrorCount.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTrainingBdat.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/SaPolicyPcieConfigParsing.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsioPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
  ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
  ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLibrary.h
  ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: c63ff00fba5607783a6c6680cb3aa02e5193921a 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - ES2 gating sightings need fixes and workarounds
  
  1. LPDDR Overshoot is not restoring cached values as expected, and also causing random failures -> Workaround
  2. MRC using too much baseline memory -> Workaround
  3. DCC settings are being overwritten -> Fixed
  4. Enable Rx ODT training -> Enabled
  
  Change: ES2 gating sightings need fixes and workarounds
  
  Hsd-es-id: 2209859446, 2209860026, 2209669894, 2209860027
  Change-Id: I6c662363bcec93a0325e91ac1eafd764fa29f34c
  Original commit hash: 65543572322ac008434c0d37e01553c44236e710
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 3924b3ae8ffd38183ef9b47f572c8b91d10f8772 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H CTE Enabling
  
  Added macro for max bytes in DDR5 channel.
  Created a new function which configures Data Invert Nibble feature based on Stepping, SKU, and DDR technology.
  This function updates the MCMISC partiton, DATA partition.
  Updated ProgramDeswizzleRegisters() to configure the MRR Order based on DDR Type.
  Updated ECC Program as ECC defaults to enabled.
  Updated Phy Init:
  Optimized multiple CR reads to use FirstMC/FirstCh instead of searching through a for-loop.
  Updated VsxHiTargetV -> VsxHiTargetMv to match units used.
  Created new variable BlockSdlWithRcvEn as the configuration formula is used multiple times.
  Added new update to TcoControl1 & CccVoltageUsed registers for field TxVsxHiLeakerComp for B0/P0.
  Added new B0/P0 field DqsOdtVss and its configuration POR.
  Added stepping check around VccDllSampler.PullDownSlope as the field doesn't exist in B0/P0.
  Updated fields based on spec version 1.16:
  VttGenControl - DdrCRForceODTOn
  DataControl3 - TxEq_RankMuxDelay_offset, TxPerbit_RankMuxDelay_offset
  DdrCrVrefControl - SampleDivider, LoBWDivider
  Fixed compile failures for CTE.
  Fixed skipping DCC steps in CTE.
  Fixed EOF issue with GCC compile.
  
  Hsd-es-id: 2209623112
  Change-Id: I9ef0898cc95226faaacc5bd5a930a8c3ab2ff60c
  Original commit hash: 9499c1b9d4d22e44f37eadc80a2e4da462a6d6ef
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 955136cf5ff35510282ec776d3c78a875eff9da8 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Implement DDR5 Jedec Reset and Jedec Init Sequence
  
  - Implemented DDR5 Jedec Reset and Jedec Init routines based on JEDEC Spec Rev0.88d
  - Created DDR5 specific source files
  - Implemented DDR5 MR definitions for MR0 through MR116
  - GetSet Additions: GsmMccCsOverride, GsmMccCsOverrideVal
  - GetSet Removals: GsmMccMr2Shadow, GsmMccSrtAvail
  - Removed SetTcMr2ShadowReg which is legacy DDR3 code no longer needed
  - Implemented MrcIssueNop and MrcIssueVrefCa functions for new MRH command
  types supported for DDR5
  - Updated Refresh Timing functions for DDR5
  - Updated MrcMrAddrToIndex to support DDR4 MR addresses and MPC commands
  - Implemented unit test for MrcMrAddrToIndex
  - Reduced tInit CTE timings to 10ns
  - Added GsmMccMultiCycCmd to allow enabling of Multicycle MPC commands for DDR5
  - Update: MC tRFC timing is now fetched from SPD tRFC instead of tRFC2
  - Update: tZQCSGet now returns tZQLAT timing for DDR5
  - Update: EnableMcMuticycleCs now sets MultiCycCmd bit required to enable multicycle MPC
  - Update: MPC_Setup value now accounts for NMode and Gear as required in register spec
  - Workaround: Denali expects DLL Reset as first command on 19ww36b model
  - Update: ClkGrpPi and CkeGrpPi are now initialized for DDR5 in MrcDdrIoInit
  - Update: Disabled RemapEnable since address remapping is not supported on CTE
  - Update: Generic MRC FSM Timing Programming updated to support 19WW36b register definition
  - Fix: tRRD is not initialized correctly for DDR5
  - Update: SdramCount is now populated based on SPD PrimaryBusWidth field
  - Update: DDR5 tXP timing
  - Update: DDR5 Turnaround timings: tCCD_L, tCCD_S, tRDRDsg, tRDRDdg, tRDRDdr, tRDRDdd, tWTR_S, tWTR_L, tWRRDdg
  - Update: DDR5 MR8 Read Preamble setting is now set to 0x1 - 1tCK - 10 pattern
  - Update: DDR5 MR8 WritePreambleSettings is configured to 2tCK - 0010 pattern
  - Update: DDR5 tRPRE timing
  - Update: DDR5 UpdateSampOdtTiming
  - Update: Adjusted tCL4RcvEn to resolve DDRPHY asserts on reads in CTE
  - Fix: DDR5 tFAW timing incorrectly calculated
  - Add: DDR5-4000 SPD for LocalStub mode
  - Update: Turnaround timings
  - Update: Configured phy settings for DDR5 preamble; tCKEValue; tWRPDEN
  - Update: Adjusted Tcwl4TxDqs and TxDqPi\TxDqsPi for correct alignment to tCWL
  - Update: Set correct DataControl3.wrpreamble setting for DDR5 2tCK preamble
  - Update: Configure Single Cycle MPC commands at end of MRC
  - Update: Jedec Init sets Command Timing mode for DDR5 DRAM
  - Update: Applied workaround for 1607399243 (tMOD, tZQCAL, tZQCS)
  - Update: Specify TDLLK units
  - Update: Updated RoundTripDelay for DDR5
  - Update: Added MrcGetNMode to fetch the currently configured Command Input Rate Timing (1N/2N)
  - Update: Added 3tCK delay (CsOverrideDelay) between CS Override Disable and CS Override Value to avoid CA[5:13] transition during first NOP command
  - Update: Adjusted Tcwl4TxDq for DDR5 1N mode
  - Update: Adjusted Tcl4RcvEn for DDR5 1N Mode
  - Update: Adjusted tCWL4TxDqFifoWrEn for DDR5 1N
  - Update: Set GsmIocDataRxBurstLen to BL16 for DDR5
  - Update: Dynamically enable 1N or 2N mode based on current NMode config in MrcSchedulerParametersConfig
  - Update: Increased "Flash Size for GCC" by 4KB
  - Update: Implement tMRR and tMRRMRW for DDR5
  - Fix: Fixed bug where DDR5 SPD definition was used for DDR4\LP4\LP5 save restore
  - Update: tMRR and tMRRMRW is now programmed for DDR5
  - Update: Added DDR5 VREF calibration value enums for MR10, MR11, and MR12
  - Update: Implement tRDPDENValue, and tWRPDENValue functions
  - Update: Set MiscControl7.CmdDuration for DDR5
  - Update: Frequency ratio is rounded down to an even number in Gear2
  
  Hsd-es-id: 2208309416
  Change-Id: I1c64c96ce81aa14461f688c860cd34503d8a0ad7
  Original commit hash: 8446c2ea503c619079d574792c18c23b156ba2e0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 45d84b598734d980a61d520af37f60f046f00918 
*********************************************************************************

[CPU]

  RKL BIOS compatibility: Add CML-S CPU features / configblock into RKL BIOS
  
  - Update CPU STRAP and EPOC SET for CML
  
  Hsd-es-id: 2209304251
  Change-Id: I6d103f59fc6e6afe26cba598e24db3bd2d645edf
  Original commit hash: 40ae6fc31111d4e00eafb14cb2f5f7a29ab7e602
  
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 359671e08db9c5628b07e09c28c2200efe3adeab 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Enable CPPM qualification for PSF PG only on supported SoC
  
  CPPM qualifier is not supported on all SoCs but
  BIOS has been enabling PSF PG on all against the
  recommendation. Added a function that checks if
  SoC supports CPPM qualifier.
  
  Hsd-es-id: 1808963977
  Change-Id: Id556eec6fc42ccb38194ab86cd0a5a7627420399
  Original commit hash: c993488389299a9decf6144344eb5720f20c4839
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3d6403d222d83325e60b703c9efae94682885349 
*********************************************************************************

[SiliconPkg]

  1809050992: [ME][WS] Close architecture gaps for SOL exposure (WPT) 5M SKU
  
  Use PSF API exposed by PCH code
  Use Clear/SetD0I3Bit for all HECI interfaces
  
  Hsd-es-id: 1809050992
  Change-Id: If97ea86a19f058912069c707e18b1132f243b47b
  Original commit hash: 8eea73253597ec82a79baa4d164d8a84035f7391
  
  ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 87daaf88d48b7e49dec424f470f9f3601a38294f 
*********************************************************************************

[CPU]

  RKL BIOS compatibility: Add CML-S CPU features / configblock into RKL BIOS
  
  Skip HWP programming for CML CPU.
  
  Hsd-es-id: 2209304251
  Change-Id: I909b764a54a67aed7ee0aec27359351ebe707d11
  Original commit hash: 65e1c8bece85660ac0199142d84e75c483af2442
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 23259e05248f102b9039ce367e4841174327bb6b 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  Implementing a separate patch table for HFPGA since it demands PM features enabled by default
  
  HSD 1306872455: TGL-H HFPGA - BIOS 2392 - PEG60 PM_REQ Clock Wake Control field is not set
  It is required to enable power gating and clock gating to verify 2LM in HFPGA
  
  HSD 1307014900: TGL-H HFPGA - BIOS does not enable LTR Mechanism (LTREN)
  PEG60 LTREN is programmed only if PcieRpCommonConfig.Aspm != FALSE
  
  This reverts commit 9072dd420fd9da1398d11c832fdab34a8b0b0289.
  Because values loaded by LoadCpuPcieRpConfigDefault() will be updated by UpdatePeiSaPolicy()
  
  Hsd-es-id: 1306872455
  Impacted Platforms: TGL
  Change-Id: Ie28c2949755bfd07064dce3301374332a0acf99f
  Original commit hash: 1956cfaa7b1c6bf2e9a4615caa95d1318aec0720
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 354cf83392205a284c68ac7c349106688f0147d7 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: Add hot plug form factor support for enterprise root ports
  
  Refactored the code responsible for hot plug enabling
  on enterprise PCIe root ports. Hot plug enabling steps
  have been put into single function. Added new FormFactor
  policy to allow the RC to set different hot plug event
  for ExpressModule form factor(ELIS instead of MRL).
  
  Hsd-es-id: 2206189551
  Change-Id: I3b6bddcdf242f06ab1f41256542bfc8f1c771b2a
  Original commit hash: 0ad22950f2c2d7582793b4b424fb5d97a15047de
  
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: e9f781c8898119432c5205ea7ee13688490bbd6a 
*********************************************************************************


  BluetoothPkg: Fix the issues reported by Klocwork
  
  Update error handling for Null references from MemoryAllocation to fix the issues reported by Klocwork.
  keep the assert within Null checks to aid future debug
  
  Hsd-es-id: 2209658227
  Change-Id: I9633fc0b602f856f557f23348d434a51f82d8366
  Original commit hash: 36401d579017071946800eeeee3a1f723873ed6e
  
  BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
  BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
  BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
  BluetoothPkg/HidKbDxe/KeyBoard.c
  BluetoothPkg/HidMouseDxe/HidMouseDxe.c
  BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 2c1a659b250d8ef672345818557c6685fe741695 
*********************************************************************************

[SiliconPkg]

  Revert "PCH support for I2C4 Pin Muxing"
  
  This reverts commit 2ea5e80dcfe379bf2cdc50f189f56ca6b3bcd706.
  
  Hsd-es-id: 1609108544
  Change-Id: I81023e5555a8c9b011dbbf9b7ad974e2e374a083
  Original commit hash: 15b8da65467c3115f4aa5308a947878f7f338bc0
  
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
  ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0a57e9fed9931e8482f80b7b109bcd5e3a436a27 
*********************************************************************************

[BoardPkg]

  [RKL][TGL][ADL] Fix variable assert
  
  Revert WA created in 0e9ac3b36a97280663b3e8e18326cd4e9d46d25e
  
  Hsd-es-id:  1608619718, 2209626964
  
  Change-Id: I57f02c0bbb39f80df5c42e9e9c4811e853e5543e
  Original commit hash: f063cf3d12be817a8b56a103cd59d4aacece6386
  
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b1c75a9832effb565aa312b897ebeb2bae5121be 
*********************************************************************************

[BoardPkg]

  ClientOneSiliconPkg,  TigerLakeBoardPkg/SpecialPool: Enable Special Pool feature
  
  This commit enables Special Pool feature for internal use only.
  This debug feature captures memory overflow code running and also
  illegal NULL pointer accesses by throwing Page Fault Exception.
  It helps to avoid overflow coding bugs being out externally,
  which mitigates potential security vulnerabilities.
  This commit adds specialpool option to the built script batch file
  to build Special Pool enabled image. It is disabled by default.
  
  Hsd-es-id: 2202772324
  Change-Id: Ie452b9e8e1b7c0e21bf0114c65adc05865f3798a
  Original commit hash: 81feb71ad9d5731437987160f80021b6049ca7bc
  
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakeBoardPkg/prep.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 33935a4598fc55529a414929b802274ba79c34bf 
*********************************************************************************


  Bluetooth: [BT-9143][Security]BluetoothConnectionManagerDxe
  
  Security Fixes which may lead to stack overflow in
  BluetoothConnecteionManger
  
  Hsd-es-id: none
  Change-Id: Ia96b776f6d3d1f74ecfe2772bf7109faf9d3ff54
  Original commit hash: 7a230ba99687ba609c01c97e5333fafdba3d9470
  
  BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: d1ef66faa1c4c3484a0aed733071d28651ba3762 
*********************************************************************************


  Bluetooth: [BT-9143][Security]iLE Stack
  
  Security Fixes in Bluetooth iLE stack
  
  Hsd-es-id: none
  Change-Id: Ia4941a602ab656d3a320bd26b21969fbf6d72b4b
  Original commit hash: bb87572cda73eb0861b676b15b816bb4a8433991
  
  BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
  BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 9663c57e62abd97d4fcd5997e21ce883eb74ccec 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TGL][CML][RKL][ADL][JSL] Boot into Setup/Shell while Fastboot enable then reboot, bootmode will change to Full configuration.
  
  Add Callback to clear Progress bit while system boot into Setup/Shell or Reboot.
  
  Hsd-es-id: 1507507212
  Change-Id: I1e3fd16f1696ed368b2c959bfffb205b1cff6af8
  Original commit hash: 7179bafecb3880b10abd1b463e695f922b17061b
  
  TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
  TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
  TigerLakePlatSamplePkg/Features/Cmos/Library/PlatformNvRamHookLibCmos/PlatformNvRamHookLibCmos.c
  TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
  TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf
  TigerLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
  TigerLakePlatSamplePkg/Include/PlatformNvRamHookLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 992a3e08e407313901ce44bebf0d108095911064 
*********************************************************************************

[SiliconPkg]

  BIOS Workaround for tgl A-step dkl lfps S3 failures required for ES2
  
  Hsd-es-id: 14010416222
  Change-Id: Icd125b62180871ca203b821f6b840dad65d3c1f3
  Original commit hash: 24b87edbab219c99fa755ba4a0f5f771ec7c9ab1
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: b61059cc0b6aeba83f9a048e559701b21cd5bfb9 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: Add time sync GPIO support to EBG
  
  EBG supports time sync GPIOs in PMC and support
  needs to be added similar to what we have in IOTG
  TGL. Time sync has been reworked to contain less
  build flahs and to be called from the PmcInit function
  rather then from PchInit.
  
  Hsd-es-id: 2206216186
  Change-Id: I6c129f51b463c61a768a58a385873245561915ad
  Original commit hash: 7a808a714399da352567971ff6f4aeb3f8a7a6cf
  
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8bec764b0d3aa9cfe03b784ce8762d04023dc84e 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  TigerLakePlatSamplePkg: Measured boot SM3 Alg support
  
  BootGuard event lib updated to support SM3_256.
  
  This patch has dependency on EDK2_201908 SM3 lib support.
  
  Hsd-es-id: 1409894645
  Change-Id: I2d98f6a700788dfef6ac79e6988a4373320455c2
  Original commit hash: 8753e334f865e0571901559a1b83f756a78dc108
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG

*********************************************************************************
Commit: a1b85e04b8f6e5b24ac0fec5c339dcdb51709cbc 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: Move PMC XRAM host access read disable to private lib
  
  PMC XRAM host access read disable was implemented in public library
  by accident. Removed the function definition from public
  library and fixed the security issue on S3 resume with EDK
  build. Also added required @attention tag to functions
  performing security configuration.
  
  Hsd-es-id: 1808933756
  Change-Id: Ief620231f768d8f06c4152f57618ee989ad52e45
  Original commit hash: c99078849779d9a9fc15205e7e9f2da2585de09a
  
  ClientOneSiliconPkg/Include/Library/PmcLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: c6c2532114412636d86728457a7855f8a3048e74 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: Add CML-S CPUID support in RKL BIOS
  
  This patch is to add CPU ID, CPU family, CPU stepping, CPU generation
  and CPU identifier, SA DID for CML.
  Also Update GetCpuSkuInfo / GetCpuSkuGeneration/ GetCpuIdentifier.
  
  Note:
  * For CPU_IDENTIFIER, follow the same SKUS number: S SKU from 0x40.
  
  Hsd-es-id: 2209304219
  Change-Id: Id3be03c6da22d71b7c0f9fd5eb1e7b62ad26e0e7
  Original commit hash: 70271a6e22e38bd92a32fb977012c8a3708a0ebf
  
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ccd06385fe143ad44bf74ae1523e4dff80c1ff2c 
*********************************************************************************

[SiliconPkg]

  Port MrcInterface.h changes to Master
  
  Changes in Rkl and CflRestricted MrcInterface.h (MrcInput) needs to be updated based on MemoryConfig.h (MEMORY_CONFIGURATION) in C1S package.
  
  Hsd-es-id: 2209604019
  
  Change-Id: Ieaa27ec52af312892d38fc4c2aae8c6ae68063b5
  Original commit hash: 4a3b05ce251da8f14e53b9bd877fc3337a0bc3a8
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 395b7429e8d23961e0ff6a33ac375fa1b98dedfd 
*********************************************************************************

[PlatformPkg]

  TigerPlatSamplePackage: Removing BIOS WA of reset issue
  
  Revert the commit b3450ec750a189de1f1246352c59fb67c8d12e26
  which disabled Crashlog as WA of reset issue
  
  Hsd-es-id: 1507345323
  Change-Id: I6bc2dc2a6c086dda451f8e4daf0c33220e41cb40
  Original commit hash: 9ae0cf057fca3780f7197cfb0205625ae5089401
  
  TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7be3aa2cdf0d80904b81d4761b10deae7b94977a 
*********************************************************************************

[CPU], [PlatformPkg]

  [TGL-U-A6][PM] Change C-state latency values on BIOS 2447/2453/2457 from 0 to the values on BIOS 2427
  
  Revert "TGL-U CRB [A2][BIOS]:C-State Latency control MSRs are programmed by BIOS."
  This reverts commit e88fdda76c52422539f3440f28e5f8f0e84f33ac.
  
  Hsd-es-id: 2209680082
  Change-Id: Ic01c4d54740cc5c0f28f5ea6839c94fb222ac85f
  Original commit hash: 9a62c8315239e882c40b58d47f694f6019aea431
  
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9f3d4d3eaa060f964dd4efd859c49b0cbcb5ce73 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Flex IO Support
  
  New FIA Encoding
  Support for new FIA IPs
  
  Hsd-es-id: 2208243158
  Change-Id: Icf627c189865057132dc8d5c45afe0a0c3db46f3
  Original commit hash: 6ee32aa442693c30c2c5d76d02bb86682e907d97
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia15Regs.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia19Regs.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLib.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer4.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1b9939cd731ce6321c0b926d724d59006c4b2629 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Implement new LDO programming for ADP
  
  PMC BWG 0.6 recommends to enable USB3/PCIe GEN2 LDO
  dynamic shutdown for ADP-Lp.
  
  Hsd-es-id: 1808934234
  Change-Id: I6ea552af5cf510fbddde9a7afb8b12a3f36e10cf
  Original commit hash: 9c69a507dc73e37644c2cb8452e63024b7a6105a
  
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6f70e767f524480aa3fd720bba71b5a150e83302 
*********************************************************************************

[SiliconPkg]

  EBG: BIOS shall implement an option to enable/disable DeepSx
  
  Added in the BIOS menu knob to enable/disable of power gating
  in S5, S4/S5, S3/S4/S5.
  PcdEmbeddedEnable and IOTG Restricted removed from ConfigureDeepSxSettings in PeiPmcPrivateLib.
  IOTG Restricted removed from PCH_DEEPSX_CONFIG enumeration in PmConfig.
  
  Hsd-es-id: 1808892583
  Change-Id: Ibea9ee9b7071bdaf8797b9eec334e3ef5e37acf7
  Original commit hash: 99651d60c198a54dd50f6a8747bb36cb99438882
  
  ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 6922fbd483e45a0f377711112acf2c01fd1762af 
*********************************************************************************

[PlatformPkg]

  [TGL] Fix Setup Setial IO Setting blank issue
  
  Some file missing by below revert commit
  SHA-1: c5c664399bfd6309e2ebb09461876b10ace28bfd
  Revert "[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table."
  
  Hsd-es-id: N/A
  Change-Id: I2b2db5743a18ffad2464a68166359040d6347da8
  Original commit hash: 4a27e4c0cbc9d82e804e401fe7d82d497681ca08
  
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b96e4ec858eff7e289f9c10832fd62a47df8f72f 
*********************************************************************************

[SiliconPkg]

  [TGL-H]Port the U/Y SKU Root Port specific changes to All Root Ports for H/S SKU
  
  TGL U/Y SKU supports only one Root Port.
  Port the Root Port related changes for All 4 Root Ports for H/S SKU.
  
  Hsd-es-id: 1608669241
  Impacted Platforms: TGL,RKL,ADL
  Change-Id: Ie098152b7fc329fa1f5f817841790f1f834227ec
  Original commit hash: 2c65b72273c02b67e209d8bb11cd97294c8a320b
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 221862ab58c916fce3cd359176befec4f78bc339 
*********************************************************************************

[SA]

  [JSL-X0/EHL-Z0][Fuse Part][IO]: Memory frequency not showing in task manager
  
  SMBIOS v3.2.0 adds new Table 17 fields which need to be added to RC.
  
  New fields include:
  MemoryTechnology
  MemoryOperatingModeCapability
  FirwareVersion
  ModuleManufacturerID
  ModuleProductID
  MemorySubsystemControllerManufacturerID
  MemorySubsystemControllerProductID
  NonVolatileSize
  VolatileSize
  CacheSize
  LogicalSize
  
  Hsd-es-id: 1608199646
  
  Change-Id: Ia0a2508849f769bdfff02be968df928cee87cf46
  Original commit hash: 6e61c7e5c0b7da277660849d23e058cde7f068ba
  
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: ebaad24c025bcdfa752460526c4d16b18e91f6a7 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Graphics: Gt Dss enable changes for Gen12
  
  Fuse register 0x913c indicates the DSSes enabled
  There are only 6 Dual Subslices on GEN12
  
  Several lines of description for the change.
  
  Hsd-es-id: 1507517864
  Change-Id: Id915a217cdddb94a419e5f8963af34de9810d725
  Original commit hash: 1e7dfc28b847871cb6af924bb2c7710bff21c0d5
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: f1f5f49ad517507dcb29eada273d46c371e6fefd 
*********************************************************************************


  Disable ME Resiliency feature in debug BIOS.
  
  Changes
  1. Skip ME Resiliency driver inclusion in CML debug BIOS.
  2. Revert 'PcdGlobalDebugPrintEnable' changes in ClientCommonPkg.
  
  Hsd-es-id: 1608898588
  Change-Id: I468b8a4760c0f55af66b3e8bd6ad6117c4e1a3c1
  Original commit hash: 281af9cbe454bf10eb4f10d16f044c6774e0430f
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
  ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
  ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 83e4aa79a44cd5eb226d374da767350c9566bfa6 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Changes based on EV feedback/debug
  
  Re-enable VccDLL Step3
  Disabled RDODTT and RMTBIT
  Enabled DCC
  Increase SenseAmpDuration by 2 for LPDDR and Gear2
  
  Hsd-es-id: None
  Change-Id: I77409ce4e24896a8f2b2d470d20eb8be424efa48
  Original commit hash: 761d9e62b17e23a569201ee1b410d9c5ef36c700
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4183d7179a5afe309a05cc217ddffa72e86dee2f 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Incorrect placement of VccDllBypass variable in PhyInit
  
  Issue: Setting SafeMode does not cause VccDllBypass to be enabled
  
  Root Cause: VccDllBypass variable setup is done prior to SAFE being updated based on input parameters
  
  Fix: Move this to after SAFE is updated.
  
  Hsd-es-id: None
  Change-Id: Iee10c98171c4d1b4ca86504b02813af4bc725614
  Original commit hash: 0a3ac696890709ac4ed827792641a9095b6c42d9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 058df95133084b192bbedd0f07dbd8d99f25aef1 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] VccDll fixes
  
  Issue: VccDll enabled is causing failures during DDR4 w/ SAGV and w/ Gear1
  
  Root Cause: DDR4 w/ SAGV is due to WeaklockEn not being reset during PhyInit
  DDR4 w/ SAGV has a W/A to skip Step 3
  Sweeping individual NBias partitions not detecting trip point
  DDR4 w/ Gear1 failure has a W/A for setting BlockTrainReset during ReadLeveling
  
  Change: Skipping Step 3.
  Step 4 is now sweeping all partitions associated to VccDLL instead of per partition.
  Modified Step 4 sweep to allow for direction reverse when hitting the edge of search.
  Added Step 4 convergence check.
  WeaklockEn reset to be disabled during PhyInit.
  Added BlockTrainReset around the IoReset at end of VccDll Training
  
  Hsd-es-id: 2209568105, 2209573956
  Change-Id: If2e9d3d31ee42d6386f02fb47dd2503960ec8ece
  Original commit hash: 523837a3d7db55fabbc3e067bd4f0c0b0a85cfd7
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 9dac73e97ad8545ae047be9816c1b47a6fc9d5ca 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC][ES2]Bypass VccDll for LP4 at >3200 freq
  
  Issue:
  To match the HVM kill limits for LP4 in MRC for ES2, we want to bypass VccDLL
  
  Root Cause:
  Bypass VccDLL for freq > 3200 and Enable VccDLL for freq <= 3200
  
  Change:
  Updated MrcDdrIoInit() function to check root cause conditions then VccDllControl.Bits.Bypass and VccDllFFControl.Bits.Bypass to True for A0 stepping only.
  
  Hsd-es-id: 2209584553
  Change-Id: I26529037f1e8fb12e52fe938be18653fc4a8f3f4
  Original commit hash: dba869def6d64fc40c0e9ee8e50fbeddfb3709d5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: b5a06eee6e98203cc533292fa3e160ab1e6261b8 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Incomplete setup of RankEn during FrequencySwitch
  
  Issue: Hang seen in booting dual rank LP4 system when DCC is disabled even in Gear2
  
  Root Cause: Incomplete setup of RankEn during FrequencySwitch function should have also checked DCC being enabled
  
  Fix: Add the check of DCC training step enablement
  
  Hsd-es-id: None
  Change-Id: Idfa7a210f9c0522324636fbb1f5f55395f347a19
  Original commit hash: c135738dad4e35d8653fa2e4b9da5119c9b04349
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6d362f42952fef6570034c1d738294d76a695074 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Per-bit RMT doesn't handle DDR4 PDA mode TxVref correctly
  
  Issue:
  On DDR4 TxVref values are being set in PDA mode by TGL MRC, and per-bit RMT restores blank values, and then set to a uniform value across all DRAMs.
  
  Root Cause:
  The resulting margins are often way off (by as much as ~10 ticks) from what per rank RMT gives, after which the system is left in a worse state with reduced TxVref margins.
  This issue will cause our per-bit TxVref margin data to be unreliable, and may cause random functional failures as well if per-bit RMT is enabled during those boots.
  
  Change:
  Workaround to disable WrV in Per Bit RMT to unblock FV/EV until there is a resolution for this issue.
  
  Hsd-es-id: 2209587653
  Change-Id: I0ff2512b7d83a077b3b775c77461cbd3b43e6691
  Original commit hash: d770b0fbd88269b3c0b8b2ab1b167f8b7d2f9f00
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 6709219d5a790e875c9edadff537235be4870ffb 
*********************************************************************************

[SiliconPkg]

  C1S/Memory: [TGL][U-A9][LP4][MRC]Forcerxon Causes Gear 1 frequencies failing normal mode memory test
  
  Issue: ForceRxOn being set and causing normal mode memory test in Gear 1
  
  Root Cause: The original MRC flow was to set ForceRxAmpOn to 1 in SOT and then set it back to 0 at the end of
  Read Leveling, but there was an MRC change in version 0.4.0.6 to read the value of ForceRxAmpOn at the
  beginning of Read Leveling because if you're in SAFE mode, it does not need to be set to 0.
  Since that commit, ForceRxAmpOn has been enabled for DDR4 and LPDDR4 because there's no way for it to not
  be on regardless of the phy init value.
  
  Change: Add code in SOT to restore ForceRxAmpOn to what it was at start of training step.
  
  Hsd-es-id: 14010268608
  Change-Id: I089424f029c322ee7ca9e8ce23a9b915bd50424c
  Original commit hash: 48dfbae101de7804de63af681ed164551b44ba69
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 1ed2bc7132774e66173bf842e7676fb8252b5507 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DDR5 MC and timings updates based on changes from WW26e CRIF
  
  Changes:
  configure the following fields and create corresponding getset accesses:
  MC0_CH0_CR_TC_ACT_STRUCT.trefsbrd
  MC0_CH0_CR_SC_GS_CFG_TRAINING_STRUCT.Block_cke
  
  configure MC0_MAD_DIMM_CH0_STRUCT.ddr5_device_8Gb based on device population
  - update getset routines to support new ddr5_device_8Gb field on P0
  
  Update getset routines to access PBR_Issue_NOP field and set it to 1 for DDR5
  created DDR5 defines for MRH commands
  Update the following timings for P0/DDR5:
  - tZQCAK
  - tZQCS
  - tZQCAL
  Created function to configure tPRPDEN for all steppings
  
  Hsd-es-id: 2208887628
  Change-Id: Ic294d296878a1587fb82e5167d8bfd72c20b4c11
  Original commit hash: e5265fc16d9b5aa18065a94736360a6986db430a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 1a2abb4283e9928d3e378c2710d82cfe4a47f9b7 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] DCC changes for DDR4
  
  Issue:
  Incorrect programming of initial DCC registers, specifically RankEn/LaneEn/RankMap.
  RankEn settings needed updating when either CCC or Data DCC FSM is not targeted
  Dual Rank DDR4 was having CLK not correctly enabled in DCC Init testing
  PreEct DCC was failing on DDR4 due to PDA being utilized before system is ready.
  
  Solution:
  Fixed the programming of initial DCC registers to match the populated channels instead of broadcasting setting based on
  first populated channel.
  Disabling RankEn based on whether DCC FSM is targeting only Data or CCC.
  Updated GetSetEnum for CccRankEn to target Rank1 of Dual Rank DDR4.
  Changed PreEct DCC ResetSequence to use the initial TxVref values.
  Updated DCC steps to skip when in Gear1.
  
  Hsd-es-id: 14010065016
  Change-Id: I1aa05da7a6e1a90c2beb6f71818d8a08b10f448a
  Original commit hash: ac71e4c6ce308042514b3fb7c4d110c68a082053
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 44b90f16d93e0597150879f95e4feac9b6e739f2 
*********************************************************************************

[PCH], [ASL]

  ClientOneSiliconPkg: Configure MODPHY_PM registers only on supported SKUs
  
  Some SKUs do not have MODPHY power gating support
  and PMC recommends not to set those registers on
  such SKUs. Added method to check MODPHY power gating
  support and modified functions that set it in ASL.
  
  Hsd-es-id: 1808933929
  Change-Id: I4a142a1f885dd46665282c6ab9846e7d2aa2e988
  Original commit hash: 9729adb24dea875732e0a84a8046b9d0f0f39c81
  
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 794cf4171e9409d771c21187ebdd3d1f0af2644f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Program new SlpS0 configuration for ADP
  
  New recommendation for SlpS0 programming on ADP has been
  published in PMC BWG 0.6. The new recommendation drops
  setting GSLPS0EN bit and places PS_ON support
  requirement to support S0i2.1 on S SKUs.
  
  Hsd-es-id: 1808933917
  Change-Id: I7d325d0ed9012546856d36b6389c36dba075c276
  Original commit hash: f6c858dffde72651dbe01d11dbfb62c9ce011c0d
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f610ced7664a4fb5fd05eac5983af4679a186c86 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add static function disable configuration locking
  
  From ADP forward PMC allows locking of the static
  function disable configuration register. We are
  setting this lock at the end of PEI event to ensure
  that this register has been configured properly in PEI.
  
  Hsd-es-id: 1808933756
  Change-Id: Ic413f90cd6ec56e3ae9fcf4326a1d05e6318c16f
  Original commit hash: ab19a8bdfff1a459edc6cd978f288ce02d8766cb
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 71da0d2eb1b8c9d6b48ee4502ee2767c1b04dd0c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add Function to get TSN FIA lane and update TSN modphy to include Lane 6 support
  
  Add Function to get TSN FIA lane and update TSN modphy to include Lane 6 support
  
  Hsd-es-id: 1506953704
  Change-Id: Ic659e5ef8490c60690b6fafc306e9839f9a75ebd
  Original commit hash: 0fb0f6baac9be324358fe600a6611eb39deee3f3
  
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchRegsFia.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLib.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
  ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: fd6d671c630462b0111545794cb7e25fc2b6c77d 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Remove PCH_TGL flag from S0ix auto demotion enable
  
  S0ix auto demotion enabling code was under PCH_TGL flag
  which could potentially cause issues on other programs
  that support this feature. Added runtime check to check
  if current PMC version supports S0ix auto demotion.
  
  Hsd-es-id: 1808933756
  Change-Id: I820dc1d2fedc916afa90a166d8c387c8ec38733a
  Original commit hash: ae31116dc2f94e044a140aaf1125e79b6c7e05f2
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 79a4a836b027c874f5616824b999caad377eac18 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/SpiFvbServiceDxe: Reword confusing comments.
  
  This commit is to reword misleading comments and debug messages in the driver.
  Since all FVs are installed and processed on TigerLake platform
  regardless of boot state, the misleading comments about the FV better
  to be corrected to avoid any confusion.
  
  Hsd-es-id: NA
  Change-Id: Iad52b0b309b03eb605f555dae640ee3ee911f05f
  Original commit hash: 2d77fb8b6ab98c18955944dbd83876f3bee767b3
  
  TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fusing

*********************************************************************************
Commit: 1ba2a42da7870198866d335ef9c1443f241a02cf 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg: Add setup options for PMC C10 dynamic threshold adjustment
  
  C10 dynamic threshold adjustment allows the PMC
  to work around SLP_S0 residency problems with CNVi.
  Setup option is required for both customers and
  internal validation to tell BIOS to set PMC into
  this mode.
  
  Hsd-es-id: 1808952287
  Change-Id: Idb47b1de9848c57bd0317399c1524974109784c3
  Original commit hash: d8fcdda722e03ab8cfe28e104be5986d562a5416
  
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b45c7f5f46f63f7e1eabb43760b42a302cd88cc2 
*********************************************************************************


  TigerLakeFspPkg: Add PmcC10DynamicThresholdAdjustment to FSPS UPD
  
  PMC C10 dynamic threshold adjustment mode allows
  the PMC to enable work arounds for SLP_S0 residency
  with CNVi on TGP Zx and Ax.
  
  Hsd-es-id: 1808952287
  Change-Id: I5182e430474aba4271c5ef0bae42e7ea46025148
  Original commit hash: 719dac961b65fca5f632f4c92653c4b417cfcf26
  
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around

*********************************************************************************
Commit: 6c87f65d20dfa4e03b126f1a09e95c08be96dda1 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add PMC C10 dynamic threshold adjustment option
  
  On TGP Zx and Ax PMC has added C10 dynamic threshold
  adjustment mode to work around issues with
  SLP_S0 residency with CNVi. Platform can choose
  to enable it to increase SLP_S0 residency with CNVi.
  Fix for the issue will be available starting from
  TGP-B0 and the C10 dynamic threshold adjustment mode
  will be no longer supported.
  
  Hsd-es-id: 1808952287
  Change-Id: Id11edbc2d1bbfa7a3f70658d8cf0dbebf832411d
  Original commit hash: 9a2be34b5331b408a83742803f14ec50b559ac8d
  
  ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 124dfa30884a09708c05e0e9f58dc99301d22d4e 
*********************************************************************************

[SiliconPkg]

  Rename "CflRestricted" to "Cfl"
  
  Change folder ClientOneSiliconPkg/IpBlock/MemoryInit/CflRestricted to ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl
  
  Hsd-es-id: N/A
  
  Change-Id: Ic2ec57fd21da0e32a68bd7cfc0dd4feb34acd451
  Original commit hash: 3e19b90319784655a8f2647604cc766eec6ae69c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/Library/MemoryAddressEncodeLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MemoryTest.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcRmtData.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcSpdData.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/Private/Library/MemoryInitLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryTest.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttWrapper.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAddressFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAnalyzer.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttApiFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttCpgcFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttDebug.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttHelpers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttInterpreter.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttLexer.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMString.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMarginFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMcFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParametersCheck.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPauseRefresh.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPermutations.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPrintHelpers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSetContainer.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSwizzleFunctions.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbol.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbols.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSysRestore.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttHelpers.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttInterpreter.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttLexer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMString.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMain.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMarginFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMcFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPauseRefresh.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPrintHelpers.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSetContainer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSwizzleFunctions.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSysRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/Build.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/Cln.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/CpuRc16.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/crcpm32.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/far_jump.bin
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/near_jump.bin
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC16/padin_f.txt
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/CpuRc32.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcinit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcmacros.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcoem.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcoemhook.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcsetup.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/SRC32/crcstart.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/CPU/UCODE/LICENSE.TXT
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/ConfigBlock.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/CpuRegs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioLibrary.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioNativeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioNativeLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioPinsCnlH.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/GpioPinsCnlLp.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Io.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Io.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/MemoryUtils.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/MemoryUtils.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchLimits.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPcrLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPcrLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLibCnl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchPsfPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsDmi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsGpio.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsGpioCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsLpc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPcr.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPmc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPmcCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPsf.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsPsfCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsRcrb.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsSerialIo.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchRegsSmbus.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchSerialIoLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PchSerialIoUartLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiKscLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PeiKscLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PlatformBoardId.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/PttPtpRegs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Smb.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/Smb.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/uart16550.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Common/uart16550.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2008.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2008_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2010.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2010_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2012_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2013_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/MiniBIOS_VS2015_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/Prep.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/MiniBios/ReleaseNotes.txt
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 54461ff7ef8b398c30ead207fa03f3d37083f0ee 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Create PeiPmcPrivateLibVer4
  
  PeiPmcPrivateLibVer4 will be used to support
  ADP in all SKUs. Right now the implementation
  is based on TGP.
  
  Hsd-es-id: 1808933756
  Change-Id: Ic6d2fcb232debf5714597e81e45947823df2beba
  Original commit hash: e4656e746365bb10a222678b057600f508d9b5fa
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 39b1e8843caf4215f5835aa82571f9a322e47479 
*********************************************************************************

[SiliconPkg]

  [PCIe] Moved the presets-to-coefficients mapping programming to the early stage of initialization
  
  As per the BWG this bit should be set before programming any power management registers in PCIe
  
  Hsd-es-id: 1409724736
  Change-Id: Iadb66588632ecf92e8da18db6ced2561efaa3afa
  Original commit hash: 9795bac7a317f875a69fe9696cf84bf74151ce0e
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e9f5e9d8a48f4f98355d48a4d2ab3246c0ce3ee0 
*********************************************************************************

[ASL], [PlatformPkg]

  FSP Binary revision is not reflected in FSP_INFO_HEADER.
  
  Update FSP_INFO_HEADER to reflect FspVersionMinor so
  different SKU can show different value.
  
  Hsd-es-id: 1507528428
  Change-Id: I373f4bf33d31d854e1e6edfbb75aba94197f728e
  Original commit hash: 9095ba64dc9a74d3dc1c5c4a3db6472b3dc6fda8
  
  TigerLakeFspBinPkg/Include/FspInfoHob.h
  TigerLakeFspPkg/FspHeader/FspHeader.aslc
  TigerLakeFspPkg/FspHeader/FspHeader.inf
  TigerLakeFspPkg/Include/Library/FspInfoLib.h
  TigerLakeFspPkg/Library/FspInfoLib/FspInfoLib.c
  TigerLakeFspPkg/Library/FspInfoLib/FspInfoLib.inf
  TigerLakeFspPkg/TigerLakeFspPkg.dec
  TigerLakePlatSamplePkg/Setup/Setup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8327a7c05694c4b3cfa5177130ddfa6e549d558d 
*********************************************************************************

[CPU], [SA], [ASL], [BoardPkg], [PlatformPkg]

  BIOS Version 2457.0
  
  BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
  BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
  BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
  BluetoothPkg/HidKbDxe/HidKbDxe.c
  BluetoothPkg/HidKbDxe/KeyBoard.c
  BluetoothPkg/HidKbDxe/KeyBoard.h
  BluetoothPkg/Include/Library/BluetoothLib.h
  BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
  BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
  ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/Include/HgInfoHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcRmtData.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000048.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_81000020.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/ConfigBlock.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
  ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/VtdDataHob.h
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
  ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
  TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/BiosId.env
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
  TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakeFspBinPkg/Fsp.bsf
  TigerLakeFspBinPkg/Fsp.fd
  TigerLakeFspBinPkg/Include/FspUpd.h
  TigerLakeFspBinPkg/Include/FspmUpd.h
  TigerLakeFspBinPkg/Include/FspsUpd.h
  TigerLakeFspBinPkg/Include/FsptUpd.h
  TigerLakeFspBinPkg/Include/MemInfoHob.h
  TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
  TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
  TigerLakeFspPkg/BuildFv.cmd
  TigerLakeFspPkg/BuildFv.sh
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/TigerLakeFspPkg.dec
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakeFspPkg/Tools/GenPartialHeader/Final.py
  TigerLakeFspPkg/Tools/GenPartialHeader/Readme.md
  TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
  TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt
  TigerLakeFspPkg/Tools/GenPartialHeader/name_change.py
  TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.bat
  TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.py
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/EC/Asl/EC.ASL
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl
  TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
  TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf
  TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.c
  TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.inf
  TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
  TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/DmarTable.c
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmr.c
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
  TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/VtdReg.c
  TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
  TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
  TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
  TigerLakePlatSamplePkg/Setup/AcpiSetup.c
  TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
  TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
  TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
  readme.txt

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
################################################################################

Report Summary: Backstop found 111 suspect commits for review 

Warnings Found:
  Commit: 7869c85    --Commit Message Contains Key Word: Workaround
  Commit: 2b0bfe4    --Commit Message Contains Key Word: bypass
  Commit: 3db5f27    --Commit Message Contains Key Word: fuse
  Commit: 3db5f27    --Commit Message Contains Key Word: step
  Commit: 0bbe7b6    --Commit Message Contains Key Word: revert
  Commit: fa336ec    --Commit Message Contains Key Word: step
  Commit: acb882f    --Commit Message Contains Key Word: internal
  Commit: db68571    --Commit Message Contains Key Word: restricted
  Commit: 3002392    --Commit Message Contains Key Word: revert
  Commit: 8a9a01a    --Commit Message Contains Key Word: revert
  Commit: 10ba618    --Commit Message Contains Key Word: security
  Commit: 31c71fb    --Commit Message Contains Key Word: bypass
  Commit: 30317b3    --Commit Message Contains Oem: AMD
  Commit: 32e734b    --Commit Message Contains Key Word: revert
  Commit: f443cf1    --Commit Message Contains Key Word: step
  Commit: f443cf1    --Commit Message Contains Key Word: stepping
  Commit: f99f650    --Commit Message Contains Key Word: security
  Commit: eeddc12    --Commit Message Contains Key Word: future
  Commit: a64279d    --Commit Message Contains Key Word: http
  Commit: 8f95a03    --Commit Message Contains Key Word: internal
  Commit: 3a26037    --Commit Message Contains Key Word: http
  Commit: 0862784    --Commit Message Contains Key Word: http
  Commit: 2867747    --Commit Message Contains Key Word: revert
  Commit: be2ce15    --Commit Message Contains Key Word: Workaround
  Commit: cf54ded    --Commit Message Contains Key Word: revert
  Commit: cf54ded    --Commit Message Contains Key Word: internal
  Commit: 1e7d5a2    --Commit Message Contains Key Word: hardware
  Commit: 7aa747f    --Commit Message Contains Key Word: internal
  Commit: 9c38f0d    --Commit Message Contains Key Word: http
  Commit: 89b0650    --Commit Message Contains Key Word: future
  Commit: 4c72695    --Commit Message Contains Key Word: sku
  Commit: e083412    --Commit Message Contains Key Word: internal
  Commit: 2231a60    --Commit Message Contains Key Word: restricted
  Commit: 85d3838    --Commit Message Contains Key Word: Workaround
  Commit: 70a88ca    --Commit Message Contains Oem: NEC
  Commit: f009981    --Commit Message Contains Key Word: security
  Commit: afb2190    --Commit Message Contains Key Word: step
  Commit: f2ad760    --Commit Message Contains Key Word: revert
  Commit: 295e035    --Commit Message Contains Key Word: internal
  Commit: a597e44    --Commit Message Contains Key Word: fuse
  Commit: 99b3b27    --Commit Message Contains Key Word: step
  Commit: 7781c80    --Commit Message Contains Key Word: internal
  Commit: 9776549    --Commit Message Contains Key Word: revert
  Commit: 84dd83d    --Commit Message Contains Key Word: internal
  Commit: 84dd83d    --Commit Message Contains Key Word: revert
  Commit: 8e6d3ef    --Commit Message Contains Key Word: revert
  Commit: f502f8c    --Commit Message Contains Key Word: sku
  Commit: 3fe3ffe    --Commit Message Contains Key Word: future
  Commit: 3fe3ffe    --Commit Message Contains Key Word: internal
  Commit: 6714694    --Commit Message Contains Key Word: restricted
  Commit: 3a898b3    --Commit Message Contains Key Word: HW
  Commit: 6e8798f    --Commit Message Contains Key Word: work around
  Commit: b21984c    --Commit Message Contains Key Word: sku
  Commit: 1e3af8f    --Commit Message Contains Key Word: internal
  Commit: 7295e1a    --Commit Message Contains Key Word: internal
  Commit: 8eae7e4    --Commit Message Contains Key Word: internal
  Commit: 85a1671    --Commit Message Contains Key Word: http
  Commit: 79af159    --Commit Message Contains Key Word: Workaround
  Commit: 78d11ef    --Commit Message Contains Key Word: http
  Commit: f8e2406    --Commit Message Contains Key Word: security
  Commit: b8f3500    --Commit Message Contains Key Word: http
  Commit: c63ff00    --Commit Message Contains Key Word: Workaround
  Commit: 3924b3a    --Commit Message Contains Key Word: step
  Commit: 3924b3a    --Commit Message Contains Key Word: stepping
  Commit: 3924b3a    --Commit Message Contains Key Word: sku
  Commit: 955136c    --Commit Message Contains Oem: ecs
  Commit: 955136c    --Commit Message Contains Key Word: Workaround
  Commit: 45d84b5    --Commit Message Contains Key Word: strap
  Commit: 359671e    --Commit Message Contains Key Word: internal
  Commit: 3d6403d    --Commit Message Contains Key Word: sku
  Commit: 87daaf8    --Commit Message Contains Key Word: HW
  Commit: 23259e0    --Commit Message Contains Key Word: revert
  Commit: 354cf83    --Commit Message Contains Key Word: step
  Commit: e9f781c    --Commit Message Contains Key Word: future
  Commit: 2c1a659    --Commit Message Contains Key Word: revert
  Commit: 0a57e9f    --Commit Message Contains Key Word: revert
  Commit: b1c75a9    --Commit Message Contains Key Word: internal
  Commit: b1c75a9    --Commit Message Contains Key Word: security
  Commit: 33935a4    --Commit Message Contains Key Word: security
  Commit: d1ef66f    --Commit Message Contains Key Word: security
  Commit: d1ef66f    --Commit Message Contains Key Word: HW
  Commit: 9663c57    --Commit Message Contains Key Word: internal
  Commit: 992a3e0    --Commit Message Contains Key Word: step
  Commit: 992a3e0    --Commit Message Contains Key Word: Workaround
  Commit: b61059c    --Commit Message Contains Key Word: internal
  Commit: 8bec764    --Commit Message Contains Oem: LG
  Commit: a1b85e0    --Commit Message Contains Key Word: security
  Commit: c6c2532    --Commit Message Contains Key Word: step
  Commit: c6c2532    --Commit Message Contains Key Word: stepping
  Commit: c6c2532    --Commit Message Contains Key Word: sku
  Commit: ccd0638    --Commit Message Contains Key Word: restricted
  Commit: 395b742    --Commit Message Contains Key Word: revert
  Commit: 7be3aa2    --Commit Message Contains Key Word: revert
  Commit: 9f3d4d3    --Commit Message Contains Key Word: internal
  Commit: 1b9939c    --Commit Message Contains Key Word: internal
  Commit: 6f70e76    --Commit Message Contains Key Word: restricted
  Commit: 6922fbd    --Commit Message Contains Key Word: revert
  Commit: 6922fbd    --Commit Message Contains Key Word: sku
  Commit: b96e4ec    --Commit Message Contains Key Word: sku
  Commit: 221862a    --Commit Message Contains Key Word: fuse
  Commit: ebaad24    --Commit Message Contains Key Word: fuse
  Commit: f1f5f49    --Commit Message Contains Key Word: revert
  Commit: 83e4aa7    --Commit Message Contains Key Word: step
  Commit: 4183d71    --Commit Message Contains Key Word: bypass
  Commit: 058df95    --Commit Message Contains Key Word: step
  Commit: 9dac73e    --Commit Message Contains Key Word: bypass
  Commit: 9dac73e    --Commit Message Contains Key Word: step
  Commit: 9dac73e    --Commit Message Contains Key Word: stepping
  Commit: b5a06ee    --Commit Message Contains Key Word: step
  Commit: 6d362f4    --Commit Message Contains Key Word: Workaround
  Commit: 6709219    --Commit Message Contains Key Word: step
  Commit: 1ed2bc7    --Commit Message Contains Key Word: step
  Commit: 1ed2bc7    --Commit Message Contains Key Word: stepping
  Commit: 1a2abb4    --Commit Message Contains Key Word: step
  Commit: 44b90f1    --Commit Message Contains Key Word: sku
  Commit: 794cf41    --Commit Message Contains Key Word: sku
  Commit: f610ced    --Commit Message Contains Key Word: internal
  Commit: 71da0d2    --Commit Message Contains Key Word: internal
  Commit: fd6d671    --Commit Message Contains Key Word: internal
  Commit: 79a4a83    --Commit Message Contains Key Word: fusing
  Commit: 1ba2a42    --Commit Message Contains Key Word: work around
  Commit: 1ba2a42    --Commit Message Contains Key Word: internal
  Commit: b45c7f5    --Commit Message Contains Key Word: work around
  Commit: 6c87f65    --Commit Message Contains Key Word: work around
  Commit: 6c87f65    --Commit Message Contains Key Word: internal
  Commit: 124dfa3    --Commit Message Contains Key Word: restricted
  Commit: 124dfa3    --Commit Message Contains Key Word: internal
  Commit: 54461ff    --Commit Message Contains Key Word: sku
  Commit: 39b1e88    --Commit Message Contains Key Word: internal
  Commit: e9f5e9d    --Commit Message Contains Key Word: sku
  Commit: 8327a7c    --Commit Message Contains Key Word: internal
