ğŸ–¥ï¸ RISC-V SoC Tapeout Program â€” VSD

This repository captures my structured learning and weekly progress as part of the RISC-V SoC Tapeout Program organized by VLSI System Design (VSD).

ğŸ“Œ Program Overview

The program provides hands-on exposure to the end-to-end System-on-Chip (SoC) design flow, starting from RTL development and extending to GDSII generation using open-source EDA tools.
It is part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, enabling thousands of participants to contribute to silicon design and strengthen the nationâ€™s semiconductor ecosystem.

Learning Flow:
RTL â Logic Synthesis â Physical Design â Tapeout

ğŸ“… Week 0 â€” Setup and Tool Installation

Objectives:

Establish the working environment for SoC design.

Install and validate open-source tools including Yosys, OpenLane, Magic, and others.

Understand the overall program scope and methodology.

Key Highlights:

Exposure to industry-relevant workflows for chip design.

Familiarization with the open-source EDA ecosystem.

Collaboration within a large-scale initiative (3500+ participants).

Contribution to the vision of advancing Indiaâ€™s semiconductor capabilities.

ğŸ™ Acknowledgment

I extend my gratitude to Kunal Ghosh and the VSD team for leading this program and providing the opportunity to gain practical experience in SoC design and tapeout.

ğŸ“ˆ Progress Tracker

âœ… Week 0 â€” Environment Setup & Tools

ğŸ”œ Week 1 â€” RTL Design

ğŸ”œ Week 2 â€” Logic Synthesis

ğŸ”œ Week 3+ â€” Physical Design & Tapeout Preparation

ğŸ”— References

VSD Official Website

RISC-V Efabless

ğŸ‘¨â€ğŸ’» Participant: Sur3377
ğŸš€ Continuing the journey toward a complete tapeout-ready SoC.
