Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  6 14:48:20 2022
| Host         : LAPTOP-LMFK3M5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (79)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (10)

1. checking no_clock (34)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Debounce_Switch_0/inst/r_State_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rVerticalEdit_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rVerticalEdit_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rVerticalEdit_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rVerticalEdit_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (79)
-------------------------------
 There are 79 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (10)
-----------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.315        0.000                      0                  208        0.063        0.000                      0                  208        2.000        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.315        0.000                      0                  208        0.223        0.000                      0                  208       19.500        0.000                       0                    81  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.328        0.000                      0                  208        0.223        0.000                      0                  208       19.500        0.000                       0                    81  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.315        0.000                      0                  208        0.063        0.000                      0                  208  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.315        0.000                      0                  208        0.063        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 3.444ns (59.781%)  route 2.317ns (40.219%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.548 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.315     4.863    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    38.178    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 3.537ns (61.924%)  route 2.175ns (38.076%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.641 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.814    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 3.558ns (62.516%)  route 2.133ns (37.484%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.131     4.793    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    38.178    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.507ns (44.118%)  route 3.175ns (55.882%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.997 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[1]
                         net (fo=1, routed)           0.748     4.744    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    38.134    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.400ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.499ns (44.063%)  route 3.172ns (55.937%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.989 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[3]
                         net (fo=1, routed)           0.744     4.733    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    38.133    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 33.400    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.555ns (45.733%)  route 3.032ns (54.267%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.791    design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.045 r  design_1_i/num_capture_4bit_0/inst/oAddr[8]_INST_0/CO[0]
                         net (fo=1, routed)           0.604     4.648    design_1_i/ScreenBufferMem_0/inst/iAddrB[8]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.809    38.073    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.472ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.423ns (43.226%)  route 3.182ns (56.774%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.913 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[2]
                         net (fo=1, routed)           0.754     4.667    design_1_i/ScreenBufferMem_0/inst/iAddrB[6]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    38.139    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 33.472    

Slack (MET) :             33.478ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 3.332ns (59.478%)  route 2.270ns (40.522%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.436 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.268     4.704    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    38.182    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 33.478    

Slack (MET) :             33.489ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.463ns (61.979%)  route 2.124ns (38.021%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.567 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.122     4.690    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    38.179    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 33.489    

Slack (MET) :             33.508ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.403ns (43.102%)  route 3.172ns (56.898%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.893 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[0]
                         net (fo=1, routed)           0.744     4.637    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.737    38.145    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 33.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.231%)  route 0.144ns (46.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.144    -0.320    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X95Y86         FDRE (Hold_fdre_C_D)         0.070    -0.543    design_1_i/num_capture_4bit_0/inst/rData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.040%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.867    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/C
                         clock pessimism              0.254    -0.612    
    SLICE_X94Y87         FDRE (Hold_fdre_C_D)         0.052    -0.560    design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.388    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X86Y86         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.239    -0.652    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.121    -0.531    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.185%)  route 0.177ns (45.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=6, routed)           0.177    -0.288    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X92Y88         LUT5 (Prop_lut5_I3_O)        0.045    -0.243 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X92Y88         FDRE (Hold_fdre_C_D)         0.121    -0.490    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.798%)  route 0.173ns (48.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.173    -0.337    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.637    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.091    -0.546    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.332    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X89Y86         LUT5 (Prop_lut5_I0_O)        0.042    -0.290 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.239    -0.652    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107    -0.545    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.791%)  route 0.306ns (62.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/Q
                         net (fo=3, routed)           0.102    -0.385    design_1_i/num_capture_4bit_0/inst/Q[0]
    SLICE_X94Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.340 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=1, routed)           0.204    -0.136    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.916    -0.823    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT2 (Prop_lut2_I0_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[1]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[3]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.604    -0.627    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X93Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y84     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y90     design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y90     design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y87     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y87     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y84     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y84     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.328ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 3.444ns (59.781%)  route 2.317ns (40.219%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.548 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.315     4.863    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    38.191    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.191    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 33.328    

Slack (MET) :             33.374ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 3.537ns (61.924%)  route 2.175ns (38.076%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.641 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.814    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    38.188    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.188    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 33.374    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 3.558ns (62.516%)  route 2.133ns (37.484%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.131     4.793    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    38.191    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.191    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.403ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.507ns (44.118%)  route 3.175ns (55.882%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.997 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[1]
                         net (fo=1, routed)           0.748     4.744    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.147    38.895    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    38.147    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.147    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 33.403    

Slack (MET) :             33.413ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.499ns (44.063%)  route 3.172ns (55.937%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.989 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[3]
                         net (fo=1, routed)           0.744     4.733    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.147    38.895    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    38.146    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 33.413    

Slack (MET) :             33.437ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.555ns (45.733%)  route 3.032ns (54.267%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.791    design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.045 r  design_1_i/num_capture_4bit_0/inst/oAddr[8]_INST_0/CO[0]
                         net (fo=1, routed)           0.604     4.648    design_1_i/ScreenBufferMem_0/inst/iAddrB[8]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.147    38.895    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.809    38.086    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.086    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 33.437    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.423ns (43.226%)  route 3.182ns (56.774%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.913 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[2]
                         net (fo=1, routed)           0.754     4.667    design_1_i/ScreenBufferMem_0/inst/iAddrB[6]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.147    38.895    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    38.152    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.152    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.491ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 3.332ns (59.478%)  route 2.270ns (40.522%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.436 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.268     4.704    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    38.195    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 33.491    

Slack (MET) :             33.502ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.463ns (61.979%)  route 2.124ns (38.021%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.567 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.122     4.690    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    38.192    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 33.502    

Slack (MET) :             33.521ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.403ns (43.102%)  route 3.172ns (56.898%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.893 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[0]
                         net (fo=1, routed)           0.744     4.637    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.147    38.895    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.737    38.158    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.158    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 33.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.231%)  route 0.144ns (46.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.144    -0.320    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X95Y86         FDRE (Hold_fdre_C_D)         0.070    -0.543    design_1_i/num_capture_4bit_0/inst/rData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.040%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.867    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/C
                         clock pessimism              0.254    -0.612    
    SLICE_X94Y87         FDRE (Hold_fdre_C_D)         0.052    -0.560    design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.388    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X86Y86         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.239    -0.652    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.121    -0.531    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.185%)  route 0.177ns (45.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=6, routed)           0.177    -0.288    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X92Y88         LUT5 (Prop_lut5_I3_O)        0.045    -0.243 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X92Y88         FDRE (Hold_fdre_C_D)         0.121    -0.490    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.798%)  route 0.173ns (48.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.173    -0.337    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.637    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.091    -0.546    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.332    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X89Y86         LUT5 (Prop_lut5_I0_O)        0.042    -0.290 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.239    -0.652    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107    -0.545    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.791%)  route 0.306ns (62.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/Q
                         net (fo=3, routed)           0.102    -0.385    design_1_i/num_capture_4bit_0/inst/Q[0]
    SLICE_X94Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.340 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=1, routed)           0.204    -0.136    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.916    -0.823    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.394    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT2 (Prop_lut2_I0_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[1]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[3]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.604    -0.627    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X93Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.105    -0.522    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y84     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y90     design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y90     design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y89     design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y87     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y87     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y84     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y84     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y87     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 3.444ns (59.781%)  route 2.317ns (40.219%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.548 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.315     4.863    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    38.178    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 3.537ns (61.924%)  route 2.175ns (38.076%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.641 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.814    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 3.558ns (62.516%)  route 2.133ns (37.484%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.131     4.793    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    38.178    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.507ns (44.118%)  route 3.175ns (55.882%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.997 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[1]
                         net (fo=1, routed)           0.748     4.744    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    38.134    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.400ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.499ns (44.063%)  route 3.172ns (55.937%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.989 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[3]
                         net (fo=1, routed)           0.744     4.733    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    38.133    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 33.400    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.555ns (45.733%)  route 3.032ns (54.267%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.791    design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.045 r  design_1_i/num_capture_4bit_0/inst/oAddr[8]_INST_0/CO[0]
                         net (fo=1, routed)           0.604     4.648    design_1_i/ScreenBufferMem_0/inst/iAddrB[8]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.809    38.073    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.472ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.423ns (43.226%)  route 3.182ns (56.774%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.913 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[2]
                         net (fo=1, routed)           0.754     4.667    design_1_i/ScreenBufferMem_0/inst/iAddrB[6]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    38.139    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 33.472    

Slack (MET) :             33.478ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 3.332ns (59.478%)  route 2.270ns (40.522%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.436 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.268     4.704    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    38.182    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 33.478    

Slack (MET) :             33.489ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.463ns (61.979%)  route 2.124ns (38.021%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.567 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.122     4.690    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    38.179    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 33.489    

Slack (MET) :             33.508ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.403ns (43.102%)  route 3.172ns (56.898%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.893 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[0]
                         net (fo=1, routed)           0.744     4.637    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.737    38.145    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 33.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.231%)  route 0.144ns (46.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.144    -0.320    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.160    -0.453    
    SLICE_X95Y86         FDRE (Hold_fdre_C_D)         0.070    -0.383    design_1_i/num_capture_4bit_0/inst/rData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.040%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.867    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.160    -0.452    
    SLICE_X94Y87         FDRE (Hold_fdre_C_D)         0.052    -0.400    design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.388    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X86Y86         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.239    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.121    -0.371    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.185%)  route 0.177ns (45.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=6, routed)           0.177    -0.288    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X92Y88         LUT5 (Prop_lut5_I3_O)        0.045    -0.243 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.160    -0.451    
    SLICE_X92Y88         FDRE (Hold_fdre_C_D)         0.121    -0.330    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.798%)  route 0.173ns (48.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.173    -0.337    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.637    
                         clock uncertainty            0.160    -0.477    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.091    -0.386    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.332    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X89Y86         LUT5 (Prop_lut5_I0_O)        0.042    -0.290 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.239    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107    -0.385    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.791%)  route 0.306ns (62.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/Q
                         net (fo=3, routed)           0.102    -0.385    design_1_i/num_capture_4bit_0/inst/Q[0]
    SLICE_X94Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.340 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=1, routed)           0.204    -0.136    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.916    -0.823    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.160    -0.389    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.234    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT2 (Prop_lut2_I0_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[1]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.160    -0.468    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[3]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.160    -0.468    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.604    -0.627    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X93Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.315ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 3.444ns (59.781%)  route 2.317ns (40.219%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.548 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.315     4.863    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745    38.178    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 33.315    

Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 3.537ns (61.924%)  route 2.175ns (38.076%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.641 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.814    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.384ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 3.558ns (62.516%)  route 2.133ns (37.484%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.131     4.793    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    38.178    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 33.384    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.507ns (44.118%)  route 3.175ns (55.882%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.997 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[1]
                         net (fo=1, routed)           0.748     4.744    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.748    38.134    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.400ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.499ns (44.063%)  route 3.172ns (55.937%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.989 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[3]
                         net (fo=1, routed)           0.744     4.733    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    38.133    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.133    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 33.400    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.555ns (45.733%)  route 3.032ns (54.267%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.791    design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.045 r  design_1_i/num_capture_4bit_0/inst/oAddr[8]_INST_0/CO[0]
                         net (fo=1, routed)           0.604     4.648    design_1_i/ScreenBufferMem_0/inst/iAddrB[8]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.809    38.073    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.073    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.472ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.423ns (43.226%)  route 3.182ns (56.774%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.913 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[2]
                         net (fo=1, routed)           0.754     4.667    design_1_i/ScreenBufferMem_0/inst/iAddrB[6]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    38.139    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                 33.472    

Slack (MET) :             33.478ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 3.332ns (59.478%)  route 2.270ns (40.522%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.436 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.268     4.704    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    38.182    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 33.478    

Slack (MET) :             33.489ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.463ns (61.979%)  route 2.124ns (38.021%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.002     2.558    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.682 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.682    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.214 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X91Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.328 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.328    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.567 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.122     4.690    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    38.179    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 33.489    

Slack (MET) :             33.508ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.403ns (43.102%)  route 3.172ns (56.898%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.778    -0.938    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X92Y86         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=16, routed)          1.029     0.609    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X93Y83         LUT5 (Prop_lut5_I4_O)        0.124     0.733 r  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3/O
                         net (fo=6, routed)           0.580     1.313    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[5]_i_3_n_0
    SLICE_X91Y83         LDCE (SetClr_ldce_CLR_Q)     0.885     2.198 f  design_1_i/num_capture_4bit_0/inst/rHorizontalEdit_reg[1]/Q
                         net (fo=8, routed)           0.819     3.017    design_1_i/num_capture_4bit_0/inst/rHorizontalEdit[1]
    SLICE_X92Y83         LUT3 (Prop_lut3_I2_O)        0.124     3.141 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.141    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_i_3_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.674 r  design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.674    design_1_i/num_capture_4bit_0/inst/oAddr[0]_INST_0_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.893 r  design_1_i/num_capture_4bit_0/inst/oAddr[4]_INST_0/O[0]
                         net (fo=1, routed)           0.744     4.637    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.644    38.475    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.567    39.042    
                         clock uncertainty           -0.160    38.882    
    RAMB18_X4Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.737    38.145    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                         38.145    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 33.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.231%)  route 0.144ns (46.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.144    -0.320    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.160    -0.453    
    SLICE_X95Y86         FDRE (Hold_fdre_C_D)         0.070    -0.383    design_1_i/num_capture_4bit_0/inst/rData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.040%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.325    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -0.867    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.160    -0.452    
    SLICE_X94Y87         FDRE (Hold_fdre_C_D)         0.052    -0.400    design_1_i/num_capture_4bit_0/inst/rData_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.247ns (68.037%)  route 0.116ns (31.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.388    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X86Y86         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.239    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.121    -0.371    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.185%)  route 0.177ns (45.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q
                         net (fo=6, routed)           0.177    -0.288    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]
    SLICE_X92Y88         LUT5 (Prop_lut5_I3_O)        0.045    -0.243 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X92Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.160    -0.451    
    SLICE_X92Y88         FDRE (Hold_fdre_C_D)         0.121    -0.330    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.798%)  route 0.173ns (48.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.173    -0.337    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X87Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.637    
                         clock uncertainty            0.160    -0.477    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.091    -0.386    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.332    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X89Y86         LUT5 (Prop_lut5_I0_O)        0.042    -0.290 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X89Y86         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.239    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.107    -0.385    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.791%)  route 0.306ns (62.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X95Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/num_capture_4bit_0/inst/rData_reg[0]/Q
                         net (fo=3, routed)           0.102    -0.385    design_1_i/num_capture_4bit_0/inst/Q[0]
    SLICE_X94Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.340 r  design_1_i/num_capture_4bit_0/inst/oData[7]_INST_0/O
                         net (fo=1, routed)           0.204    -0.136    design_1_i/ScreenBufferMem_0/inst/iDataB[7]
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.916    -0.823    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.160    -0.389    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.234    design_1_i/ScreenBufferMem_0/inst/rMem_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT2 (Prop_lut2_I0_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[1]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.160    -0.468    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.603    -0.628    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.278    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.043    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[3]
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.872    -0.868    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X94Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.160    -0.468    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.604    -0.627    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.367    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X93Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.874    -0.866    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X93Y88         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.105    -0.362    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.103    





