# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {DESERIAL_TB.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:10:58 on Sep 26,2016
# vcom -reportprogress 300 -explicit -93 DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:10:58 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:10:58 on Sep 26,2016
# vcom -reportprogress 300 -explicit -93 DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:10:58 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:10:58 on Sep 26,2016
# vcom -reportprogress 300 -explicit -93 DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:10:58 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.DESERIAL_TB 
# Start time: 14:10:58 on Sep 26,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:12 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:11:12 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:12 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:11:12 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:12 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:11:13 on Sep 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:34 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:11:34 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:34 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:11:34 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:34 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:11:34 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:36 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:11:36 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:36 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:11:36 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:36 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:11:36 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:50 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:11:50 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:50 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:11:50 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:50 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:11:50 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:52 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:11:52 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:52 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:11:52 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:11:52 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:11:52 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:12:58 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:12:58 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:12:58 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:12:58 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:12:58 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:12:58 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:12:59 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:12:59 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:12:59 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:12:59 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:12:59 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:12:59 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:28 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:13:28 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:28 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:13:28 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:28 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:13:28 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:29 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:13:29 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:29 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:13:29 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:29 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:13:29 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:41 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:13:41 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:41 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:13:41 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:41 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:13:41 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:42 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:13:42 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:42 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:13:42 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:42 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:13:43 on Sep 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:50 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:13:50 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:50 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:13:50 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:50 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:13:50 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:51 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:13:52 on Sep 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:52 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:13:52 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:13:52 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:13:52 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:14:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:14:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:14:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:20 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:14:20 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:20 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:14:20 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:20 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:14:20 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:21 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:14:21 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:21 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:14:21 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:14:21 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:14:21 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-8009) Loading existing optimized design _opt
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:47:18 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:47:18 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:47:18 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:47:18 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:47:18 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:47:18 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
source do_force.tcl
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deserial_tb(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.deserial(behavioral)#1
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:47:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 14:47:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:47:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIAL
# -- Compiling architecture Behavioral of DESERIAL
# End time: 14:47:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 14:47:19 on Sep 26,2016
# vcom -reportprogress 300 -work work /media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DESERIAL_TB
# -- Compiling architecture Behavioral of DESERIAL_TB
# End time: 14:47:19 on Sep 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /deserial_tb/DESERIAL_INST
# End time: 18:16:28 on Sep 26,2016, Elapsed time: 4:05:30
