    Vneg(F32, F32, dest, src) => vgen2(0x1e214000-0, dest, src), //  718:	1e214000 	fneg	s0, s0
    Vneg(S8, V64, dest, src) => vgen2(0x2e20b800-0, dest, src), //  720:	2e20b800 	neg	v0.8b, v0.8b
    Vneg(U8, V64, dest, src) => vgen2(0x2e20b800-0, dest, src), //  728:	2e20b800 	neg	v0.8b, v0.8b
    Vneg(S16, V64, dest, src) => vgen2(0x2e60b800-0, dest, src), //  730:	2e60b800 	neg	v0.4h, v0.4h
    Vneg(U16, V64, dest, src) => vgen2(0x2e60b800-0, dest, src), //  738:	2e60b800 	neg	v0.4h, v0.4h
    Vneg(S32, V64, dest, src) => vgen2(0x2ea0b800-0, dest, src), //  740:	2ea0b800 	neg	v0.2s, v0.2s
    Vneg(U32, V64, dest, src) => vgen2(0x2ea0b800-0, dest, src), //  748:	2ea0b800 	neg	v0.2s, v0.2s
    Vneg(S64, V64, dest, src) => vgen2(0x7ee0b800-0, dest, src), //  750:	7ee0b800 	neg	d0, d0
    Vneg(U64, V64, dest, src) => vgen2(0x7ee0b800-0, dest, src), //  758:	7ee0b800 	neg	d0, d0
    Vneg(F32, V64, dest, src) => vgen2(0x2ea0f800-0, dest, src), //  760:	2ea0f800 	fneg	v0.2s, v0.2s
    Vneg(F64, V64, dest, src) => vgen2(0x1e614000-0, dest, src), //  768:	1e614000 	fneg	d0, d0
    Vneg(S8, V128, dest, src) => vgen2(0x6e20b800-0, dest, src), //  770:	6e20b800 	neg	v0.16b, v0.16b
    Vneg(U8, V128, dest, src) => vgen2(0x6e20b800-0, dest, src), //  778:	6e20b800 	neg	v0.16b, v0.16b
    Vneg(S16, V128, dest, src) => vgen2(0x6e60b800-0, dest, src), //  780:	6e60b800 	neg	v0.8h, v0.8h
    Vneg(U16, V128, dest, src) => vgen2(0x6e60b800-0, dest, src), //  788:	6e60b800 	neg	v0.8h, v0.8h
    Vneg(S32, V128, dest, src) => vgen2(0x6ea0b800-0, dest, src), //  790:	6ea0b800 	neg	v0.4s, v0.4s
    Vneg(U32, V128, dest, src) => vgen2(0x6ea0b800-0, dest, src), //  798:	6ea0b800 	neg	v0.4s, v0.4s
    Vneg(S64, V128, dest, src) => vgen2(0x6ee0b800-0, dest, src), //  7a0:	6ee0b800 	neg	v0.2d, v0.2d
    Vneg(U64, V128, dest, src) => vgen2(0x6ee0b800-0, dest, src), //  7a8:	6ee0b800 	neg	v0.2d, v0.2d
    Vneg(F32, V128, dest, src) => vgen2(0x6ea0f800-0, dest, src), //  7b0:	6ea0f800 	fneg	v0.4s, v0.4s
    Vneg(F64, V128, dest, src) => vgen2(0x6ee0f800-0, dest, src), //  7b8:	6ee0f800 	fneg	v0.2d, v0.2d
    Vadd(F32, V32, dest, src1, src2) => vgen3(0x1e212800-0x10000, dest, src1, src2), //  7c0:	1e212800 	fadd	s0, s0, s1
    Vadd(S8, V64, dest, src1, src2) => vgen3(0x0e218400-0x10000, dest, src1, src2), //  7c8:	0e218400 	add	v0.8b, v0.8b, v1.8b
    Vadd(U8, V64, dest, src1, src2) => vgen3(0x0e218400-0x10000, dest, src1, src2), //  7d0:	0e218400 	add	v0.8b, v0.8b, v1.8b
    Vadd(S16, V64, dest, src1, src2) => vgen3(0x0e618400-0x10000, dest, src1, src2), //  7d8:	0e618400 	add	v0.4h, v0.4h, v1.4h
    Vadd(U16, V64, dest, src1, src2) => vgen3(0x0e618400-0x10000, dest, src1, src2), //  7e0:	0e618400 	add	v0.4h, v0.4h, v1.4h
    Vadd(S32, V64, dest, src1, src2) => vgen3(0x0ea18400-0x10000, dest, src1, src2), //  7e8:	0ea18400 	add	v0.2s, v0.2s, v1.2s
    Vadd(U32, V64, dest, src1, src2) => vgen3(0x0ea18400-0x10000, dest, src1, src2), //  7f0:	0ea18400 	add	v0.2s, v0.2s, v1.2s
    Vadd(S64, V64, dest, src1, src2) => vgen3(0x5ee18400-0x10000, dest, src1, src2), //  7f8:	5ee18400 	add	d0, d0, d1
    Vadd(U64, V64, dest, src1, src2) => vgen3(0x5ee18400-0x10000, dest, src1, src2), //  800:	5ee18400 	add	d0, d0, d1
    Vadd(F32, V64, dest, src1, src2) => vgen3(0x0e21d400-0x10000, dest, src1, src2), //  808:	0e21d400 	fadd	v0.2s, v0.2s, v1.2s
    Vadd(F64, V64, dest, src1, src2) => vgen3(0x1e612800-0x10000, dest, src1, src2), //  810:	1e612800 	fadd	d0, d0, d1
    Vadd(S8, V128, dest, src1, src2) => vgen3(0x4e218400-0x10000, dest, src1, src2), //  818:	4e218400 	add	v0.16b, v0.16b, v1.16b
    Vadd(U8, V128, dest, src1, src2) => vgen3(0x4e218400-0x10000, dest, src1, src2), //  820:	4e218400 	add	v0.16b, v0.16b, v1.16b
    Vadd(S16, V128, dest, src1, src2) => vgen3(0x4e618400-0x10000, dest, src1, src2), //  828:	4e618400 	add	v0.8h, v0.8h, v1.8h
    Vadd(U16, V128, dest, src1, src2) => vgen3(0x4e618400-0x10000, dest, src1, src2), //  830:	4e618400 	add	v0.8h, v0.8h, v1.8h
    Vadd(S32, V128, dest, src1, src2) => vgen3(0x4ea18400-0x10000, dest, src1, src2), //  838:	4ea18400 	add	v0.4s, v0.4s, v1.4s
    Vadd(U32, V128, dest, src1, src2) => vgen3(0x4ea18400-0x10000, dest, src1, src2), //  840:	4ea18400 	add	v0.4s, v0.4s, v1.4s
    Vadd(S64, V128, dest, src1, src2) => vgen3(0x4ee18400-0x10000, dest, src1, src2), //  848:	4ee18400 	add	v0.2d, v0.2d, v1.2d
    Vadd(U64, V128, dest, src1, src2) => vgen3(0x4ee18400-0x10000, dest, src1, src2), //  850:	4ee18400 	add	v0.2d, v0.2d, v1.2d
    Vadd(F32, V128, dest, src1, src2) => vgen3(0x4e21d400-0x10000, dest, src1, src2), //  858:	4e21d400 	fadd	v0.4s, v0.4s, v1.4s
    Vadd(F64, V128, dest, src1, src2) => vgen3(0x4e61d400-0x10000, dest, src1, src2), //  860:	4e61d400 	fadd	v0.2d, v0.2d, v1.2d
    Vsub(F32, V32, dest, src1, src2) => vgen3(0x1e213800-0x10000, dest, src1, src2), //  868:	1e213800 	fsub	s0, s0, s1
    Vsub(S8, V64, dest, src1, src2) => vgen3(0x2e218400-0x10000, dest, src1, src2), //  870:	2e218400 	sub	v0.8b, v0.8b, v1.8b
    Vsub(U8, V64, dest, src1, src2) => vgen3(0x2e218400-0x10000, dest, src1, src2), //  878:	2e218400 	sub	v0.8b, v0.8b, v1.8b
    Vsub(S16, V64, dest, src1, src2) => vgen3(0x2e618400-0x10000, dest, src1, src2), //  880:	2e618400 	sub	v0.4h, v0.4h, v1.4h
    Vsub(U16, V64, dest, src1, src2) => vgen3(0x2e618400-0x10000, dest, src1, src2), //  888:	2e618400 	sub	v0.4h, v0.4h, v1.4h
    Vsub(S32, V64, dest, src1, src2) => vgen3(0x2ea18400-0x10000, dest, src1, src2), //  890:	2ea18400 	sub	v0.2s, v0.2s, v1.2s
    Vsub(U32, V64, dest, src1, src2) => vgen3(0x2ea18400-0x10000, dest, src1, src2), //  898:	2ea18400 	sub	v0.2s, v0.2s, v1.2s
    Vsub(S64, V64, dest, src1, src2) => vgen3(0x7ee18400-0x10000, dest, src1, src2), //  8a0:	7ee18400 	sub	d0, d0, d1
    Vsub(U64, V64, dest, src1, src2) => vgen3(0x7ee18400-0x10000, dest, src1, src2), //  8a8:	7ee18400 	sub	d0, d0, d1
    Vsub(F32, V64, dest, src1, src2) => vgen3(0x0ea1d400-0x10000, dest, src1, src2), //  8b0:	0ea1d400 	fsub	v0.2s, v0.2s, v1.2s
    Vsub(F64, V64, dest, src1, src2) => vgen3(0x1e613800-0x10000, dest, src1, src2), //  8b8:	1e613800 	fsub	d0, d0, d1
    Vsub(S8, V128, dest, src1, src2) => vgen3(0x6e218400-0x10000, dest, src1, src2), //  8c0:	6e218400 	sub	v0.16b, v0.16b, v1.16b
    Vsub(U8, V128, dest, src1, src2) => vgen3(0x6e218400-0x10000, dest, src1, src2), //  8c8:	6e218400 	sub	v0.16b, v0.16b, v1.16b
    Vsub(S16, V128, dest, src1, src2) => vgen3(0x6e618400-0x10000, dest, src1, src2), //  8d0:	6e618400 	sub	v0.8h, v0.8h, v1.8h
    Vsub(U16, V128, dest, src1, src2) => vgen3(0x6e618400-0x10000, dest, src1, src2), //  8d8:	6e618400 	sub	v0.8h, v0.8h, v1.8h
    Vsub(S32, V128, dest, src1, src2) => vgen3(0x6ea18400-0x10000, dest, src1, src2), //  8e0:	6ea18400 	sub	v0.4s, v0.4s, v1.4s
    Vsub(U32, V128, dest, src1, src2) => vgen3(0x6ea18400-0x10000, dest, src1, src2), //  8e8:	6ea18400 	sub	v0.4s, v0.4s, v1.4s
    Vsub(S64, V128, dest, src1, src2) => vgen3(0x6ee18400-0x10000, dest, src1, src2), //  8f0:	6ee18400 	sub	v0.2d, v0.2d, v1.2d
    Vsub(U64, V128, dest, src1, src2) => vgen3(0x6ee18400-0x10000, dest, src1, src2), //  8f8:	6ee18400 	sub	v0.2d, v0.2d, v1.2d
    Vsub(F32, V128, dest, src1, src2) => vgen3(0x4ea1d400-0x10000, dest, src1, src2), //  900:	4ea1d400 	fsub	v0.4s, v0.4s, v1.4s
    Vsub(F64, V128, dest, src1, src2) => vgen3(0x4ee1d400-0x10000, dest, src1, src2), //  908:	4ee1d400 	fsub	v0.2d, v0.2d, v1.2d
