# vsim -c -onfinish exit work.tb_TOP -do "run -all" 
# Start time: 22:36:56 on May 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_TOP(fast)
# Loading work.CPU_TOP(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.sdr(fast)
# run -all
# tb_TOP.U_SDRAM : at time     840.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time     920.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time    1000.0 ns LMR  : Load Mode Register
# tb_TOP.U_SDRAM :                             CAS Latency      = 2
# tb_TOP.U_SDRAM :                             Burst Length     = 2
# tb_TOP.U_SDRAM :                             Burst Type       = Sequential
# tb_TOP.U_SDRAM :                             Write Burst Mode = Programmed Burst Length
# tb_TOP.U_SDRAM : at time    8760.0 ns AREF : Auto Refresh
# ***** DETECT TOHOST ***** at 90001000
# ** Note: $finish    : ./tb_TOP.v(181)
#    Time: 13750 ns  Iteration: 1  Instance: /tb_TOP
# End time: 22:37:00 on May 03,2022, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
