(module WNL_C1 (layer F.Cu) (tedit 4F020882)
  (descr "small capacitor, 0.1 inch lead spacing, like C1")
  (tags C)
  (fp_text reference C? (at 0 0) (layer F.SilkS)
    (effects (font (size 1.016 1.016) (thickness 0.2032)))
  )
  (fp_text value VAL** (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.016 1.016) (thickness 0.2032)))
  )
  (fp_line (start -2.4892 -1.27) (end 2.54 -1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start 2.54 -1.27) (end 2.54 1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start 2.54 1.27) (end -2.54 1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start -2.54 1.27) (end -2.54 -1.27) (layer F.SilkS) (width 0.3048))
  (pad 1 thru_hole circle (at -1.27 0) (size 1.651 1.651) (drill 0.8128) (layers *.Cu *.Mask F.SilkS))
  (pad 2 thru_hole circle (at 1.27 0) (size 1.651 1.651) (drill 0.8128) (layers *.Cu *.Mask F.SilkS))
  (model discret/capa_1_pas.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
