
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116179                       # Number of seconds simulated
sim_ticks                                116179276095                       # Number of ticks simulated
final_tick                               709937917101                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87940                       # Simulator instruction rate (inst/s)
host_op_rate                                   118056                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2128811                       # Simulator tick rate (ticks/s)
host_mem_usage                               33918556                       # Number of bytes of host memory used
host_seconds                                 54574.73                       # Real time elapsed on the host
sim_insts                                  4799283926                       # Number of instructions simulated
sim_ops                                    6442875252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    217822080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    217896192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    217986688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    217864320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          871595968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         6336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         7232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    331096448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331096448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3403470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3404628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3406042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      3404130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13618687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5173382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5173382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        54536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1874878957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        62249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   1875516868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst        55638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   1876295802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        57291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1875242533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7502163874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        54536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        62249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst        55638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        57291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           229714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2849875289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2849875289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2849875289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        54536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1874878957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        62249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   1875516868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst        55638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   1876295802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        57291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1875242533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10352039162                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  133                       # Number of system calls
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   593758641339                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  116179275762                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               1                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          1                       # Number of instructions committed
system.cpu0.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           1                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  2                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         1                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         1                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          4682529                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           46315283                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4683041                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.890002                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.216529                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.783471                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000423                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        515425145                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       515425145                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     32212940                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32212940                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     14074852                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14074852                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     46287792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46287792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     46287792                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46287792                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     15906799                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15906799                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1648236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1648236                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     17555035                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17555035                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     17555035                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17555035                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 686551273488                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 686551273488                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  70752925627                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  70752925627                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 757304199115                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 757304199115                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 757304199115                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 757304199115                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     48119739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     48119739                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15723088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15723088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     63842827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     63842827                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     63842827                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     63842827                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.330567                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330567                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.104829                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.104829                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.274973                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.274973                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.274973                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.274973                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43160.869355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43160.869355                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42926.453267                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42926.453267                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43138.860111                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43138.860111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43138.860111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43138.860111                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     70617394                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           993232                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.098589                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      2209326                       # number of writebacks
system.cpu0.dcache.writebacks::total          2209326                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     12871257                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12871257                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           17                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     12871274                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12871274                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     12871274                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12871274                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      3035542                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3035542                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1648219                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1648219                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4683761                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4683761                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4683761                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4683761                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 174432014712                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 174432014712                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  69655034950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  69655034950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 244087049662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 244087049662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 244087049662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244087049662                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.063083                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063083                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.104828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.104828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.073364                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073364                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.073364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073364                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 57463.218994                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57463.218994                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 42260.788736                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42260.788736                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52113.472413                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52113.472413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52113.472413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52113.472413                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              100                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.708566                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1430421576                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              611                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2341115.509002                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   427.035556                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    84.673010                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.834054                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.165377                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999431                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145264604                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145264604                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     18157930                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18157930                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     18157930                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18157930                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     18157930                       # number of overall hits
system.cpu0.icache.overall_hits::total       18157930                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           133                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          133                       # number of overall misses
system.cpu0.icache.overall_misses::total          133                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13738581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13738581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13738581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13738581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13738581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13738581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     18158063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18158063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     18158063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18158063                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     18158063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18158063                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103297.601504                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103297.601504                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103297.601504                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103297.601504                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103297.601504                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103297.601504                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          959                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    87.181818                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          100                       # number of writebacks
system.cpu0.icache.writebacks::total              100                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           33                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           33                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           33                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          100                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          100                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          100                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     11606049                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11606049                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     11606049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11606049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     11606049                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11606049                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 116060.490000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 116060.490000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 116060.490000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 116060.490000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 116060.490000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 116060.490000                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements         4218309                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5153079                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         4222405                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.220413                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     0.308833                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data    15.869721                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::switch_cpus0.inst     0.197495                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::switch_cpus0.data  4079.623950                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000075                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.003874                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::switch_cpus0.inst     0.000048                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::switch_cpus0.data     0.996002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3212                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        41684261                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       41684261                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks      2209326                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2209326                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          100                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          100                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::switch_cpus0.data         1217                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1217                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::switch_cpus0.data       180345                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       180345                       # number of ReadExReq hits
system.cpu0.l2cache.ReadSharedReq_hits::switch_cpus0.data       284142                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       284142                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::switch_cpus0.data       464487                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         464487                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::switch_cpus0.data       464487                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        464487                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::switch_cpus0.data           21                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::switch_cpus0.data      1466645                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      1466645                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::switch_cpus0.inst          100                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          100                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::switch_cpus0.data      2751399                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      2751399                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::switch_cpus0.inst          100                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::switch_cpus0.data      4218044                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      4218144                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::switch_cpus0.inst          100                       # number of overall misses
system.cpu0.l2cache.overall_misses::switch_cpus0.data      4218044                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      4218144                       # number of overall misses
system.cpu0.l2cache.UpgradeReq_miss_latency::switch_cpus0.data        17649                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        17649                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::switch_cpus0.data  67445249415                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  67445249415                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::switch_cpus0.inst     11502819                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     11502819                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::switch_cpus0.data 170421815267                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 170421815267                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::switch_cpus0.inst     11502819                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::switch_cpus0.data 237867064682                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 237878567501                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::switch_cpus0.inst     11502819                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::switch_cpus0.data 237867064682                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 237878567501                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks      2209326                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2209326                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          100                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          100                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::switch_cpus0.data         1238                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1238                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::switch_cpus0.data      1646990                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1646990                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::switch_cpus0.inst          100                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          100                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::switch_cpus0.data      3035541                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      3035541                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::switch_cpus0.inst          100                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::switch_cpus0.data      4682531                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      4682631                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::switch_cpus0.inst          100                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::switch_cpus0.data      4682531                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      4682631                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::switch_cpus0.data     0.016963                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.016963                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::switch_cpus0.data     0.890500                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.890500                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::switch_cpus0.data     0.906395                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.906395                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::switch_cpus0.data     0.900804                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.900806                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::switch_cpus0.data     0.900804                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.900806                       # miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::switch_cpus0.data   840.428571                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   840.428571                       # average UpgradeReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::switch_cpus0.data 45986.076668                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 45986.076668                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 115028.190000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 115028.190000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus0.data 61940.058591                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61940.058591                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::switch_cpus0.inst 115028.190000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::switch_cpus0.data 56392.741442                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 56394.131519                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::switch_cpus0.inst 115028.190000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::switch_cpus0.data 56392.741442                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 56394.131519                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks      2067396                       # number of writebacks
system.cpu0.l2cache.writebacks::total         2067396                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          198                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          198                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::switch_cpus0.data           21                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           21                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::switch_cpus0.data      1466645                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      1466645                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::switch_cpus0.inst          100                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          100                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::switch_cpus0.data      2751399                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      2751399                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::switch_cpus0.inst          100                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::switch_cpus0.data      4218044                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      4218144                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::switch_cpus0.inst          100                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::switch_cpus0.data      4218044                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      4218144                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::switch_cpus0.data       293063                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       293063                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::switch_cpus0.data  63294594660                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  63294594660                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     11220437                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     11220437                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 162635231134                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 162635231134                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::switch_cpus0.inst     11220437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::switch_cpus0.data 225929825794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 225941046231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::switch_cpus0.inst     11220437                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::switch_cpus0.data 225929825794                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 225941046231                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.016963                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.016963                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.890500                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.890500                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.906395                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.906395                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::switch_cpus0.data     0.900804                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.900806                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::switch_cpus0.data     0.900804                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.900806                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 13955.380952                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13955.380952                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 43156.042982                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 43156.042982                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 112204.370000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 112204.370000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 59110.013173                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59110.013173                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112204.370000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::switch_cpus0.data 53562.700103                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 53564.090328                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112204.370000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::switch_cpus0.data 53562.700103                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 53564.090328                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      9366570                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests      4683917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1708                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp      3035639                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty      4276722                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          100                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict      4692422                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq         1238                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp         1238                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq      1646990                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp      1646990                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          100                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq      3035541                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          300                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     14050065                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total         14050365                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    441078720                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total         441091520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                    4286615                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic            132313344                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      8970500                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000195                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.014034                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           8968760     99.98%     99.98% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1731      0.02%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 9      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       8970500                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    4590556160                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy        99900                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy   4678258725                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  133                       # Number of system calls
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   593758641339                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  116179275762                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               1                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  2                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         1                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          4679407                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46282677                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4679919                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.889632                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.189093                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.810907                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        515057511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       515057511                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     32200147                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32200147                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     14055089                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14055089                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     46255236                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        46255236                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     46255236                       # number of overall hits
system.cpu1.dcache.overall_hits::total       46255236                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     15893841                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15893841                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1648186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1648186                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     17542027                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17542027                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     17542027                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17542027                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 684241719021                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 684241719021                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  72014396061                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72014396061                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 756256115082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 756256115082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 756256115082                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 756256115082                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     48093988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     48093988                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15703275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15703275                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     63797263                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63797263                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     63797263                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63797263                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.330475                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.330475                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.104958                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.104958                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.274965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.274965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.274965                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.274965                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43050.746451                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43050.746451                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43693.124478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43693.124478                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43111.101988                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43111.101988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43111.101988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43111.101988                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     69616654                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1001900                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.484633                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      2208481                       # number of writebacks
system.cpu1.dcache.writebacks::total          2208481                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     12861403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12861403                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           10                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     12861413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12861413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     12861413                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12861413                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      3032438                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3032438                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1648176                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1648176                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      4680614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4680614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      4680614                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4680614                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 172727809623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 172727809623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  70916638251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  70916638251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 243644447874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 243644447874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 243644447874                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 243644447874                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063052                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.063052                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.104957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.073367                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.073367                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.073367                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.073367                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56960.046544                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56960.046544                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 43027.345533                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43027.345533                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 52053.950160                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52053.950160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 52053.950160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52053.950160                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              113                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1430407165                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              625                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2288651.464000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   415.150099                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    96.849901                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.810840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.189160                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        145149433                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       145149433                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18143519                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18143519                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18143519                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18143519                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18143519                       # number of overall hits
system.cpu1.icache.overall_hits::total       18143519                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          146                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          146                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           146                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          146                       # number of overall misses
system.cpu1.icache.overall_misses::total          146                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14016636                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14016636                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14016636                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14016636                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14016636                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14016636                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18143665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18143665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18143665                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18143665                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18143665                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18143665                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 96004.356164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96004.356164                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 96004.356164                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96004.356164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 96004.356164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96004.356164                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1681                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   152.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          113                       # number of writebacks
system.cpu1.icache.writebacks::total              113                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           33                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           33                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           33                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          113                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          113                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     11912409                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     11912409                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     11912409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     11912409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     11912409                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     11912409                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105419.548673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 105419.548673                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 105419.548673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 105419.548673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 105419.548673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 105419.548673                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements         4218880                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5145760                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         4222976                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.218515                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     0.777052                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data    14.591916                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::switch_cpus1.inst     0.222103                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::switch_cpus1.data  4080.408929                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000190                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.003562                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::switch_cpus1.inst     0.000054                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::switch_cpus1.data     0.996194                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          312                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3272                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        41659856                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       41659856                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks      2208481                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2208481                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          113                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          113                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::switch_cpus1.data         1187                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1187                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::switch_cpus1.data       176194                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       176194                       # number of ReadExReq hits
system.cpu1.l2cache.ReadSharedReq_hits::switch_cpus1.data       284768                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       284768                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::switch_cpus1.data       460962                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         460962                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::switch_cpus1.data       460962                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        460962                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::switch_cpus1.data           21                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::switch_cpus1.data      1470779                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      1470779                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::switch_cpus1.inst          113                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          113                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::switch_cpus1.data      2747670                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      2747670                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::switch_cpus1.inst          113                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::switch_cpus1.data      4218449                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      4218562                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::switch_cpus1.inst          113                       # number of overall misses
system.cpu1.l2cache.overall_misses::switch_cpus1.data      4218449                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      4218562                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::switch_cpus1.data  68719276150                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  68719276150                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::switch_cpus1.inst     11795193                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     11795193                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::switch_cpus1.data 168717169577                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 168717169577                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::switch_cpus1.inst     11795193                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::switch_cpus1.data 237436445727                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 237448240920                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::switch_cpus1.inst     11795193                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::switch_cpus1.data 237436445727                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 237448240920                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks      2208481                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2208481                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::switch_cpus1.data         1208                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1208                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::switch_cpus1.data      1646973                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1646973                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::switch_cpus1.inst          113                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          113                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::switch_cpus1.data      3032438                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      3032438                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::switch_cpus1.inst          113                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::switch_cpus1.data      4679411                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      4679524                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::switch_cpus1.inst          113                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::switch_cpus1.data      4679411                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      4679524                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::switch_cpus1.data     0.017384                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.017384                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::switch_cpus1.data     0.893019                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.893019                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::switch_cpus1.data     0.906093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.906093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::switch_cpus1.data     0.901491                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.901494                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::switch_cpus1.data     0.901491                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.901494                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::switch_cpus1.data 46723.046868                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46723.046868                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 104382.238938                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 104382.238938                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus1.data 61403.723728                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61403.723728                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::switch_cpus1.inst 104382.238938                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::switch_cpus1.data 56285.247428                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 56286.535772                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::switch_cpus1.inst 104382.238938                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::switch_cpus1.data 56285.247428                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 56286.535772                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks      2060238                       # number of writebacks
system.cpu1.l2cache.writebacks::total         2060238                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          523                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          523                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::switch_cpus1.data           21                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           21                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::switch_cpus1.data      1470779                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      1470779                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::switch_cpus1.inst          113                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          113                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::switch_cpus1.data      2747670                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      2747670                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::switch_cpus1.inst          113                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::switch_cpus1.data      4218449                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      4218562                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::switch_cpus1.inst          113                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::switch_cpus1.data      4218449                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      4218562                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::switch_cpus1.data       292150                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total       292150                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::switch_cpus1.data  64557002232                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  64557002232                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     11475000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     11475000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 160941211574                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 160941211574                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::switch_cpus1.inst     11475000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::switch_cpus1.data 225498213806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 225509688806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::switch_cpus1.inst     11475000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::switch_cpus1.data 225498213806                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 225509688806                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.017384                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.017384                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.893019                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.893019                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.906093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.906093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::switch_cpus1.data     0.901491                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.901494                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::switch_cpus1.data     0.901491                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.901494                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 13911.904762                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13911.904762                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 43893.067709                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 43893.067709                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 101548.672566                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 101548.672566                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 58573.704839                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58573.704839                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::switch_cpus1.inst 101548.672566                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::switch_cpus1.data 53455.242390                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 53456.530639                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::switch_cpus1.inst 101548.672566                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::switch_cpus1.data 53455.242390                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 53456.530639                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      9360331                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests      4680787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1041                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1041                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp      3032547                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty      4268719                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict      4636502                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq         1208                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp         1208                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq      1646973                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp      1646973                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          113                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq      3032438                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          339                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     14040641                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total         14040980                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        14464                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    440824832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total         440839296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                    4225814                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic            131855232                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      8906566                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.000118                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.010852                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           8905517     99.99%     99.99% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1049      0.01%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       8906566                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy    4587923810                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       112887                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy   4675129857                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  133                       # Number of system calls
system.cpu2.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   593758641339                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  116179275762                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               1                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  2                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         1                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          4676651                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           46232261                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4677163                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.884680                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.214325                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.785675                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000419                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        514704091                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       514704091                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     32167138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32167138                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     14037638                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14037638                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46204776                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46204776                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46204776                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46204776                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     15900429                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15900429                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1648225                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1648225                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     17548654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17548654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     17548654                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17548654                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 681926102289                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 681926102289                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  72774455054                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  72774455054                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 754700557343                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 754700557343                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 754700557343                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 754700557343                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     48067567                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     48067567                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15685863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15685863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     63753430                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     63753430                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     63753430                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     63753430                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.330793                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.330793                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.105077                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.105077                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.275258                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.275258                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.275258                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.275258                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42887.276959                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42887.276959                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 44153.228506                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44153.228506                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43006.179126                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43006.179126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43006.179126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43006.179126                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     68744053                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           999478                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    68.779956                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      2210220                       # number of writebacks
system.cpu2.dcache.writebacks::total          2210220                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     12870759                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     12870759                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     12870774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     12870774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     12870774                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     12870774                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      3029670                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3029670                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1648210                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1648210                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      4677880                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4677880                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      4677880                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4677880                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 171467893800                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 171467893800                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  71676671270                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  71676671270                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 243144565070                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 243144565070                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 243144565070                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 243144565070                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.063029                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063029                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.105076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.105076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.073375                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073375                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.073375                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073375                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56596.227906                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 56596.227906                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 43487.584270                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43487.584270                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 51977.512264                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51977.512264                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 51977.512264                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51977.512264                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              101                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1430393019                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              613                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2333430.699837                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   424.593007                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    87.406993                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.829283                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.170717                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        145036149                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       145036149                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18129373                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18129373                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18129373                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18129373                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18129373                       # number of overall hits
system.cpu2.icache.overall_hits::total       18129373                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          133                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          133                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           133                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          133                       # number of overall misses
system.cpu2.icache.overall_misses::total          133                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     12613707                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12613707                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     12613707                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12613707                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     12613707                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12613707                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18129506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18129506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18129506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18129506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18129506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18129506                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 94839.902256                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94839.902256                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 94839.902256                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94839.902256                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 94839.902256                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94839.902256                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          728                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    72.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          101                       # number of writebacks
system.cpu2.icache.writebacks::total              101                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          101                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          101                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          101                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          101                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10395927                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10395927                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10395927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10395927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10395927                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10395927                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102929.970297                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 102929.970297                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 102929.970297                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 102929.970297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 102929.970297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 102929.970297                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements         4210603                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5148815                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         4214699                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.221633                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     0.328888                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data    15.924443                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::switch_cpus2.inst     0.214244                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::switch_cpus2.data  4079.532426                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000080                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.003888                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::switch_cpus2.inst     0.000052                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::switch_cpus2.data     0.995980                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          324                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1231                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2422                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        41629555                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       41629555                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks      2210220                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2210220                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          101                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          101                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::switch_cpus2.data         1215                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1215                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::switch_cpus2.data       178463                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       178463                       # number of ReadExReq hits
system.cpu2.l2cache.ReadSharedReq_hits::switch_cpus2.data       287855                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       287855                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::switch_cpus2.data       466318                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         466318                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::switch_cpus2.data       466318                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        466318                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::switch_cpus2.data           21                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::switch_cpus2.data      1468520                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      1468520                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::switch_cpus2.inst          101                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          101                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::switch_cpus2.data      2741815                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      2741815                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::switch_cpus2.inst          101                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::switch_cpus2.data      4210335                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      4210436                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::switch_cpus2.inst          101                       # number of overall misses
system.cpu2.l2cache.overall_misses::switch_cpus2.data      4210335                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      4210436                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::switch_cpus2.data  69472490862                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  69472490862                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::switch_cpus2.inst     10289700                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     10289700                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::switch_cpus2.data 167450317855                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 167450317855                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::switch_cpus2.inst     10289700                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::switch_cpus2.data 236922808717                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 236933098417                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::switch_cpus2.inst     10289700                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::switch_cpus2.data 236922808717                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 236933098417                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks      2210220                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2210220                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          101                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          101                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::switch_cpus2.data         1236                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1236                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::switch_cpus2.data      1646983                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1646983                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::switch_cpus2.inst          101                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          101                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::switch_cpus2.data      3029670                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3029670                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::switch_cpus2.inst          101                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::switch_cpus2.data      4676653                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      4676754                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::switch_cpus2.inst          101                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::switch_cpus2.data      4676653                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      4676754                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::switch_cpus2.data     0.016990                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.016990                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::switch_cpus2.data     0.891642                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.891642                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::switch_cpus2.data     0.904988                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.904988                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::switch_cpus2.data     0.900288                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.900290                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::switch_cpus2.data     0.900288                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.900290                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::switch_cpus2.data 47307.827515                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 47307.827515                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 101878.217822                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 101878.217822                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus2.data 61072.799534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61072.799534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::switch_cpus2.inst 101878.217822                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::switch_cpus2.data 56271.723917                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 56272.817926                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::switch_cpus2.inst 101878.217822                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::switch_cpus2.data 56271.723917                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 56272.817926                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks      2050986                       # number of writebacks
system.cpu2.l2cache.writebacks::total         2050986                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          259                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          259                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::switch_cpus2.data           21                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total           21                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::switch_cpus2.data      1468520                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      1468520                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::switch_cpus2.inst          101                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          101                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::switch_cpus2.data      2741815                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      2741815                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::switch_cpus2.inst          101                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::switch_cpus2.data      4210335                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      4210436                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::switch_cpus2.inst          101                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::switch_cpus2.data      4210335                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      4210436                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::switch_cpus2.data       297151                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       297151                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::switch_cpus2.data  65316539133                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  65316539133                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     10001292                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     10001292                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus2.data 159690827958                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 159690827958                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::switch_cpus2.inst     10001292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::switch_cpus2.data 225007367091                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 225017368383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::switch_cpus2.inst     10001292                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::switch_cpus2.data 225007367091                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 225017368383                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.016990                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.016990                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.891642                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.891642                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.904988                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.904988                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::switch_cpus2.data     0.900288                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.900290                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::switch_cpus2.data     0.900288                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.900290                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 14150.047619                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14150.047619                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 44477.800189                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 44477.800189                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 99022.693069                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 99022.693069                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 58242.743569                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58242.743569                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::switch_cpus2.inst 99022.693069                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::switch_cpus2.data 53441.677940                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 53442.771338                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::switch_cpus2.inst 99022.693069                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::switch_cpus2.data 53441.677940                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 53442.771338                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      9354816                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests      4678051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1280                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp      3029769                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty      4261206                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          101                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict      4652012                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq         1236                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp         1236                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq      1646983                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp      1646983                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          101                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq      3029670                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side          303                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     14032427                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total         14032730                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        12928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    440759744                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total         440772672                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                    4236567                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic            131263104                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      8914569                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.000144                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.012005                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           8913284     99.99%     99.99% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1285      0.01%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       8914569                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy    4587238478                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       100899                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy   4672385937                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  133                       # Number of system calls
system.cpu3.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   593758641339                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  116179275762                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               1                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          1                       # Number of instructions committed
system.cpu3.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           1                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  2                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         1                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         1                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          4676182                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           46259822                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4676694                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.891565                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.217639                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   511.782361                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000425                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999575                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        514648190                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       514648190                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     32197622                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32197622                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     14034721                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14034721                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     46232343                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46232343                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     46232343                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46232343                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     15865933                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15865933                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1648225                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1648225                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     17514158                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17514158                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     17514158                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17514158                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 679795291566                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 679795291566                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  72816364231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  72816364231                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 752611655797                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 752611655797                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 752611655797                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 752611655797                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     48063555                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     48063555                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15682946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15682946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     63746501                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     63746501                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     63746501                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     63746501                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.330103                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.330103                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.105097                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.105097                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.274747                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.274747                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.274747                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.274747                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42846.222253                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42846.222253                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 44178.655360                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44178.655360                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 42971.615067                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42971.615067                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 42971.615067                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42971.615067                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     68510756                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           999682                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.532549                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      2212212                       # number of writebacks
system.cpu3.dcache.writebacks::total          2212212                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data     12836724                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     12836724                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     12836744                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     12836744                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     12836744                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     12836744                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      3029209                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3029209                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1648205                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1648205                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4677414                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4677414                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      4677414                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4677414                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 170916512733                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 170916512733                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  71718597763                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  71718597763                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 242635110496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 242635110496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 242635110496                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 242635110496                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.063025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.063025                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.105095                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.105095                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.073375                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.073375                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.073375                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.073375                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56422.819532                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56422.819532                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 43513.153863                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43513.153863                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 51873.772665                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 51873.772665                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 51873.772665                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 51873.772665                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              104                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1430390770                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2322062.938312                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   425.070358                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    86.929642                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.830216                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.169784                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        145018184                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       145018184                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     18127124                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       18127124                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     18127124                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        18127124                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     18127124                       # number of overall hits
system.cpu3.icache.overall_hits::total       18127124                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          136                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          136                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          136                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           136                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          136                       # number of overall misses
system.cpu3.icache.overall_misses::total          136                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     12329991                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12329991                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     12329991                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12329991                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     12329991                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12329991                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     18127260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     18127260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     18127260                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     18127260                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     18127260                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     18127260                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 90661.698529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 90661.698529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 90661.698529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 90661.698529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 90661.698529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 90661.698529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          654                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    81.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu3.icache.writebacks::total              104                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           32                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           32                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           32                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst          104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst          104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst          104                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     10040616                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     10040616                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     10040616                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     10040616                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     10040616                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     10040616                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96544.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 96544.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 96544.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 96544.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 96544.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 96544.384615                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements         4204045                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5154639                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         4208141                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.224921                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.325447                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data    16.981651                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::switch_cpus3.inst     0.199445                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::switch_cpus3.data  4078.493457                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000079                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.004146                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::switch_cpus3.inst     0.000049                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::switch_cpus3.data     0.995726                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          337                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1075                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2647                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        41619277                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       41619277                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks      2212212                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2212212                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          104                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          104                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::switch_cpus3.data         1215                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1215                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::switch_cpus3.data       182146                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       182146                       # number of ReadExReq hits
system.cpu3.l2cache.ReadSharedReq_hits::switch_cpus3.data       290271                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       290271                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::switch_cpus3.data       472417                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         472417                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::switch_cpus3.data       472417                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        472417                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::switch_cpus3.data           21                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::switch_cpus3.data      1464831                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      1464831                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::switch_cpus3.inst          104                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          104                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::switch_cpus3.data      2738938                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      2738938                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::switch_cpus3.inst          104                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::switch_cpus3.data      4203769                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      4203873                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::switch_cpus3.inst          104                       # number of overall misses
system.cpu3.l2cache.overall_misses::switch_cpus3.data      4203769                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      4203873                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::switch_cpus3.data  69503619957                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  69503619957                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::switch_cpus3.inst      9931392                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total      9931392                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::switch_cpus3.data 166892300753                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 166892300753                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::switch_cpus3.inst      9931392                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::switch_cpus3.data 236395920710                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 236405852102                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::switch_cpus3.inst      9931392                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::switch_cpus3.data 236395920710                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 236405852102                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks      2212212                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2212212                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          104                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          104                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::switch_cpus3.data         1236                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1236                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::switch_cpus3.data      1646977                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1646977                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::switch_cpus3.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          104                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::switch_cpus3.data      3029209                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      3029209                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::switch_cpus3.inst          104                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::switch_cpus3.data      4676186                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      4676290                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::switch_cpus3.inst          104                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::switch_cpus3.data      4676186                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      4676290                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::switch_cpus3.data     0.016990                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.016990                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::switch_cpus3.data     0.889406                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.889406                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::switch_cpus3.data     0.904176                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.904176                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::switch_cpus3.data     0.898974                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.898976                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::switch_cpus3.data     0.898974                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.898976                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::switch_cpus3.data 47448.217547                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 47448.217547                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 95494.153846                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 95494.153846                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus3.data 60933.215996                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 60933.215996                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::switch_cpus3.inst 95494.153846                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::switch_cpus3.data 56234.279455                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 56235.250709                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::switch_cpus3.inst 95494.153846                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::switch_cpus3.data 56234.279455                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 56235.250709                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks      2044327                       # number of writebacks
system.cpu3.l2cache.writebacks::total         2044327                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          213                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          213                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::switch_cpus3.data           21                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           21                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::switch_cpus3.data      1464831                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      1464831                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::switch_cpus3.inst          104                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          104                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::switch_cpus3.data      2738938                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      2738938                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::switch_cpus3.inst          104                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::switch_cpus3.data      4203769                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      4203873                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::switch_cpus3.inst          104                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::switch_cpus3.data      4203769                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      4203873                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::switch_cpus3.data       289298                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       289298                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::switch_cpus3.data  65358138353                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  65358138353                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst      9639051                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total      9639051                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus3.data 159141222652                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 159141222652                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::switch_cpus3.inst      9639051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::switch_cpus3.data 224499361005                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 224509000056                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::switch_cpus3.inst      9639051                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::switch_cpus3.data 224499361005                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 224509000056                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.016990                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.016990                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.889406                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.889406                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.904176                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.904176                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::switch_cpus3.data     0.898974                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.898976                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::switch_cpus3.data     0.898974                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.898976                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 13776.095238                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13776.095238                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 44618.210806                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 44618.210806                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 92683.182692                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 92683.182692                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 58103.258508                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58103.258508                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::switch_cpus3.inst 92683.182692                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::switch_cpus3.data 53404.304805                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 53405.276529                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::switch_cpus3.inst 92683.182692                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::switch_cpus3.data 53404.304805                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 53405.276529                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      9353867                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests      4677559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          927                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp      3029309                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty      4256539                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          104                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict      4645392                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq         1236                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp         1236                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq      1646977                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp      1646977                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          104                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq      3029209                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side          312                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     14031022                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total         14031334                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    440857216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total         440870528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                    4225749                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic            130836928                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      8903293                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.000105                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.010225                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           8902362     99.99%     99.99% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               931      0.01%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       8903293                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy    4588247390                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       103896                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy   4671917406                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                  13696091                       # number of replacements
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                    25067853                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  13761627                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.821576                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      302.456445                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst               10                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      8593.625765                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst         9.354971                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      8795.666916                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst               13                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      8820.341033                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst               13                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      8749.450719                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus0.inst    42.341390                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus0.data  5479.911573                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus1.inst    47.596494                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus1.data  7067.241535                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus2.inst    42.222391                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus2.data  8686.956076                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus3.inst    42.336091                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus3.data  8820.498600                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.004615                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.000153                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.131128                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000143                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.134211                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000198                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.134588                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.000198                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.133506                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus0.inst     0.000646                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus0.data     0.083617                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus1.inst     0.000726                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus1.data     0.107838                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus2.inst     0.000644                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus2.data     0.132552                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus3.inst     0.000646                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus3.data     0.134590                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0         1410                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1        11720                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         9198                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         8556                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        34652                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 552936619                       # Number of tag accesses
system.l3.tags.data_accesses                552936619                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      8222947                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          8222947                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::switch_cpus0.data           21                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::switch_cpus1.data           21                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::switch_cpus2.data           21                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::switch_cpus3.data           21                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::switch_cpus0.data       480728                       # number of ReadExReq hits
system.l3.ReadExReq_hits::switch_cpus1.data       488166                       # number of ReadExReq hits
system.l3.ReadExReq_hits::switch_cpus2.data       484167                       # number of ReadExReq hits
system.l3.ReadExReq_hits::switch_cpus3.data       482959                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               1936020                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus0.data       333844                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus1.data       325651                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus2.data       320124                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus3.data       316676                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1296296                       # number of ReadSharedReq hits
system.l3.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus0.data       814572                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus1.data       813817                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus2.data       804291                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus3.data       799635                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3232316                       # number of demand (read+write) hits
system.l3.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l3.overall_hits::switch_cpus0.data       814572                       # number of overall hits
system.l3.overall_hits::switch_cpus1.data       813817                       # number of overall hits
system.l3.overall_hits::switch_cpus2.data       804291                       # number of overall hits
system.l3.overall_hits::switch_cpus3.data       799635                       # number of overall hits
system.l3.overall_hits::total                 3232316                       # number of overall hits
system.l3.ReadExReq_misses::switch_cpus0.data       985917                       # number of ReadExReq misses
system.l3.ReadExReq_misses::switch_cpus1.data       982613                       # number of ReadExReq misses
system.l3.ReadExReq_misses::switch_cpus2.data       984353                       # number of ReadExReq misses
system.l3.ReadExReq_misses::switch_cpus3.data       981872                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             3934755                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::switch_cpus0.inst           99                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus0.data      2417554                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus1.inst          113                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus1.data      2422019                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus2.inst          101                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus2.data      2421691                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus3.inst          104                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus3.data      2422262                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         9683943                       # number of ReadSharedReq misses
system.l3.demand_misses::switch_cpus0.inst           99                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus0.data      3403471                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus1.inst          113                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus1.data      3404632                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus2.inst          101                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus2.data      3406044                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus3.inst          104                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus3.data      3404134                       # number of demand (read+write) misses
system.l3.demand_misses::total               13618698                       # number of demand (read+write) misses
system.l3.overall_misses::switch_cpus0.inst           99                       # number of overall misses
system.l3.overall_misses::switch_cpus0.data      3403471                       # number of overall misses
system.l3.overall_misses::switch_cpus1.inst          113                       # number of overall misses
system.l3.overall_misses::switch_cpus1.data      3404632                       # number of overall misses
system.l3.overall_misses::switch_cpus2.inst          101                       # number of overall misses
system.l3.overall_misses::switch_cpus2.data      3406044                       # number of overall misses
system.l3.overall_misses::switch_cpus3.inst          104                       # number of overall misses
system.l3.overall_misses::switch_cpus3.data      3404134                       # number of overall misses
system.l3.overall_misses::total              13618698                       # number of overall misses
system.l3.ReadExReq_miss_latency::switch_cpus0.data  51544872057                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::switch_cpus1.data  52657430135                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::switch_cpus2.data  53431992547                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::switch_cpus3.data  53495332442                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  211129627181                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus0.inst     10630719                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus0.data 145101421701                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus1.inst     10859975                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus1.data 143460020546                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus2.inst      9463060                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus2.data 142269394649                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus3.inst      9035342                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus3.data 141763362478                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 572634188470                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::switch_cpus0.inst     10630719                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus0.data 196646293758                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus1.inst     10859975                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus1.data 196117450681                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus2.inst      9463060                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus2.data 195701387196                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus3.inst      9035342                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus3.data 195258694920                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     783763815651                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::switch_cpus0.inst     10630719                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus0.data 196646293758                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus1.inst     10859975                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus1.data 196117450681                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus2.inst      9463060                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus2.data 195701387196                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus3.inst      9035342                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus3.data 195258694920                       # number of overall miss cycles
system.l3.overall_miss_latency::total    783763815651                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      8222947                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      8222947                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::switch_cpus1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::switch_cpus2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::switch_cpus3.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               84                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus0.data      1466645                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus1.data      1470779                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus2.data      1468520                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus3.data      1464831                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           5870775                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus0.inst          100                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus0.data      2751398                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus1.inst          113                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus1.data      2747670                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus2.inst          101                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus2.data      2741815                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus3.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus3.data      2738938                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      10980239                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::switch_cpus0.inst          100                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus0.data      4218043                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus1.inst          113                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus1.data      4218449                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus2.inst          101                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus2.data      4210335                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus3.inst          104                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus3.data      4203769                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             16851014                       # number of demand (read+write) accesses
system.l3.overall_accesses::switch_cpus0.inst          100                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus0.data      4218043                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus1.inst          113                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus1.data      4218449                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus2.inst          101                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus2.data      4210335                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus3.inst          104                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus3.data      4203769                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            16851014                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::switch_cpus0.data     0.672226                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::switch_cpus1.data     0.668090                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::switch_cpus2.data     0.670303                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::switch_cpus3.data     0.670297                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.670228                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus0.inst     0.990000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus0.data     0.878664                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus1.data     0.881481                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus2.data     0.883244                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus3.data     0.884380                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.881943                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::switch_cpus0.inst     0.990000                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus0.data     0.806884                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus1.data     0.807081                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus2.data     0.808972                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus3.data     0.809781                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.808183                       # miss rate for demand accesses
system.l3.overall_miss_rate::switch_cpus0.inst     0.990000                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus0.data     0.806884                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus1.data     0.807081                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus2.data     0.808972                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus3.data     0.809781                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.808183                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::switch_cpus0.data 52281.147457                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::switch_cpus1.data 53589.185300                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::switch_cpus2.data 54281.332558                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::switch_cpus3.data 54483.000271                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 53657.629809                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus0.inst       107381                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus0.data 60019.929938                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus1.inst 96105.973451                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus1.data 59231.583462                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus2.inst 93693.663366                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus2.data 58747.955313                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus3.inst 86878.288462                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus3.data 58525.197719                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 59132.337775                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::switch_cpus0.inst       107381                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus0.data 57778.160518                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus1.inst 96105.973451                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus1.data 57603.127352                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus2.inst 93693.663366                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus2.data 57457.093096                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus3.inst 86878.288462                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus3.data 57359.285774                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 57550.568759                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus0.inst       107381                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus0.data 57778.160518                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus1.inst 96105.973451                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus1.data 57603.127352                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus2.inst 93693.663366                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus2.data 57457.093096                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus3.inst 86878.288462                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus3.data 57359.285774                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 57550.568759                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              5173382                       # number of writebacks
system.l3.writebacks::total                   5173382                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        45246                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         45246                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus0.data       985917                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus1.data       982613                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus2.data       984353                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus3.data       981872                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        3934755                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus0.inst           99                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus0.data      2417554                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus1.inst          113                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus1.data      2422019                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus2.inst          101                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus2.data      2421691                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus3.inst          104                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus3.data      2422262                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      9683943                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::switch_cpus0.inst           99                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus0.data      3403471                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus1.inst          113                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus1.data      3404632                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus2.inst          101                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus2.data      3406044                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus3.inst          104                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus3.data      3404134                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          13618698                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::switch_cpus0.inst           99                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus0.data      3403471                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus1.inst          113                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus1.data      3404632                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus2.inst          101                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus2.data      3406044                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus3.inst          104                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus3.data      3404134                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         13618698                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::switch_cpus0.data  44814976834                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::switch_cpus1.data  45950111213                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::switch_cpus2.data  46712748189                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::switch_cpus3.data  46793095659                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 184270931895                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus0.inst      9955221                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 128598942618                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus1.inst     10089316                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 126927256068                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus2.inst      8771241                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus2.data 125738791151                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus3.inst      8327237                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus3.data 125229219055                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 506531351907                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus0.inst      9955221                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus0.data 173413919452                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus1.inst     10089316                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus1.data 172877367281                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus2.inst      8771241                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus2.data 172451539340                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus3.inst      8327237                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus3.data 172022314714                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 690802283802                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus0.inst      9955221                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus0.data 173413919452                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus1.inst     10089316                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus1.data 172877367281                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus2.inst      8771241                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus2.data 172451539340                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus3.inst      8327237                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus3.data 172022314714                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 690802283802                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.672226                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.668090                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.670303                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.670297                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.670228                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus0.inst     0.990000                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.878664                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.881481                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.883244                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.884380                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.881943                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::switch_cpus0.inst     0.990000                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus0.data     0.806884                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus1.data     0.807081                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus2.data     0.808972                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus3.data     0.809781                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.808183                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::switch_cpus0.inst     0.990000                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus0.data     0.806884                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus1.data     0.807081                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus2.data     0.808972                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus3.data     0.809781                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.808183                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 45455.121307                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 46763.182670                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 47455.280970                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 47657.022157                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 46831.615156                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.inst 100557.787879                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 53193.824261                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.inst 89285.982301                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 52405.557540                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.inst 86843.970297                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 51921.897200                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.inst 80069.586538                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 51699.287300                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 52306.312822                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus0.inst 100557.787879                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus0.data 50952.077879                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus1.inst 89285.982301                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus1.data 50777.108152                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus2.inst 86843.970297                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus2.data 50631.036869                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus3.inst 80069.586538                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus3.data 50533.355830                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 50724.546781                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus0.inst 100557.787879                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus0.data 50952.077879                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus1.inst 89285.982301                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus1.data 50777.108152                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus2.inst 86843.970297                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus2.data 50631.036869                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus3.inst 80069.586538                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus3.data 50533.355830                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 50724.546781                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      27237111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13618433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9683932                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5173382                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8445034                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3934755                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3934755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9683940                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     40855798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     40855798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40855798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1202692416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1202692416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1202692416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13618695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13618695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13618695                       # Request fanout histogram
system.membus.reqLayer8.occupancy         50913409667                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              43.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        69565368175                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             59.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        9948850                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      9948850                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7408                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      7834420                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         750754                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1139                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      7834420                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      6752660                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses      1081760                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted         5158                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses           54305471                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           15726451                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               329631                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                38989                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           18158293                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  249                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               348886714                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     18165676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             200223343                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            9948850                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7503414                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            330708949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          15674                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         1596                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          329                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         18158065                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         1720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    348884856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.768820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.208430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       304097542     87.16%     87.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4999481      1.43%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2669959      0.77%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2857869      0.82%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2182968      0.63%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2489596      0.71%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         2033831      0.58%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         4495193      1.29%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        23058417      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    348884856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.028516                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.573892                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         8959572                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    303232402                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25708048                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     10976983                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          7837                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts     268123765                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles          7837                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        13527855                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      169212920                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        18069                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         31417591                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    134700570                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     268079299                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      6201777                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18626537                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      25731121                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      91013029                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    314120961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    663846873                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    243709597                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    289087567                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    313805938                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          314768                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          206                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          210                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         65417435                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     48631085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15733169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      1001524                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1639144                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         268014322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          870                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        273635586                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2872                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       273123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          737                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    348884856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.784315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.741599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    265426504     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22510632      6.45%     82.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15448825      4.43%     86.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11601229      3.33%     90.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11965553      3.43%     93.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7709372      2.21%     95.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      5598607      1.60%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3570169      1.02%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5053965      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    348884856                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         859097     21.34%     21.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd      1577951     39.20%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     60.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9542      0.24%     60.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          112      0.00%     60.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1426560     35.44%     96.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       151760      3.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         3395      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    131214185     47.95%     47.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212100      0.08%     48.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv         1518      0.00%     48.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     72167259     26.37%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      3500028      1.28%     75.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1140034      0.42%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     50809299     18.57%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14587768      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     273635586                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.784311                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            4025022                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    561481537                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    106101921                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    105821977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    338702384                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    162114751                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    162100077                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     106720252                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      170936961                       # Number of floating point alu accesses
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498398                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27744                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10063                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      6005401                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          7837                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       92267150                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     38276805                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    268015192                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     48631085                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15733169                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          426                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        987617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     36535612                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         2119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         9820                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    273616770                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     54305462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18815                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            70031904                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         9915276                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15726442                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.784257                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             267924942                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            267922054                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        202733342                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        343586427                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.767934                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.590050                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts       201836                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          133                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7527                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    348852928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.767699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    296825467     85.09%     85.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      7967602      2.28%     87.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8318040      2.38%     89.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3833124      1.10%     90.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2316271      0.66%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1409704      0.40%     91.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3152007      0.90%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3760478      1.08%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     21270235      6.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    348852928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    200000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     267813926                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              64326410                       # Number of memory references committed
system.switch_cpus0.commit.loads             48603321                       # Number of loads committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           9906528                       # Number of branches committed
system.switch_cpus0.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.fp_insts         162097274                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        165446753                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       747573                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          606      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    131107436     48.95%     48.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       212088      0.08%     49.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv         1456      0.00%     49.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     72165930     26.95%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      3459985      1.29%     77.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      1135479      0.42%     77.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead     45143336     16.86%     94.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite     14587610      5.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    267813926                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     21270235                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           595598455                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          536064021                       # The number of ROB writes
system.switch_cpus0.timesIdled                     32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   1858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          200000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            267813926                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.744434                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.744434                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.573252                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.573252                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       254844319                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       94982140                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        289075725                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       147512501                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads         46292022                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        71437542                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       90288490                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        9934915                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      9934915                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         7614                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      8314497                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         749632                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1149                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      8314497                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      6743746                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses      1570751                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted         4908                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses           54281661                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           15706818                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               329403                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                39031                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           18143876                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  233                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               348886714                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     18151670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             200085297                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            9934915                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7493378                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            330719887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          16012                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          870                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         4045                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          312                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         18143666                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    348884790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.768204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.207890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       304129390     87.17%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         5026292      1.44%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2669453      0.77%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2817420      0.81%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2188011      0.63%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2477242      0.71%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2026506      0.58%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         4503931      1.29%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        23046545      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    348884790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.028476                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.573496                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         8949042                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    303267121                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25718957                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     10941650                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          8006                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts     267903723                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles          8006                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        13510369                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      168476230                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        17570                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31386218                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    135486383                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     267858877                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      4924924                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      18633055                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      24564265                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      92955038                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    313830391                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    663341429                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    243440302                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    288996137                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    313504575                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          325565                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          190                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         65428737                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     48600922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15714311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       996309                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635030                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         267793555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        273418047                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         3118                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       207929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       285525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          503                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    348884790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.783692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.739103                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    265323873     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22602050      6.48%     82.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15493830      4.44%     86.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11612154      3.33%     90.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11985233      3.44%     93.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7692958      2.21%     95.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5643015      1.62%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      3525353      1.01%     98.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5006324      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    348884790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         849466     21.13%     21.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     21.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd      1579884     39.29%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9863      0.25%     60.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          127      0.00%     60.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1429679     35.56%     96.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       151723      3.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass         3264      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    131068080     47.94%     47.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212109      0.08%     48.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv         1506      0.00%     48.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     72139404     26.38%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3500017      1.28%     75.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1139199      0.42%     76.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     50785464     18.57%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     14569004      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     273418047                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.783687                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            4020742                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.014705                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    561178122                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    105959528                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    105673018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    338566622                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    162042986                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    162024377                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     106563944                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      170871581                       # Number of floating point alu accesses
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       493597                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28338                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11018                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           42                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      6011349                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          8006                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       92705054                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     37905700                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    267794191                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     48600922                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     15714311                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          331                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        981148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     36164190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         9963                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    273398885                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     54281653                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19162                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            69988467                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         9900338                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          15706814                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.783632                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             267700249                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            267697395                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        202439859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        343179768                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              0.767290                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.589895                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts       208437                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          133                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         7698                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    348851762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.767048                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141392                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    296828330     85.09%     85.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      7983532      2.29%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8327217      2.39%     89.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3829067      1.10%     90.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2334732      0.67%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1405402      0.40%     91.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3148889      0.90%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3755113      1.08%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     21239480      6.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    348851762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    199854008                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     267586070                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              64275832                       # Number of memory references committed
system.switch_cpus1.commit.loads             48572556                       # Number of loads committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           9891407                       # Number of branches committed
system.switch_cpus1.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.fp_insts         162021147                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        165247054                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       746530                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass          606      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    130958315     48.94%     48.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       212088      0.08%     49.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv         1456      0.00%     49.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     72137773     26.96%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      3458420      1.29%     77.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      1134436      0.42%     77.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead     45114136     16.86%     94.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite     14568840      5.44%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    267586070                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     21239480                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           595406789                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          535622651                       # The number of ROB writes
system.switch_cpus1.timesIdled                     28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   1924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          199854008                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            267586070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.745708                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.745708                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.572834                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.572834                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       254581768                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       94849045                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        288982572                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       147455591                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads         46222263                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        71330913                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       90215343                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        9919855                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      9919855                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         7250                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      7758001                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         748800                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1149                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      7758001                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      6734202                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      1023799                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted         5026                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses           54243529                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           15689120                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               329153                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                39016                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           18129715                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  231                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               348886714                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     18136891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             199945349                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            9919855                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7483002                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            330737972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          15368                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles         1877                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          264                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         18129507                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         1662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    348884936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.767570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.207220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       304182295     87.19%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         5011136      1.44%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2649633      0.76%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2832418      0.81%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2183710      0.63%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2479788      0.71%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2005302      0.57%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         4504897      1.29%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        23035757      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    348884936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.028433                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.573095                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         8944994                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    303294559                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25701482                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     10936203                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles          7684                       # Number of cycles decode is squashing
system.switch_cpus2.decode.DecodedInsts     267688807                       # Number of instructions handled by decode
system.switch_cpus2.rename.SquashCycles          7684                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        13495488                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      167818585                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        16597                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31370659                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    136175909                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     267645286                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4575910                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      18818404                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      24451534                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      93774978                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    313547440                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    662846135                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    243174941                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    288910616                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    313239727                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          307468                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          203                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         65320829                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     48572692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     15695888                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       991131                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1620454                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         267582115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        273200904                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2765                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       196977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       268471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    348884936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.783069                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.738988                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    265420393     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22571347      6.47%     82.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15454418      4.43%     86.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11640869      3.34%     90.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11926050      3.42%     93.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7692534      2.20%     95.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5638439      1.62%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      3526478      1.01%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5014408      1.44%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    348884936                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854310     21.21%     21.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     21.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     21.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd      1580620     39.25%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9361      0.23%     60.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          138      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1430108     35.51%     96.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       152576      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         3218      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130932000     47.93%     47.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       212099      0.08%     48.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv         1516      0.00%     48.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     72114365     26.40%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3496477      1.28%     75.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1137972      0.42%     76.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     50750748     18.58%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     14552509      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     273200904                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.783065                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            4027113                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014740                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    560901182                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    105809007                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    105534514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    338415439                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    161971374                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    161957004                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     106427943                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      170796856                       # Number of floating point alu accesses
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       492383                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27145                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10009                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      5998245                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles          7684                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       92960460                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     38052078                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    267582979                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     48572692                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     15695888                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          420                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        995763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     36290257                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          436                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         2103                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts         9581                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    273182244                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     54243522                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18659                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            69932635                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         9886703                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          15689113                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.783011                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             267494382                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            267491518                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        202365020                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        343049307                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.766700                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.589901                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts       197666                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          133                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts         7349                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    348853621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.766470                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140787                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    296885195     85.10%     85.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      7963235      2.28%     87.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8320367      2.39%     89.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3820218      1.10%     90.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2329685      0.67%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1406627      0.40%     91.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3152883      0.90%     92.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      3751255      1.08%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     21224156      6.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    348853621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    199725706                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     267385829                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              64231382                       # Number of memory references committed
system.switch_cpus2.commit.loads             48545518                       # Number of loads committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           9878120                       # Number of branches committed
system.switch_cpus2.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.fp_insts         161954239                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        165071561                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       745614                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass          606      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    130827272     48.93%     48.93% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       212088      0.08%     49.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv         1456      0.00%     49.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     72113025     26.97%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      3457046      1.29%     77.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1133520      0.42%     77.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead     45088472     16.86%     94.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite     14552344      5.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    267385829                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     21224156                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           595212960                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          535198882                       # The number of ROB writes
system.switch_cpus2.timesIdled                     29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   1778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          199725706                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            267385829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.746829                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.746829                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.572466                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.572466                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       254308492                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       94725430                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        288899339                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       147404711                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads         46158064                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        71233063                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads       90131776                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        9917915                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      9917915                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7429                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      7832747                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         748590                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1105                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      7832747                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      6732293                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      1100454                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted         5082                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses           54212557                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           15686415                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               329093                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                39009                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           18127455                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  215                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 709937917101                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               348886714                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     18134642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             199926823                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            9917915                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      7480883                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            330739568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          15686                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         1837                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles           91                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         18127260                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    348884291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.767491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.206981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       304173295     87.18%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         5021264      1.44%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2652961      0.76%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2828941      0.81%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2181372      0.63%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2485878      0.71%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2010914      0.58%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         4506218      1.29%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        23023448      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    348884291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.028427                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.573042                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         8934052                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    303314831                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25708546                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     10919005                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          7843                       # Number of cycles decode is squashing
system.switch_cpus3.decode.DecodedInsts     267658772                       # Number of instructions handled by decode
system.switch_cpus3.rename.SquashCycles          7843                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        13491724                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      167648893                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        16303                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31355220                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    136364294                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     267614823                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      4548577                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      18732613                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      24465761                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      93972089                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    313507466                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    662777250                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    243140322                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    288896802                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    313195345                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          311870                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          204                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         65313685                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     48568220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     15693237                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       990299                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1625005                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         267550932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        273142263                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2975                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       199381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       270832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    348884291                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.782902                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.738352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    265410435     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22574055      6.47%     82.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15473412      4.44%     86.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11613098      3.33%     90.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11959977      3.43%     93.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7686844      2.20%     95.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5655948      1.62%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3511902      1.01%     98.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4998620      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    348884291                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         851633     21.17%     21.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     21.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     21.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd      1580378     39.29%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9397      0.23%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          120      0.00%     60.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1428781     35.52%     96.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       151851      3.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         3321      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    130911049     47.93%     47.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212101      0.08%     48.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv         1521      0.00%     48.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     72110211     26.40%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3497349      1.28%     75.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1137957      0.42%     76.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     50719029     18.57%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     14549725      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     273142263                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.782897                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            4022160                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014726                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    560857800                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    105791147                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    105513550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    338336152                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    161960492                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    161945762                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     106404932                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      170756170                       # Number of floating point alu accesses
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       491815                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27201                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10274                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      5970208                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          7843                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       92587588                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     38110066                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    267551848                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     48568220                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     15693237                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          443                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        977686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     36374591                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         9797                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    273123557                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     54212548                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18706                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            69898956                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         9884564                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          15686408                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.782843                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             267462089                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            267459312                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        202283675                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        342957620                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              0.766608                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.589821                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts       200040                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          133                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7528                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    348852377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.766377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.140490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    296862477     85.10%     85.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      7987076      2.29%     87.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8326698      2.39%     89.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3822410      1.10%     90.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2326187      0.67%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1409863      0.40%     91.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3149306      0.90%     92.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3752206      1.08%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     21216154      6.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    348852377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    199704208                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     267352275                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              64223937                       # Number of memory references committed
system.switch_cpus3.commit.loads             48540991                       # Number of loads committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           9875892                       # Number of branches committed
system.switch_cpus3.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.fp_insts         161943037                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        165042149                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       745460                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          606      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    130805305     48.93%     48.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       212088      0.08%     49.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv         1456      0.00%     49.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     72108883     26.97%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      3456815      1.29%     77.27% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      1133366      0.42%     77.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead     45084176     16.86%     94.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite     14549580      5.44%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    267352275                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     21216154                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           595188538                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          535137168                       # The number of ROB writes
system.switch_cpus3.timesIdled                     28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                   2423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          199704208                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            267352275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.747017                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.747017                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.572404                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.572404                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       254217069                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       94706368                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        288885485                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       147396230                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads         46148382                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71217744                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads       90093693                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.tol3bus.snoop_filter.tot_requests     33702543                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     16851553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         122921                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       122921                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 709937917101                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp          10980228                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     13396329                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        17151197                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              84                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             84                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          5870775                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         5870775                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     10980239                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side     12654559                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side     12655814                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side     12631500                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side     12611747                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              50553620                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    402274432                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    401842944                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    400730880                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    399884544                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total             1604732800                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13696091                       # Total snoops (count)
system.tol3bus.snoopTraffic                 331096448                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         30547191                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004024                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.063307                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               30424270     99.60%     99.60% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 122921      0.40%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           30547191                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        55176146402                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             47.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       13435453025                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization            11.6                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy       13437309962                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization            11.6                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy       13409592764                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization            11.5                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy       13389112964                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization            11.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
t histogram
system.tol3bus.snoop_fanout::mean            0.001332                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.036474                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               17514168     99.87%     99.87% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  23362      0.13%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           17537530                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        31706138613                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             30.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7834291860                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        7825384475                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             7.4                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        7846653184                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             7.4                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        7853612110                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             7.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
