/home/ayman/mgc/LeonardoSpectrum/bin/Linux/spectrum -file \
LayerControllerScript.txt 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2018a.2 (Release Production Release, compiled Nov  1 2018 at 10:14:57)
Copyright 1990-2018 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2018 Compuware Corporation

Checking Security ...
Reading library file `/home/ayman/mgc/LeonardoSpectrum/lib/tsmc035_typ.syn`...
Library version = 3.0 Release : Patch (a) : 09/13/04
Delays assume: Process=typical Temp= 27.0 C  Voltage=3.30 V  
Info: setting encoding to auto
Info, Working Directory is now '/home/ayman/Desktop/CNN_Accelerator/CNN/Leonardo/ControlUnit/LayerController'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Mux2.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Counter into library work
-- Loading architecture CounterArch of Counter into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/LayerController.vhd into library work
-- Loading entity LayerController into library work
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/LayerController.vhd",line 29: Info, Enumerated type fsmStateMachine with 4 elements encoded as binary.
Encodings for fsmStateMachine values
        value    fsmStateMachine[1-0]
=====================================
      idleState  00
configurationState  01
convloveFilterState  10
       endState  11

-- Loading architecture LayerControllerArch of LayerController into library work
-- Compiling root entity LayerController(LayerControllerArch)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/LayerController.vhd",line 107: Warning, counterOut should be declared on the sensitivity list of the process.
-- Compiling entity Counter_3(CounterArch)
-- Compiling entity Reg_3(RegArch)
-- Compiling entity NBitAdder_3(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling root entity LayerController(LayerControllerArch)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/LayerController.vhd",line 107: Warning, counterOut should be declared on the sensitivity list of the process.
-- Compiling entity Counter_3(CounterArch)
-- Compiling entity Reg_3(RegArch)
-- Info, replacing Reg_3(RegArch)
-- Compiling entity NBitAdder_3(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Info, replacing FullAdder(FullAdderArch)
-- Info, replacing NBitAdder_3(NBitAdderArch)
-- Info, replacing Counter_3(CounterArch)
-- Info, replacing LayerController(LayerControllerArch)
Info: setting sdf_type to combined
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.Reg_3.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1700
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2246
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2247
-- Start pre-optimization for design .work.NBitAdder_3.NBitAdderArch_unfold_2211
-- Start pre-optimization for design .work.Counter_3.CounterArch
-- Start pre-optimization for design .work.LayerController.LayerControllerArch
-- Start pre-optimization for design .work.Reg_3.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1700
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2246
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2247
-- Start pre-optimization for design .work.NBitAdder_3.NBitAdderArch_unfold_2211
-- Start pre-optimization for design .work.Counter_3.CounterArch
-- Start pre-optimization for design .work.LayerController.LayerControllerArch
Info, Instances dissolved by autodissolve in View .work.NBitAdder_3.NBitAdderArch_unfold_2211
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 29: f0 (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_1_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_2_fx (FullAdder)
Info, Instances dissolved by autodissolve in View .work.Counter_3.CounterArch
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 35: counterReg (Reg_3)
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 36: nextCount (NBitAdder_3)
Info, Instances dissolved by autodissolve in View .work.LayerController.LayerControllerArch
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/LayerController.vhd", line 137: counterMap (Counter_3)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.LayerController.LayerControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.LayerController.LayerControllerArch

Latest arrival time at primary output:  0.9 ns
Latest arrival time at register input:  2.3 ns

Forcing timing constraints at all end points:  2.1 ns

Initial Timing Optimization Statistics:
---------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 437.0 MHz


	Most Critical Slack    :       -0.2
	Sum of Negative Slacks :       -0.7
	Area                   :       68.1

                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 457.7 MHz


	Most Critical Slack    :       -0.1
	Sum of Negative Slacks :       -0.3
	Area                   :       73.4

	Total time taken : 0 cpu secs
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog LayerController.v
-- Writing file LayerController.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format VHDL LayerController.vhd
-- Writing file LayerController.vhd
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF LayerController.sdf
-- Writing file LayerController.sdf
NO wire table is found
