#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 07:56:13 2025
# Process ID: 23659
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2408.590 ; gain = 114.992 ; free physical = 204397 ; free virtual = 383544
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23673
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2831.078 ; gain = 398.559 ; free physical = 203603 ; free virtual = 382827
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3763.961 ; gain = 1331.441 ; free physical = 202325 ; free virtual = 381785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3763.961 ; gain = 1331.441 ; free physical = 202333 ; free virtual = 381845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3783.887 ; gain = 1351.367 ; free physical = 202332 ; free virtual = 381844
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 4118.859 ; gain = 1686.340 ; free physical = 194033 ; free virtual = 373889
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 251   
	               10 Bit    Registers := 2311  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input   10 Bit        Muxes := 2296  
	   2 Input    9 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 68    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42336_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i_i_reg_119844_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[3]' (FDE) to 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[6]' (FDE) to 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[7]' (FDE) to 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[8]' (FDE) to 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[9]' (FDE) to 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_1_reg_122019_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i23_i_i_i_i_i_reg_122014_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42486_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_reg_121314_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_1_reg_121189_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i_i1020_i_reg_121184_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_1_reg_121409_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_1_reg_121419_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i148_i_reg_121414_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i146_i_reg_121404_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_1_reg_121449_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121459_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121469_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_1_reg_121479_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i1176_i_i_reg_121474_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_reg_121464_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_reg_121454_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1248_i_i_reg_121444_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121489_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121499_reg[11]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_reg_121494_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_reg_121484_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_i_1_reg_121919_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_121909_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_i_reg_122024_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i_i_i_reg_119834_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42546_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i459_i_i460_i_1_reg_121329_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i461_i_i462_i_reg_121334_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42576_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42268_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24116_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24112_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24108_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24104_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_24096_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_24092_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_24088_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_24084_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_24080_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_24076_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_24072_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_24068_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_24064_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_24060_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42386_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i226_i_i_1_reg_121709_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i226_i_i_i_i_reg_121944_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i299_i_i_i_reg_120084_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_120124_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i1093_i_i_i_reg_119884_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42436_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i_i1981_i_i_reg_120314_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_120504_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i225_i_i_reg_120744_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i460_i_i_reg_121644_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42356_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i861_i861_i_i_reg_120594_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 4237.633 ; gain = 1805.113 ; free physical = 190751 ; free virtual = 368072
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 4237.633 ; gain = 1805.113 ; free physical = 190530 ; free virtual = 368041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 4245.637 ; gain = 1813.117 ; free physical = 190532 ; free virtual = 367285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190335 ; free virtual = 367261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190328 ; free virtual = 367258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:23 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190299 ; free virtual = 367267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:23 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190299 ; free virtual = 367267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190241 ; free virtual = 367260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190210 ; free virtual = 367233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |LUT2  |   195|
|4     |LUT3  |  2718|
|5     |LUT4  | 12138|
|6     |LUT5  |  2520|
|7     |LUT6  | 38135|
|8     |MUXF7 |   175|
|9     |FDRE  | 23992|
|10    |FDSE  |    46|
|11    |IBUF  | 20004|
|12    |OBUF  |   168|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 100108|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    135|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     46|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |     37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |     37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |     37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     48|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |     37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |     37|
|13    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |     46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |     37|
|15    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |     45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |     37|
|17    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |     45|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |     37|
|19    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |     62|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |     37|
|21    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |     50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_18                                       |     37|
|23    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     46|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |     37|
|25    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |     48|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |     37|
|27    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |     46|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |     37|
|29    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |     45|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |     37|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |     46|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     37|
|33    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_15_4 |  79073|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 4272.238 ; gain = 1839.719 ; free physical = 190229 ; free virtual = 367252
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 4276.148 ; gain = 1843.629 ; free physical = 203921 ; free virtual = 381020
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 4276.148 ; gain = 1843.629 ; free physical = 203931 ; free virtual = 381016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4276.148 ; gain = 0.000 ; free physical = 203881 ; free virtual = 381022
INFO: [Netlist 29-17] Analyzing 20180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4475.652 ; gain = 0.000 ; free physical = 203543 ; free virtual = 380892
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: 483be455
INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:02:57 . Memory (MB): peak = 4475.652 ; gain = 2067.062 ; free physical = 203544 ; free virtual = 380901
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17168.386; main = 3507.385; forked = 13836.938
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22403.922; main = 4475.656; forked = 18131.680
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4539.684 ; gain = 64.031 ; free physical = 203507 ; free virtual = 380886

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7e31d1b8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4630.074 ; gain = 90.391 ; free physical = 203411 ; free virtual = 380866

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7e31d1b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203169 ; free virtual = 380712
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7e31d1b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203160 ; free virtual = 380719
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 101cd6728

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 202931 ; free virtual = 380518
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ccd8a87c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203104 ; free virtual = 380720
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 633517bf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203094 ; free virtual = 380714
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d6bbc016

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203095 ; free virtual = 380715

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d6bbc016

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203355 ; free virtual = 380993

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d6bbc016

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203355 ; free virtual = 380993

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203355 ; free virtual = 380993
Ending Netlist Obfuscation Task | Checksum: d6bbc016

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4800.027 ; gain = 0.000 ; free physical = 203355 ; free virtual = 380993
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4800.027 ; gain = 324.375 ; free physical = 203355 ; free virtual = 380993
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 08:00:00 2025...
