Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: vending_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vending_machine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vending_machine"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : vending_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/serial_interface.vhd" in Library work.
Entity <serial_interface> compiled.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/bcdtab.vhd" in Library work.
Architecture rtl of Entity bcdtab is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_text.vhd" in Library work.
Entity <display_text> compiled.
Entity <display_text> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_10base.vhd" in Library work.
Architecture decoder of Entity display_10base is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/clock_manager.vhd" in Library work.
Architecture structure of Entity clock_manager is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/input_sync.vhd" in Library work.
Architecture behavioral of Entity input_sync is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine_cpu.vhd" in Library work.
Architecture behavioral of Entity vending_machine_cpu is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_manager.vhd" in Library work.
Architecture behavioral of Entity display_manager is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine.vhd" in Library work.
Architecture struct of Entity vending_machine is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vending_machine> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <clock_manager> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <input_sync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vending_machine_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_text> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_10base> in library <work> (architecture <decoder>).

Analyzing hierarchy for entity <serial_interface> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcdtab> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vending_machine> in library <work> (Architecture <struct>).
    Set property "clock_signal = yes" for signal <clk> in unit <clock_manager>.
Entity <vending_machine> analyzed. Unit <vending_machine> generated.

Analyzing Entity <clock_manager> in library <work> (Architecture <structure>).
Entity <clock_manager> analyzed. Unit <clock_manager> generated.

Analyzing Entity <input_sync> in library <work> (Architecture <behavioral>).
Entity <input_sync> analyzed. Unit <input_sync> generated.

Analyzing Entity <vending_machine_cpu> in library <work> (Architecture <behavioral>).
Entity <vending_machine_cpu> analyzed. Unit <vending_machine_cpu> generated.

Analyzing Entity <display_manager> in library <work> (Architecture <behavioral>).
Entity <display_manager> analyzed. Unit <display_manager> generated.

Analyzing Entity <display_text> in library <work> (Architecture <behavioral>).
Entity <display_text> analyzed. Unit <display_text> generated.

Analyzing Entity <display_10base> in library <work> (Architecture <decoder>).
Entity <display_10base> analyzed. Unit <display_10base> generated.

Analyzing Entity <serial_interface> in library <work> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <bcdtab> in library <work> (Architecture <rtl>).
Entity <bcdtab> analyzed. Unit <bcdtab> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_manager>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/clock_manager.vhd".
    Found 16-bit up counter for signal <count_present>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_manager> synthesized.


Synthesizing Unit <input_sync>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/input_sync.vhd".
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <buy>.
    Found 6-bit register for signal <price>.
    Found 1-bit register for signal <coin2>.
    Found 1-bit register for signal <coin5>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <input_sync> synthesized.


Synthesizing Unit <vending_machine_cpu>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine_cpu.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | default_state                                  |
    | Power Up State     | default_state                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <add_mux>.
    Found 1-bit register for signal <new_value>.
    Found 8-bit comparator less for signal <current_state$cmp_lt0000> created at line 52.
    Found 7-bit register for signal <sum_val>.
    Found 8-bit register for signal <sum_val_new>.
    Found 7-bit adder for signal <sum_val_temp$addsub0000> created at line 125.
    Found 7-bit comparator greater for signal <sum_val_temp$cmp_gt0000> created at line 125.
    Found 8-bit addsub for signal <sum_val_temp$share0000> created at line 122.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <vending_machine_cpu> synthesized.


Synthesizing Unit <display_text>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_text.vhd".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 29                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | display_enable            (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state0                                         |
    | Power Up State     | state0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-of-4 decoder for signal <digit_select>.
    Found 8-bit 4-to-1 multiplexer for signal <seven_segment>.
    Found 8-bit adder for signal <cnt$addsub0000> created at line 85.
    Found 8-bit register for signal <cnt_reg>.
    Found 2-bit up counter for signal <segment_selector>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display_text> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/serial_interface.vhd".
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 17                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_50                    (rising_edge)        |
    | Clock enable       | serial_enable             (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <cnt$addsub0000> created at line 57.
    Found 10-bit register for signal <cnt_reg>.
    Found 2-bit up counter for signal <digit>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <bcdtab>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/bcdtab.vhd".
    Found 128x8-bit ROM for signal <q>.
    Summary:
	inferred   1 ROM(s).
Unit <bcdtab> synthesized.


Synthesizing Unit <display_10base>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_10base.vhd".
WARNING:Xst:646 - Signal <q1<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <seven_segment>.
    Found 1-of-4 decoder for signal <digit_select>.
    Found 4-bit register for signal <digit0>.
    Found 3-bit register for signal <digit1>.
    Found 4-bit register for signal <digit2>.
    Found 4-bit register for signal <digit3>.
    Found 4-bit 4-to-1 multiplexer for signal <digit_out>.
    Found 1-bit register for signal <new_enable>.
    Found 2-bit up counter for signal <selector>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display_10base> synthesized.


Synthesizing Unit <display_manager>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_manager.vhd".
Unit <display_manager> synthesized.


Synthesizing Unit <vending_machine>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine.vhd".
Unit <vending_machine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 128x8-bit ROM                                         : 2
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 3
# Registers                                            : 15
 1-bit register                                        : 6
 10-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 7-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_display_manager/Inst_display_10base/Inst_serial_interface/current_state/FSM> on signal <current_state[1:14]> with one-hot encoding.
----------------------------------------------
 State                      | Encoding
----------------------------------------------
 state_idle                 | 00000000000001
 state_start                | 00000000000010
 state0                     | 00000000000100
 state1                     | 00000000001000
 state2                     | 00000000010000
 state3                     | 00000000100000
 state4                     | 00000001000000
 state5                     | 00000010000000
 state6                     | 00000100000000
 state7                     | 00001000000000
 state_stop                 | 00010000000000
 state_digit_check          | 00100000000000
 state_digit_increment      | 10000000000000
 state_digit_increment_stop | 01000000000000
----------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_display_manager/Inst_display_text/current_state/FSM> on signal <current_state[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 state0      | 0000000001
 state1      | 0000000100
 state2      | 0000001000
 state3      | 0000010000
 state4      | 0000100000
 state5      | 0001000000
 state6      | 0010000000
 state7      | 0100000000
 state8      | 1000000000
 error_state | 0000000010
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_vending_machine_cpu/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 default_state     | 000
 coin2_state       | 001
 coin5_state       | 011
 wait_coin_state   | 110
 release_can_state | 100
 calc_state        | 111
 buy_state         | 010
 alarm_state       | 101
-------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 3
 128x8-bit ROM                                         : 2
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 3
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 2
 7-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vending_machine> ...

Optimizing unit <input_sync> ...

Optimizing unit <vending_machine_cpu> ...

Optimizing unit <display_text> ...

Optimizing unit <serial_interface> ...

Optimizing unit <display_10base> ...

Optimizing unit <display_manager> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vending_machine, actual ratio is 19.
FlipFlop Inst_input_sync/price_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop Inst_input_sync/price_0 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vending_machine.ngr
Top Level Output File Name         : vending_machine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 397
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 25
#      LUT2                        : 38
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 51
#      LUT3_L                      : 1
#      LUT4                        : 143
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 37
#      MUXF5                       : 46
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 110
#      FD                          : 39
#      FDC                         : 21
#      FDCE                        : 29
#      FDE                         : 13
#      FDPE                        : 2
#      FDR                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 12
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      152  out of    960    15%  
 Number of Slice Flip Flops:            110  out of   1920     5%  
 Number of 4 input LUTs:                269  out of   1920    14%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of     83    33%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | NONE(Inst_input_sync/price_0)| 68    |
clk_50                             | BUFGP                        | 42    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------+-------------------------------------------------------------------------------+-------+
Control Signal                                | Buffer(FF name)                                                               | Load  |
----------------------------------------------+-------------------------------------------------------------------------------+-------+
Inst_input_sync/reset(Inst_input_sync/reset:Q)| NONE(Inst_display_manager/Inst_display_10base/Inst_serial_interface/cnt_reg_0)| 52    |
----------------------------------------------+-------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.955ns (Maximum Frequency: 143.791MHz)
   Minimum input arrival time before clock: 1.754ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 5.477ns (frequency: 182.585MHz)
  Total number of paths / destination ports: 482 / 58
-------------------------------------------------------------------------
Delay:               5.477ns (Levels of Logic = 3)
  Source:            Inst_display_manager/Inst_display_10base/Inst_serial_interface/cnt_reg_1 (FF)
  Destination:       Inst_display_manager/Inst_display_10base/Inst_serial_interface/digit_1 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: Inst_display_manager/Inst_display_10base/Inst_serial_interface/cnt_reg_1 to Inst_display_manager/Inst_display_10base/Inst_serial_interface/digit_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_display_manager/Inst_display_10base/Inst_serial_interface/cnt_reg_1 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/cnt_reg_1)
     LUT4:I0->O            1   0.612   0.509  Inst_display_manager/Inst_display_10base/Inst_serial_interface/serial_enable_cmp_eq000022 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/serial_enable_cmp_eq000022)
     LUT4:I0->O           25   0.612   1.223  Inst_display_manager/Inst_display_10base/Inst_serial_interface/serial_enable_cmp_eq000032 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/serial_enable)
     LUT4:I0->O            2   0.612   0.380  Inst_display_manager/Inst_display_10base/Inst_serial_interface/digit_and00001 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/digit_and0000)
     FDE:CE                    0.483          Inst_display_manager/Inst_display_10base/Inst_serial_interface/digit_0
    ----------------------------------------
    Total                      5.477ns (2.833ns logic, 2.644ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.955ns (frequency: 143.791MHz)
  Total number of paths / destination ports: 1919 / 85
-------------------------------------------------------------------------
Delay:               6.955ns (Levels of Logic = 9)
  Source:            Inst_vending_machine_cpu/current_state_FSM_FFd3 (FF)
  Destination:       Inst_vending_machine_cpu/sum_val_new_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_vending_machine_cpu/current_state_FSM_FFd3 to Inst_vending_machine_cpu/sum_val_new_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.514   1.133  Inst_vending_machine_cpu/current_state_FSM_FFd3 (Inst_vending_machine_cpu/current_state_FSM_FFd3)
     LUT4:I1->O            2   0.612   0.449  Inst_vending_machine_cpu/add_val<0>1 (Inst_vending_machine_cpu/add_val<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_lut<0> (Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<0> (Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<1> (Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<2> (Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<3> (Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_cy<3>)
     XORCY:CI->O           2   0.699   0.383  Inst_vending_machine_cpu/Madd_sum_val_temp_addsub0000_xor<4> (Inst_vending_machine_cpu/sum_val_temp_addsub0000<4>)
     LUT4_D:I3->O          4   0.612   0.502  Inst_vending_machine_cpu/sum_val_temp<7>1_SW0 (N98)
     LUT4:I3->O            1   0.612   0.000  Inst_vending_machine_cpu/sum_val_temp<6>1 (Inst_vending_machine_cpu/sum_val_temp<6>)
     FDE:D                     0.268          Inst_vending_machine_cpu/sum_val_new_6
    ----------------------------------------
    Total                      6.955ns (4.488ns logic, 2.467ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              1.754ns (Levels of Logic = 1)
  Source:            price<0> (PAD)
  Destination:       Inst_input_sync/price_0 (FF)
  Destination Clock: clk rising

  Data Path: price<0> to Inst_input_sync/price_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  price_0_IBUF (price_0_IBUF)
     FD:D                      0.268          Inst_input_sync/price_0
    ----------------------------------------
    Total                      1.754ns (1.374ns logic, 0.380ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 606 / 14
-------------------------------------------------------------------------
Offset:              10.607ns (Levels of Logic = 8)
  Source:            Inst_display_manager/Inst_display_text/current_state_FSM_FFd5 (FF)
  Destination:       seven_segment<4> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_display_manager/Inst_display_text/current_state_FSM_FFd5 to seven_segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.514   1.045  Inst_display_manager/Inst_display_text/current_state_FSM_FFd5 (Inst_display_manager/Inst_display_text/current_state_FSM_FFd5)
     LUT2:I0->O            4   0.612   0.502  Inst_display_manager/Inst_display_text/digit3<1>11 (Inst_display_manager/Inst_display_text/N13)
     LUT4:I3->O            5   0.612   0.607  Inst_display_manager/Inst_display_text/digit2<4>11 (Inst_display_manager/Inst_display_text/N17)
     LUT4:I1->O            2   0.612   0.410  Inst_display_manager/Inst_display_text/digit3<5> (Inst_display_manager/Inst_display_text/digit3<5>)
     LUT3:I2->O            1   0.612   0.387  Inst_display_manager/Inst_display_text/digit3<4>1 (Inst_display_manager/Inst_display_text/digit3<4>)
     LUT3:I2->O            1   0.612   0.000  Inst_display_manager/Inst_display_text/Mmux_seven_segment_34 (Inst_display_manager/Inst_display_text/Mmux_seven_segment_34)
     MUXF5:I1->O           1   0.278   0.000  Inst_display_manager/Inst_display_text/Mmux_seven_segment_2_f5_3 (Inst_display_manager/seven_segment_text<4>)
     MUXF5:I1->O           1   0.278   0.357  Inst_display_manager/seven_segment_temp<4>_f5 (seven_segment_4_OBUF)
     OBUF:I->O                 3.169          seven_segment_4_OBUF (seven_segment<4>)
    ----------------------------------------
    Total                     10.607ns (7.299ns logic, 3.308ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 27 / 1
-------------------------------------------------------------------------
Offset:              8.590ns (Levels of Logic = 6)
  Source:            Inst_display_manager/Inst_display_10base/Inst_serial_interface/current_state_FSM_FFd11 (FF)
  Destination:       tx (PAD)
  Source Clock:      clk_50 rising

  Data Path: Inst_display_manager/Inst_display_10base/Inst_serial_interface/current_state_FSM_FFd11 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.568  Inst_display_manager/Inst_display_10base/Inst_serial_interface/current_state_FSM_FFd11 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/current_state_FSM_FFd11)
     LUT4:I1->O            1   0.612   0.000  Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx1321 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx1321)
     MUXF5:I0->O           1   0.278   0.387  Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx132_f5 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx132)
     LUT4:I2->O            1   0.612   0.509  Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx149_SW0 (N124)
     LUT4:I0->O            1   0.612   0.360  Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx149 (Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx149)
     LUT4:I3->O            1   0.612   0.357  Inst_display_manager/Inst_display_10base/Inst_serial_interface/tx174 (tx_OBUF)
     OBUF:I->O                 3.169          tx_OBUF (tx)
    ----------------------------------------
    Total                      8.590ns (6.409ns logic, 2.181ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.06 secs
 
--> 

Total memory usage is 262028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

