<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3985" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3985{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3985{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3985{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3985{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_3985{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_3985{left:70px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t7_3985{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_3985{left:70px;bottom:1003px;}
#t9_3985{left:96px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3985{left:96px;bottom:990px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tb_3985{left:96px;bottom:973px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tc_3985{left:96px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_3985{left:96px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3985{left:70px;bottom:913px;}
#tf_3985{left:96px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3985{left:96px;bottom:900px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#th_3985{left:96px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ti_3985{left:96px;bottom:866px;letter-spacing:-0.13px;}
#tj_3985{left:70px;bottom:808px;letter-spacing:0.13px;}
#tk_3985{left:152px;bottom:808px;letter-spacing:0.15px;word-spacing:0.01px;}
#tl_3985{left:70px;bottom:784px;letter-spacing:-0.14px;}
#tm_3985{left:100px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3985{left:235px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#to_3985{left:70px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tp_3985{left:415px;bottom:767px;letter-spacing:-0.17px;word-spacing:-0.2px;}
#tq_3985{left:517px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tr_3985{left:70px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3985{left:70px;bottom:724px;}
#tt_3985{left:96px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3985{left:96px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tv_3985{left:96px;bottom:694px;letter-spacing:-0.35px;word-spacing:0.42px;}
#tw_3985{left:70px;bottom:667px;}
#tx_3985{left:96px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ty_3985{left:96px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tz_3985{left:96px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t10_3985{left:70px;bottom:611px;}
#t11_3985{left:96px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3985{left:96px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t13_3985{left:96px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3985{left:70px;bottom:554px;}
#t15_3985{left:96px;bottom:558px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t16_3985{left:554px;bottom:558px;letter-spacing:-0.12px;word-spacing:-1.02px;}
#t17_3985{left:96px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t18_3985{left:96px;bottom:516px;}
#t19_3985{left:122px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t1a_3985{left:122px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3985{left:96px;bottom:475px;}
#t1c_3985{left:122px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1d_3985{left:122px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_3985{left:70px;bottom:432px;}
#t1f_3985{left:96px;bottom:435px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1g_3985{left:554px;bottom:435px;letter-spacing:-0.12px;word-spacing:-1.02px;}
#t1h_3985{left:96px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1i_3985{left:264px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1j_3985{left:650px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t1k_3985{left:96px;bottom:402px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#t1l_3985{left:96px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1m_3985{left:96px;bottom:368px;letter-spacing:-0.13px;}
#t1n_3985{left:128px;bottom:375px;}
#t1o_3985{left:143px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1p_3985{left:70px;bottom:342px;}
#t1q_3985{left:96px;bottom:345px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1r_3985{left:554px;bottom:345px;letter-spacing:-0.12px;word-spacing:-1.02px;}
#t1s_3985{left:96px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1t_3985{left:374px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_3985{left:96px;bottom:304px;}
#t1v_3985{left:122px;bottom:304px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#t1w_3985{left:419px;bottom:304px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t1x_3985{left:122px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1y_3985{left:366px;bottom:294px;}
#t1z_3985{left:96px;bottom:263px;}
#t20_3985{left:122px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t21_3985{left:122px;bottom:246px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t22_3985{left:122px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t23_3985{left:423px;bottom:229px;}
#t24_3985{left:432px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t25_3985{left:122px;bottom:212px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#t26_3985{left:70px;bottom:188px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t27_3985{left:150px;bottom:188px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#t28_3985{left:322px;bottom:188px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t29_3985{left:823px;bottom:188px;letter-spacing:-0.11px;}
#t2a_3985{left:70px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t2b_3985{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t2c_3985{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t2d_3985{left:92px;bottom:116px;letter-spacing:-0.13px;}

.s1_3985{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3985{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3985{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3985{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3985{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3985{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3985{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3985{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_3985{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3985" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3985Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3985" style="-webkit-user-select: none;"><object width="935" height="1210" data="3985/3985.svg" type="image/svg+xml" id="pdf3985" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3985" class="t s1_3985">Vol. 3C </span><span id="t2_3985" class="t s1_3985">26-15 </span>
<span id="t3_3985" class="t s2_3985">VMX NON-ROOT OPERATION </span>
<span id="t4_3985" class="t s3_3985">transitions to the C0 C-state and causes a VM exit; the timer does not cause a VM exit if it counts down to zero in </span>
<span id="t5_3985" class="t s3_3985">the wait-for-SIPI state. The timer is not decremented in C-states deeper than C2. </span>
<span id="t6_3985" class="t s3_3985">Treatment of the timer in the case of system management interrupts (SMIs) and system-management mode </span>
<span id="t7_3985" class="t s3_3985">(SMM) depends on whether the treatment of SMIs and SMM: </span>
<span id="t8_3985" class="t s4_3985">• </span><span id="t9_3985" class="t s3_3985">If the default treatment of SMIs and SMM (see Section 32.14) is active, the VMX-preemption timer counts </span>
<span id="ta_3985" class="t s3_3985">across an SMI to VMX non-root operation, subsequent execution in SMM, and the return from SMM via the RSM </span>
<span id="tb_3985" class="t s3_3985">instruction. However, the timer can cause a VM exit only from VMX non-root operation. If the timer expires </span>
<span id="tc_3985" class="t s3_3985">during SMI, in SMM, or during RSM, a timer-induced VM exit occurs immediately after RSM with its normal </span>
<span id="td_3985" class="t s3_3985">priority unless it is blocked based on activity state (Section 26.2). </span>
<span id="te_3985" class="t s4_3985">• </span><span id="tf_3985" class="t s3_3985">If the dual-monitor treatment of SMIs and SMM (see Section 32.15) is active, transitions into and out of SMM </span>
<span id="tg_3985" class="t s3_3985">are VM exits and VM entries, respectively. The treatment of the VMX-preemption timer by those transitions is </span>
<span id="th_3985" class="t s3_3985">mostly the same as for ordinary VM exits and VM entries; Section 32.15.2 and Section 32.15.4 detail some </span>
<span id="ti_3985" class="t s3_3985">differences. </span>
<span id="tj_3985" class="t s5_3985">26.5.2 </span><span id="tk_3985" class="t s5_3985">Monitor Trap Flag </span>
<span id="tl_3985" class="t s3_3985">The </span><span id="tm_3985" class="t s6_3985">monitor trap flag </span><span id="tn_3985" class="t s3_3985">is a debugging feature that causes VM exits to occur on certain instruction boundaries in </span>
<span id="to_3985" class="t s3_3985">VMX non-root operation. Such VM exits are called </span><span id="tp_3985" class="t s6_3985">MTF VM exits</span><span id="tq_3985" class="t s3_3985">. An MTF VM exit may occur on an instruction </span>
<span id="tr_3985" class="t s3_3985">boundary in VMX non-root operation as follows: </span>
<span id="ts_3985" class="t s4_3985">• </span><span id="tt_3985" class="t s3_3985">If the “monitor trap flag” VM-execution control is 1 and VM entry is injecting a vectored event (see Section </span>
<span id="tu_3985" class="t s3_3985">27.6.1), an MTF VM exit is pending on the instruction boundary before the first instruction following the </span>
<span id="tv_3985" class="t s3_3985">VM entry. </span>
<span id="tw_3985" class="t s4_3985">• </span><span id="tx_3985" class="t s3_3985">If VM entry is injecting a pending MTF VM exit (see Section 27.6.2), an MTF VM exit is pending on the </span>
<span id="ty_3985" class="t s3_3985">instruction boundary before the first instruction following the VM entry. This is the case even if the “monitor </span>
<span id="tz_3985" class="t s3_3985">trap flag” VM-execution control is 0. </span>
<span id="t10_3985" class="t s4_3985">• </span><span id="t11_3985" class="t s3_3985">If the “monitor trap flag” VM-execution control is 1, VM entry is not injecting an event, and a pending event </span>
<span id="t12_3985" class="t s3_3985">(e.g., debug exception or interrupt) is delivered before an instruction can execute, an MTF VM exit is pending </span>
<span id="t13_3985" class="t s3_3985">on the instruction boundary following delivery of the event (or any nested exception). </span>
<span id="t14_3985" class="t s4_3985">• </span><span id="t15_3985" class="t s3_3985">Suppose that the “monitor trap flag” VM-execution control is 1, VM </span><span id="t16_3985" class="t s3_3985">entry is not injecting an event, and the first </span>
<span id="t17_3985" class="t s3_3985">instruction following VM entry is a REP-prefixed string instruction: </span>
<span id="t18_3985" class="t s3_3985">— </span><span id="t19_3985" class="t s3_3985">If the first iteration of the instruction causes a fault, an MTF VM exit is pending on the instruction boundary </span>
<span id="t1a_3985" class="t s3_3985">following delivery of the fault (or any nested exception). </span>
<span id="t1b_3985" class="t s3_3985">— </span><span id="t1c_3985" class="t s3_3985">If the first iteration of the instruction does not cause a fault, an MTF VM exit is pending on the instruction </span>
<span id="t1d_3985" class="t s3_3985">boundary after that iteration. </span>
<span id="t1e_3985" class="t s4_3985">• </span><span id="t1f_3985" class="t s3_3985">Suppose that the “monitor trap flag” VM-execution control is 1, VM </span><span id="t1g_3985" class="t s3_3985">entry is not injecting an event, and the first </span>
<span id="t1h_3985" class="t s3_3985">instruction following VM </span><span id="t1i_3985" class="t s3_3985">entry is the XBEGIN instruction. In this case, an MTF VM </span><span id="t1j_3985" class="t s3_3985">exit is pending at the fallback </span>
<span id="t1k_3985" class="t s3_3985">instruction address of the XBEGIN instruction. This behavior applies regardless of whether advanced debugging </span>
<span id="t1l_3985" class="t s3_3985">of RTM transactional regions has been enabled (see Section 16.3.7, “RTM-Enabled Debugger Support,” of </span>
<span id="t1m_3985" class="t s3_3985">Intel </span>
<span id="t1n_3985" class="t s7_3985">® </span>
<span id="t1o_3985" class="t s3_3985">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). </span>
<span id="t1p_3985" class="t s4_3985">• </span><span id="t1q_3985" class="t s3_3985">Suppose that the “monitor trap flag” VM-execution control is 1, VM </span><span id="t1r_3985" class="t s3_3985">entry is not injecting an event, and the first </span>
<span id="t1s_3985" class="t s3_3985">instruction following VM entry is neither </span><span id="t1t_3985" class="t s3_3985">a REP-prefixed string instruction or the XBEGIN instruction: </span>
<span id="t1u_3985" class="t s3_3985">— </span><span id="t1v_3985" class="t s3_3985">If the instruction causes a fault, an MTF VM </span><span id="t1w_3985" class="t s3_3985">exit is pending on the instruction boundary following delivery of </span>
<span id="t1x_3985" class="t s3_3985">the fault (or any nested exception). </span>
<span id="t1y_3985" class="t s7_3985">1 </span>
<span id="t1z_3985" class="t s3_3985">— </span><span id="t20_3985" class="t s3_3985">If the instruction does not cause a fault, an MTF VM exit is pending on the instruction boundary following </span>
<span id="t21_3985" class="t s3_3985">execution of that instruction. If the instruction is INT1, INT3, or INTO, this boundary follows delivery of any </span>
<span id="t22_3985" class="t s3_3985">software exception. If the instruction is INT </span><span id="t23_3985" class="t s8_3985">n</span><span id="t24_3985" class="t s3_3985">, this boundary follows delivery of a software interrupt. If the </span>
<span id="t25_3985" class="t s3_3985">instruction is HLT, the MTF VM exit will be from the HLT activity state. </span>
<span id="t26_3985" class="t s3_3985">No MTF VM </span><span id="t27_3985" class="t s3_3985">exit occurs if another VM </span><span id="t28_3985" class="t s3_3985">exit occurs before reaching the instruction boundary on which an MTF VM </span><span id="t29_3985" class="t s3_3985">exit </span>
<span id="t2a_3985" class="t s3_3985">would be pending (e.g., due to an exception or triple fault). </span>
<span id="t2b_3985" class="t s9_3985">1. </span><span id="t2c_3985" class="t s9_3985">This item includes the cases of an invalid opcode exception—#UD— generated by the UD0, UD1, and UD2 instructions and a BOUND- </span>
<span id="t2d_3985" class="t s9_3985">range exceeded exception—#BR—generated by the BOUND instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
