$date
	Mon Sep 17 08:46:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem3_tb $end
$var wire 1 ! even_parity $end
$var reg 16 " data [15:0] $end
$scope module p3 $end
$var wire 16 # data_in [15:0] $end
$var wire 1 ! even_parity_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
x!
$end
#10
0!
b11111 "
b11111 #
#20
1!
b1111 "
b1111 #
#30
