/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0x25c)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0xa1c)
#define image_0_flush_task_1st_wakeup_request        (0x154)
#define image_0_g9991_flow_control_wakeup_request        (0x898)
#define image_0_initialization_task        (0x8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x25c)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0xa1c)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x154)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0x898)
#define image_0_start_task_initialization_task        (0x8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x5fc)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x5fc)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x97)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x287)
#define image_0_flush_task_1st_wakeup_request        (0x55)
#define image_0_g9991_flow_control_wakeup_request        (0x226)
#define image_0_initialization_task        (0x2)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x97)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x287)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x55)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0x226)
#define image_0_start_task_initialization_task        (0x2)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x17f)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x17f)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_cpu_recycle_wakeup_request        (0xae0)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0x72c)
#define image_1_cpu_rx_copy_wakeup_request        (0x154)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xa20)
#define image_1_cpu_rx_wakeup_request        (0x72c)
#define image_1_debug_routine        (0x48)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0xc34)
#define image_1_start_task_cpu_recycle_wakeup_request        (0xae0)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x154)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0xa20)
#define image_1_start_task_cpu_rx_wakeup_request        (0x72c)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0xc34)

#else

#define image_1_cpu_recycle_wakeup_request        (0x2b8)
#define image_1_cpu_rx_copy_spdtest_dispatch        (0x1cb)
#define image_1_cpu_rx_copy_wakeup_request        (0x55)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x288)
#define image_1_cpu_rx_wakeup_request        (0x1cb)
#define image_1_debug_routine        (0x12)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x30d)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x2b8)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x55)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x288)
#define image_1_start_task_cpu_rx_wakeup_request        (0x1cb)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x30d)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_cpu_recycle_wakeup_request        (0xce4)
#define image_2_cpu_tx_read_ring_indices        (0x54c)
#define image_2_cpu_tx_wakeup_request        (0x54c)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0xe38)
#define image_2_start_task_cpu_recycle_wakeup_request        (0xce4)
#define image_2_start_task_cpu_tx_wakeup_request        (0x54c)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x114)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0xe38)
#define image_2_start_task_timer_common_task_wakeup_request        (0xeb0)
#define image_2_timer_common_task_wakeup_request        (0xeb0)

#else

#define image_2_cpu_recycle_wakeup_request        (0x339)
#define image_2_cpu_tx_read_ring_indices        (0x153)
#define image_2_cpu_tx_wakeup_request        (0x153)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x38e)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x339)
#define image_2_start_task_cpu_tx_wakeup_request        (0x153)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x45)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x38e)
#define image_2_start_task_timer_common_task_wakeup_request        (0x3ac)
#define image_2_timer_common_task_wakeup_request        (0x3ac)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x1018)
#define image_3_debug_routine        (0x88)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0xe4c)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1fac)
#define image_3_flush_task_1st_wakeup_request        (0xf30)
#define image_3_gpon_control_wakeup_request        (0x15a4)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x13f4)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1018)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xe4c)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1fac)
#define image_3_start_task_flush_task_1st_wakeup_request        (0xf30)
#define image_3_start_task_gpon_control_wakeup_request        (0x15a4)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x13f4)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1c7c)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x2c4)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1c7c)
#define image_3_us_tx_task_1st_wakeup_request        (0x2c4)
#define image_3_us_tx_task_wakeup_request        (0x2c4)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x406)
#define image_3_debug_routine        (0x22)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x393)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x7eb)
#define image_3_flush_task_1st_wakeup_request        (0x3cc)
#define image_3_gpon_control_wakeup_request        (0x569)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x4fd)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x406)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x393)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x7eb)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x3cc)
#define image_3_start_task_gpon_control_wakeup_request        (0x569)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x4fd)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x71f)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xb1)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x71f)
#define image_3_us_tx_task_1st_wakeup_request        (0xb1)
#define image_3_us_tx_task_wakeup_request        (0xb1)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_gpe_cmd_copy_bits_16        (0x36b4)
#define image_4_gpe_cmd_replace_16        (0x3674)
#define image_4_gpe_cmd_replace_32        (0x367c)
#define image_4_gpe_cmd_replace_bits_16        (0x3694)
#define image_4_gpe_cmd_skip_if        (0x36e4)
#define image_4_gpe_vlan_action_cmd_drop        (0x3704)
#define image_4_gpe_vlan_action_cmd_dscp        (0x3708)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x375c)
#define image_4_initialization_task        (0x8)
#define image_4_processing_wakeup_request        (0xcec)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0xcec)
#define image_4_tcam_cmd_dst_ip        (0x2e9c)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x2ef0)
#define image_4_tcam_cmd_dst_mac        (0x2f80)
#define image_4_tcam_cmd_dst_port        (0x2f3c)
#define image_4_tcam_cmd_ethertype        (0x2cc0)
#define image_4_tcam_cmd_gem_flow        (0x2dd0)
#define image_4_tcam_cmd_generic_l2        (0x2fac)
#define image_4_tcam_cmd_generic_l3        (0x2fe0)
#define image_4_tcam_cmd_generic_l4        (0x3014)
#define image_4_tcam_cmd_ic_submit        (0x2c4c)
#define image_4_tcam_cmd_ingress_port        (0x2db8)
#define image_4_tcam_cmd_inner_pbit        (0x2d20)
#define image_4_tcam_cmd_inner_tpid        (0x2ca8)
#define image_4_tcam_cmd_inner_vid        (0x2cf0)
#define image_4_tcam_cmd_ip_protocol        (0x2d50)
#define image_4_tcam_cmd_ipv6_label        (0x2de8)
#define image_4_tcam_cmd_l3_protocol        (0x2d68)
#define image_4_tcam_cmd_network_layer        (0x2d98)
#define image_4_tcam_cmd_outer_pbit        (0x2d08)
#define image_4_tcam_cmd_outer_tpid        (0x2c90)
#define image_4_tcam_cmd_outer_vid        (0x2cd8)
#define image_4_tcam_cmd_src_ip        (0x2e14)
#define image_4_tcam_cmd_src_ipv6_masked        (0x2e68)
#define image_4_tcam_cmd_src_mac        (0x2f54)
#define image_4_tcam_cmd_src_port        (0x2f24)
#define image_4_tcam_cmd_tos        (0x2d80)
#define image_4_tcam_cmd_vlan_num        (0x2d38)

#else

#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_gpe_cmd_copy_bits_16        (0xdad)
#define image_4_gpe_cmd_replace_16        (0xd9d)
#define image_4_gpe_cmd_replace_32        (0xd9f)
#define image_4_gpe_cmd_replace_bits_16        (0xda5)
#define image_4_gpe_cmd_skip_if        (0xdb9)
#define image_4_gpe_vlan_action_cmd_drop        (0xdc1)
#define image_4_gpe_vlan_action_cmd_dscp        (0xdc2)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0xdd7)
#define image_4_initialization_task        (0x2)
#define image_4_processing_wakeup_request        (0x33b)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x33b)
#define image_4_tcam_cmd_dst_ip        (0xba7)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xbbc)
#define image_4_tcam_cmd_dst_mac        (0xbe0)
#define image_4_tcam_cmd_dst_port        (0xbcf)
#define image_4_tcam_cmd_ethertype        (0xb30)
#define image_4_tcam_cmd_gem_flow        (0xb74)
#define image_4_tcam_cmd_generic_l2        (0xbeb)
#define image_4_tcam_cmd_generic_l3        (0xbf8)
#define image_4_tcam_cmd_generic_l4        (0xc05)
#define image_4_tcam_cmd_ic_submit        (0xb13)
#define image_4_tcam_cmd_ingress_port        (0xb6e)
#define image_4_tcam_cmd_inner_pbit        (0xb48)
#define image_4_tcam_cmd_inner_tpid        (0xb2a)
#define image_4_tcam_cmd_inner_vid        (0xb3c)
#define image_4_tcam_cmd_ip_protocol        (0xb54)
#define image_4_tcam_cmd_ipv6_label        (0xb7a)
#define image_4_tcam_cmd_l3_protocol        (0xb5a)
#define image_4_tcam_cmd_network_layer        (0xb66)
#define image_4_tcam_cmd_outer_pbit        (0xb42)
#define image_4_tcam_cmd_outer_tpid        (0xb24)
#define image_4_tcam_cmd_outer_vid        (0xb36)
#define image_4_tcam_cmd_src_ip        (0xb85)
#define image_4_tcam_cmd_src_ipv6_masked        (0xb9a)
#define image_4_tcam_cmd_src_mac        (0xbd5)
#define image_4_tcam_cmd_src_port        (0xbc9)
#define image_4_tcam_cmd_tos        (0xb60)
#define image_4_tcam_cmd_vlan_num        (0xb4e)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e9c}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ef0}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f80}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f3c}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2cc0}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2dd0}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2fac}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2fe0}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3014}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2c4c}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2db8}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d20}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2ca8}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2cf0}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d50}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2de8}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d68}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d98}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d08}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2c90}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2cd8}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e14}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2e68}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f54}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2f24}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d80}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x2d38}

#else

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xba7}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbbc}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbe0}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbcf}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb30}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb74}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbeb}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbf8}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xc05}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb13}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb6e}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb48}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb2a}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb3c}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb54}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb7a}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb5a}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb66}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb42}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb24}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb36}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb85}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb9a}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbd5}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xbc9}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb60}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xb4e}

#endif


#endif

