# nandgame-solutions
solutions for http://nandgame.com/

* <a href="#01-Invert">01 Invert</a>
* <a href="#02-And">02 And</a>
* <a href="#03-Or">03 Or</a>
* <a href="#04-Xor">04 Xor</a>
* <a href="#05-Half-adder">05 Half adder</a>
* <a href="#06-Full-adder">06 Full adder</a>
* <a href="#07-Multi-bit-adder">07 Multi-bit adder</a>
* <a href="#08-Increment">08 Increment</a>
* <a href="#09-Subtraction">09 Subtraction</a>
* <a href="#10-Equal-to-zero">10 Equal to zero</a>
* <a href="#11-Less-than-zero">11 Less than zero</a>
* <a href="#12-Selector">12 Selector</a>
* <a href="#13-Switch">13 Switch</a>
* <a href="#14-Latch">14 Latch</a>
* <a href="#15-Data-Flip-flop">15 Data Flip-flop</a>
* <a href="#16-Register">16 Register</a>
* <a href="#17-Counter">17 Counter</a>
* <a href="#18-RAM">18 RAM</a>
* <a href="#19-Unary-ALU">19 Unary ALU</a>
* <a href="#20-ALU">20 ALU</a>
* <a href="#21-Opcodes">21 Opcodes</a>
* <a href="#22-Condition">22 Condition</a>
* <a href="#23-Combined-memory">23 Combined memory</a>
* <a href="#24-Instruction-decoder">24 Instruction decoder</a>
* <a href="#25-Control-unit">25 Control unit</a>
* <a href="#26-Program-engine">26 Program engine</a>
* <a href="#27-Computer">27 Computer</a>
* <a href="#28-Input-and-output">28 Input and output</a>

## 01 Invert
![01 invert](/01_invert.png)

## 02 And
![02 and](/02_and.png)

## 03 Or
![03 or](/03_or.png)

## 04 Xor
![04 xor](/04_xor.png)

## 05 Half adder
![05 half_adder](/05_half_adder.png)

## 06 Full adder
![06a full_adder](/06a_full_adder.png)

![06b full_adder](/06b_full_adder.png)

## 07 Multi-bit adder
![07 multi-bit_adder](/07_multi-bit_adder.png)

## 08 Increment
![08 increment](/08_increment.png)

## 09 Subtraction
![09 subtraction](/09_subtraction.png)

## 10 Equal to zero
![10 equal_to_zero](/10_equal_to_zero.png)

## 11 Less than zero
![11 less_than_zero](/11_less_than_zero.png)

## 12 Selector
![12 selector](/12_selector.png)

## 13 Switch
![13 switch](/13_switch.png)

## 14 Latch
![14a latch](/14a_latch.png)

![14b latch](/14b_latch.png)

## 15 Data Flip-flop
![15a data_flip-flop](/15a_data_flip-flop.png)

![15b data_flip-flop](/15b_data_flip-flop.png)

![15c data_flip-flop](/15c_data_flip-flop.png)

## 16 Register
![16 register](/16_register.png)

## 17 Counter
![17 counter](/17_counter.png)

## 18 RAM
![18 ram](/18_ram.png)

## 19 Unary ALU
![19 unary_alu](/19_unary_alu.png)

## 20 ALU
![20a alu](/20a_alu.png)

![20b alu](/20b_alu.png)

## 21 Opcodes
![21 opcodes](/21_opcodes.png)

## 22 Condition
![22a condition](/22a_condition.png)

![22b condition](/22b_condition.png)

## 23 Combined memory
![23 combined_memory](/23_combined_memory.png)

## 24 Instruction decoder
![24 instruction_decoder](/24_instruction_decoder.png)

![24s instruction_decoder](/24s_instruction_decoder.png)

## 25 Control unit
![25 control_unit](/25_control_unit.png)

## 26 Program engine
![26 program_engine](/26_program_engine.png)

## 27 Computer
![27 computer](/27_computer.png)

## 28 Input and output
![28 input_and_output](/28_input_and_output.png)

