#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jul 26 17:46:26 2017
# Process ID: 7288
# Current directory: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7896 D:\Vivado_Program_Files\20170711_ESP8266\ESP8266_Config_0.1\ESP8266_Config_0.1.xpr
# Log file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/vivado.log
# Journal file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 837.598 ; gain = 194.363
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1/ESP8266_Config_0.1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 11 11:00:45 2017...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 891.746 ; gain = 0.000
create_project StateMachine_0.1 D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 891.746 ; gain = 0.000
set_property target_language VHDL [current_project]
close [ open D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd w ]
add_files D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd w ]
add_files -fileset sim_1 D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:43]
ERROR: [VRFC 10-1471] type error near s_count ; current type integer; expected type std_logic_vector [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:43]
ERROR: [VRFC 10-1471] type error near s_count ; current type integer; expected type std_logic_vector [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:43]
ERROR: [VRFC 10-408] cannot convert type integer to type std_logic_vector [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-408] cannot convert type integer to type std_logic_vector [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-408] cannot convert type integer to type std_logic_vector [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-1082] near std_logic_vector ; type conversion expects one single argument [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-1082] near std_logic_vector ; type conversion expects one single argument [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
ERROR: [VRFC 10-408] cannot convert type natural to type std_logic_vector [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd:42]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FeedbackOnVariable
ERROR: [VRFC 10-91] s_rst is not declared [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FeedbackOnVariable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_FeedbackOnVariable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sources_1/FeedbackOnVariables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FeedbackOnVariables
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.srcs/sim_1/tb_FeedbackOnVariable.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FeedbackOnVariable
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 3ade6740cafa4188ba6d8db7a5311f73 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_FeedbackOnVariable_behav xil_defaultlib.tb_FeedbackOnVariable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FeedbackOnVariables [feedbackonvariables_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_feedbackonvariable
Built simulation snapshot tb_FeedbackOnVariable_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xsim.dir/tb_FeedbackOnVariable_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 11 11:21:17 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FeedbackOnVariable_behav -key {Behavioral:sim_1:Functional:tb_FeedbackOnVariable} -tclbatch {tb_FeedbackOnVariable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_FeedbackOnVariable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FeedbackOnVariable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 895.270 ; gain = 3.523
add_wave {{/tb_FeedbackOnVariable/inst_FeedbackOnVariables}} 
run 10 us
set_property target_simulator ModelSim [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Vivado_Program_Files/StateMachineTests/StateMachine_0.1/StateMachine_0.1.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
ERROR: [USF-ModelSim-48] Failed to locate 'vsim.exe' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
