

================================================================
== Vivado HLS Report for 'g_sum'
================================================================
* Date:           Tue Dec 11 22:56:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    32.100|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  170|  170|  170|  170|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2     |  136|  136|        34|          -|          -|     4|    no    |
        | + Loop 2.1  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     94|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     177|    195|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|      43|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     220|    405|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U14  |lenetSynthMatlab_bkb  |        0|      2|  177|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      2|  177|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_9_fu_162_p2      |     +    |      0|  0|  15|           5|           1|
    |k_23_fu_117_p2       |     +    |      0|  0|  15|           5|           1|
    |k_24_fu_134_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp_154_fu_178_p2    |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_128_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_111_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_156_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp1_fu_168_p2       |    xor   |      0|  0|   6|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  94|          38|          32|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  38|          7|    1|          7|
    |b_k_reg_93  |   9|          2|    5|         10|
    |k_1_reg_82  |   9|          2|    3|          6|
    |k_reg_71    |   9|          2|    5|         10|
    |x_address0  |  15|          3|    7|         21|
    |y_address0  |  21|          4|    4|         16|
    |y_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 116|         23|   57|        166|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  6|   0|    6|          0|
    |b_k_9_reg_227     |  5|   0|    5|          0|
    |b_k_reg_93        |  5|   0|    5|          0|
    |k_1_reg_82        |  3|   0|    3|          0|
    |k_23_reg_196      |  5|   0|    5|          0|
    |k_24_reg_214      |  3|   0|    3|          0|
    |k_reg_71          |  5|   0|    5|          0|
    |tmp_cast_reg_219  |  2|   0|    7|          5|
    |tmp_reg_201       |  5|   0|   64|         59|
    |y_addr_2_reg_237  |  4|   0|    4|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 43|   0|  107|         64|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     g_sum    | return value |
|x_address0  | out |    7|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    4|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

