
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_verifier.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gen_table_verifier>:
   0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	sub	sp, sp, #492	; 0x1ec
   8:	mov	r4, r1
   c:	mov	r8, r0
  10:	mov	r2, #220	; 0xdc
  14:	mov	r1, #0
  18:	add	r0, sp, #48	; 0x30
  1c:	bl	0 <memset>
  20:	mov	r2, #220	; 0xdc
  24:	mov	r1, #0
  28:	add	r0, sp, #268	; 0x10c
  2c:	bl	0 <memset>
  30:	mov	r1, r4
  34:	ldr	r0, [r4, #12]
  38:	add	r2, sp, #48	; 0x30
  3c:	bl	0 <__flatcc_fb_scoped_symbol_name>
  40:	add	r2, sp, #48	; 0x30
  44:	ldr	r0, [r8, #204]	; 0xcc
  48:	ldr	r1, [pc, #1100]	; 49c <gen_table_verifier+0x49c>
  4c:	bl	0 <fprintf>
  50:	ldr	r4, [r4, #20]
  54:	cmp	r4, #0
  58:	beq	170 <gen_table_verifier+0x170>
  5c:	ldr	sl, [pc, #1084]	; 4a0 <gen_table_verifier+0x4a0>
  60:	ldr	r9, [pc, #1084]	; 4a4 <gen_table_verifier+0x4a4>
  64:	ldr	fp, [pc, #1084]	; 4a8 <gen_table_verifier+0x4a8>
  68:	mov	r2, #1
  6c:	ldrh	r3, [r4, #72]	; 0x48
  70:	tst	r3, #4
  74:	bne	15c <gen_table_verifier+0x15c>
  78:	cmp	r2, #0
  7c:	beq	35c <gen_table_verifier+0x35c>
  80:	ldr	r3, [r8, #204]	; 0xcc
  84:	mov	r2, #28
  88:	mov	r1, #1
  8c:	ldr	r0, [pc, #1048]	; 4ac <gen_table_verifier+0x4ac>
  90:	bl	0 <fwrite>
  94:	ldrh	r2, [r4, #72]	; 0x48
  98:	ldrh	r3, [r4, #24]
  9c:	lsr	r2, r2, #8
  a0:	sub	r3, r3, #7
  a4:	and	r5, r2, #1
  a8:	cmp	r3, #8
  ac:	ldrls	pc, [pc, r3, lsl #2]
  b0:	b	f8 <gen_table_verifier+0xf8>
  b4:	.word	0x00000204
  b8:	.word	0x000000d8
  bc:	.word	0x000002a4
  c0:	.word	0x0000028c
  c4:	.word	0x000000f8
  c8:	.word	0x000000f8
  cc:	.word	0x000000f8
  d0:	.word	0x000002bc
  d4:	.word	0x00000254
  d8:	ldrh	r1, [r4, #74]	; 0x4a
  dc:	ldrd	r2, [r4, #96]	; 0x60
  e0:	ldr	r0, [r8, #204]	; 0xcc
  e4:	str	r1, [sp, #8]
  e8:	ldrd	r6, [r4, #88]	; 0x58
  ec:	ldr	r1, [pc, #956]	; 4b0 <gen_table_verifier+0x4b0>
  f0:	strd	r6, [sp]
  f4:	bl	0 <fprintf>
  f8:	ldr	r2, [r4, #4]
  fc:	mov	r1, sl
 100:	ldr	r0, [r8, #204]	; 0xcc
 104:	ldr	r3, [r2]
 108:	ldr	r2, [r2, #4]
 10c:	bl	0 <fprintf>
 110:	ldr	r4, [r4]
 114:	cmp	r4, #0
 118:	beq	484 <gen_table_verifier+0x484>
 11c:	ldrh	r3, [r4, #72]	; 0x48
 120:	tst	r3, #4
 124:	beq	35c <gen_table_verifier+0x35c>
 128:	ldr	r4, [r4]
 12c:	cmp	r4, #0
 130:	beq	484 <gen_table_verifier+0x484>
 134:	ldrh	r3, [r4, #72]	; 0x48
 138:	tst	r3, #4
 13c:	beq	35c <gen_table_verifier+0x35c>
 140:	ldr	r4, [r4]
 144:	cmp	r4, #0
 148:	beq	484 <gen_table_verifier+0x484>
 14c:	ldrh	r3, [r4, #72]	; 0x48
 150:	tst	r3, #4
 154:	beq	35c <gen_table_verifier+0x35c>
 158:	mov	r2, #0
 15c:	ldr	r4, [r4]
 160:	cmp	r4, #0
 164:	bne	6c <gen_table_verifier+0x6c>
 168:	cmp	r2, #0
 16c:	beq	484 <gen_table_verifier+0x484>
 170:	ldr	r3, [r8, #204]	; 0xcc
 174:	mov	r2, #29
 178:	mov	r1, #1
 17c:	ldr	r0, [pc, #816]	; 4b4 <gen_table_verifier+0x4b4>
 180:	bl	0 <fwrite>
 184:	ldr	r3, [r8, #204]	; 0xcc
 188:	mov	r2, #3
 18c:	mov	r1, #1
 190:	ldr	r0, [pc, #800]	; 4b8 <gen_table_verifier+0x4b8>
 194:	bl	0 <fwrite>
 198:	add	r3, sp, #48	; 0x30
 19c:	ldr	r0, [r8, #204]	; 0xcc
 1a0:	mov	r2, r3
 1a4:	str	r3, [sp]
 1a8:	ldr	r1, [pc, #780]	; 4bc <gen_table_verifier+0x4bc>
 1ac:	bl	0 <fprintf>
 1b0:	add	r3, sp, #48	; 0x30
 1b4:	ldr	r0, [r8, #204]	; 0xcc
 1b8:	mov	r2, r3
 1bc:	str	r3, [sp]
 1c0:	ldr	r1, [pc, #760]	; 4c0 <gen_table_verifier+0x4c0>
 1c4:	bl	0 <fprintf>
 1c8:	add	r3, sp, #48	; 0x30
 1cc:	mov	r2, r3
 1d0:	ldr	r1, [pc, #748]	; 4c4 <gen_table_verifier+0x4c4>
 1d4:	ldr	r0, [r8, #204]	; 0xcc
 1d8:	bl	0 <fprintf>
 1dc:	add	r3, sp, #48	; 0x30
 1e0:	ldr	r0, [r8, #204]	; 0xcc
 1e4:	mov	r2, r3
 1e8:	str	r3, [sp]
 1ec:	ldr	r1, [pc, #724]	; 4c8 <gen_table_verifier+0x4c8>
 1f0:	mov	r3, r8
 1f4:	bl	0 <fprintf>
 1f8:	mov	r0, #0
 1fc:	add	sp, sp, #492	; 0x1ec
 200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 204:	ldr	r1, [r4, #104]	; 0x68
 208:	cmp	r1, #0
 20c:	beq	2f4 <gen_table_verifier+0x2f4>
 210:	add	r2, sp, #268	; 0x10c
 214:	ldr	r0, [r1, #12]
 218:	bl	0 <__flatcc_fb_scoped_symbol_name>
 21c:	ldr	r3, [r4, #104]	; 0x68
 220:	ldrh	r3, [r3, #8]
 224:	cmp	r3, #0
 228:	bne	374 <gen_table_verifier+0x374>
 22c:	add	r1, sp, #268	; 0x10c
 230:	ldrd	r2, [r4, #96]	; 0x60
 234:	str	r1, [sp, #8]
 238:	ldrh	r1, [r4, #74]	; 0x4a
 23c:	ldr	r0, [r8, #204]	; 0xcc
 240:	str	r5, [sp]
 244:	str	r1, [sp, #4]
 248:	ldr	r1, [pc, #636]	; 4cc <gen_table_verifier+0x4cc>
 24c:	bl	0 <fprintf>
 250:	b	f8 <gen_table_verifier+0xf8>
 254:	ldr	r1, [r4, #16]
 258:	add	r2, sp, #268	; 0x10c
 25c:	ldr	r0, [r1, #12]
 260:	bl	0 <__flatcc_fb_scoped_symbol_name>
 264:	ldr	r3, [r4, #16]
 268:	ldrh	r3, [r3, #8]
 26c:	cmp	r3, #4
 270:	ldrls	pc, [pc, r3, lsl #2]
 274:	b	450 <gen_table_verifier+0x450>
 278:	.word	0x000003fc
 27c:	.word	0x000002f4
 280:	.word	0x00000450
 284:	.word	0x000002f4
 288:	.word	0x000003dc
 28c:	ldrd	r2, [r4, #96]	; 0x60
 290:	ldr	r0, [r8, #204]	; 0xcc
 294:	ldr	r1, [pc, #564]	; 4d0 <gen_table_verifier+0x4d0>
 298:	str	r5, [sp]
 29c:	bl	0 <fprintf>
 2a0:	b	f8 <gen_table_verifier+0xf8>
 2a4:	ldrd	r2, [r4, #96]	; 0x60
 2a8:	ldr	r0, [r8, #204]	; 0xcc
 2ac:	ldr	r1, [pc, #544]	; 4d4 <gen_table_verifier+0x4d4>
 2b0:	str	r5, [sp]
 2b4:	bl	0 <fprintf>
 2b8:	b	f8 <gen_table_verifier+0xf8>
 2bc:	ldr	r1, [r4, #16]
 2c0:	add	r2, sp, #268	; 0x10c
 2c4:	ldr	r0, [r1, #12]
 2c8:	bl	0 <__flatcc_fb_scoped_symbol_name>
 2cc:	ldr	r3, [r4, #16]
 2d0:	ldrh	r3, [r3, #8]
 2d4:	cmp	r3, #4
 2d8:	ldrls	pc, [pc, r3, lsl #2]
 2dc:	b	41c <gen_table_verifier+0x41c>
 2e0:	.word	0x000003bc
 2e4:	.word	0x000000d8
 2e8:	.word	0x0000041c
 2ec:	.word	0x000000d8
 2f0:	.word	0x0000039c
 2f4:	ldr	r3, [r8, #204]	; 0xcc
 2f8:	ldrd	r6, [r4, #88]	; 0x58
 2fc:	str	r3, [sp, #40]	; 0x28
 300:	ldrd	r2, [r4, #96]	; 0x60
 304:	strd	r2, [sp, #32]
 308:	orrs	r3, r6, r7
 30c:	ldrh	r3, [r4, #74]	; 0x4a
 310:	mvneq	r0, #0
 314:	moveq	r1, #0
 318:	str	r3, [sp, #44]	; 0x2c
 31c:	beq	334 <gen_table_verifier+0x334>
 320:	mov	r2, r6
 324:	mov	r3, r7
 328:	mvn	r0, #0
 32c:	mov	r1, #0
 330:	bl	0 <__aeabi_uldivmod>
 334:	ldr	r3, [sp, #44]	; 0x2c
 338:	strd	r0, [sp, #24]
 33c:	str	r3, [sp, #16]
 340:	strd	r6, [sp, #8]
 344:	str	r5, [sp]
 348:	ldrd	r2, [sp, #32]
 34c:	ldr	r0, [sp, #40]	; 0x28
 350:	mov	r1, r9
 354:	bl	0 <fprintf>
 358:	b	f8 <gen_table_verifier+0xf8>
 35c:	ldr	r3, [r8, #204]	; 0xcc
 360:	mov	r2, #30
 364:	mov	r1, #1
 368:	ldr	r0, [pc, #360]	; 4d8 <gen_table_verifier+0x4d8>
 36c:	bl	0 <fwrite>
 370:	b	94 <gen_table_verifier+0x94>
 374:	ldrh	r1, [r4, #74]	; 0x4a
 378:	ldrd	r2, [r4, #96]	; 0x60
 37c:	ldr	r0, [r8, #204]	; 0xcc
 380:	str	r1, [sp, #16]
 384:	ldrd	r6, [r4, #88]	; 0x58
 388:	ldr	r1, [pc, #332]	; 4dc <gen_table_verifier+0x4dc>
 38c:	str	r5, [sp]
 390:	strd	r6, [sp, #8]
 394:	bl	0 <fprintf>
 398:	b	f8 <gen_table_verifier+0xf8>
 39c:	add	r1, sp, #268	; 0x10c
 3a0:	ldrd	r2, [r4, #96]	; 0x60
 3a4:	ldr	r0, [r8, #204]	; 0xcc
 3a8:	str	r1, [sp, #4]
 3ac:	str	r5, [sp]
 3b0:	ldr	r1, [pc, #296]	; 4e0 <gen_table_verifier+0x4e0>
 3b4:	bl	0 <fprintf>
 3b8:	b	f8 <gen_table_verifier+0xf8>
 3bc:	add	r1, sp, #268	; 0x10c
 3c0:	ldrd	r2, [r4, #96]	; 0x60
 3c4:	ldr	r0, [r8, #204]	; 0xcc
 3c8:	str	r1, [sp, #4]
 3cc:	str	r5, [sp]
 3d0:	ldr	r1, [pc, #268]	; 4e4 <gen_table_verifier+0x4e4>
 3d4:	bl	0 <fprintf>
 3d8:	b	f8 <gen_table_verifier+0xf8>
 3dc:	add	r1, sp, #268	; 0x10c
 3e0:	ldrd	r2, [r4, #96]	; 0x60
 3e4:	ldr	r0, [r8, #204]	; 0xcc
 3e8:	str	r1, [sp, #4]
 3ec:	str	r5, [sp]
 3f0:	ldr	r1, [pc, #240]	; 4e8 <gen_table_verifier+0x4e8>
 3f4:	bl	0 <fprintf>
 3f8:	b	f8 <gen_table_verifier+0xf8>
 3fc:	add	r1, sp, #268	; 0x10c
 400:	ldrd	r2, [r4, #96]	; 0x60
 404:	ldr	r0, [r8, #204]	; 0xcc
 408:	str	r1, [sp, #4]
 40c:	str	r5, [sp]
 410:	mov	r1, fp
 414:	bl	0 <fprintf>
 418:	b	f8 <gen_table_verifier+0xf8>
 41c:	ldr	r1, [pc, #200]	; 4ec <gen_table_verifier+0x4ec>
 420:	ldr	r2, [pc, #200]	; 4f0 <gen_table_verifier+0x4f0>
 424:	mov	r3, #178	; 0xb2
 428:	ldr	r0, [r1]
 42c:	str	r2, [sp]
 430:	ldr	r1, [pc, #188]	; 4f4 <gen_table_verifier+0x4f4>
 434:	ldr	r2, [pc, #188]	; 4f8 <gen_table_verifier+0x4f8>
 438:	bl	0 <fprintf>
 43c:	ldr	r3, [pc, #184]	; 4fc <gen_table_verifier+0x4fc>
 440:	mov	r2, #178	; 0xb2
 444:	ldr	r1, [pc, #172]	; 4f8 <gen_table_verifier+0x4f8>
 448:	ldr	r0, [pc, #176]	; 500 <gen_table_verifier+0x500>
 44c:	bl	0 <__assert_fail>
 450:	ldr	r1, [pc, #148]	; 4ec <gen_table_verifier+0x4ec>
 454:	ldr	r2, [pc, #168]	; 504 <gen_table_verifier+0x504>
 458:	mov	r3, #202	; 0xca
 45c:	ldr	r0, [r1]
 460:	str	r2, [sp]
 464:	ldr	r1, [pc, #136]	; 4f4 <gen_table_verifier+0x4f4>
 468:	ldr	r2, [pc, #136]	; 4f8 <gen_table_verifier+0x4f8>
 46c:	bl	0 <fprintf>
 470:	ldr	r3, [pc, #132]	; 4fc <gen_table_verifier+0x4fc>
 474:	mov	r2, #202	; 0xca
 478:	ldr	r1, [pc, #120]	; 4f8 <gen_table_verifier+0x4f8>
 47c:	ldr	r0, [pc, #124]	; 500 <gen_table_verifier+0x500>
 480:	bl	0 <__assert_fail>
 484:	ldr	r3, [r8, #204]	; 0xcc
 488:	mov	r2, #15
 48c:	mov	r1, #1
 490:	ldr	r0, [pc, #112]	; 508 <gen_table_verifier+0x508>
 494:	bl	0 <fwrite>
 498:	b	170 <gen_table_verifier+0x170>
 49c:	.word	0x00000000
 4a0:	.word	0x000003c8
 4a4:	.word	0x0000013c
 4a8:	.word	0x000002fc
 4ac:	.word	0x00000048
 4b0:	.word	0x00000088
 4b4:	.word	0x000003e4
 4b8:	.word	0x00000404
 4bc:	.word	0x00000408
 4c0:	.word	0x000004a8
 4c4:	.word	0x00000554
 4c8:	.word	0x0000060c
 4cc:	.word	0x000000b0
 4d0:	.word	0x00000180
 4d4:	.word	0x000001ac
 4d8:	.word	0x00000068
 4dc:	.word	0x000000fc
 4e0:	.word	0x00000218
 4e4:	.word	0x000001dc
 4e8:	.word	0x00000340
 4ec:	.word	0x00000000
 4f0:	.word	0x000002bc
 4f4:	.word	0x000002b0
 4f8:	.word	0x00000254
 4fc:	.word	0x00000000
 500:	.word	0x000002f8
 504:	.word	0x00000384
 508:	.word	0x000003d4

0000050c <gen_union_verifier.isra.5>:
 50c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 510:	sub	sp, sp, #464	; 0x1d0
 514:	mov	r4, r1
 518:	mov	r5, r0
 51c:	mov	r2, #220	; 0xdc
 520:	mov	r1, #0
 524:	add	r0, sp, #24
 528:	bl	0 <memset>
 52c:	mov	r2, #220	; 0xdc
 530:	mov	r1, #0
 534:	add	r0, sp, #244	; 0xf4
 538:	bl	0 <memset>
 53c:	mov	r1, r4
 540:	ldr	r0, [r4, #12]
 544:	add	r2, sp, #24
 548:	bl	0 <__flatcc_fb_scoped_symbol_name>
 54c:	add	r2, sp, #24
 550:	ldr	r0, [r5]
 554:	ldr	r1, [pc, #372]	; 6d0 <gen_union_verifier.isra.5+0x1c4>
 558:	bl	0 <fprintf>
 55c:	ldr	r4, [r4, #20]
 560:	cmp	r4, #0
 564:	beq	628 <gen_union_verifier.isra.5+0x11c>
 568:	ldr	r8, [pc, #356]	; 6d4 <gen_union_verifier.isra.5+0x1c8>
 56c:	ldr	sl, [pc, #356]	; 6d8 <gen_union_verifier.isra.5+0x1cc>
 570:	ldr	r9, [pc, #356]	; 6dc <gen_union_verifier.isra.5+0x1d0>
 574:	ldrh	r2, [r4, #24]
 578:	ldr	r3, [r4, #4]
 57c:	cmp	r2, #10
 580:	ldm	r3, {r6, r7}
 584:	beq	648 <gen_union_verifier.isra.5+0x13c>
 588:	cmp	r2, #14
 58c:	beq	5cc <gen_union_verifier.isra.5+0xc0>
 590:	cmp	r2, #0
 594:	beq	61c <gen_union_verifier.isra.5+0x110>
 598:	ldr	r1, [pc, #320]	; 6e0 <gen_union_verifier.isra.5+0x1d4>
 59c:	ldr	r2, [pc, #320]	; 6e4 <gen_union_verifier.isra.5+0x1d8>
 5a0:	mov	r3, #83	; 0x53
 5a4:	ldr	r0, [r1]
 5a8:	str	r2, [sp]
 5ac:	ldr	r1, [pc, #308]	; 6e8 <gen_union_verifier.isra.5+0x1dc>
 5b0:	ldr	r2, [pc, #308]	; 6ec <gen_union_verifier.isra.5+0x1e0>
 5b4:	bl	0 <fprintf>
 5b8:	ldr	r3, [pc, #304]	; 6f0 <gen_union_verifier.isra.5+0x1e4>
 5bc:	mov	r2, #83	; 0x53
 5c0:	ldr	r1, [pc, #292]	; 6ec <gen_union_verifier.isra.5+0x1e0>
 5c4:	ldr	r0, [pc, #296]	; 6f4 <gen_union_verifier.isra.5+0x1e8>
 5c8:	bl	0 <__assert_fail>
 5cc:	ldr	r1, [r4, #16]
 5d0:	add	r2, sp, #244	; 0xf4
 5d4:	ldr	r0, [r1, #12]
 5d8:	bl	0 <__flatcc_fb_scoped_symbol_name>
 5dc:	ldr	r1, [r4, #16]
 5e0:	ldrh	r3, [r1, #8]
 5e4:	cmp	r3, #0
 5e8:	beq	670 <gen_union_verifier.isra.5+0x164>
 5ec:	cmp	r3, #1
 5f0:	bne	69c <gen_union_verifier.isra.5+0x190>
 5f4:	ldr	r2, [r4, #48]	; 0x30
 5f8:	str	r6, [sp, #16]
 5fc:	str	r7, [sp, #12]
 600:	ldrh	r3, [r1, #104]	; 0x68
 604:	ldr	r0, [r5]
 608:	str	r3, [sp, #8]
 60c:	ldrd	r6, [r1, #112]	; 0x70
 610:	mov	r1, r9
 614:	strd	r6, [sp]
 618:	bl	0 <fprintf>
 61c:	ldr	r4, [r4]
 620:	cmp	r4, #0
 624:	bne	574 <gen_union_verifier.isra.5+0x68>
 628:	ldr	r3, [r5]
 62c:	mov	r2, #47	; 0x2f
 630:	mov	r1, #1
 634:	ldr	r0, [pc, #188]	; 6f8 <gen_union_verifier.isra.5+0x1ec>
 638:	bl	0 <fwrite>
 63c:	mov	r0, #0
 640:	add	sp, sp, #464	; 0x1d0
 644:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 648:	ldr	r2, [r4, #48]	; 0x30
 64c:	ldr	r0, [r5]
 650:	mov	r3, r7
 654:	str	r6, [sp]
 658:	mov	r1, r8
 65c:	bl	0 <fprintf>
 660:	ldr	r4, [r4]
 664:	cmp	r4, #0
 668:	bne	574 <gen_union_verifier.isra.5+0x68>
 66c:	b	628 <gen_union_verifier.isra.5+0x11c>
 670:	ldr	r2, [r4, #48]	; 0x30
 674:	ldr	r0, [r5]
 678:	add	r3, sp, #244	; 0xf4
 67c:	str	r6, [sp, #4]
 680:	str	r7, [sp]
 684:	mov	r1, sl
 688:	bl	0 <fprintf>
 68c:	ldr	r4, [r4]
 690:	cmp	r4, #0
 694:	bne	574 <gen_union_verifier.isra.5+0x68>
 698:	b	628 <gen_union_verifier.isra.5+0x11c>
 69c:	ldr	r1, [pc, #60]	; 6e0 <gen_union_verifier.isra.5+0x1d4>
 6a0:	ldr	r2, [pc, #84]	; 6fc <gen_union_verifier.isra.5+0x1f0>
 6a4:	mov	r3, #74	; 0x4a
 6a8:	ldr	r0, [r1]
 6ac:	str	r2, [sp]
 6b0:	ldr	r1, [pc, #48]	; 6e8 <gen_union_verifier.isra.5+0x1dc>
 6b4:	ldr	r2, [pc, #48]	; 6ec <gen_union_verifier.isra.5+0x1e0>
 6b8:	bl	0 <fprintf>
 6bc:	ldr	r3, [pc, #44]	; 6f0 <gen_union_verifier.isra.5+0x1e4>
 6c0:	mov	r2, #74	; 0x4a
 6c4:	ldr	r1, [pc, #32]	; 6ec <gen_union_verifier.isra.5+0x1e0>
 6c8:	ldr	r0, [pc, #36]	; 6f4 <gen_union_verifier.isra.5+0x1e8>
 6cc:	bl	0 <__assert_fail>
 6d0:	.word	0x000006cc
 6d4:	.word	0x00000834
 6d8:	.word	0x0000075c
 6dc:	.word	0x000007ac
 6e0:	.word	0x00000000
 6e4:	.word	0x00000874
 6e8:	.word	0x000002b0
 6ec:	.word	0x00000254
 6f0:	.word	0x00000014
 6f4:	.word	0x000002f8
 6f8:	.word	0x0000072c
 6fc:	.word	0x000007f8

00000700 <__flatcc_fb_gen_c_verifier>:
 700:	ldr	r3, [r0, #208]	; 0xd0
 704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 708:	mov	r6, r0
 70c:	ldr	r3, [r3, #164]	; 0xa4
 710:	sub	sp, sp, #244	; 0xf4
 714:	mov	r2, r3
 718:	ldr	r1, [pc, #744]	; a08 <__flatcc_fb_gen_c_verifier+0x308>
 71c:	ldr	r0, [r0, #204]	; 0xcc
 720:	bl	0 <fprintf>
 724:	ldr	r3, [r6, #204]	; 0xcc
 728:	mov	r2, #81	; 0x51
 72c:	mov	r1, #1
 730:	ldr	r0, [pc, #724]	; a0c <__flatcc_fb_gen_c_verifier+0x30c>
 734:	bl	0 <fwrite>
 738:	ldr	r3, [r6, #208]	; 0xd0
 73c:	ldr	r1, [pc, #716]	; a10 <__flatcc_fb_gen_c_verifier+0x310>
 740:	ldr	r0, [r6, #204]	; 0xcc
 744:	ldr	r2, [r3, #164]	; 0xa4
 748:	bl	0 <fprintf>
 74c:	ldr	r3, [r6, #208]	; 0xd0
 750:	ldr	r1, [pc, #700]	; a14 <__flatcc_fb_gen_c_verifier+0x314>
 754:	ldr	r0, [r6, #204]	; 0xcc
 758:	ldr	r2, [r3, #160]	; 0xa0
 75c:	bl	0 <fprintf>
 760:	ldr	r3, [r6, #204]	; 0xcc
 764:	mov	r2, #7
 768:	mov	r1, #1
 76c:	ldr	r0, [pc, #676]	; a18 <__flatcc_fb_gen_c_verifier+0x318>
 770:	bl	0 <fwrite>
 774:	ldr	r3, [r6, #204]	; 0xcc
 778:	mov	r2, #36	; 0x24
 77c:	mov	r1, #1
 780:	ldr	r0, [pc, #660]	; a1c <__flatcc_fb_gen_c_verifier+0x31c>
 784:	bl	0 <fwrite>
 788:	ldr	r1, [pc, #656]	; a20 <__flatcc_fb_gen_c_verifier+0x320>
 78c:	mov	r0, r6
 790:	ldr	r2, [pc, #652]	; a24 <__flatcc_fb_gen_c_verifier+0x324>
 794:	bl	0 <__flatcc_fb_gen_c_includes>
 798:	ldr	r3, [r6, #212]	; 0xd4
 79c:	ldr	r1, [r6, #204]	; 0xcc
 7a0:	ldr	r3, [r3, #140]	; 0x8c
 7a4:	cmp	r3, #0
 7a8:	beq	7c4 <__flatcc_fb_gen_c_verifier+0xc4>
 7ac:	mov	r3, r1
 7b0:	mov	r2, #36	; 0x24
 7b4:	mov	r1, #1
 7b8:	ldr	r0, [pc, #616]	; a28 <__flatcc_fb_gen_c_verifier+0x328>
 7bc:	bl	0 <fwrite>
 7c0:	ldr	r1, [r6, #204]	; 0xcc
 7c4:	mov	r0, #10
 7c8:	bl	0 <fputc>
 7cc:	add	r0, sp, #20
 7d0:	mov	r2, #220	; 0xdc
 7d4:	mov	r1, #0
 7d8:	bl	0 <memset>
 7dc:	ldr	r3, [r6, #208]	; 0xd0
 7e0:	ldr	r4, [r3, #40]	; 0x28
 7e4:	cmp	r4, #0
 7e8:	ldrne	r5, [pc, #572]	; a2c <__flatcc_fb_gen_c_verifier+0x32c>
 7ec:	bne	800 <__flatcc_fb_gen_c_verifier+0x100>
 7f0:	b	838 <__flatcc_fb_gen_c_verifier+0x138>
 7f4:	ldr	r4, [r4]
 7f8:	cmp	r4, #0
 7fc:	beq	838 <__flatcc_fb_gen_c_verifier+0x138>
 800:	ldrh	r3, [r4, #8]
 804:	cmp	r3, #0
 808:	bne	7f4 <__flatcc_fb_gen_c_verifier+0xf4>
 80c:	mov	r1, r4
 810:	ldr	r0, [r4, #12]
 814:	add	r2, sp, #20
 818:	bl	0 <__flatcc_fb_scoped_symbol_name>
 81c:	add	r2, sp, #20
 820:	mov	r1, r5
 824:	ldr	r0, [r6, #204]	; 0xcc
 828:	bl	0 <fprintf>
 82c:	ldr	r4, [r4]
 830:	cmp	r4, #0
 834:	bne	800 <__flatcc_fb_gen_c_verifier+0x100>
 838:	ldr	r1, [r6, #204]	; 0xcc
 83c:	mov	r0, #10
 840:	bl	0 <fputc>
 844:	ldr	r3, [r6, #208]	; 0xd0
 848:	ldr	r5, [r3, #40]	; 0x28
 84c:	cmp	r5, #0
 850:	addne	r4, r6, #204	; 0xcc
 854:	bne	868 <__flatcc_fb_gen_c_verifier+0x168>
 858:	b	9c0 <__flatcc_fb_gen_c_verifier+0x2c0>
 85c:	ldr	r5, [r5]
 860:	cmp	r5, #0
 864:	beq	88c <__flatcc_fb_gen_c_verifier+0x18c>
 868:	ldrh	r3, [r5, #8]
 86c:	cmp	r3, #4
 870:	bne	85c <__flatcc_fb_gen_c_verifier+0x15c>
 874:	mov	r1, r5
 878:	mov	r0, r4
 87c:	bl	50c <gen_union_verifier.isra.5>
 880:	ldr	r5, [r5]
 884:	cmp	r5, #0
 888:	bne	868 <__flatcc_fb_gen_c_verifier+0x168>
 88c:	ldr	r3, [r6, #208]	; 0xd0
 890:	ldr	r4, [r3, #40]	; 0x28
 894:	cmp	r4, #0
 898:	beq	9c0 <__flatcc_fb_gen_c_verifier+0x2c0>
 89c:	ldr	fp, [pc, #396]	; a30 <__flatcc_fb_gen_c_verifier+0x330>
 8a0:	ldr	sl, [pc, #396]	; a34 <__flatcc_fb_gen_c_verifier+0x334>
 8a4:	mov	r7, #220	; 0xdc
 8a8:	b	8b8 <__flatcc_fb_gen_c_verifier+0x1b8>
 8ac:	ldr	r4, [r4]
 8b0:	cmp	r4, #0
 8b4:	beq	97c <__flatcc_fb_gen_c_verifier+0x27c>
 8b8:	ldrh	r3, [r4, #8]
 8bc:	cmp	r3, #1
 8c0:	bne	8ac <__flatcc_fb_gen_c_verifier+0x1ac>
 8c4:	mov	r2, r7
 8c8:	mov	r1, r5
 8cc:	add	r0, sp, #20
 8d0:	bl	0 <memset>
 8d4:	mov	r1, r4
 8d8:	ldr	r0, [r4, #12]
 8dc:	add	r2, sp, #20
 8e0:	bl	0 <__flatcc_fb_scoped_symbol_name>
 8e4:	ldrh	r2, [r4, #104]	; 0x68
 8e8:	ldr	r0, [r6, #204]	; 0xcc
 8ec:	add	r3, sp, #20
 8f0:	str	r2, [sp, #8]
 8f4:	ldrd	r8, [r4, #112]	; 0x70
 8f8:	mov	r2, r3
 8fc:	mov	r1, fp
 900:	strd	r8, [sp]
 904:	bl	0 <fprintf>
 908:	ldrh	r2, [r4, #104]	; 0x68
 90c:	ldr	r0, [r6, #204]	; 0xcc
 910:	add	r3, sp, #20
 914:	str	r2, [sp, #8]
 918:	ldrd	r8, [r4, #112]	; 0x70
 91c:	mov	r2, r3
 920:	mov	r1, sl
 924:	strd	r8, [sp]
 928:	bl	0 <fprintf>
 92c:	ldrh	r2, [r4, #104]	; 0x68
 930:	ldr	r0, [r6, #204]	; 0xcc
 934:	mov	r3, r6
 938:	str	r2, [sp, #8]
 93c:	ldrd	r8, [r4, #112]	; 0x70
 940:	add	r2, sp, #20
 944:	ldr	r1, [pc, #236]	; a38 <__flatcc_fb_gen_c_verifier+0x338>
 948:	strd	r8, [sp]
 94c:	bl	0 <fprintf>
 950:	ldrh	r3, [r4, #104]	; 0x68
 954:	ldr	r0, [r6, #204]	; 0xcc
 958:	add	r2, sp, #20
 95c:	str	r3, [sp, #8]
 960:	ldrd	r8, [r4, #112]	; 0x70
 964:	ldr	r1, [pc, #208]	; a3c <__flatcc_fb_gen_c_verifier+0x33c>
 968:	strd	r8, [sp]
 96c:	bl	0 <fprintf>
 970:	ldr	r4, [r4]
 974:	cmp	r4, #0
 978:	bne	8b8 <__flatcc_fb_gen_c_verifier+0x1b8>
 97c:	ldr	r3, [r6, #208]	; 0xd0
 980:	ldr	r4, [r3, #40]	; 0x28
 984:	cmp	r4, #0
 988:	bne	99c <__flatcc_fb_gen_c_verifier+0x29c>
 98c:	b	9c0 <__flatcc_fb_gen_c_verifier+0x2c0>
 990:	ldr	r4, [r4]
 994:	cmp	r4, #0
 998:	beq	9c0 <__flatcc_fb_gen_c_verifier+0x2c0>
 99c:	ldrh	r3, [r4, #8]
 9a0:	cmp	r3, #0
 9a4:	bne	990 <__flatcc_fb_gen_c_verifier+0x290>
 9a8:	mov	r1, r4
 9ac:	mov	r0, r6
 9b0:	bl	0 <gen_table_verifier>
 9b4:	ldr	r4, [r4]
 9b8:	cmp	r4, #0
 9bc:	bne	99c <__flatcc_fb_gen_c_verifier+0x29c>
 9c0:	ldr	r3, [r6, #212]	; 0xd4
 9c4:	ldr	r0, [r6, #204]	; 0xcc
 9c8:	ldr	r3, [r3, #140]	; 0x8c
 9cc:	cmp	r3, #0
 9d0:	beq	9ec <__flatcc_fb_gen_c_verifier+0x2ec>
 9d4:	mov	r3, r0
 9d8:	mov	r2, #36	; 0x24
 9dc:	mov	r1, #1
 9e0:	ldr	r0, [pc, #88]	; a40 <__flatcc_fb_gen_c_verifier+0x340>
 9e4:	bl	0 <fwrite>
 9e8:	ldr	r0, [r6, #204]	; 0xcc
 9ec:	ldr	r3, [r6, #208]	; 0xd0
 9f0:	ldr	r1, [pc, #76]	; a44 <__flatcc_fb_gen_c_verifier+0x344>
 9f4:	ldr	r2, [r3, #164]	; 0xa4
 9f8:	bl	0 <fprintf>
 9fc:	mov	r0, #0
 a00:	add	sp, sp, #244	; 0xf4
 a04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 a08:	.word	0x000008a8
 a0c:	.word	0x000008d8
 a10:	.word	0x0000092c
 a14:	.word	0x00000944
 a18:	.word	0x0000095c
 a1c:	.word	0x00000964
 a20:	.word	0x00000998
 a24:	.word	0x0000098c
 a28:	.word	0x000009a4
 a2c:	.word	0x000009cc
 a30:	.word	0x00000a14
 a34:	.word	0x00000ab0
 a38:	.word	0x00000b54
 a3c:	.word	0x00000c0c
 a40:	.word	0x00000cbc
 a44:	.word	0x00000ce4
