library ieee;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;

entity DATA_MEM is
 Port( clk, we : in std_logic; 
		 wd, a : in std_logic_vector(31 downto 0);
		 rd : out std_logic_vector(31 downto 0));
end;

architecture behavior of DATA_MEM is 
 begin 
 process is
 type ramtype is array(63 downto 0) of std_logic_vector(32 downto 0);
 
 variable mem: ramtype;
 begin
 -- leitura ou escrita de memoria
 
 loop
	if rising_edge(clk) then
		if we ='1' then
			mem(to_integer(a(7 downto 2))): = wd;
	wait on clk, a;
 end loop;
end process;
end
 
 