@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN225 |Writing default property annotation file D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.sap.
