// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_fmaxf (
        ap_ready,
        x,
        y,
        ap_return
);


output   ap_ready;
input  [31:0] x;
input  [31:0] y;
output  [31:0] ap_return;

wire   [31:0] data_V_fu_42_p1;
wire   [31:0] data_V_1_fu_68_p1;
wire   [7:0] y_fp_exp_V_fu_80_p4;
wire   [7:0] x_fp_exp_V_fu_54_p4;
wire   [7:0] or_ln25_fu_94_p2;
wire   [22:0] y_fp_sig_V_fu_90_p1;
wire   [22:0] x_fp_sig_V_fu_64_p1;
wire   [22:0] or_ln25_1_fu_106_p2;
wire   [0:0] icmp_ln25_1_fu_112_p2;
wire   [0:0] icmp_ln25_fu_100_p2;
wire   [0:0] icmp_ln1019_fu_124_p2;
wire   [0:0] icmp_ln1023_fu_136_p2;
wire   [0:0] icmp_ln1019_1_fu_130_p2;
wire   [0:0] icmp_ln1023_1_fu_148_p2;
wire   [0:0] p_Result_s_fu_46_p3;
wire   [22:0] p_Result_4_fu_160_p4;
wire   [31:0] p_Result_5_fu_170_p4;
wire   [0:0] ymaggreater_fu_184_p2;
wire   [0:0] xor_ln39_fu_190_p2;
wire   [0:0] p_Result_3_fu_72_p3;
wire   [0:0] select_ln39_fu_196_p3;
wire   [0:0] ymaggreater_1_fu_204_p3;
wire   [0:0] and_ln25_1_fu_220_p2;
wire   [0:0] and_ln18_1_fu_154_p2;
wire   [0:0] xor_ln25_fu_226_p2;
wire   [0:0] and_ln18_2_fu_232_p2;
wire   [0:0] and_ln18_fu_142_p2;
wire   [0:0] and_ln18_3_fu_238_p2;
wire   [31:0] res_fu_180_p1;
wire   [31:0] res_1_fu_212_p3;
wire   [0:0] and_ln18_4_fu_252_p2;
wire   [0:0] xor_ln18_fu_258_p2;
wire   [0:0] and_ln25_fu_118_p2;
wire   [0:0] and_ln18_5_fu_264_p2;
wire   [0:0] or_ln18_fu_270_p2;
wire   [31:0] res_2_fu_244_p3;
wire   [0:0] or_ln18_1_fu_284_p2;
wire   [0:0] xor_ln18_1_fu_290_p2;
wire   [0:0] and_ln18_6_fu_296_p2;
wire   [31:0] res_3_fu_276_p3;
wire    ap_ce_reg;

assign and_ln18_1_fu_154_p2 = (icmp_ln1023_1_fu_148_p2 & icmp_ln1019_1_fu_130_p2);

assign and_ln18_2_fu_232_p2 = (xor_ln25_fu_226_p2 & and_ln18_1_fu_154_p2);

assign and_ln18_3_fu_238_p2 = (and_ln18_fu_142_p2 & and_ln18_2_fu_232_p2);

assign and_ln18_4_fu_252_p2 = (icmp_ln1023_1_fu_148_p2 & icmp_ln1019_1_fu_130_p2);

assign and_ln18_5_fu_264_p2 = (xor_ln18_fu_258_p2 & and_ln18_fu_142_p2);

assign and_ln18_6_fu_296_p2 = (xor_ln18_1_fu_290_p2 & and_ln18_1_fu_154_p2);

assign and_ln18_fu_142_p2 = (icmp_ln1023_fu_136_p2 & icmp_ln1019_fu_124_p2);

assign and_ln25_1_fu_220_p2 = (icmp_ln25_fu_100_p2 & icmp_ln25_1_fu_112_p2);

assign and_ln25_fu_118_p2 = (icmp_ln25_fu_100_p2 & icmp_ln25_1_fu_112_p2);

assign ap_ready = 1'b1;

assign data_V_1_fu_68_p1 = y;

assign data_V_fu_42_p1 = x;

assign or_ln18_1_fu_284_p2 = (and_ln25_fu_118_p2 | and_ln18_fu_142_p2);

assign or_ln18_fu_270_p2 = (and_ln25_fu_118_p2 | and_ln18_5_fu_264_p2);

assign or_ln25_1_fu_106_p2 = (y_fp_sig_V_fu_90_p1 | x_fp_sig_V_fu_64_p1);

assign or_ln25_fu_94_p2 = (y_fp_exp_V_fu_80_p4 | x_fp_exp_V_fu_54_p4);

assign p_Result_3_fu_72_p3 = data_V_1_fu_68_p1[32'd31];

assign p_Result_4_fu_160_p4 = {|(1'd1), x_fp_sig_V_fu_64_p1[22 - 1:0]};

assign p_Result_5_fu_170_p4 = {{{p_Result_s_fu_46_p3}, {8'd255}}, {p_Result_4_fu_160_p4}};

assign p_Result_s_fu_46_p3 = data_V_fu_42_p1[32'd31];

assign res_1_fu_212_p3 = ((ymaggreater_1_fu_204_p3[0:0] == 1'b1) ? y : x);

assign res_2_fu_244_p3 = ((and_ln18_3_fu_238_p2[0:0] == 1'b1) ? res_fu_180_p1 : res_1_fu_212_p3);

assign res_3_fu_276_p3 = ((or_ln18_fu_270_p2[0:0] == 1'b1) ? y : res_2_fu_244_p3);

assign res_fu_180_p1 = p_Result_5_fu_170_p4;

assign select_ln39_fu_196_p3 = ((p_Result_s_fu_46_p3[0:0] == 1'b1) ? xor_ln39_fu_190_p2 : ymaggreater_fu_184_p2);

assign x_fp_exp_V_fu_54_p4 = {{data_V_fu_42_p1[30:23]}};

assign x_fp_sig_V_fu_64_p1 = data_V_fu_42_p1[22:0];

assign xor_ln18_1_fu_290_p2 = (or_ln18_1_fu_284_p2 ^ 1'd1);

assign xor_ln18_fu_258_p2 = (1'd1 ^ and_ln18_4_fu_252_p2);

assign xor_ln25_fu_226_p2 = (1'd1 ^ and_ln25_1_fu_220_p2);

assign xor_ln39_fu_190_p2 = (ymaggreater_fu_184_p2 ^ 1'd1);

assign y_fp_exp_V_fu_80_p4 = {{data_V_1_fu_68_p1[30:23]}};

assign y_fp_sig_V_fu_90_p1 = data_V_1_fu_68_p1[22:0];

assign ymaggreater_1_fu_204_p3 = ((p_Result_3_fu_72_p3[0:0] == 1'b1) ? select_ln39_fu_196_p3 : ymaggreater_fu_184_p2);

assign ymaggreater_fu_184_p2 = (($signed(data_V_fu_42_p1) < $signed(data_V_1_fu_68_p1)) ? 1'b1 : 1'b0);

assign ap_return = ((and_ln18_6_fu_296_p2[0:0] == 1'b1) ? x : res_3_fu_276_p3);

assign icmp_ln1019_1_fu_130_p2 = ((y_fp_exp_V_fu_80_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_124_p2 = ((x_fp_exp_V_fu_54_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_1_fu_148_p2 = ((y_fp_sig_V_fu_90_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_136_p2 = ((x_fp_sig_V_fu_64_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_1_fu_112_p2 = ((or_ln25_1_fu_106_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_100_p2 = ((or_ln25_fu_94_p2 == 8'd0) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_fmaxf
