
---------- Begin Simulation Statistics ----------
final_tick                               187519245200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230327                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976080                       # Number of bytes of host memory used
host_op_rate                                   235876                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.34                       # Real time elapsed on the host
host_tick_rate                              148289014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1024126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000644                       # Number of seconds simulated
sim_ticks                                   643843200                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          23                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 22                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36259                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            760407                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           607383                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1024101                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.609580                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.609580                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        14022                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           335783                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  2044                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.916117                       # Inst execution rate
system.switch_cpus.iew.exec_refs               594478                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              73975                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          274620                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        511395                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        94406                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1747441                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        520503                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19085                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1474566                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          12816                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1706                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5224                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1679313                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1316528                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.514113                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            863357                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.817931                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1321826                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1597367                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          959235                       # number of integer regfile writes
system.switch_cpus.ipc                       0.621280                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.621280                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        879175     58.86%     58.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2521      0.17%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           996      0.07%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            1      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            3      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       534354     35.77%     94.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        76605      5.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1493655                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              688584                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.461006                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          284287     41.29%     41.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            234      0.03%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               1      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     41.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         387894     56.33%     97.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16167      2.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2182234                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5351372                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1316528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2466602                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1745397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1493655                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       721170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        69408                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       755954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1606083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.929999                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.227102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       903831     56.28%     56.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       236437     14.72%     71.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       180009     11.21%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       246174     15.33%     97.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        39482      2.46%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          150      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1606083                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.927976                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              5                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            9                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           10                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        30213                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         6950                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       511395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        94406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3247018                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1609583                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        49296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        98892                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            179                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       324808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           324812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       324808                       # number of overall hits
system.cpu.dcache.overall_hits::total          324812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        92177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          92183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        92177                       # number of overall misses
system.cpu.dcache.overall_misses::total         92183                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4067293929                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4067293929                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4067293929                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4067293929                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       416985                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       416995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       416985                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       416995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.600000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.221056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.221065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.600000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.221056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.221065                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 44124.824295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44121.952301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44124.824295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44121.952301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       478912                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20818                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             336                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.323434                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.958333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49296                       # number of writebacks
system.cpu.dcache.writebacks::total             49296                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        42630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        42630                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42630                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        49547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        49547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49547                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2076034762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2076034762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2076034762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2076034762                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.118822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.118819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.118822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.118819                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41900.312067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41900.312067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41900.312067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41900.312067                       # average overall mshr miss latency
system.cpu.dcache.replacements                  49296                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       276421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          276425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        84475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3966102000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3966102000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       360896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       360906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.234070                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.234080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46950.008878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46946.674400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        37318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        47157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2047828800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2047828800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.130666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.130663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43425.764998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43425.764998                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        48387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    101191929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101191929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        56089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.137317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.137317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13138.396391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13138.396391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         5312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2390                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     28205962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28205962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.042611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11801.657741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11801.657741                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.986454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              365203                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.408370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      186875402800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.106566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.879888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.995625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3385512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3385512                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       377676                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           377697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       377676                       # number of overall hits
system.cpu.icache.overall_hits::total          377697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            58                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3665600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3665600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3665600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3665600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       377732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       377755                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       377732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       377755                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65457.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        63200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65457.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        63200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1221                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   152.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3032400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3032400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3032400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3032400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73960.975610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73960.975610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73960.975610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73960.975610                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       377676                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          377697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            58                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3665600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3665600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       377732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       377755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65457.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        63200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3032400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3032400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73960.975610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73960.975610                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            37.645324                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      186875402400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    35.645330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.069620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.073526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.083984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3022083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3022083                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 186875412000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    643833200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        29832                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29832                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        29832                       # number of overall hits
system.l2.overall_hits::total                   29832                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        19715                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        19715                       # number of overall misses
system.l2.overall_misses::total                 19764                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2999200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1817373200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1820372400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2999200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1817373200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1820372400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        49547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49596                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        49547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49596                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.397905                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.398500                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.397905                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.398500                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73151.219512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92182.257165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92105.464481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73151.219512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92182.257165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92105.464481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3568                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 346                       # number of writebacks
system.l2.writebacks::total                       346                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         1035                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1035                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         1035                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1035                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        18680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        18680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22474                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1679549600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1682347600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    307036341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1679549600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1989383941                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.377016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.377470                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.377016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.453141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68243.902439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89911.648822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89864.195289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81810.908873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68243.902439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89911.648822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88519.353075                       # average overall mshr miss latency
system.l2.replacements                          13951                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        43508                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            43508                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        43508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        43508                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3753                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3753                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    307036341                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    307036341                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81810.908873                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81810.908873                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         2244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2244                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 146                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     12073600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12073600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.061088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82695.890411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82695.890411                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     11359400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11359400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.061088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77804.109589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77804.109589                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2999200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2999200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73151.219512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69748.837209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68243.902439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68243.902439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        19569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1805299600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1805299600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        47157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.414976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.415050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92253.032858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92224.756066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         1035                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1035                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        18534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1668190200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1668190200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.393028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.392978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90007.024927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90007.024927                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   11419                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               11575                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   62                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1845                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6366.281145                       # Cycle average of tags in use
system.l2.tags.total_refs                       74650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.665625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              186876008000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6357.793992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.487154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.776098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.777134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982788                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1635147                       # Number of tag accesses
system.l2.tags.data_accesses                  1635147                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      7136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     37197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197496362                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                622                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        346                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44600                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      692                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    185                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44600                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  692                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1075.463415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    686.357181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2339.341778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            13     31.71%     31.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           21     51.22%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      9.76%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      4.88%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      2.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38     92.68%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      4.88%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2854400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                44288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4433.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     643686000                       # Total gap between requests
system.mem_ctrls.avgGap                      28423.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       456704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2380608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        42432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 709340410.832948088646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 8151052.927172330208                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3697496533.317428588867                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 65904245.008722618222                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         7148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        37370                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          692                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    358797030                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2445272                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1892113352                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  10597794466                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50195.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29820.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50631.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15314731.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       457472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2391680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2855424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        44288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        44288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         3574                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        18685                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22308                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          346                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           346                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       397612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1192837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    710533248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      8151053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3714693267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4434968017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       397612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      8151053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8548665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     68786934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        68786934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     68786934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       397612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1192837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    710533248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      8151053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3714693267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4503754952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                44415                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 663                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1505318224                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             166645080                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2253355654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33892.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50734.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               32341                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                551                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   236.746386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   175.627580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.979398                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           29      0.24%      0.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9352     76.81%     77.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          949      7.79%     84.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          372      3.06%     87.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          205      1.68%     89.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          179      1.47%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          109      0.90%     91.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          102      0.84%     92.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          879      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2842560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              42432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4414.987997                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               65.904245                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               25.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    65067964.416000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    32090878.512000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   148592572.128000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2447189.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 52857905.856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 305369381.856000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 29055585.552000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  635481477.792000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   987.012797                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     63285397                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    559227803                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    63319052.160000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    31227633.360000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   145369348.992000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  925963.584000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 52857905.856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 281150972.256000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 49419400.464000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  624270276.672000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   969.599860                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    109299386                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    513213814                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          346                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13605                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          22162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        58567                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  58567                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2899712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2899712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22308                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            51981036                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          204721500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          545416                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       388177                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        12812                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       160351                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          160147                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.872779                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           58821                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        62324                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        56815                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         5509                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          393                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       683447                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        12779                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1416192                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.723762                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.393187                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1051263     74.23%     74.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        94330      6.66%     80.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        64448      4.55%     85.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        22844      1.61%     87.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       183307     12.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1416192                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000887                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1024986                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              363994                       # Number of memory references committed
system.switch_cpus.commit.loads                307903                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             251493                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              832952                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         25159                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       658405     64.24%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         1803      0.18%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv          784      0.08%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       307903     30.04%     94.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        56091      5.47%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1024986                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       183307                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            67570                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1157763                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            309402                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         58529                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          12816                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       143741                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            60                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1899335                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         94858                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        11333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2112849                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              545416                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       275783                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1581703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           25698                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            377733                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            40                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1606083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.345740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.358907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1075487     66.96%     66.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            70888      4.41%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            88247      5.49%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            97064      6.04%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           124661      7.76%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             9763      0.61%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             8960      0.56%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            26527      1.65%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           104486      6.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1606083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.338855                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.312669                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               20820                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          203456                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          38307                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          22265                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    643843200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          12816                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           124857                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          854121                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            308313                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        305973                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1790099                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         47697                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1392                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          70504                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       270237                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2142032                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             3027262                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1949429                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               15                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups            1                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps       1250376                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           891505                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            288293                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2941318                       # The number of ROB reads
system.switch_cpus.rob.writes                 3607733                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1024101                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             47205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        43508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13605                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            43                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           86                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       148401                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                148487                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12652544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12658048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           19380                       # Total snoops (count)
system.tol2bus.snoopTraffic                     44288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            68976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050876                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  68797     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    179      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              68976                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 187519245200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118427200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             82000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99092000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               193690546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257996                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977104                       # Number of bytes of host memory used
host_op_rate                                   264224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.64                       # Real time elapsed on the host
host_tick_rate                              144742398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11265580                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006171                       # Number of seconds simulated
sim_ticks                                  6171300800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       205723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        411376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7629543                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6067467                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10241454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.542825                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.542825                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       121554                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3367674                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 19243                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.943127                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5749833                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             737757                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2509125                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5079024                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       901784                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17287232                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5012076                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       172766                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      14550802                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         115065                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16223                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        63433                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        58121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          16828304                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              13165542                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.514324                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8655200                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.853340                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               13215033                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15754233                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9582816                       # number of integer regfile writes
system.switch_cpus.ipc                       0.648162                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.648162                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8783160     59.65%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        26395      0.18%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          9781      0.07%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           21      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           45      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5141421     34.92%     94.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       762746      5.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14723569                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             6697818                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.454905                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2870681     42.86%     42.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1594      0.02%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               6      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             19      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            1      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3678507     54.92%     97.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        147010      2.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       21421301                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     52225972                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13165503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     24294496                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17267989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          14723569                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      7026526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       652929                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      7242152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15428252                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.954325                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.240707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8593104     55.70%     55.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2206011     14.30%     70.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1759593     11.41%     81.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2480876     16.08%     97.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       387605      2.51%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1054      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            9      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15428252                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.954325                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             86                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          164                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           39                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          194                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       315506                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       115023                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5079024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       901784                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32399925                       # number of misc regfile reads
system.switch_cpus.numCycles                 15428252                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads               7                       # number of predicate regfile reads
system.switch_cpus.vec_regfile_reads               98                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              39                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       492681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       985364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2175                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3251088                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3251088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3251088                       # number of overall hits
system.cpu.dcache.overall_hits::total         3251088                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       910144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         910144                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       910144                       # number of overall misses
system.cpu.dcache.overall_misses::total        910144                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  39003929970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39003929970                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  39003929970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39003929970                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4161232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4161232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4161232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4161232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.218720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.218720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.218720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.218720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42854.680106                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42854.680106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42854.680106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42854.680106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4189100                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       180799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            241161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3231                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.370553                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.957598                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       492681                       # number of writebacks
system.cpu.dcache.writebacks::total            492681                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       417463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       417463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       417463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       417463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       492681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       492681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19287708411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19287708411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19287708411                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19287708411                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.118398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.118398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.118398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.118398                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 39148.472157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39148.472157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 39148.472157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39148.472157                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2773724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2773724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       830550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        830550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  37959006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37959006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3604274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3604274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.230435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.230435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45703.456746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45703.456746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       362132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       362132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       468418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       468418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18991645200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18991645200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.129962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.129962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40544.225884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40544.225884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       477364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         477364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1044923970                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1044923970                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       556958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       556958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.142908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.142908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13128.175114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13128.175114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        55331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        24263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        24263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    296063211                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    296063211                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12202.250793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12202.250793                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3752930                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.613407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          33782537                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         33782537                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3759203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3759203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3759203                       # number of overall hits
system.cpu.icache.overall_hits::total         3759203                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       227200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       227200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       227200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       227200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3759206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3759206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3759206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3759206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75733.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75733.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75733.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75733.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       226000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       226000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3759203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3759203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       227200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       227200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3759206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3759206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75733.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75733.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       226000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       226000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            43.618170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4136946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          89933.608696                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    41.618170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.081285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30073651                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30073651                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6171300800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       312982                       # number of demand (read+write) hits
system.l2.demand_hits::total                   312982                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       312982                       # number of overall hits
system.l2.overall_hits::total                  312982                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       179698                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179701                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       179698                       # number of overall misses
system.l2.overall_misses::total                179701                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       223600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16630172400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16630396000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       223600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16630172400                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16630396000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       492680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       492680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.364736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.364736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74533.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92545.116807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92544.816111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74533.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92545.116807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92544.816111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     35295                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                4878                       # number of writebacks
system.l2.writebacks::total                      4878                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         9364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9364                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         9364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9364                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       170334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            170337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        37466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       170334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207803                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       208800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  15351969400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15352178200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3059378634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       208800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  15351969400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18411556834                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.345729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.345733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.345729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.421778                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90128.626111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90128.264558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81657.466343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90128.626111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88601.015548                       # average overall mshr miss latency
system.l2.replacements                         205714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62830                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62830                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       429842                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           429842                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       429842                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       429842                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        37466                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          37466                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3059378634                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3059378634                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81657.466343                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81657.466343                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        22437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22437                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1826                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    133589600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     133589600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        24263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.075259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.075259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73159.693319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73159.693319                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    124637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.075259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.075259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68256.845564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68256.845564                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       223600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       223600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74533.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74533.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       208800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       208800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       290545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            290545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       177872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          177872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16496582800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16496582800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       468417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        468417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.379730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.379730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92744.123864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92744.123864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         9364                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         9364                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       168508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       168508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15227332400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15227332400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.359739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90365.634866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90365.634866                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  114503                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              115938                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  577                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 18354                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8023.353329                       # Cycle average of tags in use
system.l2.tags.total_refs                      849036                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    536054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.583863                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8017.372165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.981164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.978683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979413                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.975464                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16293693                       # Number of tag accesses
system.l2.tags.data_accesses                 16293693                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     70392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    338394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000207168458                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          598                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          598                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              536371                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      205662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4878                       # Number of write requests accepted
system.mem_ctrls.readBursts                    411324                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9756                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2532                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                411324                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9756                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   49255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   50665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   43055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     682.652174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    627.617949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    272.699648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      0.67%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           15      2.51%      3.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           19      3.18%      6.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           27      4.52%     11.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           52      8.70%     19.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           57      9.53%     29.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           57      9.53%     38.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           57      9.53%     48.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           61     10.20%     58.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           43      7.19%     65.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           43      7.19%     72.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           38      6.35%     79.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           33      5.52%     84.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           23      3.85%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           20      3.34%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           13      2.17%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            7      1.17%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           10      1.67%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            7      1.17%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.67%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.50%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           598                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.229097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.669525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              531     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.34%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48      8.03%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           598                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  162048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26324736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               624384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4265.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6171328800                       # Total gap between requests
system.mem_ctrls.avgGap                      29311.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      4505088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     21657216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       621120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 730006224.943694233894                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 62223.510479346594                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3509343767.524668693542                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 100646528.200343117118                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        70584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            6                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       340734                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9756                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   3592437964                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       190848                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  17327164817                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 147487873280                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50895.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31808.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50852.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15117658.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      4517376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     21806976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26324736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       624384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       624384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35292                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       170367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         205662                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         4878                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          4878                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    731997377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        62224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3533610937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4265670537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        62224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        62224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    101175428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       101175428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    101175428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    731997377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        62224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3533610937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4366845965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               408792                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9705                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        27232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        27314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        29056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        26581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        27595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        24192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        23018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        26586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        25166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        25274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        25448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             14034918765                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1533787584                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20919793629                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34332.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51174.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              298989                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8125                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.72                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       111383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   240.471023                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   177.268874                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.361513                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          314      0.28%      0.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        84831     76.16%     76.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8946      8.03%     84.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3209      2.88%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2114      1.90%     89.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1537      1.38%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1090      0.98%     91.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          900      0.81%     92.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8442      7.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       111383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26162688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             621120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4239.412216                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              100.646528                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               24.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    594282491.711999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    293326542.432001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1368307860.191998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  35441001.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 511174626.143994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2881183462.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 317244214.224001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  6000960198.576008                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   972.397942                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    693492178                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    206180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5271628622                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    579206025.216000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    285895353.744001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1337293437.983997                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  13935243.168000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 511174626.143994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 2736467321.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 438937332.624002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  5902909340.159995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   956.509743                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    968180558                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    206180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4996940242                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             203836                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4878                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200836                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1826                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1826                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         203836                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       617038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 617038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26949120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26949120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            205662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  205662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              205662                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           587984001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1887639269                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5291284                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3749872                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       114918                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1657368                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1655689                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.898695                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          591062                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       601393                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       579206                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        22187                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1536                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      6697787                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       114916                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13588126                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.754391                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.417133                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      9958173     73.29%     73.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       930240      6.85%     80.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       622165      4.58%     84.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       234000      1.72%     86.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1843548     13.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13588126                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10009308                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10250762                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3637064                       # Number of memory references committed
system.switch_cpus.commit.loads               3080108                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2513538                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8328749                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        251629                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6586442     64.25%     64.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        18953      0.18%     64.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         8303      0.08%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3080108     30.05%     94.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       556956      5.43%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10250762                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1843548                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           629101                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      11046106                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3080019                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        557961                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         115065                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1492282                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             2                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18572049                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        781535                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        90688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               20362466                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5291284                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2825957                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              15222497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          230134                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           3759206                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             3                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     15428252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.347166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.324789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10187959     66.03%     66.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           721342      4.68%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           906445      5.88%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           994033      6.44%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1253444      8.12%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            82776      0.54%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            83043      0.54%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           251508      1.63%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           947702      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     15428252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.342961                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.319817                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              202682                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1998910                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         344828                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         215213                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6171300800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         115065                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1167504                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         8076004                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3078457                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2991222                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       17652778                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        395371                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13931                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         620053                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents              8                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents            239                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      2656746                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     21125987                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            29845130                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         19123585                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              281                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           19                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps      12503078                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          8622901                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2773360                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 28693127                       # The number of ROB reads
system.switch_cpus.rob.writes                35744260                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10241454                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            468421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       429851                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          200836                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            54417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24263                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       468417                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1478042                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1478048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    126126336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              126126720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          260131                       # Total snoops (count)
system.tol2bus.snoopTraffic                    624384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           752814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002900                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053772                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 750631     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2183      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             752814                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6171300800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1182435200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         985362000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
