You are implementing Phase 3, Task T3.2 of the ATOMiK project.

FIRST: Read these context files:
- specs/rtl_architecture.md (design specification from T3.1)
- math/proofs/ATOMiK/Properties.lean (proven XOR properties)
- experiments/benchmarks/atomik/delta_engine.py (Python reference)

CONTEXT:
- The delta accumulator is the WRITE PATH of ATOMiK
- It must perform: acc <= acc ^ delta_in in a SINGLE CLOCK CYCLE
- XOR has no carry propagation, so 64-bit XOR is trivially single-cycle
- This implements the proven property: delta composition is closed under XOR

TASK T3.2: Implement Delta Accumulator Module

Create rtl/atomik_delta_acc.v with:

1. **Module Interface**
```verilog
module atomik_delta_acc #(
    parameter WIDTH = 64
) (
    input  wire             clk,
    input  wire             rst_n,       // Active-low reset (match existing RTL)
    input  wire             enable,      // Accumulate when high
    input  wire [WIDTH-1:0] delta_in,    // Delta to accumulate
    output reg  [WIDTH-1:0] accumulator, // Current accumulated value
    output wire             valid        // Accumulator has valid data
);
```

2. **Behavior**
   - On reset (!rst_n): accumulator <= 0
   - On enable: accumulator <= accumulator ^ delta_in
   - valid is high when accumulator contains meaningful data

3. **Design Requirements**
   - Fully synchronous (all state changes on posedge clk)
   - Parameterized width (default 64)
   - No combinational loops
   - Clean reset behavior
   - Match existing RTL style (active-low reset)

4. **Testbench**: Create sim/tb_delta_acc.v with test cases:
   - Reset behavior (accumulator should be 0)
   - Single accumulation
   - Multiple accumulations (verify XOR chain)
   - Self-inverse test: acc ^ delta ^ delta should equal original acc
   - Back-to-back accumulations (no idle cycles)
   - Enable gating (no change when enable=0)
   - Boundary values: all 0s, all 1s, alternating 0xAA..., 0x55...

5. **Verification Script**: Create sim/run_delta_acc.sh
```bash
#!/bin/bash
set -e
cd "$(dirname "$0")"
iverilog -o sim_delta_acc ../rtl/atomik_delta_acc.v tb_delta_acc.v
vvp sim_delta_acc
echo "Delta accumulator tests PASSED"
```

After implementation:
1. Run the testbench and verify all tests pass
2. Run lint: verilator --lint-only -Wall rtl/atomik_delta_acc.v

Output files:
- rtl/atomik_delta_acc.v
- sim/tb_delta_acc.v
- sim/run_delta_acc.sh (make executable)

Update .github/atomik-status.yml to mark T3.2_delta_accumulator: complete
