
main.elf:     file format elf32-littlearm


Disassembly of section .ro:

00010000 <startup>:
   10000:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
   10004:	e3c00001 	bic	r0, r0, #1
   10008:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
   1000c:	e59fd010 	ldr	sp, [pc, #16]	; 10024 <start+0x24>
   10010:	fa000005 	blx	1002c <setup_vectors>
   10014:	fb00019d 	blx	10692 <ps7_init>
   10018:	e59fd008 	ldr	sp, [pc, #8]	; 10028 <start+0x28>
   1001c:	fb000012 	blx	1006e <main>
   10020:	eafffffe 	b	10020 <startup+0x20>
   10024:	00023308 	andeq	r3, r2, r8, lsl #6
   10028:	3ffffff0 	svccc	0x00fffff0

0001002c <setup_vectors>:
   1002c:	b480      	push	{r7}
   1002e:	b085      	sub	sp, #20
   10030:	af00      	add	r7, sp, #0
   10032:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   10036:	f6ce 23ff 	movt	r3, #60159	; 0xeaff
   1003a:	60bb      	str	r3, [r7, #8]
   1003c:	2304      	movs	r3, #4
   1003e:	607b      	str	r3, [r7, #4]
   10040:	2300      	movs	r3, #0
   10042:	60fb      	str	r3, [r7, #12]
   10044:	e00a      	b.n	1005c <setup_vectors+0x30>
   10046:	68fb      	ldr	r3, [r7, #12]
   10048:	009a      	lsls	r2, r3, #2
   1004a:	687b      	ldr	r3, [r7, #4]
   1004c:	4413      	add	r3, r2
   1004e:	603b      	str	r3, [r7, #0]
   10050:	683b      	ldr	r3, [r7, #0]
   10052:	68ba      	ldr	r2, [r7, #8]
   10054:	601a      	str	r2, [r3, #0]
   10056:	68fb      	ldr	r3, [r7, #12]
   10058:	3301      	adds	r3, #1
   1005a:	60fb      	str	r3, [r7, #12]
   1005c:	68fb      	ldr	r3, [r7, #12]
   1005e:	2b06      	cmp	r3, #6
   10060:	d9f1      	bls.n	10046 <setup_vectors+0x1a>
   10062:	bf00      	nop
   10064:	3714      	adds	r7, #20
   10066:	46bd      	mov	sp, r7
   10068:	f85d 7b04 	ldr.w	r7, [sp], #4
   1006c:	4770      	bx	lr

0001006e <main>:
   1006e:	b580      	push	{r7, lr}
   10070:	b084      	sub	sp, #16
   10072:	af00      	add	r7, sp, #0
   10074:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
   10078:	f000 f81d 	bl	100b6 <initialize_heap>
   1007c:	2014      	movs	r0, #20
   1007e:	f000 f83b 	bl	100f8 <malloc>
   10082:	4603      	mov	r3, r0
   10084:	60fb      	str	r3, [r7, #12]
   10086:	f640 02f8 	movw	r2, #2296	; 0x8f8
   1008a:	f2c0 0201 	movt	r2, #1
   1008e:	463b      	mov	r3, r7
   10090:	ca07      	ldmia	r2, {r0, r1, r2}
   10092:	c303      	stmia	r3!, {r0, r1}
   10094:	701a      	strb	r2, [r3, #0]
   10096:	463b      	mov	r3, r7
   10098:	2207      	movs	r2, #7
   1009a:	4619      	mov	r1, r3
   1009c:	68f8      	ldr	r0, [r7, #12]
   1009e:	f000 f8e0 	bl	10262 <sprintf>
   100a2:	68f8      	ldr	r0, [r7, #12]
   100a4:	f000 f8c4 	bl	10230 <puts>
   100a8:	f640 00e8 	movw	r0, #2280	; 0x8e8
   100ac:	f2c0 0001 	movt	r0, #1
   100b0:	f000 f8be 	bl	10230 <puts>
   100b4:	e7fe      	b.n	100b4 <main+0x46>

000100b6 <initialize_heap>:
   100b6:	b480      	push	{r7}
   100b8:	b085      	sub	sp, #20
   100ba:	af00      	add	r7, sp, #0
   100bc:	6078      	str	r0, [r7, #4]
   100be:	687b      	ldr	r3, [r7, #4]
   100c0:	60fb      	str	r3, [r7, #12]
   100c2:	68fb      	ldr	r3, [r7, #12]
   100c4:	68fa      	ldr	r2, [r7, #12]
   100c6:	601a      	str	r2, [r3, #0]
   100c8:	68fb      	ldr	r3, [r7, #12]
   100ca:	68fa      	ldr	r2, [r7, #12]
   100cc:	605a      	str	r2, [r3, #4]
   100ce:	68fb      	ldr	r3, [r7, #12]
   100d0:	2200      	movs	r2, #0
   100d2:	721a      	strb	r2, [r3, #8]
   100d4:	68fa      	ldr	r2, [r7, #12]
   100d6:	f64f 73f0 	movw	r3, #65520	; 0xfff0
   100da:	f2c0 030f 	movt	r3, #15
   100de:	60d3      	str	r3, [r2, #12]
   100e0:	f243 3300 	movw	r3, #13056	; 0x3300
   100e4:	f2c0 0301 	movt	r3, #1
   100e8:	68fa      	ldr	r2, [r7, #12]
   100ea:	601a      	str	r2, [r3, #0]
   100ec:	bf00      	nop
   100ee:	3714      	adds	r7, #20
   100f0:	46bd      	mov	sp, r7
   100f2:	f85d 7b04 	ldr.w	r7, [sp], #4
   100f6:	4770      	bx	lr

000100f8 <malloc>:
   100f8:	b480      	push	{r7}
   100fa:	b089      	sub	sp, #36	; 0x24
   100fc:	af00      	add	r7, sp, #0
   100fe:	6078      	str	r0, [r7, #4]
   10100:	687b      	ldr	r3, [r7, #4]
   10102:	3303      	adds	r3, #3
   10104:	f023 0303 	bic.w	r3, r3, #3
   10108:	617b      	str	r3, [r7, #20]
   1010a:	f243 3300 	movw	r3, #13056	; 0x3300
   1010e:	f2c0 0301 	movt	r3, #1
   10112:	681b      	ldr	r3, [r3, #0]
   10114:	61fb      	str	r3, [r7, #28]
   10116:	e00d      	b.n	10134 <malloc+0x3c>
   10118:	69fb      	ldr	r3, [r7, #28]
   1011a:	685a      	ldr	r2, [r3, #4]
   1011c:	f243 3300 	movw	r3, #13056	; 0x3300
   10120:	f2c0 0301 	movt	r3, #1
   10124:	681b      	ldr	r3, [r3, #0]
   10126:	429a      	cmp	r2, r3
   10128:	d101      	bne.n	1012e <malloc+0x36>
   1012a:	2300      	movs	r3, #0
   1012c:	e049      	b.n	101c2 <malloc+0xca>
   1012e:	69fb      	ldr	r3, [r7, #28]
   10130:	685b      	ldr	r3, [r3, #4]
   10132:	61fb      	str	r3, [r7, #28]
   10134:	69fb      	ldr	r3, [r7, #28]
   10136:	68da      	ldr	r2, [r3, #12]
   10138:	697b      	ldr	r3, [r7, #20]
   1013a:	429a      	cmp	r2, r3
   1013c:	d3ec      	bcc.n	10118 <malloc+0x20>
   1013e:	69fb      	ldr	r3, [r7, #28]
   10140:	7a1b      	ldrb	r3, [r3, #8]
   10142:	2b00      	cmp	r3, #0
   10144:	d1e8      	bne.n	10118 <malloc+0x20>
   10146:	69fb      	ldr	r3, [r7, #28]
   10148:	68da      	ldr	r2, [r3, #12]
   1014a:	687b      	ldr	r3, [r7, #4]
   1014c:	3324      	adds	r3, #36	; 0x24
   1014e:	429a      	cmp	r2, r3
   10150:	d803      	bhi.n	1015a <malloc+0x62>
   10152:	69fb      	ldr	r3, [r7, #28]
   10154:	2201      	movs	r2, #1
   10156:	721a      	strb	r2, [r3, #8]
   10158:	e01f      	b.n	1019a <malloc+0xa2>
   1015a:	697b      	ldr	r3, [r7, #20]
   1015c:	3310      	adds	r3, #16
   1015e:	69fa      	ldr	r2, [r7, #28]
   10160:	4413      	add	r3, r2
   10162:	613b      	str	r3, [r7, #16]
   10164:	693b      	ldr	r3, [r7, #16]
   10166:	69fa      	ldr	r2, [r7, #28]
   10168:	601a      	str	r2, [r3, #0]
   1016a:	69fb      	ldr	r3, [r7, #28]
   1016c:	685a      	ldr	r2, [r3, #4]
   1016e:	693b      	ldr	r3, [r7, #16]
   10170:	605a      	str	r2, [r3, #4]
   10172:	69fb      	ldr	r3, [r7, #28]
   10174:	693a      	ldr	r2, [r7, #16]
   10176:	605a      	str	r2, [r3, #4]
   10178:	69fb      	ldr	r3, [r7, #28]
   1017a:	68da      	ldr	r2, [r3, #12]
   1017c:	697b      	ldr	r3, [r7, #20]
   1017e:	1ad3      	subs	r3, r2, r3
   10180:	f1a3 0210 	sub.w	r2, r3, #16
   10184:	693b      	ldr	r3, [r7, #16]
   10186:	60da      	str	r2, [r3, #12]
   10188:	693b      	ldr	r3, [r7, #16]
   1018a:	2200      	movs	r2, #0
   1018c:	721a      	strb	r2, [r3, #8]
   1018e:	69fb      	ldr	r3, [r7, #28]
   10190:	697a      	ldr	r2, [r7, #20]
   10192:	60da      	str	r2, [r3, #12]
   10194:	69fb      	ldr	r3, [r7, #28]
   10196:	2201      	movs	r2, #1
   10198:	721a      	strb	r2, [r3, #8]
   1019a:	69fb      	ldr	r3, [r7, #28]
   1019c:	3310      	adds	r3, #16
   1019e:	60fb      	str	r3, [r7, #12]
   101a0:	2300      	movs	r3, #0
   101a2:	61bb      	str	r3, [r7, #24]
   101a4:	e007      	b.n	101b6 <malloc+0xbe>
   101a6:	69bb      	ldr	r3, [r7, #24]
   101a8:	68fa      	ldr	r2, [r7, #12]
   101aa:	4413      	add	r3, r2
   101ac:	2200      	movs	r2, #0
   101ae:	701a      	strb	r2, [r3, #0]
   101b0:	69bb      	ldr	r3, [r7, #24]
   101b2:	3301      	adds	r3, #1
   101b4:	61bb      	str	r3, [r7, #24]
   101b6:	69ba      	ldr	r2, [r7, #24]
   101b8:	697b      	ldr	r3, [r7, #20]
   101ba:	429a      	cmp	r2, r3
   101bc:	d3f3      	bcc.n	101a6 <malloc+0xae>
   101be:	69fb      	ldr	r3, [r7, #28]
   101c0:	3310      	adds	r3, #16
   101c2:	4618      	mov	r0, r3
   101c4:	3724      	adds	r7, #36	; 0x24
   101c6:	46bd      	mov	sp, r7
   101c8:	f85d 7b04 	ldr.w	r7, [sp], #4
   101cc:	4770      	bx	lr

000101ce <free>:
   101ce:	b480      	push	{r7}
   101d0:	b085      	sub	sp, #20
   101d2:	af00      	add	r7, sp, #0
   101d4:	6078      	str	r0, [r7, #4]
   101d6:	687b      	ldr	r3, [r7, #4]
   101d8:	3b10      	subs	r3, #16
   101da:	60fb      	str	r3, [r7, #12]
   101dc:	f243 3300 	movw	r3, #13056	; 0x3300
   101e0:	f2c0 0301 	movt	r3, #1
   101e4:	681b      	ldr	r3, [r3, #0]
   101e6:	68fa      	ldr	r2, [r7, #12]
   101e8:	429a      	cmp	r2, r3
   101ea:	d11b      	bne.n	10224 <free+0x56>
   101ec:	68fb      	ldr	r3, [r7, #12]
   101ee:	685b      	ldr	r3, [r3, #4]
   101f0:	7a1b      	ldrb	r3, [r3, #8]
   101f2:	2b01      	cmp	r3, #1
   101f4:	d103      	bne.n	101fe <free+0x30>
   101f6:	68fb      	ldr	r3, [r7, #12]
   101f8:	2200      	movs	r2, #0
   101fa:	721a      	strb	r2, [r3, #8]
   101fc:	e012      	b.n	10224 <free+0x56>
   101fe:	68fb      	ldr	r3, [r7, #12]
   10200:	68da      	ldr	r2, [r3, #12]
   10202:	68fb      	ldr	r3, [r7, #12]
   10204:	685b      	ldr	r3, [r3, #4]
   10206:	68db      	ldr	r3, [r3, #12]
   10208:	4413      	add	r3, r2
   1020a:	f103 0210 	add.w	r2, r3, #16
   1020e:	68fb      	ldr	r3, [r7, #12]
   10210:	60da      	str	r2, [r3, #12]
   10212:	68fb      	ldr	r3, [r7, #12]
   10214:	685b      	ldr	r3, [r3, #4]
   10216:	685a      	ldr	r2, [r3, #4]
   10218:	68fb      	ldr	r3, [r7, #12]
   1021a:	605a      	str	r2, [r3, #4]
   1021c:	68fb      	ldr	r3, [r7, #12]
   1021e:	2200      	movs	r2, #0
   10220:	721a      	strb	r2, [r3, #8]
   10222:	bf00      	nop
   10224:	bf00      	nop
   10226:	3714      	adds	r7, #20
   10228:	46bd      	mov	sp, r7
   1022a:	f85d 7b04 	ldr.w	r7, [sp], #4
   1022e:	4770      	bx	lr

00010230 <puts>:
   10230:	b480      	push	{r7}
   10232:	b083      	sub	sp, #12
   10234:	af00      	add	r7, sp, #0
   10236:	6078      	str	r0, [r7, #4]
   10238:	e008      	b.n	1024c <puts+0x1c>
   1023a:	2330      	movs	r3, #48	; 0x30
   1023c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10240:	687a      	ldr	r2, [r7, #4]
   10242:	7812      	ldrb	r2, [r2, #0]
   10244:	601a      	str	r2, [r3, #0]
   10246:	687b      	ldr	r3, [r7, #4]
   10248:	3301      	adds	r3, #1
   1024a:	607b      	str	r3, [r7, #4]
   1024c:	687b      	ldr	r3, [r7, #4]
   1024e:	781b      	ldrb	r3, [r3, #0]
   10250:	2b00      	cmp	r3, #0
   10252:	d1f2      	bne.n	1023a <puts+0xa>
   10254:	2300      	movs	r3, #0
   10256:	4618      	mov	r0, r3
   10258:	370c      	adds	r7, #12
   1025a:	46bd      	mov	sp, r7
   1025c:	f85d 7b04 	ldr.w	r7, [sp], #4
   10260:	4770      	bx	lr

00010262 <sprintf>:
   10262:	b40e      	push	{r1, r2, r3}
   10264:	b480      	push	{r7}
   10266:	b086      	sub	sp, #24
   10268:	af00      	add	r7, sp, #0
   1026a:	6078      	str	r0, [r7, #4]
   1026c:	f107 0320 	add.w	r3, r7, #32
   10270:	60fb      	str	r3, [r7, #12]
   10272:	2300      	movs	r3, #0
   10274:	617b      	str	r3, [r7, #20]
   10276:	2300      	movs	r3, #0
   10278:	613b      	str	r3, [r7, #16]
   1027a:	e032      	b.n	102e2 <sprintf+0x80>
   1027c:	697b      	ldr	r3, [r7, #20]
   1027e:	69fa      	ldr	r2, [r7, #28]
   10280:	4413      	add	r3, r2
   10282:	781b      	ldrb	r3, [r3, #0]
   10284:	2b25      	cmp	r3, #37	; 0x25
   10286:	d00e      	beq.n	102a6 <sprintf+0x44>
   10288:	693b      	ldr	r3, [r7, #16]
   1028a:	687a      	ldr	r2, [r7, #4]
   1028c:	4413      	add	r3, r2
   1028e:	697a      	ldr	r2, [r7, #20]
   10290:	69f9      	ldr	r1, [r7, #28]
   10292:	440a      	add	r2, r1
   10294:	7812      	ldrb	r2, [r2, #0]
   10296:	701a      	strb	r2, [r3, #0]
   10298:	693b      	ldr	r3, [r7, #16]
   1029a:	3301      	adds	r3, #1
   1029c:	613b      	str	r3, [r7, #16]
   1029e:	697b      	ldr	r3, [r7, #20]
   102a0:	3301      	adds	r3, #1
   102a2:	617b      	str	r3, [r7, #20]
   102a4:	e01d      	b.n	102e2 <sprintf+0x80>
   102a6:	697b      	ldr	r3, [r7, #20]
   102a8:	3301      	adds	r3, #1
   102aa:	69fa      	ldr	r2, [r7, #28]
   102ac:	4413      	add	r3, r2
   102ae:	781b      	ldrb	r3, [r3, #0]
   102b0:	2b73      	cmp	r3, #115	; 0x73
   102b2:	d016      	beq.n	102e2 <sprintf+0x80>
   102b4:	2b78      	cmp	r3, #120	; 0x78
   102b6:	d014      	beq.n	102e2 <sprintf+0x80>
   102b8:	2b64      	cmp	r3, #100	; 0x64
   102ba:	d111      	bne.n	102e0 <sprintf+0x7e>
   102bc:	693b      	ldr	r3, [r7, #16]
   102be:	687a      	ldr	r2, [r7, #4]
   102c0:	441a      	add	r2, r3
   102c2:	68fb      	ldr	r3, [r7, #12]
   102c4:	1d19      	adds	r1, r3, #4
   102c6:	60f9      	str	r1, [r7, #12]
   102c8:	681b      	ldr	r3, [r3, #0]
   102ca:	b2db      	uxtb	r3, r3
   102cc:	3330      	adds	r3, #48	; 0x30
   102ce:	b2db      	uxtb	r3, r3
   102d0:	7013      	strb	r3, [r2, #0]
   102d2:	693b      	ldr	r3, [r7, #16]
   102d4:	3301      	adds	r3, #1
   102d6:	613b      	str	r3, [r7, #16]
   102d8:	697b      	ldr	r3, [r7, #20]
   102da:	3302      	adds	r3, #2
   102dc:	617b      	str	r3, [r7, #20]
   102de:	e000      	b.n	102e2 <sprintf+0x80>
   102e0:	bf00      	nop
   102e2:	697b      	ldr	r3, [r7, #20]
   102e4:	69fa      	ldr	r2, [r7, #28]
   102e6:	4413      	add	r3, r2
   102e8:	781b      	ldrb	r3, [r3, #0]
   102ea:	2b00      	cmp	r3, #0
   102ec:	d1c6      	bne.n	1027c <sprintf+0x1a>
   102ee:	693b      	ldr	r3, [r7, #16]
   102f0:	687a      	ldr	r2, [r7, #4]
   102f2:	4413      	add	r3, r2
   102f4:	2200      	movs	r2, #0
   102f6:	701a      	strb	r2, [r3, #0]
   102f8:	693b      	ldr	r3, [r7, #16]
   102fa:	4618      	mov	r0, r3
   102fc:	3718      	adds	r7, #24
   102fe:	46bd      	mov	sp, r7
   10300:	f85d 7b04 	ldr.w	r7, [sp], #4
   10304:	b003      	add	sp, #12
   10306:	4770      	bx	lr

00010308 <getPS7MessageInfo>:
   10308:	b480      	push	{r7}
   1030a:	b085      	sub	sp, #20
   1030c:	af00      	add	r7, sp, #0
   1030e:	6078      	str	r0, [r7, #4]
   10310:	f640 1308 	movw	r3, #2312	; 0x908
   10314:	f2c0 0301 	movt	r3, #1
   10318:	60fb      	str	r3, [r7, #12]
   1031a:	687b      	ldr	r3, [r7, #4]
   1031c:	2b05      	cmp	r3, #5
   1031e:	d833      	bhi.n	10388 <getPS7MessageInfo+0x80>
   10320:	a201      	add	r2, pc, #4	; (adr r2, 10328 <getPS7MessageInfo+0x20>)
   10322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   10326:	bf00      	nop
   10328:	00010341 	andeq	r0, r1, r1, asr #6
   1032c:	0001034d 	andeq	r0, r1, sp, asr #6
   10330:	00010359 	andeq	r0, r1, r9, asr r3
   10334:	00010365 	andeq	r0, r1, r5, ror #6
   10338:	00010371 	andeq	r0, r1, r1, ror r3
   1033c:	0001037d 	andeq	r0, r1, sp, ror r3
   10340:	f640 130c 	movw	r3, #2316	; 0x90c
   10344:	f2c0 0301 	movt	r3, #1
   10348:	60fb      	str	r3, [r7, #12]
   1034a:	e023      	b.n	10394 <getPS7MessageInfo+0x8c>
   1034c:	f640 132c 	movw	r3, #2348	; 0x92c
   10350:	f2c0 0301 	movt	r3, #1
   10354:	60fb      	str	r3, [r7, #12]
   10356:	e01d      	b.n	10394 <getPS7MessageInfo+0x8c>
   10358:	f640 1344 	movw	r3, #2372	; 0x944
   1035c:	f2c0 0301 	movt	r3, #1
   10360:	60fb      	str	r3, [r7, #12]
   10362:	e017      	b.n	10394 <getPS7MessageInfo+0x8c>
   10364:	f640 1360 	movw	r3, #2400	; 0x960
   10368:	f2c0 0301 	movt	r3, #1
   1036c:	60fb      	str	r3, [r7, #12]
   1036e:	e011      	b.n	10394 <getPS7MessageInfo+0x8c>
   10370:	f640 1380 	movw	r3, #2432	; 0x980
   10374:	f2c0 0301 	movt	r3, #1
   10378:	60fb      	str	r3, [r7, #12]
   1037a:	e00b      	b.n	10394 <getPS7MessageInfo+0x8c>
   1037c:	f640 13a0 	movw	r3, #2464	; 0x9a0
   10380:	f2c0 0301 	movt	r3, #1
   10384:	60fb      	str	r3, [r7, #12]
   10386:	e005      	b.n	10394 <getPS7MessageInfo+0x8c>
   10388:	f640 13c4 	movw	r3, #2500	; 0x9c4
   1038c:	f2c0 0301 	movt	r3, #1
   10390:	60fb      	str	r3, [r7, #12]
   10392:	bf00      	nop
   10394:	68fb      	ldr	r3, [r7, #12]
   10396:	4618      	mov	r0, r3
   10398:	3714      	adds	r7, #20
   1039a:	46bd      	mov	sp, r7
   1039c:	f85d 7b04 	ldr.w	r7, [sp], #4
   103a0:	4770      	bx	lr

000103a2 <ps7GetSiliconVersion>:
   103a2:	b480      	push	{r7}
   103a4:	b085      	sub	sp, #20
   103a6:	af00      	add	r7, sp, #0
   103a8:	f04f 4370 	mov.w	r3, #4026531840	; 0xf0000000
   103ac:	60fb      	str	r3, [r7, #12]
   103ae:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
   103b2:	f6cf 0300 	movt	r3, #63488	; 0xf800
   103b6:	60bb      	str	r3, [r7, #8]
   103b8:	68bb      	ldr	r3, [r7, #8]
   103ba:	681a      	ldr	r2, [r3, #0]
   103bc:	68fb      	ldr	r3, [r7, #12]
   103be:	4013      	ands	r3, r2
   103c0:	0f1b      	lsrs	r3, r3, #28
   103c2:	607b      	str	r3, [r7, #4]
   103c4:	687b      	ldr	r3, [r7, #4]
   103c6:	4618      	mov	r0, r3
   103c8:	3714      	adds	r7, #20
   103ca:	46bd      	mov	sp, r7
   103cc:	f85d 7b04 	ldr.w	r7, [sp], #4
   103d0:	4770      	bx	lr

000103d2 <mask_write>:
   103d2:	b480      	push	{r7}
   103d4:	b087      	sub	sp, #28
   103d6:	af00      	add	r7, sp, #0
   103d8:	60f8      	str	r0, [r7, #12]
   103da:	60b9      	str	r1, [r7, #8]
   103dc:	607a      	str	r2, [r7, #4]
   103de:	68fb      	ldr	r3, [r7, #12]
   103e0:	617b      	str	r3, [r7, #20]
   103e2:	687a      	ldr	r2, [r7, #4]
   103e4:	68bb      	ldr	r3, [r7, #8]
   103e6:	401a      	ands	r2, r3
   103e8:	697b      	ldr	r3, [r7, #20]
   103ea:	6819      	ldr	r1, [r3, #0]
   103ec:	68bb      	ldr	r3, [r7, #8]
   103ee:	43db      	mvns	r3, r3
   103f0:	400b      	ands	r3, r1
   103f2:	431a      	orrs	r2, r3
   103f4:	697b      	ldr	r3, [r7, #20]
   103f6:	601a      	str	r2, [r3, #0]
   103f8:	bf00      	nop
   103fa:	371c      	adds	r7, #28
   103fc:	46bd      	mov	sp, r7
   103fe:	f85d 7b04 	ldr.w	r7, [sp], #4
   10402:	4770      	bx	lr

00010404 <mask_poll>:
   10404:	b480      	push	{r7}
   10406:	b085      	sub	sp, #20
   10408:	af00      	add	r7, sp, #0
   1040a:	6078      	str	r0, [r7, #4]
   1040c:	6039      	str	r1, [r7, #0]
   1040e:	687b      	ldr	r3, [r7, #4]
   10410:	60bb      	str	r3, [r7, #8]
   10412:	2300      	movs	r3, #0
   10414:	60fb      	str	r3, [r7, #12]
   10416:	e00c      	b.n	10432 <mask_poll+0x2e>
   10418:	68fa      	ldr	r2, [r7, #12]
   1041a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   1041e:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
   10422:	429a      	cmp	r2, r3
   10424:	d102      	bne.n	1042c <mask_poll+0x28>
   10426:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1042a:	e009      	b.n	10440 <mask_poll+0x3c>
   1042c:	68fb      	ldr	r3, [r7, #12]
   1042e:	3301      	adds	r3, #1
   10430:	60fb      	str	r3, [r7, #12]
   10432:	68bb      	ldr	r3, [r7, #8]
   10434:	681a      	ldr	r2, [r3, #0]
   10436:	683b      	ldr	r3, [r7, #0]
   10438:	4013      	ands	r3, r2
   1043a:	2b00      	cmp	r3, #0
   1043c:	d0ec      	beq.n	10418 <mask_poll+0x14>
   1043e:	2301      	movs	r3, #1
   10440:	4618      	mov	r0, r3
   10442:	3714      	adds	r7, #20
   10444:	46bd      	mov	sp, r7
   10446:	f85d 7b04 	ldr.w	r7, [sp], #4
   1044a:	4770      	bx	lr

0001044c <mask_read>:
   1044c:	b480      	push	{r7}
   1044e:	b085      	sub	sp, #20
   10450:	af00      	add	r7, sp, #0
   10452:	6078      	str	r0, [r7, #4]
   10454:	6039      	str	r1, [r7, #0]
   10456:	687b      	ldr	r3, [r7, #4]
   10458:	60fb      	str	r3, [r7, #12]
   1045a:	68fb      	ldr	r3, [r7, #12]
   1045c:	681a      	ldr	r2, [r3, #0]
   1045e:	683b      	ldr	r3, [r7, #0]
   10460:	4013      	ands	r3, r2
   10462:	60bb      	str	r3, [r7, #8]
   10464:	68bb      	ldr	r3, [r7, #8]
   10466:	4618      	mov	r0, r3
   10468:	3714      	adds	r7, #20
   1046a:	46bd      	mov	sp, r7
   1046c:	f85d 7b04 	ldr.w	r7, [sp], #4
   10470:	4770      	bx	lr

00010472 <ps7_config>:
   10472:	b580      	push	{r7, lr}
   10474:	b09c      	sub	sp, #112	; 0x70
   10476:	af00      	add	r7, sp, #0
   10478:	6078      	str	r0, [r7, #4]
   1047a:	687b      	ldr	r3, [r7, #4]
   1047c:	66fb      	str	r3, [r7, #108]	; 0x6c
   1047e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   10482:	667b      	str	r3, [r7, #100]	; 0x64
   10484:	2300      	movs	r3, #0
   10486:	663b      	str	r3, [r7, #96]	; 0x60
   10488:	e08a      	b.n	105a0 <ps7_config+0x12e>
   1048a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   1048c:	681b      	ldr	r3, [r3, #0]
   1048e:	f003 030f 	and.w	r3, r3, #15
   10492:	65fb      	str	r3, [r7, #92]	; 0x5c
   10494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   10496:	681b      	ldr	r3, [r3, #0]
   10498:	091b      	lsrs	r3, r3, #4
   1049a:	65bb      	str	r3, [r7, #88]	; 0x58
   1049c:	2300      	movs	r3, #0
   1049e:	66bb      	str	r3, [r7, #104]	; 0x68
   104a0:	e00f      	b.n	104c2 <ps7_config+0x50>
   104a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   104a4:	3301      	adds	r3, #1
   104a6:	009b      	lsls	r3, r3, #2
   104a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   104aa:	4413      	add	r3, r2
   104ac:	681a      	ldr	r2, [r3, #0]
   104ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   104b0:	009b      	lsls	r3, r3, #2
   104b2:	f107 0170 	add.w	r1, r7, #112	; 0x70
   104b6:	440b      	add	r3, r1
   104b8:	f843 2c68 	str.w	r2, [r3, #-104]
   104bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   104be:	3301      	adds	r3, #1
   104c0:	66bb      	str	r3, [r7, #104]	; 0x68
   104c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
   104c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   104c6:	429a      	cmp	r2, r3
   104c8:	dbeb      	blt.n	104a2 <ps7_config+0x30>
   104ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   104cc:	3301      	adds	r3, #1
   104ce:	009b      	lsls	r3, r3, #2
   104d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   104d2:	4413      	add	r3, r2
   104d4:	66fb      	str	r3, [r7, #108]	; 0x6c
   104d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   104d8:	2b05      	cmp	r3, #5
   104da:	d85e      	bhi.n	1059a <ps7_config+0x128>
   104dc:	a201      	add	r2, pc, #4	; (adr r2, 104e4 <ps7_config+0x72>)
   104de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   104e2:	bf00      	nop
   104e4:	000104fd 	strdeq	r0, [r1], -sp
   104e8:	00010503 	andeq	r0, r1, r3, lsl #10
   104ec:	0001050f 	andeq	r0, r1, pc, lsl #10
   104f0:	0001051f 	andeq	r0, r1, pc, lsl r5
   104f4:	00010543 	andeq	r0, r1, r3, asr #10
   104f8:	00010579 	andeq	r0, r1, r9, ror r5
   104fc:	2300      	movs	r3, #0
   104fe:	667b      	str	r3, [r7, #100]	; 0x64
   10500:	e04e      	b.n	105a0 <ps7_config+0x12e>
   10502:	68bb      	ldr	r3, [r7, #8]
   10504:	657b      	str	r3, [r7, #84]	; 0x54
   10506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10508:	2200      	movs	r2, #0
   1050a:	601a      	str	r2, [r3, #0]
   1050c:	e048      	b.n	105a0 <ps7_config+0x12e>
   1050e:	68bb      	ldr	r3, [r7, #8]
   10510:	657b      	str	r3, [r7, #84]	; 0x54
   10512:	68fb      	ldr	r3, [r7, #12]
   10514:	653b      	str	r3, [r7, #80]	; 0x50
   10516:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10518:	6d3a      	ldr	r2, [r7, #80]	; 0x50
   1051a:	601a      	str	r2, [r3, #0]
   1051c:	e040      	b.n	105a0 <ps7_config+0x12e>
   1051e:	68bb      	ldr	r3, [r7, #8]
   10520:	657b      	str	r3, [r7, #84]	; 0x54
   10522:	68fb      	ldr	r3, [r7, #12]
   10524:	64fb      	str	r3, [r7, #76]	; 0x4c
   10526:	693b      	ldr	r3, [r7, #16]
   10528:	653b      	str	r3, [r7, #80]	; 0x50
   1052a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
   1052c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   1052e:	401a      	ands	r2, r3
   10530:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10532:	6819      	ldr	r1, [r3, #0]
   10534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10536:	43db      	mvns	r3, r3
   10538:	400b      	ands	r3, r1
   1053a:	431a      	orrs	r2, r3
   1053c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1053e:	601a      	str	r2, [r3, #0]
   10540:	e02e      	b.n	105a0 <ps7_config+0x12e>
   10542:	68bb      	ldr	r3, [r7, #8]
   10544:	657b      	str	r3, [r7, #84]	; 0x54
   10546:	68fb      	ldr	r3, [r7, #12]
   10548:	64fb      	str	r3, [r7, #76]	; 0x4c
   1054a:	2300      	movs	r3, #0
   1054c:	663b      	str	r3, [r7, #96]	; 0x60
   1054e:	e00c      	b.n	1056a <ps7_config+0xf8>
   10550:	6e3a      	ldr	r2, [r7, #96]	; 0x60
   10552:	f44f 4361 	mov.w	r3, #57600	; 0xe100
   10556:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
   1055a:	429a      	cmp	r2, r3
   1055c:	d102      	bne.n	10564 <ps7_config+0xf2>
   1055e:	2302      	movs	r3, #2
   10560:	667b      	str	r3, [r7, #100]	; 0x64
   10562:	e008      	b.n	10576 <ps7_config+0x104>
   10564:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   10566:	3301      	adds	r3, #1
   10568:	663b      	str	r3, [r7, #96]	; 0x60
   1056a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   1056c:	681a      	ldr	r2, [r3, #0]
   1056e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   10570:	4013      	ands	r3, r2
   10572:	2b00      	cmp	r3, #0
   10574:	d0ec      	beq.n	10550 <ps7_config+0xde>
   10576:	e013      	b.n	105a0 <ps7_config+0x12e>
   10578:	68bb      	ldr	r3, [r7, #8]
   1057a:	657b      	str	r3, [r7, #84]	; 0x54
   1057c:	68fb      	ldr	r3, [r7, #12]
   1057e:	64fb      	str	r3, [r7, #76]	; 0x4c
   10580:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
   10582:	f000 f985 	bl	10890 <get_number_of_cycles_for_delay>
   10586:	64b8      	str	r0, [r7, #72]	; 0x48
   10588:	f000 f9a6 	bl	108d8 <perf_reset_and_start_timer>
   1058c:	bf00      	nop
   1058e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   10590:	681a      	ldr	r2, [r3, #0]
   10592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   10594:	429a      	cmp	r2, r3
   10596:	d3fa      	bcc.n	1058e <ps7_config+0x11c>
   10598:	e002      	b.n	105a0 <ps7_config+0x12e>
   1059a:	2301      	movs	r3, #1
   1059c:	667b      	str	r3, [r7, #100]	; 0x64
   1059e:	bf00      	nop
   105a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   105a2:	2b00      	cmp	r3, #0
   105a4:	f6ff af71 	blt.w	1048a <ps7_config+0x18>
   105a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   105aa:	4618      	mov	r0, r3
   105ac:	3770      	adds	r7, #112	; 0x70
   105ae:	46bd      	mov	sp, r7
   105b0:	bd80      	pop	{r7, pc}

000105b2 <ps7_post_config>:
   105b2:	b580      	push	{r7, lr}
   105b4:	b082      	sub	sp, #8
   105b6:	af00      	add	r7, sp, #0
   105b8:	f7ff fef3 	bl	103a2 <ps7GetSiliconVersion>
   105bc:	6078      	str	r0, [r7, #4]
   105be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   105c2:	603b      	str	r3, [r7, #0]
   105c4:	687b      	ldr	r3, [r7, #4]
   105c6:	2b00      	cmp	r3, #0
   105c8:	d10b      	bne.n	105e2 <ps7_post_config+0x30>
   105ca:	f243 2074 	movw	r0, #12916	; 0x3274
   105ce:	f2c0 0001 	movt	r0, #1
   105d2:	f7ff ff4e 	bl	10472 <ps7_config>
   105d6:	6038      	str	r0, [r7, #0]
   105d8:	683b      	ldr	r3, [r7, #0]
   105da:	2b00      	cmp	r3, #0
   105dc:	d01c      	beq.n	10618 <ps7_post_config+0x66>
   105de:	683b      	ldr	r3, [r7, #0]
   105e0:	e01b      	b.n	1061a <ps7_post_config+0x68>
   105e2:	687b      	ldr	r3, [r7, #4]
   105e4:	2b01      	cmp	r3, #1
   105e6:	d10b      	bne.n	10600 <ps7_post_config+0x4e>
   105e8:	f242 40d4 	movw	r0, #9428	; 0x24d4
   105ec:	f2c0 0001 	movt	r0, #1
   105f0:	f7ff ff3f 	bl	10472 <ps7_config>
   105f4:	6038      	str	r0, [r7, #0]
   105f6:	683b      	ldr	r3, [r7, #0]
   105f8:	2b00      	cmp	r3, #0
   105fa:	d00d      	beq.n	10618 <ps7_post_config+0x66>
   105fc:	683b      	ldr	r3, [r7, #0]
   105fe:	e00c      	b.n	1061a <ps7_post_config+0x68>
   10600:	f241 7014 	movw	r0, #5908	; 0x1714
   10604:	f2c0 0001 	movt	r0, #1
   10608:	f7ff ff33 	bl	10472 <ps7_config>
   1060c:	6038      	str	r0, [r7, #0]
   1060e:	683b      	ldr	r3, [r7, #0]
   10610:	2b00      	cmp	r3, #0
   10612:	d001      	beq.n	10618 <ps7_post_config+0x66>
   10614:	683b      	ldr	r3, [r7, #0]
   10616:	e000      	b.n	1061a <ps7_post_config+0x68>
   10618:	2300      	movs	r3, #0
   1061a:	4618      	mov	r0, r3
   1061c:	3708      	adds	r7, #8
   1061e:	46bd      	mov	sp, r7
   10620:	bd80      	pop	{r7, pc}

00010622 <ps7_debug>:
   10622:	b580      	push	{r7, lr}
   10624:	b082      	sub	sp, #8
   10626:	af00      	add	r7, sp, #0
   10628:	f7ff febb 	bl	103a2 <ps7GetSiliconVersion>
   1062c:	6078      	str	r0, [r7, #4]
   1062e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   10632:	603b      	str	r3, [r7, #0]
   10634:	687b      	ldr	r3, [r7, #4]
   10636:	2b00      	cmp	r3, #0
   10638:	d10b      	bne.n	10652 <ps7_debug+0x30>
   1063a:	f243 20b8 	movw	r0, #12984	; 0x32b8
   1063e:	f2c0 0001 	movt	r0, #1
   10642:	f7ff ff16 	bl	10472 <ps7_config>
   10646:	6038      	str	r0, [r7, #0]
   10648:	683b      	ldr	r3, [r7, #0]
   1064a:	2b00      	cmp	r3, #0
   1064c:	d01c      	beq.n	10688 <ps7_debug+0x66>
   1064e:	683b      	ldr	r3, [r7, #0]
   10650:	e01b      	b.n	1068a <ps7_debug+0x68>
   10652:	687b      	ldr	r3, [r7, #4]
   10654:	2b01      	cmp	r3, #1
   10656:	d10b      	bne.n	10670 <ps7_debug+0x4e>
   10658:	f242 5018 	movw	r0, #9496	; 0x2518
   1065c:	f2c0 0001 	movt	r0, #1
   10660:	f7ff ff07 	bl	10472 <ps7_config>
   10664:	6038      	str	r0, [r7, #0]
   10666:	683b      	ldr	r3, [r7, #0]
   10668:	2b00      	cmp	r3, #0
   1066a:	d00d      	beq.n	10688 <ps7_debug+0x66>
   1066c:	683b      	ldr	r3, [r7, #0]
   1066e:	e00c      	b.n	1068a <ps7_debug+0x68>
   10670:	f241 7058 	movw	r0, #5976	; 0x1758
   10674:	f2c0 0001 	movt	r0, #1
   10678:	f7ff fefb 	bl	10472 <ps7_config>
   1067c:	6038      	str	r0, [r7, #0]
   1067e:	683b      	ldr	r3, [r7, #0]
   10680:	2b00      	cmp	r3, #0
   10682:	d001      	beq.n	10688 <ps7_debug+0x66>
   10684:	683b      	ldr	r3, [r7, #0]
   10686:	e000      	b.n	1068a <ps7_debug+0x68>
   10688:	2300      	movs	r3, #0
   1068a:	4618      	mov	r0, r3
   1068c:	3708      	adds	r7, #8
   1068e:	46bd      	mov	sp, r7
   10690:	bd80      	pop	{r7, pc}

00010692 <ps7_init>:
   10692:	b580      	push	{r7, lr}
   10694:	b082      	sub	sp, #8
   10696:	af00      	add	r7, sp, #0
   10698:	f7ff fe83 	bl	103a2 <ps7GetSiliconVersion>
   1069c:	6078      	str	r0, [r7, #4]
   1069e:	687b      	ldr	r3, [r7, #4]
   106a0:	2b00      	cmp	r3, #0
   106a2:	d12d      	bne.n	10700 <ps7_init+0x6e>
   106a4:	f243 23ec 	movw	r3, #13036	; 0x32ec
   106a8:	f2c0 0301 	movt	r3, #1
   106ac:	f642 42d4 	movw	r2, #11476	; 0x2cd4
   106b0:	f2c0 0201 	movt	r2, #1
   106b4:	601a      	str	r2, [r3, #0]
   106b6:	f243 23f0 	movw	r3, #13040	; 0x32f0
   106ba:	f2c0 0301 	movt	r3, #1
   106be:	f242 524c 	movw	r2, #9548	; 0x254c
   106c2:	f2c0 0201 	movt	r2, #1
   106c6:	601a      	str	r2, [r3, #0]
   106c8:	f243 23f4 	movw	r3, #13044	; 0x32f4
   106cc:	f2c0 0301 	movt	r3, #1
   106d0:	f242 62d4 	movw	r2, #9940	; 0x26d4
   106d4:	f2c0 0201 	movt	r2, #1
   106d8:	601a      	str	r2, [r3, #0]
   106da:	f243 23f8 	movw	r3, #13048	; 0x32f8
   106de:	f2c0 0301 	movt	r3, #1
   106e2:	f242 72b8 	movw	r2, #10168	; 0x27b8
   106e6:	f2c0 0201 	movt	r2, #1
   106ea:	601a      	str	r2, [r3, #0]
   106ec:	f243 23fc 	movw	r3, #13052	; 0x32fc
   106f0:	f2c0 0301 	movt	r3, #1
   106f4:	f243 1268 	movw	r2, #12648	; 0x3168
   106f8:	f2c0 0201 	movt	r2, #1
   106fc:	601a      	str	r2, [r3, #0]
   106fe:	e05d      	b.n	107bc <ps7_init+0x12a>
   10700:	687b      	ldr	r3, [r7, #4]
   10702:	2b01      	cmp	r3, #1
   10704:	d12d      	bne.n	10762 <ps7_init+0xd0>
   10706:	f243 23ec 	movw	r3, #13036	; 0x32ec
   1070a:	f2c0 0301 	movt	r3, #1
   1070e:	f641 7234 	movw	r2, #7988	; 0x1f34
   10712:	f2c0 0201 	movt	r2, #1
   10716:	601a      	str	r2, [r3, #0]
   10718:	f243 23f0 	movw	r3, #13040	; 0x32f0
   1071c:	f2c0 0301 	movt	r3, #1
   10720:	f241 728c 	movw	r2, #6028	; 0x178c
   10724:	f2c0 0201 	movt	r2, #1
   10728:	601a      	str	r2, [r3, #0]
   1072a:	f243 23f4 	movw	r3, #13044	; 0x32f4
   1072e:	f2c0 0301 	movt	r3, #1
   10732:	f641 1214 	movw	r2, #6420	; 0x1914
   10736:	f2c0 0201 	movt	r2, #1
   1073a:	601a      	str	r2, [r3, #0]
   1073c:	f243 23f8 	movw	r3, #13048	; 0x32f8
   10740:	f2c0 0301 	movt	r3, #1
   10744:	f641 12f8 	movw	r2, #6648	; 0x19f8
   10748:	f2c0 0201 	movt	r2, #1
   1074c:	601a      	str	r2, [r3, #0]
   1074e:	f243 23fc 	movw	r3, #13052	; 0x32fc
   10752:	f2c0 0301 	movt	r3, #1
   10756:	f242 32c8 	movw	r2, #9160	; 0x23c8
   1075a:	f2c0 0201 	movt	r2, #1
   1075e:	601a      	str	r2, [r3, #0]
   10760:	e02c      	b.n	107bc <ps7_init+0x12a>
   10762:	f243 23ec 	movw	r3, #13036	; 0x32ec
   10766:	f2c0 0301 	movt	r3, #1
   1076a:	f241 1274 	movw	r2, #4468	; 0x1174
   1076e:	f2c0 0201 	movt	r2, #1
   10772:	601a      	str	r2, [r3, #0]
   10774:	f243 23f0 	movw	r3, #13040	; 0x32f0
   10778:	f2c0 0301 	movt	r3, #1
   1077c:	f640 12dc 	movw	r2, #2524	; 0x9dc
   10780:	f2c0 0201 	movt	r2, #1
   10784:	601a      	str	r2, [r3, #0]
   10786:	f243 23f4 	movw	r3, #13044	; 0x32f4
   1078a:	f2c0 0301 	movt	r3, #1
   1078e:	f640 3264 	movw	r2, #2916	; 0xb64
   10792:	f2c0 0201 	movt	r2, #1
   10796:	601a      	str	r2, [r3, #0]
   10798:	f243 23f8 	movw	r3, #13048	; 0x32f8
   1079c:	f2c0 0301 	movt	r3, #1
   107a0:	f640 4248 	movw	r2, #3144	; 0xc48
   107a4:	f2c0 0201 	movt	r2, #1
   107a8:	601a      	str	r2, [r3, #0]
   107aa:	f243 23fc 	movw	r3, #13052	; 0x32fc
   107ae:	f2c0 0301 	movt	r3, #1
   107b2:	f241 6208 	movw	r2, #5640	; 0x1608
   107b6:	f2c0 0201 	movt	r2, #1
   107ba:	601a      	str	r2, [r3, #0]
   107bc:	f243 23ec 	movw	r3, #13036	; 0x32ec
   107c0:	f2c0 0301 	movt	r3, #1
   107c4:	681b      	ldr	r3, [r3, #0]
   107c6:	4618      	mov	r0, r3
   107c8:	f7ff fe53 	bl	10472 <ps7_config>
   107cc:	6038      	str	r0, [r7, #0]
   107ce:	683b      	ldr	r3, [r7, #0]
   107d0:	2b00      	cmp	r3, #0
   107d2:	d001      	beq.n	107d8 <ps7_init+0x146>
   107d4:	683b      	ldr	r3, [r7, #0]
   107d6:	e038      	b.n	1084a <ps7_init+0x1b8>
   107d8:	f243 23f0 	movw	r3, #13040	; 0x32f0
   107dc:	f2c0 0301 	movt	r3, #1
   107e0:	681b      	ldr	r3, [r3, #0]
   107e2:	4618      	mov	r0, r3
   107e4:	f7ff fe45 	bl	10472 <ps7_config>
   107e8:	6038      	str	r0, [r7, #0]
   107ea:	683b      	ldr	r3, [r7, #0]
   107ec:	2b00      	cmp	r3, #0
   107ee:	d001      	beq.n	107f4 <ps7_init+0x162>
   107f0:	683b      	ldr	r3, [r7, #0]
   107f2:	e02a      	b.n	1084a <ps7_init+0x1b8>
   107f4:	f243 23f4 	movw	r3, #13044	; 0x32f4
   107f8:	f2c0 0301 	movt	r3, #1
   107fc:	681b      	ldr	r3, [r3, #0]
   107fe:	4618      	mov	r0, r3
   10800:	f7ff fe37 	bl	10472 <ps7_config>
   10804:	6038      	str	r0, [r7, #0]
   10806:	683b      	ldr	r3, [r7, #0]
   10808:	2b00      	cmp	r3, #0
   1080a:	d001      	beq.n	10810 <ps7_init+0x17e>
   1080c:	683b      	ldr	r3, [r7, #0]
   1080e:	e01c      	b.n	1084a <ps7_init+0x1b8>
   10810:	f243 23f8 	movw	r3, #13048	; 0x32f8
   10814:	f2c0 0301 	movt	r3, #1
   10818:	681b      	ldr	r3, [r3, #0]
   1081a:	4618      	mov	r0, r3
   1081c:	f7ff fe29 	bl	10472 <ps7_config>
   10820:	6038      	str	r0, [r7, #0]
   10822:	683b      	ldr	r3, [r7, #0]
   10824:	2b00      	cmp	r3, #0
   10826:	d001      	beq.n	1082c <ps7_init+0x19a>
   10828:	683b      	ldr	r3, [r7, #0]
   1082a:	e00e      	b.n	1084a <ps7_init+0x1b8>
   1082c:	f243 23fc 	movw	r3, #13052	; 0x32fc
   10830:	f2c0 0301 	movt	r3, #1
   10834:	681b      	ldr	r3, [r3, #0]
   10836:	4618      	mov	r0, r3
   10838:	f7ff fe1b 	bl	10472 <ps7_config>
   1083c:	6038      	str	r0, [r7, #0]
   1083e:	683b      	ldr	r3, [r7, #0]
   10840:	2b00      	cmp	r3, #0
   10842:	d001      	beq.n	10848 <ps7_init+0x1b6>
   10844:	683b      	ldr	r3, [r7, #0]
   10846:	e000      	b.n	1084a <ps7_init+0x1b8>
   10848:	2300      	movs	r3, #0
   1084a:	4618      	mov	r0, r3
   1084c:	3708      	adds	r7, #8
   1084e:	46bd      	mov	sp, r7
   10850:	bd80      	pop	{r7, pc}

00010852 <perf_start_clock>:
   10852:	b480      	push	{r7}
   10854:	af00      	add	r7, sp, #0
   10856:	f44f 7302 	mov.w	r3, #520	; 0x208
   1085a:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   1085e:	2209      	movs	r2, #9
   10860:	601a      	str	r2, [r3, #0]
   10862:	bf00      	nop
   10864:	46bd      	mov	sp, r7
   10866:	f85d 7b04 	ldr.w	r7, [sp], #4
   1086a:	4770      	bx	lr

0001086c <perf_reset_clock>:
   1086c:	b580      	push	{r7, lr}
   1086e:	af00      	add	r7, sp, #0
   10870:	f000 f825 	bl	108be <perf_disable_clock>
   10874:	f44f 7300 	mov.w	r3, #512	; 0x200
   10878:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   1087c:	2200      	movs	r2, #0
   1087e:	601a      	str	r2, [r3, #0]
   10880:	f44f 7301 	mov.w	r3, #516	; 0x204
   10884:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   10888:	2200      	movs	r2, #0
   1088a:	601a      	str	r2, [r3, #0]
   1088c:	bf00      	nop
   1088e:	bd80      	pop	{r7, pc}

00010890 <get_number_of_cycles_for_delay>:
   10890:	b490      	push	{r4, r7}
   10892:	b082      	sub	sp, #8
   10894:	af00      	add	r7, sp, #0
   10896:	6078      	str	r0, [r7, #4]
   10898:	687a      	ldr	r2, [r7, #4]
   1089a:	f644 03bf 	movw	r3, #18623	; 0x48bf
   1089e:	f2c3 33a8 	movt	r3, #13224	; 0x33a8
   108a2:	fb03 f202 	mul.w	r2, r3, r2
   108a6:	f644 53d3 	movw	r3, #19923	; 0x4dd3
   108aa:	f2c1 0362 	movt	r3, #4194	; 0x1062
   108ae:	fba2 3403 	umull	r3, r4, r2, r3
   108b2:	09e3      	lsrs	r3, r4, #7
   108b4:	4618      	mov	r0, r3
   108b6:	3708      	adds	r7, #8
   108b8:	46bd      	mov	sp, r7
   108ba:	bc90      	pop	{r4, r7}
   108bc:	4770      	bx	lr

000108be <perf_disable_clock>:
   108be:	b480      	push	{r7}
   108c0:	af00      	add	r7, sp, #0
   108c2:	f44f 7302 	mov.w	r3, #520	; 0x208
   108c6:	f6cf 03f0 	movt	r3, #63728	; 0xf8f0
   108ca:	2200      	movs	r2, #0
   108cc:	601a      	str	r2, [r3, #0]
   108ce:	bf00      	nop
   108d0:	46bd      	mov	sp, r7
   108d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   108d6:	4770      	bx	lr

000108d8 <perf_reset_and_start_timer>:
   108d8:	b580      	push	{r7, lr}
   108da:	af00      	add	r7, sp, #0
   108dc:	f7ff ffc6 	bl	1086c <perf_reset_clock>
   108e0:	f7ff ffb7 	bl	10852 <perf_start_clock>
   108e4:	bf00      	nop
   108e6:	bd80      	pop	{r7, pc}

000108e8 <.LC1>:
   108e8:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
   108ec:	6f77206f 	svcvs	0x0077206f
   108f0:	21646c72 	smccs	18114	; 0x46c2
   108f4:	00000a0d 	andeq	r0, r0, sp, lsl #20

000108f8 <.LC0>:
   108f8:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
   108fc:	0d642520 	cfstr64eq	mvdx2, [r4, #-128]!	; 0xffffff80
   10900:	0000000a 	andeq	r0, r0, sl

00010904 <TxRxUART0>:
   10904:	e0000030 	and	r0, r0, r0, lsr r0

00010908 <.LC0>:
   10908:	00000000 	andeq	r0, r0, r0

0001090c <.LC1>:
   1090c:	20375350 	eorscs	r5, r7, r0, asr r3
   10910:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10914:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
   10918:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
   1091c:	73206e6f 			; <UNDEFINED> instruction: 0x73206e6f
   10920:	65636375 	strbvs	r6, [r3, #-885]!	; 0xfffffc8b
   10924:	75667373 	strbvc	r7, [r6, #-883]!	; 0xfffffc8d
   10928:	0000006c 	andeq	r0, r0, ip, rrx

0001092c <.LC2>:
   1092c:	20375350 	eorscs	r5, r7, r0, asr r3
   10930:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   10934:	74614420 	strbtvc	r4, [r1], #-1056	; 0xfffffbe0
   10938:	6f432061 	svcvs	0x00432061
   1093c:	70757272 	rsbsvc	r7, r5, r2, ror r2
   10940:	00646574 	rsbeq	r6, r4, r4, ror r5

00010944 <.LC3>:
   10944:	20375350 	eorscs	r5, r7, r0, asr r3
   10948:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   1094c:	73616d20 	cmnvc	r1, #32, 26	; 0x800
   10950:	6f70206b 	svcvs	0x0070206b
   10954:	74206c6c 	strtvc	r6, [r0], #-3180	; 0xfffff394
   10958:	6f656d69 	svcvs	0x00656d69
   1095c:	00007475 	andeq	r7, r0, r5, ror r4

00010960 <.LC4>:
   10960:	6b73614d 	blvs	1ce8e9c <stack_top+0x1cc5b94>
   10964:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 108ec <.LC1+0x4>
   10968:	6166206c 	cmnvs	r6, ip, rrx
   1096c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10970:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10974:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
   10978:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
   1097c:	00000074 	andeq	r0, r0, r4, ror r0

00010980 <.LC5>:
   10980:	6b73614d 	blvs	1ce8ebc <stack_top+0x1cc5bb4>
   10984:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 1090c <.LC1>
   10988:	6166206c 	cmnvs	r6, ip, rrx
   1098c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   10990:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   10994:	4c4c5020 	mcrrmi	0, 2, r5, ip, cr0
   10998:	696e4920 	stmdbvs	lr!, {r5, r8, fp, lr}^
   1099c:	00000074 	andeq	r0, r0, r4, ror r0

000109a0 <.LC6>:
   109a0:	6b73614d 	blvs	1ce8edc <stack_top+0x1cc5bd4>
   109a4:	6c6f5020 	stclvs	0, cr5, [pc], #-128	; 1092c <.LC2>
   109a8:	6166206c 	cmnvs	r6, ip, rrx
   109ac:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
   109b0:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
   109b4:	414d4420 	cmpmi	sp, r0, lsr #8
   109b8:	6e6f6420 	cdpvs	4, 6, cr6, cr15, cr0, {1}
   109bc:	69622065 	stmdbvs	r2!, {r0, r2, r5, r6, sp}^
   109c0:	00000074 	andeq	r0, r0, r4, ror r0

000109c4 <.LC7>:
   109c4:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
   109c8:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   109cc:	72652064 	rsbvc	r2, r5, #100	; 0x64
   109d0:	20726f72 	rsbscs	r6, r2, r2, ror pc
   109d4:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
   109d8:	Address 0x00000000000109d8 is out of bounds.


Disassembly of section .rw:

000109dc <ps7_pll_init_data_3_0>:
   109dc:	00000033 	andeq	r0, r0, r3, lsr r0
   109e0:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   109e4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   109e8:	0000df0d 	andeq	sp, r0, sp, lsl #30
   109ec:	00000033 	andeq	r0, r0, r3, lsr r0
   109f0:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   109f4:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   109f8:	000fa240 	andeq	sl, pc, r0, asr #4
   109fc:	00000033 	andeq	r0, r0, r3, lsr r0
   10a00:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10a04:	0007f000 	andeq	pc, r7, r0
   10a08:	00034000 	andeq	r4, r3, r0
   10a0c:	00000033 	andeq	r0, r0, r3, lsr r0
   10a10:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10a14:	00000010 	andeq	r0, r0, r0, lsl r0
   10a18:	00000010 	andeq	r0, r0, r0, lsl r0
   10a1c:	00000033 	andeq	r0, r0, r3, lsr r0
   10a20:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10a24:	00000001 	andeq	r0, r0, r1
   10a28:	00000001 	andeq	r0, r0, r1
   10a2c:	00000033 	andeq	r0, r0, r3, lsr r0
   10a30:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10a34:	00000001 	andeq	r0, r0, r1
   10a38:	00000000 	andeq	r0, r0, r0
   10a3c:	00000042 	andeq	r0, r0, r2, asr #32
   10a40:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10a44:	00000001 	andeq	r0, r0, r1
   10a48:	00000033 	andeq	r0, r0, r3, lsr r0
   10a4c:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   10a50:	00000010 	andeq	r0, r0, r0, lsl r0
   10a54:	00000000 	andeq	r0, r0, r0
   10a58:	00000033 	andeq	r0, r0, r3, lsr r0
   10a5c:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   10a60:	1f003f30 	svcne	0x00003f30
   10a64:	1f000200 	svcne	0x00000200
   10a68:	00000033 	andeq	r0, r0, r3, lsr r0
   10a6c:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   10a70:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   10a74:	000fa240 	andeq	sl, pc, r0, asr #4
   10a78:	00000033 	andeq	r0, r0, r3, lsr r0
   10a7c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10a80:	0007f000 	andeq	pc, r7, r0
   10a84:	00030000 	andeq	r0, r3, r0
   10a88:	00000033 	andeq	r0, r0, r3, lsr r0
   10a8c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10a90:	00000010 	andeq	r0, r0, r0, lsl r0
   10a94:	00000010 	andeq	r0, r0, r0, lsl r0
   10a98:	00000033 	andeq	r0, r0, r3, lsr r0
   10a9c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10aa0:	00000001 	andeq	r0, r0, r1
   10aa4:	00000001 	andeq	r0, r0, r1
   10aa8:	00000033 	andeq	r0, r0, r3, lsr r0
   10aac:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10ab0:	00000001 	andeq	r0, r0, r1
   10ab4:	00000000 	andeq	r0, r0, r0
   10ab8:	00000042 	andeq	r0, r0, r2, asr #32
   10abc:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10ac0:	00000002 	andeq	r0, r0, r2
   10ac4:	00000033 	andeq	r0, r0, r3, lsr r0
   10ac8:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   10acc:	00000010 	andeq	r0, r0, r0, lsl r0
   10ad0:	00000000 	andeq	r0, r0, r0
   10ad4:	00000033 	andeq	r0, r0, r3, lsr r0
   10ad8:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   10adc:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   10ae0:	10400003 	subne	r0, r0, r3
   10ae4:	00000033 	andeq	r0, r0, r3, lsr r0
   10ae8:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   10aec:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   10af0:	000fa240 	andeq	sl, pc, r0, asr #4
   10af4:	00000033 	andeq	r0, r0, r3, lsr r0
   10af8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10afc:	0007f000 	andeq	pc, r7, r0
   10b00:	0003c000 	andeq	ip, r3, r0
   10b04:	00000033 	andeq	r0, r0, r3, lsr r0
   10b08:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10b0c:	00000010 	andeq	r0, r0, r0, lsl r0
   10b10:	00000010 	andeq	r0, r0, r0, lsl r0
   10b14:	00000033 	andeq	r0, r0, r3, lsr r0
   10b18:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10b1c:	00000001 	andeq	r0, r0, r1
   10b20:	00000001 	andeq	r0, r0, r1
   10b24:	00000033 	andeq	r0, r0, r3, lsr r0
   10b28:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10b2c:	00000001 	andeq	r0, r0, r1
   10b30:	00000000 	andeq	r0, r0, r0
   10b34:	00000042 	andeq	r0, r0, r2, asr #32
   10b38:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   10b3c:	00000004 	andeq	r0, r0, r4
   10b40:	00000033 	andeq	r0, r0, r3, lsr r0
   10b44:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   10b48:	00000010 	andeq	r0, r0, r0, lsl r0
   10b4c:	00000000 	andeq	r0, r0, r0
   10b50:	00000033 	andeq	r0, r0, r3, lsr r0
   10b54:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   10b58:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10b5c:	0000767b 	andeq	r7, r0, fp, ror r6
   10b60:	00000000 	andeq	r0, r0, r0

00010b64 <ps7_clock_init_data_3_0>:
   10b64:	00000033 	andeq	r0, r0, r3, lsr r0
   10b68:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   10b6c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10b70:	0000df0d 	andeq	sp, r0, sp, lsl #30
   10b74:	00000033 	andeq	r0, r0, r3, lsr r0
   10b78:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   10b7c:	03f03f01 	mvnseq	r3, #1, 30
   10b80:	00303501 	eorseq	r3, r0, r1, lsl #10
   10b84:	00000033 	andeq	r0, r0, r3, lsr r0
   10b88:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   10b8c:	00003f31 	andeq	r3, r0, r1, lsr pc
   10b90:	00000a01 	andeq	r0, r0, r1, lsl #20
   10b94:	00000033 	andeq	r0, r0, r3, lsr r0
   10b98:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   10b9c:	00003f33 	andeq	r3, r0, r3, lsr pc
   10ba0:	00001403 	andeq	r1, r0, r3, lsl #8
   10ba4:	00000033 	andeq	r0, r0, r3, lsr r0
   10ba8:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   10bac:	00003f33 	andeq	r3, r0, r3, lsr pc
   10bb0:	00001401 	andeq	r1, r0, r1, lsl #8
   10bb4:	00000033 	andeq	r0, r0, r3, lsr r0
   10bb8:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   10bbc:	00003f33 	andeq	r3, r0, r3, lsr pc
   10bc0:	00000c02 	andeq	r0, r0, r2, lsl #24
   10bc4:	00000033 	andeq	r0, r0, r3, lsr r0
   10bc8:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   10bcc:	00003f31 	andeq	r3, r0, r1, lsr pc
   10bd0:	00000a01 	andeq	r0, r0, r1, lsl #20
   10bd4:	00000033 	andeq	r0, r0, r3, lsr r0
   10bd8:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   10bdc:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10be0:	00500800 	subseq	r0, r0, r0, lsl #16
   10be4:	00000033 	andeq	r0, r0, r3, lsr r0
   10be8:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   10bec:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10bf0:	00100100 	andseq	r0, r0, r0, lsl #2
   10bf4:	00000033 	andeq	r0, r0, r3, lsr r0
   10bf8:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   10bfc:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10c00:	00100100 	andseq	r0, r0, r0, lsl #2
   10c04:	00000033 	andeq	r0, r0, r3, lsr r0
   10c08:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   10c0c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   10c10:	00100100 	andseq	r0, r0, r0, lsl #2
   10c14:	00000033 	andeq	r0, r0, r3, lsr r0
   10c18:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   10c1c:	00000001 	andeq	r0, r0, r1
   10c20:	00000001 	andeq	r0, r0, r1
   10c24:	00000033 	andeq	r0, r0, r3, lsr r0
   10c28:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   10c2c:	01ffcccd 	mvnseq	ip, sp, asr #25
   10c30:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   10c34:	00000033 	andeq	r0, r0, r3, lsr r0
   10c38:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   10c3c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10c40:	0000767b 	andeq	r7, r0, fp, ror r6
   10c44:	00000000 	andeq	r0, r0, r0

00010c48 <ps7_ddr_init_data_3_0>:
   10c48:	00000033 	andeq	r0, r0, r3, lsr r0
   10c4c:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   10c50:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   10c54:	00000080 	andeq	r0, r0, r0, lsl #1
   10c58:	00000033 	andeq	r0, r0, r3, lsr r0
   10c5c:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   10c60:	0007ffff 	strdeq	pc, [r7], -pc	; <UNPREDICTABLE>
   10c64:	00001030 	andeq	r1, r0, r0, lsr r0
   10c68:	00000033 	andeq	r0, r0, r3, lsr r0
   10c6c:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   10c70:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10c74:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   10c78:	00000033 	andeq	r0, r0, r3, lsr r0
   10c7c:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   10c80:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10c84:	02001001 	andeq	r1, r0, #1
   10c88:	00000033 	andeq	r0, r0, r3, lsr r0
   10c8c:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   10c90:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10c94:	00014001 	andeq	r4, r1, r1
   10c98:	00000033 	andeq	r0, r0, r3, lsr r0
   10c9c:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   10ca0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10ca4:	0004151a 	andeq	r1, r4, sl, lsl r5
   10ca8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cac:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   10cb0:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   10cb4:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   10cb8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cbc:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   10cc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10cc4:	8305b184 	movwhi	fp, #20868	; 0x5184
   10cc8:	00000033 	andeq	r0, r0, r3, lsr r0
   10ccc:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   10cd0:	7fdffffc 	svcvc	0x00dffffc
   10cd4:	28489288 	stmdacs	r8, {r3, r7, r9, ip, pc}^
   10cd8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cdc:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   10ce0:	0fffffc3 	svceq	0x00ffffc3
   10ce4:	00000000 	andeq	r0, r0, r0
   10ce8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cec:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   10cf0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   10cf4:	00002007 	andeq	r2, r0, r7
   10cf8:	00000033 	andeq	r0, r0, r3, lsr r0
   10cfc:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   10d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10d04:	00000002 	andeq	r0, r0, r2
   10d08:	00000033 	andeq	r0, r0, r3, lsr r0
   10d0c:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   10d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10d14:	00060083 	andeq	r0, r6, r3, lsl #1
   10d18:	00000033 	andeq	r0, r0, r3, lsr r0
   10d1c:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   10d20:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   10d24:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   10d28:	00000033 	andeq	r0, r0, r3, lsr r0
   10d2c:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   10d30:	00000003 	andeq	r0, r0, r3
   10d34:	00000000 	andeq	r0, r0, r0
   10d38:	00000033 	andeq	r0, r0, r3, lsr r0
   10d3c:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   10d40:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10d44:	00000888 	andeq	r0, r0, r8, lsl #17
   10d48:	00000033 	andeq	r0, r0, r3, lsr r0
   10d4c:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   10d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10d54:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   10d58:	00000033 	andeq	r0, r0, r3, lsr r0
   10d5c:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   10d60:	0fffffff 	svceq	0x00ffffff
   10d64:	0ff77777 	svceq	0x00f77777
   10d68:	00000033 	andeq	r0, r0, r3, lsr r0
   10d6c:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   10d70:	0003f03f 	andeq	pc, r3, pc, lsr r0	; <UNPREDICTABLE>
   10d74:	0003c008 	andeq	ip, r3, r8
   10d78:	00000033 	andeq	r0, r0, r3, lsr r0
   10d7c:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   10d80:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   10d84:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   10d88:	00000033 	andeq	r0, r0, r3, lsr r0
   10d8c:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   10d90:	00010000 	andeq	r0, r1, r0
   10d94:	00000000 	andeq	r0, r0, r0
   10d98:	00000033 	andeq	r0, r0, r3, lsr r0
   10d9c:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   10da0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10da4:	00004023 	andeq	r4, r0, r3, lsr #32
   10da8:	00000033 	andeq	r0, r0, r3, lsr r0
   10dac:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   10db0:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   10db4:	0000003e 	andeq	r0, r0, lr, lsr r0
   10db8:	00000033 	andeq	r0, r0, r3, lsr r0
   10dbc:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   10dc0:	00021fe0 	andeq	r1, r2, r0, ror #31
   10dc4:	00020000 	andeq	r0, r2, r0
   10dc8:	00000033 	andeq	r0, r0, r3, lsr r0
   10dcc:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   10dd0:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10dd4:	00284242 	eoreq	r4, r8, r2, asr #4
   10dd8:	00000033 	andeq	r0, r0, r3, lsr r0
   10ddc:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   10de0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10de4:	00001610 	andeq	r1, r0, r0, lsl r6
   10de8:	00000033 	andeq	r0, r0, r3, lsr r0
   10dec:	f8006078 			; <UNDEFINED> instruction: 0xf8006078
   10df0:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   10df4:	00655111 	rsbeq	r5, r5, r1, lsl r1
   10df8:	00000033 	andeq	r0, r0, r3, lsr r0
   10dfc:	f800607c 			; <UNDEFINED> instruction: 0xf800607c
   10e00:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10e04:	00052222 	andeq	r2, r5, r2, lsr #4
   10e08:	00000033 	andeq	r0, r0, r3, lsr r0
   10e0c:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   10e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   10e14:	10200800 	eorne	r0, r0, r0, lsl #16
   10e18:	00000033 	andeq	r0, r0, r3, lsr r0
   10e1c:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   10e20:	0fffffff 	svceq	0x00ffffff
   10e24:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   10e28:	00000033 	andeq	r0, r0, r3, lsr r0
   10e2c:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   10e30:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e34:	00000188 	andeq	r0, r0, r8, lsl #3
   10e38:	00000033 	andeq	r0, r0, r3, lsr r0
   10e3c:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   10e40:	1fffffff 	svcne	0x00ffffff
   10e44:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   10e48:	00000033 	andeq	r0, r0, r3, lsr r0
   10e4c:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   10e50:	00000200 	andeq	r0, r0, r0, lsl #4
   10e54:	00000200 	andeq	r0, r0, r0, lsl #4
   10e58:	00000033 	andeq	r0, r0, r3, lsr r0
   10e5c:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   10e60:	01ffffff 	ldrsheq	pc, [pc, #255]	; 10f67 <ps7_ddr_init_data_3_0+0x31f>	; <UNPREDICTABLE>
   10e64:	00200067 	eoreq	r0, r0, r7, rrx
   10e68:	00000033 	andeq	r0, r0, r3, lsr r0
   10e6c:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   10e70:	00000003 	andeq	r0, r0, r3
   10e74:	00000003 	andeq	r0, r0, r3
   10e78:	00000033 	andeq	r0, r0, r3, lsr r0
   10e7c:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   10e80:	00000003 	andeq	r0, r0, r3
   10e84:	00000000 	andeq	r0, r0, r0
   10e88:	00000033 	andeq	r0, r0, r3, lsr r0
   10e8c:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   10e90:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10e94:	00000000 	andeq	r0, r0, r0
   10e98:	00000033 	andeq	r0, r0, r3, lsr r0
   10e9c:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   10ea0:	00000001 	andeq	r0, r0, r1
   10ea4:	00000000 	andeq	r0, r0, r0
   10ea8:	00000033 	andeq	r0, r0, r3, lsr r0
   10eac:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   10eb0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   10eb4:	00000000 	andeq	r0, r0, r0
   10eb8:	00000033 	andeq	r0, r0, r3, lsr r0
   10ebc:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   10ec0:	0000000f 	andeq	r0, r0, pc
   10ec4:	00000008 	andeq	r0, r0, r8
   10ec8:	00000033 	andeq	r0, r0, r3, lsr r0
   10ecc:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   10ed0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   10ed4:	00000000 	andeq	r0, r0, r0
   10ed8:	00000033 	andeq	r0, r0, r3, lsr r0
   10edc:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   10ee0:	7fffffcf 	svcvc	0x00ffffcf
   10ee4:	40000001 	andmi	r0, r0, r1
   10ee8:	00000033 	andeq	r0, r0, r3, lsr r0
   10eec:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   10ef0:	7fffffcf 	svcvc	0x00ffffcf
   10ef4:	40000001 	andmi	r0, r0, r1
   10ef8:	00000033 	andeq	r0, r0, r3, lsr r0
   10efc:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   10f00:	7fffffcf 	svcvc	0x00ffffcf
   10f04:	40000001 	andmi	r0, r0, r1
   10f08:	00000033 	andeq	r0, r0, r3, lsr r0
   10f0c:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   10f10:	7fffffcf 	svcvc	0x00ffffcf
   10f14:	40000001 	andmi	r0, r0, r1
   10f18:	00000033 	andeq	r0, r0, r3, lsr r0
   10f1c:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   10f20:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f24:	00094800 	andeq	r4, r9, r0, lsl #16
   10f28:	00000033 	andeq	r0, r0, r3, lsr r0
   10f2c:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   10f30:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f34:	00094800 	andeq	r4, r9, r0, lsl #16
   10f38:	00000033 	andeq	r0, r0, r3, lsr r0
   10f3c:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   10f40:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f44:	00094800 	andeq	r4, r9, r0, lsl #16
   10f48:	00000033 	andeq	r0, r0, r3, lsr r0
   10f4c:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   10f50:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f54:	00094800 	andeq	r4, r9, r0, lsl #16
   10f58:	00000033 	andeq	r0, r0, r3, lsr r0
   10f5c:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   10f60:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f64:	00000035 	andeq	r0, r0, r5, lsr r0
   10f68:	00000033 	andeq	r0, r0, r3, lsr r0
   10f6c:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   10f70:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f74:	00000035 	andeq	r0, r0, r5, lsr r0
   10f78:	00000033 	andeq	r0, r0, r3, lsr r0
   10f7c:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   10f80:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f84:	00000035 	andeq	r0, r0, r5, lsr r0
   10f88:	00000033 	andeq	r0, r0, r3, lsr r0
   10f8c:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   10f90:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10f94:	00000035 	andeq	r0, r0, r5, lsr r0
   10f98:	00000033 	andeq	r0, r0, r3, lsr r0
   10f9c:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   10fa0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10fa4:	00000000 	andeq	r0, r0, r0
   10fa8:	00000033 	andeq	r0, r0, r3, lsr r0
   10fac:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   10fb0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10fb4:	00000000 	andeq	r0, r0, r0
   10fb8:	00000033 	andeq	r0, r0, r3, lsr r0
   10fbc:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   10fc0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10fc4:	00000000 	andeq	r0, r0, r0
   10fc8:	00000033 	andeq	r0, r0, r3, lsr r0
   10fcc:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   10fd0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   10fd4:	00000000 	andeq	r0, r0, r0
   10fd8:	00000033 	andeq	r0, r0, r3, lsr r0
   10fdc:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   10fe0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10fe4:	00000234 	andeq	r0, r0, r4, lsr r2
   10fe8:	00000033 	andeq	r0, r0, r3, lsr r0
   10fec:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   10ff0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   10ff4:	00000234 	andeq	r0, r0, r4, lsr r2
   10ff8:	00000033 	andeq	r0, r0, r3, lsr r0
   10ffc:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   11000:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11004:	00000234 	andeq	r0, r0, r4, lsr r2
   11008:	00000033 	andeq	r0, r0, r3, lsr r0
   1100c:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   11010:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11014:	00000234 	andeq	r0, r0, r4, lsr r2
   11018:	00000033 	andeq	r0, r0, r3, lsr r0
   1101c:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   11020:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11024:	00000040 	andeq	r0, r0, r0, asr #32
   11028:	00000033 	andeq	r0, r0, r3, lsr r0
   1102c:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   11030:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11034:	00000040 	andeq	r0, r0, r0, asr #32
   11038:	00000033 	andeq	r0, r0, r3, lsr r0
   1103c:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   11040:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11044:	00000040 	andeq	r0, r0, r0, asr #32
   11048:	00000033 	andeq	r0, r0, r3, lsr r0
   1104c:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   11050:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11054:	00000040 	andeq	r0, r0, r0, asr #32
   11058:	00000033 	andeq	r0, r0, r3, lsr r0
   1105c:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   11060:	6ffffefe 	svcvs	0x00fffefe
   11064:	00010000 	andeq	r0, r1, r0
   11068:	00000033 	andeq	r0, r0, r3, lsr r0
   1106c:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   11070:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11074:	0001bca1 	andeq	fp, r1, r1, lsr #25
   11078:	00000033 	andeq	r0, r0, r3, lsr r0
   1107c:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   11080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11084:	00000000 	andeq	r0, r0, r0
   11088:	00000033 	andeq	r0, r0, r3, lsr r0
   1108c:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   11090:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   11094:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11098:	00000033 	andeq	r0, r0, r3, lsr r0
   1109c:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   110a0:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   110a4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110a8:	00000033 	andeq	r0, r0, r3, lsr r0
   110ac:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   110b0:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   110b4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110b8:	00000033 	andeq	r0, r0, r3, lsr r0
   110bc:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   110c0:	000703ff 	strdeq	r0, [r7], -pc	; <UNPREDICTABLE>
   110c4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110c8:	00000033 	andeq	r0, r0, r3, lsr r0
   110cc:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   110d0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   110d4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110d8:	00000033 	andeq	r0, r0, r3, lsr r0
   110dc:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   110e0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   110e4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110e8:	00000033 	andeq	r0, r0, r3, lsr r0
   110ec:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   110f0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   110f4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   110f8:	00000033 	andeq	r0, r0, r3, lsr r0
   110fc:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   11100:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11104:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11108:	00000033 	andeq	r0, r0, r3, lsr r0
   1110c:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   11110:	00000ff5 	strdeq	r0, [r0], -r5
   11114:	00000001 	andeq	r0, r0, r1
   11118:	00000033 	andeq	r0, r0, r3, lsr r0
   1111c:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   11120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11124:	00000000 	andeq	r0, r0, r0
   11128:	00000033 	andeq	r0, r0, r3, lsr r0
   1112c:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   11130:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   11134:	000050e5 	andeq	r5, r0, r5, ror #1
   11138:	00000033 	andeq	r0, r0, r3, lsr r0
   1113c:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   11140:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   11144:	00000e7e 	andeq	r0, r0, lr, ror lr
   11148:	00000042 	andeq	r0, r0, r2, asr #32
   1114c:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   11150:	00002000 	andeq	r2, r0, r0
   11154:	00000033 	andeq	r0, r0, r3, lsr r0
   11158:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   1115c:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11160:	00000081 	andeq	r0, r0, r1, lsl #1
   11164:	00000042 	andeq	r0, r0, r2, asr #32
   11168:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   1116c:	00000007 	andeq	r0, r0, r7
   11170:	00000000 	andeq	r0, r0, r0

00011174 <ps7_mio_init_data_3_0>:
   11174:	00000033 	andeq	r0, r0, r3, lsr r0
   11178:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   1117c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11180:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11184:	00000033 	andeq	r0, r0, r3, lsr r0
   11188:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   1118c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11190:	00000620 	andeq	r0, r0, r0, lsr #12
   11194:	00000033 	andeq	r0, r0, r3, lsr r0
   11198:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   1119c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   111a0:	00000620 	andeq	r0, r0, r0, lsr #12
   111a4:	00000033 	andeq	r0, r0, r3, lsr r0
   111a8:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   111ac:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   111b0:	00000622 	andeq	r0, r0, r2, lsr #12
   111b4:	00000033 	andeq	r0, r0, r3, lsr r0
   111b8:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   111bc:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   111c0:	00000622 	andeq	r0, r0, r2, lsr #12
   111c4:	00000033 	andeq	r0, r0, r3, lsr r0
   111c8:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   111cc:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   111d0:	00000624 	andeq	r0, r0, r4, lsr #12
   111d4:	00000033 	andeq	r0, r0, r3, lsr r0
   111d8:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   111dc:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   111e0:	00000624 	andeq	r0, r0, r4, lsr #12
   111e4:	00000033 	andeq	r0, r0, r3, lsr r0
   111e8:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   111ec:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   111f0:	00000620 	andeq	r0, r0, r0, lsr #12
   111f4:	00000033 	andeq	r0, r0, r3, lsr r0
   111f8:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   111fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11200:	0018d42c 	andseq	sp, r8, ip, lsr #8
   11204:	00000033 	andeq	r0, r0, r3, lsr r0
   11208:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   1120c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11210:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11214:	00000033 	andeq	r0, r0, r3, lsr r0
   11218:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   1121c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11220:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11224:	00000033 	andeq	r0, r0, r3, lsr r0
   11228:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   1122c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11230:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11234:	00000033 	andeq	r0, r0, r3, lsr r0
   11238:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   1123c:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   11240:	00000260 	andeq	r0, r0, r0, ror #4
   11244:	00000033 	andeq	r0, r0, r3, lsr r0
   11248:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   1124c:	00000001 	andeq	r0, r0, r1
   11250:	00000001 	andeq	r0, r0, r1
   11254:	00000033 	andeq	r0, r0, r3, lsr r0
   11258:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   1125c:	00000021 	andeq	r0, r0, r1, lsr #32
   11260:	00000020 	andeq	r0, r0, r0, lsr #32
   11264:	00000033 	andeq	r0, r0, r3, lsr r0
   11268:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   1126c:	07feffff 			; <UNDEFINED> instruction: 0x07feffff
   11270:	000088a3 	andeq	r8, r0, r3, lsr #17
   11274:	00000033 	andeq	r0, r0, r3, lsr r0
   11278:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   1127c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11280:	00001200 	andeq	r1, r0, r0, lsl #4
   11284:	00000033 	andeq	r0, r0, r3, lsr r0
   11288:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   1128c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11290:	00001202 	andeq	r1, r0, r2, lsl #4
   11294:	00000033 	andeq	r0, r0, r3, lsr r0
   11298:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   1129c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112a0:	00000202 	andeq	r0, r0, r2, lsl #4
   112a4:	00000033 	andeq	r0, r0, r3, lsr r0
   112a8:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   112ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112b0:	00000202 	andeq	r0, r0, r2, lsl #4
   112b4:	00000033 	andeq	r0, r0, r3, lsr r0
   112b8:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   112bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112c0:	00000202 	andeq	r0, r0, r2, lsl #4
   112c4:	00000033 	andeq	r0, r0, r3, lsr r0
   112c8:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   112cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112d0:	00000202 	andeq	r0, r0, r2, lsl #4
   112d4:	00000033 	andeq	r0, r0, r3, lsr r0
   112d8:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   112dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112e0:	00000202 	andeq	r0, r0, r2, lsl #4
   112e4:	00000033 	andeq	r0, r0, r3, lsr r0
   112e8:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   112ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   112f0:	00000200 	andeq	r0, r0, r0, lsl #4
   112f4:	00000033 	andeq	r0, r0, r3, lsr r0
   112f8:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   112fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11300:	00000200 	andeq	r0, r0, r0, lsl #4
   11304:	00000033 	andeq	r0, r0, r3, lsr r0
   11308:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   1130c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11310:	00001200 	andeq	r1, r0, r0, lsl #4
   11314:	00000033 	andeq	r0, r0, r3, lsr r0
   11318:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   1131c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11320:	00001280 	andeq	r1, r0, r0, lsl #5
   11324:	00000033 	andeq	r0, r0, r3, lsr r0
   11328:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   1132c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11330:	00001280 	andeq	r1, r0, r0, lsl #5
   11334:	00000033 	andeq	r0, r0, r3, lsr r0
   11338:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   1133c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11340:	00001280 	andeq	r1, r0, r0, lsl #5
   11344:	00000033 	andeq	r0, r0, r3, lsr r0
   11348:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   1134c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11350:	00001280 	andeq	r1, r0, r0, lsl #5
   11354:	00000033 	andeq	r0, r0, r3, lsr r0
   11358:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   1135c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11360:	00001280 	andeq	r1, r0, r0, lsl #5
   11364:	00000033 	andeq	r0, r0, r3, lsr r0
   11368:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   1136c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11370:	00001280 	andeq	r1, r0, r0, lsl #5
   11374:	00000033 	andeq	r0, r0, r3, lsr r0
   11378:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   1137c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11380:	00001200 	andeq	r1, r0, r0, lsl #4
   11384:	00000033 	andeq	r0, r0, r3, lsr r0
   11388:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   1138c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11390:	00001200 	andeq	r1, r0, r0, lsl #4
   11394:	00000033 	andeq	r0, r0, r3, lsr r0
   11398:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   1139c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113a0:	00001200 	andeq	r1, r0, r0, lsl #4
   113a4:	00000033 	andeq	r0, r0, r3, lsr r0
   113a8:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   113ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113b0:	00001200 	andeq	r1, r0, r0, lsl #4
   113b4:	00000033 	andeq	r0, r0, r3, lsr r0
   113b8:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   113bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113c0:	00001200 	andeq	r1, r0, r0, lsl #4
   113c4:	00000033 	andeq	r0, r0, r3, lsr r0
   113c8:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   113cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113d0:	00001200 	andeq	r1, r0, r0, lsl #4
   113d4:	00000033 	andeq	r0, r0, r3, lsr r0
   113d8:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   113dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113e0:	00001200 	andeq	r1, r0, r0, lsl #4
   113e4:	00000033 	andeq	r0, r0, r3, lsr r0
   113e8:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   113ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   113f0:	00001200 	andeq	r1, r0, r0, lsl #4
   113f4:	00000033 	andeq	r0, r0, r3, lsr r0
   113f8:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   113fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11400:	00001200 	andeq	r1, r0, r0, lsl #4
   11404:	00000033 	andeq	r0, r0, r3, lsr r0
   11408:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   1140c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11410:	00001200 	andeq	r1, r0, r0, lsl #4
   11414:	00000033 	andeq	r0, r0, r3, lsr r0
   11418:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   1141c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11420:	00001200 	andeq	r1, r0, r0, lsl #4
   11424:	00000033 	andeq	r0, r0, r3, lsr r0
   11428:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   1142c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11430:	00001200 	andeq	r1, r0, r0, lsl #4
   11434:	00000033 	andeq	r0, r0, r3, lsr r0
   11438:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   1143c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11440:	00001200 	andeq	r1, r0, r0, lsl #4
   11444:	00000033 	andeq	r0, r0, r3, lsr r0
   11448:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   1144c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11450:	00001200 	andeq	r1, r0, r0, lsl #4
   11454:	00000033 	andeq	r0, r0, r3, lsr r0
   11458:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   1145c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11460:	00001200 	andeq	r1, r0, r0, lsl #4
   11464:	00000033 	andeq	r0, r0, r3, lsr r0
   11468:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   1146c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11470:	00001200 	andeq	r1, r0, r0, lsl #4
   11474:	00000033 	andeq	r0, r0, r3, lsr r0
   11478:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   1147c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11480:	00001200 	andeq	r1, r0, r0, lsl #4
   11484:	00000033 	andeq	r0, r0, r3, lsr r0
   11488:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   1148c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11490:	00001200 	andeq	r1, r0, r0, lsl #4
   11494:	00000033 	andeq	r0, r0, r3, lsr r0
   11498:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   1149c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114a0:	00001200 	andeq	r1, r0, r0, lsl #4
   114a4:	00000033 	andeq	r0, r0, r3, lsr r0
   114a8:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   114ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114b0:	00001200 	andeq	r1, r0, r0, lsl #4
   114b4:	00000033 	andeq	r0, r0, r3, lsr r0
   114b8:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   114bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114c0:	00001200 	andeq	r1, r0, r0, lsl #4
   114c4:	00000033 	andeq	r0, r0, r3, lsr r0
   114c8:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   114cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114d0:	00001200 	andeq	r1, r0, r0, lsl #4
   114d4:	00000033 	andeq	r0, r0, r3, lsr r0
   114d8:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   114dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114e0:	00001200 	andeq	r1, r0, r0, lsl #4
   114e4:	00000033 	andeq	r0, r0, r3, lsr r0
   114e8:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   114ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   114f0:	00001200 	andeq	r1, r0, r0, lsl #4
   114f4:	00000033 	andeq	r0, r0, r3, lsr r0
   114f8:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   114fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11500:	00001280 	andeq	r1, r0, r0, lsl #5
   11504:	00000033 	andeq	r0, r0, r3, lsr r0
   11508:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   1150c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11510:	00001280 	andeq	r1, r0, r0, lsl #5
   11514:	00000033 	andeq	r0, r0, r3, lsr r0
   11518:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   1151c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11520:	00001280 	andeq	r1, r0, r0, lsl #5
   11524:	00000033 	andeq	r0, r0, r3, lsr r0
   11528:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   1152c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11530:	00001280 	andeq	r1, r0, r0, lsl #5
   11534:	00000033 	andeq	r0, r0, r3, lsr r0
   11538:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   1153c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11540:	00001280 	andeq	r1, r0, r0, lsl #5
   11544:	00000033 	andeq	r0, r0, r3, lsr r0
   11548:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   1154c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11550:	00001280 	andeq	r1, r0, r0, lsl #5
   11554:	00000033 	andeq	r0, r0, r3, lsr r0
   11558:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   1155c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11560:	000012a0 	andeq	r1, r0, r0, lsr #5
   11564:	00000033 	andeq	r0, r0, r3, lsr r0
   11568:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   1156c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11570:	000012a0 	andeq	r1, r0, r0, lsr #5
   11574:	00000033 	andeq	r0, r0, r3, lsr r0
   11578:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   1157c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11580:	000012a0 	andeq	r1, r0, r0, lsr #5
   11584:	00000033 	andeq	r0, r0, r3, lsr r0
   11588:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   1158c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11590:	000012a0 	andeq	r1, r0, r0, lsr #5
   11594:	00000033 	andeq	r0, r0, r3, lsr r0
   11598:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   1159c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115a0:	000012e1 	andeq	r1, r0, r1, ror #5
   115a4:	00000033 	andeq	r0, r0, r3, lsr r0
   115a8:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   115ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115b0:	000012e0 	andeq	r1, r0, r0, ror #5
   115b4:	00000033 	andeq	r0, r0, r3, lsr r0
   115b8:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   115bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115c0:	00001200 	andeq	r1, r0, r0, lsl #4
   115c4:	00000033 	andeq	r0, r0, r3, lsr r0
   115c8:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   115cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   115d0:	00001200 	andeq	r1, r0, r0, lsl #4
   115d4:	00000033 	andeq	r0, r0, r3, lsr r0
   115d8:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   115dc:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   115e0:	00380037 	eorseq	r0, r8, r7, lsr r0
   115e4:	00000033 	andeq	r0, r0, r3, lsr r0
   115e8:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   115ec:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   115f0:	003a0039 	eorseq	r0, sl, r9, lsr r0
   115f4:	00000033 	andeq	r0, r0, r3, lsr r0
   115f8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   115fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11600:	0000767b 	andeq	r7, r0, fp, ror r6
   11604:	00000000 	andeq	r0, r0, r0

00011608 <ps7_peripherals_init_data_3_0>:
   11608:	00000033 	andeq	r0, r0, r3, lsr r0
   1160c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11610:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11614:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11618:	00000033 	andeq	r0, r0, r3, lsr r0
   1161c:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   11620:	00000180 	andeq	r0, r0, r0, lsl #3
   11624:	00000080 	andeq	r0, r0, r0, lsl #1
   11628:	00000033 	andeq	r0, r0, r3, lsr r0
   1162c:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   11630:	00000180 	andeq	r0, r0, r0, lsl #3
   11634:	00000080 	andeq	r0, r0, r0, lsl #1
   11638:	00000033 	andeq	r0, r0, r3, lsr r0
   1163c:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   11640:	00000180 	andeq	r0, r0, r0, lsl #3
   11644:	00000080 	andeq	r0, r0, r0, lsl #1
   11648:	00000033 	andeq	r0, r0, r3, lsr r0
   1164c:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   11650:	00000180 	andeq	r0, r0, r0, lsl #3
   11654:	00000080 	andeq	r0, r0, r0, lsl #1
   11658:	00000033 	andeq	r0, r0, r3, lsr r0
   1165c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11660:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11664:	0000767b 	andeq	r7, r0, fp, ror r6
   11668:	00000033 	andeq	r0, r0, r3, lsr r0
   1166c:	e0000034 	and	r0, r0, r4, lsr r0
   11670:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11674:	00000006 	andeq	r0, r0, r6
   11678:	00000033 	andeq	r0, r0, r3, lsr r0
   1167c:	e0000018 	and	r0, r0, r8, lsl r0
   11680:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11684:	0000007c 	andeq	r0, r0, ip, ror r0
   11688:	00000033 	andeq	r0, r0, r3, lsr r0
   1168c:	e0000000 	and	r0, r0, r0
   11690:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11694:	00000017 	andeq	r0, r0, r7, lsl r0
   11698:	00000033 	andeq	r0, r0, r3, lsr r0
   1169c:	e0000004 	and	r0, r0, r4
   116a0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   116a4:	00000020 	andeq	r0, r0, r0, lsr #32
   116a8:	00000033 	andeq	r0, r0, r3, lsr r0
   116ac:	e000d000 	and	sp, r0, r0
   116b0:	00080000 	andeq	r0, r8, r0
   116b4:	00080000 	andeq	r0, r8, r0
   116b8:	00000033 	andeq	r0, r0, r3, lsr r0
   116bc:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   116c0:	20000000 	andcs	r0, r0, r0
   116c4:	00000000 	andeq	r0, r0, r0
   116c8:	00000052 	andeq	r0, r0, r2, asr r0
   116cc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   116d0:	00000001 	andeq	r0, r0, r1
   116d4:	00000052 	andeq	r0, r0, r2, asr r0
   116d8:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   116dc:	00000001 	andeq	r0, r0, r1
   116e0:	00000052 	andeq	r0, r0, r2, asr r0
   116e4:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   116e8:	00000001 	andeq	r0, r0, r1
   116ec:	00000052 	andeq	r0, r0, r2, asr r0
   116f0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   116f4:	00000001 	andeq	r0, r0, r1
   116f8:	00000052 	andeq	r0, r0, r2, asr r0
   116fc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   11700:	00000001 	andeq	r0, r0, r1
   11704:	00000052 	andeq	r0, r0, r2, asr r0
   11708:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1170c:	00000001 	andeq	r0, r0, r1
   11710:	00000000 	andeq	r0, r0, r0

00011714 <ps7_post_config_3_0>:
   11714:	00000033 	andeq	r0, r0, r3, lsr r0
   11718:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   1171c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11720:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11724:	00000033 	andeq	r0, r0, r3, lsr r0
   11728:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   1172c:	0000000f 	andeq	r0, r0, pc
   11730:	0000000f 	andeq	r0, r0, pc
   11734:	00000033 	andeq	r0, r0, r3, lsr r0
   11738:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   1173c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11740:	00000000 	andeq	r0, r0, r0
   11744:	00000033 	andeq	r0, r0, r3, lsr r0
   11748:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   1174c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11750:	0000767b 	andeq	r7, r0, fp, ror r6
   11754:	00000000 	andeq	r0, r0, r0

00011758 <ps7_debug_3_0>:
   11758:	00000033 	andeq	r0, r0, r3, lsr r0
   1175c:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   11760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11764:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   11768:	00000033 	andeq	r0, r0, r3, lsr r0
   1176c:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   11770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11774:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   11778:	00000033 	andeq	r0, r0, r3, lsr r0
   1177c:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   11780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11784:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   11788:	00000000 	andeq	r0, r0, r0

0001178c <ps7_pll_init_data_2_0>:
   1178c:	00000033 	andeq	r0, r0, r3, lsr r0
   11790:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11794:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11798:	0000df0d 	andeq	sp, r0, sp, lsl #30
   1179c:	00000033 	andeq	r0, r0, r3, lsr r0
   117a0:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   117a4:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   117a8:	000fa240 	andeq	sl, pc, r0, asr #4
   117ac:	00000033 	andeq	r0, r0, r3, lsr r0
   117b0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   117b4:	0007f000 	andeq	pc, r7, r0
   117b8:	00034000 	andeq	r4, r3, r0
   117bc:	00000033 	andeq	r0, r0, r3, lsr r0
   117c0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   117c4:	00000010 	andeq	r0, r0, r0, lsl r0
   117c8:	00000010 	andeq	r0, r0, r0, lsl r0
   117cc:	00000033 	andeq	r0, r0, r3, lsr r0
   117d0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   117d4:	00000001 	andeq	r0, r0, r1
   117d8:	00000001 	andeq	r0, r0, r1
   117dc:	00000033 	andeq	r0, r0, r3, lsr r0
   117e0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   117e4:	00000001 	andeq	r0, r0, r1
   117e8:	00000000 	andeq	r0, r0, r0
   117ec:	00000042 	andeq	r0, r0, r2, asr #32
   117f0:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   117f4:	00000001 	andeq	r0, r0, r1
   117f8:	00000033 	andeq	r0, r0, r3, lsr r0
   117fc:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   11800:	00000010 	andeq	r0, r0, r0, lsl r0
   11804:	00000000 	andeq	r0, r0, r0
   11808:	00000033 	andeq	r0, r0, r3, lsr r0
   1180c:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   11810:	1f003f30 	svcne	0x00003f30
   11814:	1f000200 	svcne	0x00000200
   11818:	00000033 	andeq	r0, r0, r3, lsr r0
   1181c:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   11820:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   11824:	000fa240 	andeq	sl, pc, r0, asr #4
   11828:	00000033 	andeq	r0, r0, r3, lsr r0
   1182c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11830:	0007f000 	andeq	pc, r7, r0
   11834:	00030000 	andeq	r0, r3, r0
   11838:	00000033 	andeq	r0, r0, r3, lsr r0
   1183c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11840:	00000010 	andeq	r0, r0, r0, lsl r0
   11844:	00000010 	andeq	r0, r0, r0, lsl r0
   11848:	00000033 	andeq	r0, r0, r3, lsr r0
   1184c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11850:	00000001 	andeq	r0, r0, r1
   11854:	00000001 	andeq	r0, r0, r1
   11858:	00000033 	andeq	r0, r0, r3, lsr r0
   1185c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   11860:	00000001 	andeq	r0, r0, r1
   11864:	00000000 	andeq	r0, r0, r0
   11868:	00000042 	andeq	r0, r0, r2, asr #32
   1186c:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   11870:	00000002 	andeq	r0, r0, r2
   11874:	00000033 	andeq	r0, r0, r3, lsr r0
   11878:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   1187c:	00000010 	andeq	r0, r0, r0, lsl r0
   11880:	00000000 	andeq	r0, r0, r0
   11884:	00000033 	andeq	r0, r0, r3, lsr r0
   11888:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   1188c:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   11890:	10400003 	subne	r0, r0, r3
   11894:	00000033 	andeq	r0, r0, r3, lsr r0
   11898:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   1189c:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   118a0:	000fa240 	andeq	sl, pc, r0, asr #4
   118a4:	00000033 	andeq	r0, r0, r3, lsr r0
   118a8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   118ac:	0007f000 	andeq	pc, r7, r0
   118b0:	0003c000 	andeq	ip, r3, r0
   118b4:	00000033 	andeq	r0, r0, r3, lsr r0
   118b8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   118bc:	00000010 	andeq	r0, r0, r0, lsl r0
   118c0:	00000010 	andeq	r0, r0, r0, lsl r0
   118c4:	00000033 	andeq	r0, r0, r3, lsr r0
   118c8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   118cc:	00000001 	andeq	r0, r0, r1
   118d0:	00000001 	andeq	r0, r0, r1
   118d4:	00000033 	andeq	r0, r0, r3, lsr r0
   118d8:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   118dc:	00000001 	andeq	r0, r0, r1
   118e0:	00000000 	andeq	r0, r0, r0
   118e4:	00000042 	andeq	r0, r0, r2, asr #32
   118e8:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   118ec:	00000004 	andeq	r0, r0, r4
   118f0:	00000033 	andeq	r0, r0, r3, lsr r0
   118f4:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   118f8:	00000010 	andeq	r0, r0, r0, lsl r0
   118fc:	00000000 	andeq	r0, r0, r0
   11900:	00000033 	andeq	r0, r0, r3, lsr r0
   11904:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   11908:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1190c:	0000767b 	andeq	r7, r0, fp, ror r6
   11910:	00000000 	andeq	r0, r0, r0

00011914 <ps7_clock_init_data_2_0>:
   11914:	00000033 	andeq	r0, r0, r3, lsr r0
   11918:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   1191c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11920:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11924:	00000033 	andeq	r0, r0, r3, lsr r0
   11928:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   1192c:	03f03f01 	mvnseq	r3, #1, 30
   11930:	00303501 	eorseq	r3, r0, r1, lsl #10
   11934:	00000033 	andeq	r0, r0, r3, lsr r0
   11938:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   1193c:	00003f31 	andeq	r3, r0, r1, lsr pc
   11940:	00000a01 	andeq	r0, r0, r1, lsl #20
   11944:	00000033 	andeq	r0, r0, r3, lsr r0
   11948:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   1194c:	00003f33 	andeq	r3, r0, r3, lsr pc
   11950:	00001403 	andeq	r1, r0, r3, lsl #8
   11954:	00000033 	andeq	r0, r0, r3, lsr r0
   11958:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   1195c:	00003f33 	andeq	r3, r0, r3, lsr pc
   11960:	00001401 	andeq	r1, r0, r1, lsl #8
   11964:	00000033 	andeq	r0, r0, r3, lsr r0
   11968:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   1196c:	00003f33 	andeq	r3, r0, r3, lsr pc
   11970:	00000c02 	andeq	r0, r0, r2, lsl #24
   11974:	00000033 	andeq	r0, r0, r3, lsr r0
   11978:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   1197c:	00003f31 	andeq	r3, r0, r1, lsr pc
   11980:	00000a01 	andeq	r0, r0, r1, lsl #20
   11984:	00000033 	andeq	r0, r0, r3, lsr r0
   11988:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   1198c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   11990:	00500800 	subseq	r0, r0, r0, lsl #16
   11994:	00000033 	andeq	r0, r0, r3, lsr r0
   11998:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   1199c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   119a0:	00100100 	andseq	r0, r0, r0, lsl #2
   119a4:	00000033 	andeq	r0, r0, r3, lsr r0
   119a8:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   119ac:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   119b0:	00100100 	andseq	r0, r0, r0, lsl #2
   119b4:	00000033 	andeq	r0, r0, r3, lsr r0
   119b8:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   119bc:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   119c0:	00100100 	andseq	r0, r0, r0, lsl #2
   119c4:	00000033 	andeq	r0, r0, r3, lsr r0
   119c8:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   119cc:	00000001 	andeq	r0, r0, r1
   119d0:	00000001 	andeq	r0, r0, r1
   119d4:	00000033 	andeq	r0, r0, r3, lsr r0
   119d8:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   119dc:	01ffcccd 	mvnseq	ip, sp, asr #25
   119e0:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   119e4:	00000033 	andeq	r0, r0, r3, lsr r0
   119e8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   119ec:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   119f0:	0000767b 	andeq	r7, r0, fp, ror r6
   119f4:	00000000 	andeq	r0, r0, r0

000119f8 <ps7_ddr_init_data_2_0>:
   119f8:	00000033 	andeq	r0, r0, r3, lsr r0
   119fc:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   11a00:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11a04:	00000080 	andeq	r0, r0, r0, lsl #1
   11a08:	00000033 	andeq	r0, r0, r3, lsr r0
   11a0c:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   11a10:	1fffffff 	svcne	0x00ffffff
   11a14:	00081030 	andeq	r1, r8, r0, lsr r0
   11a18:	00000033 	andeq	r0, r0, r3, lsr r0
   11a1c:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   11a20:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11a24:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   11a28:	00000033 	andeq	r0, r0, r3, lsr r0
   11a2c:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   11a30:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11a34:	02001001 	andeq	r1, r0, #1
   11a38:	00000033 	andeq	r0, r0, r3, lsr r0
   11a3c:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   11a40:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11a44:	00014001 	andeq	r4, r1, r1
   11a48:	00000033 	andeq	r0, r0, r3, lsr r0
   11a4c:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   11a50:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11a54:	0004151a 	andeq	r1, r4, sl, lsl r5
   11a58:	00000033 	andeq	r0, r0, r3, lsr r0
   11a5c:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   11a60:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   11a64:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   11a68:	00000033 	andeq	r0, r0, r3, lsr r0
   11a6c:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   11a70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11a74:	8305b184 	movwhi	fp, #20868	; 0x5184
   11a78:	00000033 	andeq	r0, r0, r3, lsr r0
   11a7c:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   11a80:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
   11a84:	28689288 	stmdacs	r8!, {r3, r7, r9, ip, pc}^
   11a88:	00000033 	andeq	r0, r0, r3, lsr r0
   11a8c:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   11a90:	0fffffff 	svceq	0x00ffffff
   11a94:	0000003c 	andeq	r0, r0, ip, lsr r0
   11a98:	00000033 	andeq	r0, r0, r3, lsr r0
   11a9c:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   11aa0:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   11aa4:	00002007 	andeq	r2, r0, r7
   11aa8:	00000033 	andeq	r0, r0, r3, lsr r0
   11aac:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   11ab0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ab4:	00000002 	andeq	r0, r0, r2
   11ab8:	00000033 	andeq	r0, r0, r3, lsr r0
   11abc:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   11ac0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ac4:	00060083 	andeq	r0, r6, r3, lsl #1
   11ac8:	00000033 	andeq	r0, r0, r3, lsr r0
   11acc:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   11ad0:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   11ad4:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   11ad8:	00000033 	andeq	r0, r0, r3, lsr r0
   11adc:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   11ae0:	00001fc3 	andeq	r1, r0, r3, asr #31
   11ae4:	00000000 	andeq	r0, r0, r0
   11ae8:	00000033 	andeq	r0, r0, r3, lsr r0
   11aec:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   11af0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11af4:	00000888 	andeq	r0, r0, r8, lsl #17
   11af8:	00000033 	andeq	r0, r0, r3, lsr r0
   11afc:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   11b00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11b04:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   11b08:	00000033 	andeq	r0, r0, r3, lsr r0
   11b0c:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   11b10:	0fffffff 	svceq	0x00ffffff
   11b14:	0ff77777 	svceq	0x00f77777
   11b18:	00000033 	andeq	r0, r0, r3, lsr r0
   11b1c:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   11b20:	3fffffff 	svccc	0x00ffffff
   11b24:	0003c248 	andeq	ip, r3, r8, asr #4
   11b28:	00000033 	andeq	r0, r0, r3, lsr r0
   11b2c:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   11b30:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   11b34:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   11b38:	00000033 	andeq	r0, r0, r3, lsr r0
   11b3c:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   11b40:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11b44:	00000101 	andeq	r0, r0, r1, lsl #2
   11b48:	00000033 	andeq	r0, r0, r3, lsr r0
   11b4c:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   11b50:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11b54:	00004023 	andeq	r4, r0, r3, lsr #32
   11b58:	00000033 	andeq	r0, r0, r3, lsr r0
   11b5c:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   11b60:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   11b64:	0000003e 	andeq	r0, r0, lr, lsr r0
   11b68:	00000033 	andeq	r0, r0, r3, lsr r0
   11b6c:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   11b70:	00021fe0 	andeq	r1, r2, r0, ror #31
   11b74:	00020000 	andeq	r0, r2, r0
   11b78:	00000033 	andeq	r0, r0, r3, lsr r0
   11b7c:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   11b80:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11b84:	00284242 	eoreq	r4, r8, r2, asr #4
   11b88:	00000033 	andeq	r0, r0, r3, lsr r0
   11b8c:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   11b90:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11b94:	00001610 	andeq	r1, r0, r0, lsl r6
   11b98:	00000033 	andeq	r0, r0, r3, lsr r0
   11b9c:	f8006078 			; <UNDEFINED> instruction: 0xf8006078
   11ba0:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   11ba4:	00655111 	rsbeq	r5, r5, r1, lsl r1
   11ba8:	00000033 	andeq	r0, r0, r3, lsr r0
   11bac:	f800607c 			; <UNDEFINED> instruction: 0xf800607c
   11bb0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11bb4:	00052222 	andeq	r2, r5, r2, lsr #4
   11bb8:	00000033 	andeq	r0, r0, r3, lsr r0
   11bbc:	f80060a0 			; <UNDEFINED> instruction: 0xf80060a0
   11bc0:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   11bc4:	00008000 	andeq	r8, r0, r0
   11bc8:	00000033 	andeq	r0, r0, r3, lsr r0
   11bcc:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   11bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11bd4:	10200800 	eorne	r0, r0, r0, lsl #16
   11bd8:	00000033 	andeq	r0, r0, r3, lsr r0
   11bdc:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   11be0:	0fffffff 	svceq	0x00ffffff
   11be4:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   11be8:	00000033 	andeq	r0, r0, r3, lsr r0
   11bec:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   11bf0:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11bf4:	00000188 	andeq	r0, r0, r8, lsl #3
   11bf8:	00000033 	andeq	r0, r0, r3, lsr r0
   11bfc:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   11c00:	1fffffff 	svcne	0x00ffffff
   11c04:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   11c08:	00000033 	andeq	r0, r0, r3, lsr r0
   11c0c:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   11c10:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c14:	00000200 	andeq	r0, r0, r0, lsl #4
   11c18:	00000033 	andeq	r0, r0, r3, lsr r0
   11c1c:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   11c20:	01ffffff 	ldrsheq	pc, [pc, #255]	; 11d27 <ps7_ddr_init_data_2_0+0x32f>	; <UNPREDICTABLE>
   11c24:	00200067 	eoreq	r0, r0, r7, rrx
   11c28:	00000033 	andeq	r0, r0, r3, lsr r0
   11c2c:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   11c30:	00000003 	andeq	r0, r0, r3
   11c34:	00000003 	andeq	r0, r0, r3
   11c38:	00000033 	andeq	r0, r0, r3, lsr r0
   11c3c:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   11c40:	00000003 	andeq	r0, r0, r3
   11c44:	00000000 	andeq	r0, r0, r0
   11c48:	00000033 	andeq	r0, r0, r3, lsr r0
   11c4c:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   11c50:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c54:	00000000 	andeq	r0, r0, r0
   11c58:	00000033 	andeq	r0, r0, r3, lsr r0
   11c5c:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   11c60:	00000001 	andeq	r0, r0, r1
   11c64:	00000000 	andeq	r0, r0, r0
   11c68:	00000033 	andeq	r0, r0, r3, lsr r0
   11c6c:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   11c70:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11c74:	00000000 	andeq	r0, r0, r0
   11c78:	00000033 	andeq	r0, r0, r3, lsr r0
   11c7c:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   11c80:	0000000f 	andeq	r0, r0, pc
   11c84:	00000008 	andeq	r0, r0, r8
   11c88:	00000033 	andeq	r0, r0, r3, lsr r0
   11c8c:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   11c90:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11c94:	00000000 	andeq	r0, r0, r0
   11c98:	00000033 	andeq	r0, r0, r3, lsr r0
   11c9c:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   11ca0:	7fffffff 	svcvc	0x00ffffff
   11ca4:	40000001 	andmi	r0, r0, r1
   11ca8:	00000033 	andeq	r0, r0, r3, lsr r0
   11cac:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   11cb0:	7fffffff 	svcvc	0x00ffffff
   11cb4:	40000001 	andmi	r0, r0, r1
   11cb8:	00000033 	andeq	r0, r0, r3, lsr r0
   11cbc:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   11cc0:	7fffffff 	svcvc	0x00ffffff
   11cc4:	40000001 	andmi	r0, r0, r1
   11cc8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ccc:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   11cd0:	7fffffff 	svcvc	0x00ffffff
   11cd4:	40000001 	andmi	r0, r0, r1
   11cd8:	00000033 	andeq	r0, r0, r3, lsr r0
   11cdc:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   11ce0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ce4:	00094800 	andeq	r4, r9, r0, lsl #16
   11ce8:	00000033 	andeq	r0, r0, r3, lsr r0
   11cec:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   11cf0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11cf4:	00094800 	andeq	r4, r9, r0, lsl #16
   11cf8:	00000033 	andeq	r0, r0, r3, lsr r0
   11cfc:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   11d00:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d04:	00094800 	andeq	r4, r9, r0, lsl #16
   11d08:	00000033 	andeq	r0, r0, r3, lsr r0
   11d0c:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   11d10:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d14:	00094800 	andeq	r4, r9, r0, lsl #16
   11d18:	00000033 	andeq	r0, r0, r3, lsr r0
   11d1c:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   11d20:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d24:	00000035 	andeq	r0, r0, r5, lsr r0
   11d28:	00000033 	andeq	r0, r0, r3, lsr r0
   11d2c:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   11d30:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d34:	00000035 	andeq	r0, r0, r5, lsr r0
   11d38:	00000033 	andeq	r0, r0, r3, lsr r0
   11d3c:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   11d40:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d44:	00000035 	andeq	r0, r0, r5, lsr r0
   11d48:	00000033 	andeq	r0, r0, r3, lsr r0
   11d4c:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   11d50:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d54:	00000035 	andeq	r0, r0, r5, lsr r0
   11d58:	00000033 	andeq	r0, r0, r3, lsr r0
   11d5c:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   11d60:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d64:	00000000 	andeq	r0, r0, r0
   11d68:	00000033 	andeq	r0, r0, r3, lsr r0
   11d6c:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   11d70:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d74:	00000000 	andeq	r0, r0, r0
   11d78:	00000033 	andeq	r0, r0, r3, lsr r0
   11d7c:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   11d80:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d84:	00000000 	andeq	r0, r0, r0
   11d88:	00000033 	andeq	r0, r0, r3, lsr r0
   11d8c:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   11d90:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11d94:	00000000 	andeq	r0, r0, r0
   11d98:	00000033 	andeq	r0, r0, r3, lsr r0
   11d9c:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   11da0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11da4:	00000234 	andeq	r0, r0, r4, lsr r2
   11da8:	00000033 	andeq	r0, r0, r3, lsr r0
   11dac:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   11db0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11db4:	00000234 	andeq	r0, r0, r4, lsr r2
   11db8:	00000033 	andeq	r0, r0, r3, lsr r0
   11dbc:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   11dc0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11dc4:	00000234 	andeq	r0, r0, r4, lsr r2
   11dc8:	00000033 	andeq	r0, r0, r3, lsr r0
   11dcc:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   11dd0:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   11dd4:	00000234 	andeq	r0, r0, r4, lsr r2
   11dd8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ddc:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   11de0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11de4:	00000040 	andeq	r0, r0, r0, asr #32
   11de8:	00000033 	andeq	r0, r0, r3, lsr r0
   11dec:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   11df0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11df4:	00000040 	andeq	r0, r0, r0, asr #32
   11df8:	00000033 	andeq	r0, r0, r3, lsr r0
   11dfc:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   11e00:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e04:	00000040 	andeq	r0, r0, r0, asr #32
   11e08:	00000033 	andeq	r0, r0, r3, lsr r0
   11e0c:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   11e10:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e14:	00000040 	andeq	r0, r0, r0, asr #32
   11e18:	00000033 	andeq	r0, r0, r3, lsr r0
   11e1c:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   11e20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e24:	10010000 	andne	r0, r1, r0
   11e28:	00000033 	andeq	r0, r0, r3, lsr r0
   11e2c:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   11e30:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   11e34:	0001bca1 	andeq	fp, r1, r1, lsr #25
   11e38:	00000033 	andeq	r0, r0, r3, lsr r0
   11e3c:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   11e40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11e44:	00000000 	andeq	r0, r0, r0
   11e48:	00000033 	andeq	r0, r0, r3, lsr r0
   11e4c:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   11e50:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11e54:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11e58:	00000033 	andeq	r0, r0, r3, lsr r0
   11e5c:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   11e60:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11e64:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11e68:	00000033 	andeq	r0, r0, r3, lsr r0
   11e6c:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   11e70:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11e74:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11e78:	00000033 	andeq	r0, r0, r3, lsr r0
   11e7c:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   11e80:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11e84:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   11e88:	00000033 	andeq	r0, r0, r3, lsr r0
   11e8c:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   11e90:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11e94:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11e98:	00000033 	andeq	r0, r0, r3, lsr r0
   11e9c:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   11ea0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11ea4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ea8:	00000033 	andeq	r0, r0, r3, lsr r0
   11eac:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   11eb0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11eb4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11eb8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ebc:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   11ec0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   11ec4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11ec8:	00000033 	andeq	r0, r0, r3, lsr r0
   11ecc:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   11ed0:	00000ff7 	strdeq	r0, [r0], -r7
   11ed4:	00000001 	andeq	r0, r0, r1
   11ed8:	00000033 	andeq	r0, r0, r3, lsr r0
   11edc:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   11ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ee4:	00000000 	andeq	r0, r0, r0
   11ee8:	00000033 	andeq	r0, r0, r3, lsr r0
   11eec:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   11ef0:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   11ef4:	000050e5 	andeq	r5, r0, r5, ror #1
   11ef8:	00000033 	andeq	r0, r0, r3, lsr r0
   11efc:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   11f00:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   11f04:	00000e7e 	andeq	r0, r0, lr, ror lr
   11f08:	00000042 	andeq	r0, r0, r2, asr #32
   11f0c:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   11f10:	00002000 	andeq	r2, r0, r0
   11f14:	00000033 	andeq	r0, r0, r3, lsr r0
   11f18:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   11f1c:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   11f20:	00000081 	andeq	r0, r0, r1, lsl #1
   11f24:	00000042 	andeq	r0, r0, r2, asr #32
   11f28:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   11f2c:	00000007 	andeq	r0, r0, r7
   11f30:	00000000 	andeq	r0, r0, r0

00011f34 <ps7_mio_init_data_2_0>:
   11f34:	00000033 	andeq	r0, r0, r3, lsr r0
   11f38:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   11f3c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11f40:	0000df0d 	andeq	sp, r0, sp, lsl #30
   11f44:	00000033 	andeq	r0, r0, r3, lsr r0
   11f48:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   11f4c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f50:	00000620 	andeq	r0, r0, r0, lsr #12
   11f54:	00000033 	andeq	r0, r0, r3, lsr r0
   11f58:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   11f5c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f60:	00000620 	andeq	r0, r0, r0, lsr #12
   11f64:	00000033 	andeq	r0, r0, r3, lsr r0
   11f68:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   11f6c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f70:	00000622 	andeq	r0, r0, r2, lsr #12
   11f74:	00000033 	andeq	r0, r0, r3, lsr r0
   11f78:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   11f7c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f80:	00000622 	andeq	r0, r0, r2, lsr #12
   11f84:	00000033 	andeq	r0, r0, r3, lsr r0
   11f88:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   11f8c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f90:	00000624 	andeq	r0, r0, r4, lsr #12
   11f94:	00000033 	andeq	r0, r0, r3, lsr r0
   11f98:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   11f9c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fa0:	00000624 	andeq	r0, r0, r4, lsr #12
   11fa4:	00000033 	andeq	r0, r0, r3, lsr r0
   11fa8:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   11fac:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11fb0:	00000620 	andeq	r0, r0, r0, lsr #12
   11fb4:	00000033 	andeq	r0, r0, r3, lsr r0
   11fb8:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   11fbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11fc0:	0018d42c 	andseq	sp, r8, ip, lsr #8
   11fc4:	00000033 	andeq	r0, r0, r3, lsr r0
   11fc8:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   11fcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11fd0:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11fd4:	00000033 	andeq	r0, r0, r3, lsr r0
   11fd8:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   11fdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11fe0:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11fe4:	00000033 	andeq	r0, r0, r3, lsr r0
   11fe8:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   11fec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   11ff0:	00f9d42c 	rscseq	sp, r9, ip, lsr #8
   11ff4:	00000033 	andeq	r0, r0, r3, lsr r0
   11ff8:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   11ffc:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   12000:	00000260 	andeq	r0, r0, r0, ror #4
   12004:	00000033 	andeq	r0, r0, r3, lsr r0
   12008:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   1200c:	00000021 	andeq	r0, r0, r1, lsr #32
   12010:	00000021 	andeq	r0, r0, r1, lsr #32
   12014:	00000033 	andeq	r0, r0, r3, lsr r0
   12018:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   1201c:	00000021 	andeq	r0, r0, r1, lsr #32
   12020:	00000020 	andeq	r0, r0, r0, lsr #32
   12024:	00000033 	andeq	r0, r0, r3, lsr r0
   12028:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   1202c:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
   12030:	000088a3 	andeq	r8, r0, r3, lsr #17
   12034:	00000033 	andeq	r0, r0, r3, lsr r0
   12038:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   1203c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12040:	00001200 	andeq	r1, r0, r0, lsl #4
   12044:	00000033 	andeq	r0, r0, r3, lsr r0
   12048:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   1204c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12050:	00001202 	andeq	r1, r0, r2, lsl #4
   12054:	00000033 	andeq	r0, r0, r3, lsr r0
   12058:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   1205c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12060:	00000202 	andeq	r0, r0, r2, lsl #4
   12064:	00000033 	andeq	r0, r0, r3, lsr r0
   12068:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   1206c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12070:	00000202 	andeq	r0, r0, r2, lsl #4
   12074:	00000033 	andeq	r0, r0, r3, lsr r0
   12078:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   1207c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12080:	00000202 	andeq	r0, r0, r2, lsl #4
   12084:	00000033 	andeq	r0, r0, r3, lsr r0
   12088:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   1208c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12090:	00000202 	andeq	r0, r0, r2, lsl #4
   12094:	00000033 	andeq	r0, r0, r3, lsr r0
   12098:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   1209c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120a0:	00000202 	andeq	r0, r0, r2, lsl #4
   120a4:	00000033 	andeq	r0, r0, r3, lsr r0
   120a8:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   120ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120b0:	00000200 	andeq	r0, r0, r0, lsl #4
   120b4:	00000033 	andeq	r0, r0, r3, lsr r0
   120b8:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   120bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120c0:	00000200 	andeq	r0, r0, r0, lsl #4
   120c4:	00000033 	andeq	r0, r0, r3, lsr r0
   120c8:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   120cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120d0:	00001200 	andeq	r1, r0, r0, lsl #4
   120d4:	00000033 	andeq	r0, r0, r3, lsr r0
   120d8:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   120dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120e0:	00001280 	andeq	r1, r0, r0, lsl #5
   120e4:	00000033 	andeq	r0, r0, r3, lsr r0
   120e8:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   120ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   120f0:	00001280 	andeq	r1, r0, r0, lsl #5
   120f4:	00000033 	andeq	r0, r0, r3, lsr r0
   120f8:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   120fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12100:	00001280 	andeq	r1, r0, r0, lsl #5
   12104:	00000033 	andeq	r0, r0, r3, lsr r0
   12108:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   1210c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12110:	00001280 	andeq	r1, r0, r0, lsl #5
   12114:	00000033 	andeq	r0, r0, r3, lsr r0
   12118:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   1211c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12120:	00001280 	andeq	r1, r0, r0, lsl #5
   12124:	00000033 	andeq	r0, r0, r3, lsr r0
   12128:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   1212c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12130:	00001280 	andeq	r1, r0, r0, lsl #5
   12134:	00000033 	andeq	r0, r0, r3, lsr r0
   12138:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   1213c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12140:	00001200 	andeq	r1, r0, r0, lsl #4
   12144:	00000033 	andeq	r0, r0, r3, lsr r0
   12148:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   1214c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12150:	00001200 	andeq	r1, r0, r0, lsl #4
   12154:	00000033 	andeq	r0, r0, r3, lsr r0
   12158:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   1215c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12160:	00001200 	andeq	r1, r0, r0, lsl #4
   12164:	00000033 	andeq	r0, r0, r3, lsr r0
   12168:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   1216c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12170:	00001200 	andeq	r1, r0, r0, lsl #4
   12174:	00000033 	andeq	r0, r0, r3, lsr r0
   12178:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   1217c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12180:	00001200 	andeq	r1, r0, r0, lsl #4
   12184:	00000033 	andeq	r0, r0, r3, lsr r0
   12188:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   1218c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12190:	00001200 	andeq	r1, r0, r0, lsl #4
   12194:	00000033 	andeq	r0, r0, r3, lsr r0
   12198:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   1219c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121a0:	00001200 	andeq	r1, r0, r0, lsl #4
   121a4:	00000033 	andeq	r0, r0, r3, lsr r0
   121a8:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   121ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121b0:	00001200 	andeq	r1, r0, r0, lsl #4
   121b4:	00000033 	andeq	r0, r0, r3, lsr r0
   121b8:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   121bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121c0:	00001200 	andeq	r1, r0, r0, lsl #4
   121c4:	00000033 	andeq	r0, r0, r3, lsr r0
   121c8:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   121cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121d0:	00001200 	andeq	r1, r0, r0, lsl #4
   121d4:	00000033 	andeq	r0, r0, r3, lsr r0
   121d8:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   121dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121e0:	00001200 	andeq	r1, r0, r0, lsl #4
   121e4:	00000033 	andeq	r0, r0, r3, lsr r0
   121e8:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   121ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   121f0:	00001200 	andeq	r1, r0, r0, lsl #4
   121f4:	00000033 	andeq	r0, r0, r3, lsr r0
   121f8:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   121fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12200:	00001200 	andeq	r1, r0, r0, lsl #4
   12204:	00000033 	andeq	r0, r0, r3, lsr r0
   12208:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   1220c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12210:	00001200 	andeq	r1, r0, r0, lsl #4
   12214:	00000033 	andeq	r0, r0, r3, lsr r0
   12218:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   1221c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12220:	00001200 	andeq	r1, r0, r0, lsl #4
   12224:	00000033 	andeq	r0, r0, r3, lsr r0
   12228:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   1222c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12230:	00001200 	andeq	r1, r0, r0, lsl #4
   12234:	00000033 	andeq	r0, r0, r3, lsr r0
   12238:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   1223c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12240:	00001200 	andeq	r1, r0, r0, lsl #4
   12244:	00000033 	andeq	r0, r0, r3, lsr r0
   12248:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   1224c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12250:	00001200 	andeq	r1, r0, r0, lsl #4
   12254:	00000033 	andeq	r0, r0, r3, lsr r0
   12258:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   1225c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12260:	00001200 	andeq	r1, r0, r0, lsl #4
   12264:	00000033 	andeq	r0, r0, r3, lsr r0
   12268:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   1226c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12270:	00001200 	andeq	r1, r0, r0, lsl #4
   12274:	00000033 	andeq	r0, r0, r3, lsr r0
   12278:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   1227c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12280:	00001200 	andeq	r1, r0, r0, lsl #4
   12284:	00000033 	andeq	r0, r0, r3, lsr r0
   12288:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   1228c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12290:	00001200 	andeq	r1, r0, r0, lsl #4
   12294:	00000033 	andeq	r0, r0, r3, lsr r0
   12298:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   1229c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122a0:	00001200 	andeq	r1, r0, r0, lsl #4
   122a4:	00000033 	andeq	r0, r0, r3, lsr r0
   122a8:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   122ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122b0:	00001200 	andeq	r1, r0, r0, lsl #4
   122b4:	00000033 	andeq	r0, r0, r3, lsr r0
   122b8:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   122bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122c0:	00001280 	andeq	r1, r0, r0, lsl #5
   122c4:	00000033 	andeq	r0, r0, r3, lsr r0
   122c8:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   122cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122d0:	00001280 	andeq	r1, r0, r0, lsl #5
   122d4:	00000033 	andeq	r0, r0, r3, lsr r0
   122d8:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   122dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122e0:	00001280 	andeq	r1, r0, r0, lsl #5
   122e4:	00000033 	andeq	r0, r0, r3, lsr r0
   122e8:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   122ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   122f0:	00001280 	andeq	r1, r0, r0, lsl #5
   122f4:	00000033 	andeq	r0, r0, r3, lsr r0
   122f8:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   122fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12300:	00001280 	andeq	r1, r0, r0, lsl #5
   12304:	00000033 	andeq	r0, r0, r3, lsr r0
   12308:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   1230c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12310:	00001280 	andeq	r1, r0, r0, lsl #5
   12314:	00000033 	andeq	r0, r0, r3, lsr r0
   12318:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   1231c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12320:	000012a0 	andeq	r1, r0, r0, lsr #5
   12324:	00000033 	andeq	r0, r0, r3, lsr r0
   12328:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   1232c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12330:	000012a0 	andeq	r1, r0, r0, lsr #5
   12334:	00000033 	andeq	r0, r0, r3, lsr r0
   12338:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   1233c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12340:	000012a0 	andeq	r1, r0, r0, lsr #5
   12344:	00000033 	andeq	r0, r0, r3, lsr r0
   12348:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   1234c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12350:	000012a0 	andeq	r1, r0, r0, lsr #5
   12354:	00000033 	andeq	r0, r0, r3, lsr r0
   12358:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   1235c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12360:	000012e1 	andeq	r1, r0, r1, ror #5
   12364:	00000033 	andeq	r0, r0, r3, lsr r0
   12368:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   1236c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12370:	000012e0 	andeq	r1, r0, r0, ror #5
   12374:	00000033 	andeq	r0, r0, r3, lsr r0
   12378:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   1237c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12380:	00001200 	andeq	r1, r0, r0, lsl #4
   12384:	00000033 	andeq	r0, r0, r3, lsr r0
   12388:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   1238c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12390:	00001200 	andeq	r1, r0, r0, lsl #4
   12394:	00000033 	andeq	r0, r0, r3, lsr r0
   12398:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   1239c:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   123a0:	00380037 	eorseq	r0, r8, r7, lsr r0
   123a4:	00000033 	andeq	r0, r0, r3, lsr r0
   123a8:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   123ac:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   123b0:	003a0039 	eorseq	r0, sl, r9, lsr r0
   123b4:	00000033 	andeq	r0, r0, r3, lsr r0
   123b8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   123bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   123c0:	0000767b 	andeq	r7, r0, fp, ror r6
   123c4:	00000000 	andeq	r0, r0, r0

000123c8 <ps7_peripherals_init_data_2_0>:
   123c8:	00000033 	andeq	r0, r0, r3, lsr r0
   123cc:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   123d0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   123d4:	0000df0d 	andeq	sp, r0, sp, lsl #30
   123d8:	00000033 	andeq	r0, r0, r3, lsr r0
   123dc:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   123e0:	00000180 	andeq	r0, r0, r0, lsl #3
   123e4:	00000080 	andeq	r0, r0, r0, lsl #1
   123e8:	00000033 	andeq	r0, r0, r3, lsr r0
   123ec:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   123f0:	00000180 	andeq	r0, r0, r0, lsl #3
   123f4:	00000080 	andeq	r0, r0, r0, lsl #1
   123f8:	00000033 	andeq	r0, r0, r3, lsr r0
   123fc:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   12400:	00000180 	andeq	r0, r0, r0, lsl #3
   12404:	00000080 	andeq	r0, r0, r0, lsl #1
   12408:	00000033 	andeq	r0, r0, r3, lsr r0
   1240c:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12410:	00000180 	andeq	r0, r0, r0, lsl #3
   12414:	00000080 	andeq	r0, r0, r0, lsl #1
   12418:	00000033 	andeq	r0, r0, r3, lsr r0
   1241c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   12420:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12424:	0000767b 	andeq	r7, r0, fp, ror r6
   12428:	00000033 	andeq	r0, r0, r3, lsr r0
   1242c:	e0000034 	and	r0, r0, r4, lsr r0
   12430:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12434:	00000006 	andeq	r0, r0, r6
   12438:	00000033 	andeq	r0, r0, r3, lsr r0
   1243c:	e0000018 	and	r0, r0, r8, lsl r0
   12440:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12444:	0000007c 	andeq	r0, r0, ip, ror r0
   12448:	00000033 	andeq	r0, r0, r3, lsr r0
   1244c:	e0000000 	and	r0, r0, r0
   12450:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12454:	00000017 	andeq	r0, r0, r7, lsl r0
   12458:	00000033 	andeq	r0, r0, r3, lsr r0
   1245c:	e0000004 	and	r0, r0, r4
   12460:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12464:	00000020 	andeq	r0, r0, r0, lsr #32
   12468:	00000033 	andeq	r0, r0, r3, lsr r0
   1246c:	e000d000 	and	sp, r0, r0
   12470:	00080000 	andeq	r0, r8, r0
   12474:	00080000 	andeq	r0, r8, r0
   12478:	00000033 	andeq	r0, r0, r3, lsr r0
   1247c:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   12480:	20000000 	andcs	r0, r0, r0
   12484:	00000000 	andeq	r0, r0, r0
   12488:	00000052 	andeq	r0, r0, r2, asr r0
   1248c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   12490:	00000001 	andeq	r0, r0, r1
   12494:	00000052 	andeq	r0, r0, r2, asr r0
   12498:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1249c:	00000001 	andeq	r0, r0, r1
   124a0:	00000052 	andeq	r0, r0, r2, asr r0
   124a4:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   124a8:	00000001 	andeq	r0, r0, r1
   124ac:	00000052 	andeq	r0, r0, r2, asr r0
   124b0:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   124b4:	00000001 	andeq	r0, r0, r1
   124b8:	00000052 	andeq	r0, r0, r2, asr r0
   124bc:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   124c0:	00000001 	andeq	r0, r0, r1
   124c4:	00000052 	andeq	r0, r0, r2, asr r0
   124c8:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   124cc:	00000001 	andeq	r0, r0, r1
   124d0:	00000000 	andeq	r0, r0, r0

000124d4 <ps7_post_config_2_0>:
   124d4:	00000033 	andeq	r0, r0, r3, lsr r0
   124d8:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   124dc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   124e0:	0000df0d 	andeq	sp, r0, sp, lsl #30
   124e4:	00000033 	andeq	r0, r0, r3, lsr r0
   124e8:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   124ec:	0000000f 	andeq	r0, r0, pc
   124f0:	0000000f 	andeq	r0, r0, pc
   124f4:	00000033 	andeq	r0, r0, r3, lsr r0
   124f8:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   124fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12500:	00000000 	andeq	r0, r0, r0
   12504:	00000033 	andeq	r0, r0, r3, lsr r0
   12508:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   1250c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12510:	0000767b 	andeq	r7, r0, fp, ror r6
   12514:	00000000 	andeq	r0, r0, r0

00012518 <ps7_debug_2_0>:
   12518:	00000033 	andeq	r0, r0, r3, lsr r0
   1251c:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   12520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12524:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   12528:	00000033 	andeq	r0, r0, r3, lsr r0
   1252c:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   12530:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12534:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   12538:	00000033 	andeq	r0, r0, r3, lsr r0
   1253c:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   12540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12544:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   12548:	00000000 	andeq	r0, r0, r0

0001254c <ps7_pll_init_data_1_0>:
   1254c:	00000033 	andeq	r0, r0, r3, lsr r0
   12550:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12554:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12558:	0000df0d 	andeq	sp, r0, sp, lsl #30
   1255c:	00000033 	andeq	r0, r0, r3, lsr r0
   12560:	f8000110 			; <UNDEFINED> instruction: 0xf8000110
   12564:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   12568:	000fa240 	andeq	sl, pc, r0, asr #4
   1256c:	00000033 	andeq	r0, r0, r3, lsr r0
   12570:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12574:	0007f000 	andeq	pc, r7, r0
   12578:	00034000 	andeq	r4, r3, r0
   1257c:	00000033 	andeq	r0, r0, r3, lsr r0
   12580:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12584:	00000010 	andeq	r0, r0, r0, lsl r0
   12588:	00000010 	andeq	r0, r0, r0, lsl r0
   1258c:	00000033 	andeq	r0, r0, r3, lsr r0
   12590:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   12594:	00000001 	andeq	r0, r0, r1
   12598:	00000001 	andeq	r0, r0, r1
   1259c:	00000033 	andeq	r0, r0, r3, lsr r0
   125a0:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   125a4:	00000001 	andeq	r0, r0, r1
   125a8:	00000000 	andeq	r0, r0, r0
   125ac:	00000042 	andeq	r0, r0, r2, asr #32
   125b0:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   125b4:	00000001 	andeq	r0, r0, r1
   125b8:	00000033 	andeq	r0, r0, r3, lsr r0
   125bc:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
   125c0:	00000010 	andeq	r0, r0, r0, lsl r0
   125c4:	00000000 	andeq	r0, r0, r0
   125c8:	00000033 	andeq	r0, r0, r3, lsr r0
   125cc:	f8000120 			; <UNDEFINED> instruction: 0xf8000120
   125d0:	1f003f30 	svcne	0x00003f30
   125d4:	1f000200 	svcne	0x00000200
   125d8:	00000033 	andeq	r0, r0, r3, lsr r0
   125dc:	f8000114 			; <UNDEFINED> instruction: 0xf8000114
   125e0:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   125e4:	000fa240 	andeq	sl, pc, r0, asr #4
   125e8:	00000033 	andeq	r0, r0, r3, lsr r0
   125ec:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   125f0:	0007f000 	andeq	pc, r7, r0
   125f4:	00030000 	andeq	r0, r3, r0
   125f8:	00000033 	andeq	r0, r0, r3, lsr r0
   125fc:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12600:	00000010 	andeq	r0, r0, r0, lsl r0
   12604:	00000010 	andeq	r0, r0, r0, lsl r0
   12608:	00000033 	andeq	r0, r0, r3, lsr r0
   1260c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12610:	00000001 	andeq	r0, r0, r1
   12614:	00000001 	andeq	r0, r0, r1
   12618:	00000033 	andeq	r0, r0, r3, lsr r0
   1261c:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   12620:	00000001 	andeq	r0, r0, r1
   12624:	00000000 	andeq	r0, r0, r0
   12628:	00000042 	andeq	r0, r0, r2, asr #32
   1262c:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   12630:	00000002 	andeq	r0, r0, r2
   12634:	00000033 	andeq	r0, r0, r3, lsr r0
   12638:	f8000104 			; <UNDEFINED> instruction: 0xf8000104
   1263c:	00000010 	andeq	r0, r0, r0, lsl r0
   12640:	00000000 	andeq	r0, r0, r0
   12644:	00000033 	andeq	r0, r0, r3, lsr r0
   12648:	f8000124 			; <UNDEFINED> instruction: 0xf8000124
   1264c:	fff00003 			; <UNDEFINED> instruction: 0xfff00003
   12650:	10400003 	subne	r0, r0, r3
   12654:	00000033 	andeq	r0, r0, r3, lsr r0
   12658:	f8000118 			; <UNDEFINED> instruction: 0xf8000118
   1265c:	003ffff0 	ldrshteq	pc, [pc], -r0	; <UNPREDICTABLE>
   12660:	000fa240 	andeq	sl, pc, r0, asr #4
   12664:	00000033 	andeq	r0, r0, r3, lsr r0
   12668:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   1266c:	0007f000 	andeq	pc, r7, r0
   12670:	0003c000 	andeq	ip, r3, r0
   12674:	00000033 	andeq	r0, r0, r3, lsr r0
   12678:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   1267c:	00000010 	andeq	r0, r0, r0, lsl r0
   12680:	00000010 	andeq	r0, r0, r0, lsl r0
   12684:	00000033 	andeq	r0, r0, r3, lsr r0
   12688:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   1268c:	00000001 	andeq	r0, r0, r1
   12690:	00000001 	andeq	r0, r0, r1
   12694:	00000033 	andeq	r0, r0, r3, lsr r0
   12698:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   1269c:	00000001 	andeq	r0, r0, r1
   126a0:	00000000 	andeq	r0, r0, r0
   126a4:	00000042 	andeq	r0, r0, r2, asr #32
   126a8:	f800010c 			; <UNDEFINED> instruction: 0xf800010c
   126ac:	00000004 	andeq	r0, r0, r4
   126b0:	00000033 	andeq	r0, r0, r3, lsr r0
   126b4:	f8000108 			; <UNDEFINED> instruction: 0xf8000108
   126b8:	00000010 	andeq	r0, r0, r0, lsl r0
   126bc:	00000000 	andeq	r0, r0, r0
   126c0:	00000033 	andeq	r0, r0, r3, lsr r0
   126c4:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   126c8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   126cc:	0000767b 	andeq	r7, r0, fp, ror r6
   126d0:	00000000 	andeq	r0, r0, r0

000126d4 <ps7_clock_init_data_1_0>:
   126d4:	00000033 	andeq	r0, r0, r3, lsr r0
   126d8:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   126dc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   126e0:	0000df0d 	andeq	sp, r0, sp, lsl #30
   126e4:	00000033 	andeq	r0, r0, r3, lsr r0
   126e8:	f8000128 			; <UNDEFINED> instruction: 0xf8000128
   126ec:	03f03f01 	mvnseq	r3, #1, 30
   126f0:	00303501 	eorseq	r3, r0, r1, lsl #10
   126f4:	00000033 	andeq	r0, r0, r3, lsr r0
   126f8:	f800014c 			; <UNDEFINED> instruction: 0xf800014c
   126fc:	00003f31 	andeq	r3, r0, r1, lsr pc
   12700:	00000a01 	andeq	r0, r0, r1, lsl #20
   12704:	00000033 	andeq	r0, r0, r3, lsr r0
   12708:	f8000150 			; <UNDEFINED> instruction: 0xf8000150
   1270c:	00003f33 	andeq	r3, r0, r3, lsr pc
   12710:	00001403 	andeq	r1, r0, r3, lsl #8
   12714:	00000033 	andeq	r0, r0, r3, lsr r0
   12718:	f8000154 			; <UNDEFINED> instruction: 0xf8000154
   1271c:	00003f33 	andeq	r3, r0, r3, lsr pc
   12720:	00001401 	andeq	r1, r0, r1, lsl #8
   12724:	00000033 	andeq	r0, r0, r3, lsr r0
   12728:	f8000158 			; <UNDEFINED> instruction: 0xf8000158
   1272c:	00003f33 	andeq	r3, r0, r3, lsr pc
   12730:	00000c02 	andeq	r0, r0, r2, lsl #24
   12734:	00000033 	andeq	r0, r0, r3, lsr r0
   12738:	f8000168 			; <UNDEFINED> instruction: 0xf8000168
   1273c:	00003f31 	andeq	r3, r0, r1, lsr pc
   12740:	00000a01 	andeq	r0, r0, r1, lsl #20
   12744:	00000033 	andeq	r0, r0, r3, lsr r0
   12748:	f8000170 			; <UNDEFINED> instruction: 0xf8000170
   1274c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12750:	00500800 	subseq	r0, r0, r0, lsl #16
   12754:	00000033 	andeq	r0, r0, r3, lsr r0
   12758:	f8000180 			; <UNDEFINED> instruction: 0xf8000180
   1275c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12760:	00100100 	andseq	r0, r0, r0, lsl #2
   12764:	00000033 	andeq	r0, r0, r3, lsr r0
   12768:	f8000190 			; <UNDEFINED> instruction: 0xf8000190
   1276c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12770:	00100100 	andseq	r0, r0, r0, lsl #2
   12774:	00000033 	andeq	r0, r0, r3, lsr r0
   12778:	f80001a0 			; <UNDEFINED> instruction: 0xf80001a0
   1277c:	03f03f30 	mvnseq	r3, #48, 30	; 0xc0
   12780:	00100100 	andseq	r0, r0, r0, lsl #2
   12784:	00000033 	andeq	r0, r0, r3, lsr r0
   12788:	f80001c4 			; <UNDEFINED> instruction: 0xf80001c4
   1278c:	00000001 	andeq	r0, r0, r1
   12790:	00000001 	andeq	r0, r0, r1
   12794:	00000033 	andeq	r0, r0, r3, lsr r0
   12798:	f800012c 			; <UNDEFINED> instruction: 0xf800012c
   1279c:	01ffcccd 	mvnseq	ip, sp, asr #25
   127a0:	01dc8c0d 	bicseq	r8, ip, sp, lsl #24
   127a4:	00000033 	andeq	r0, r0, r3, lsr r0
   127a8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   127ac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   127b0:	0000767b 	andeq	r7, r0, fp, ror r6
   127b4:	00000000 	andeq	r0, r0, r0

000127b8 <ps7_ddr_init_data_1_0>:
   127b8:	00000033 	andeq	r0, r0, r3, lsr r0
   127bc:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   127c0:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   127c4:	00000080 	andeq	r0, r0, r0, lsl #1
   127c8:	00000033 	andeq	r0, r0, r3, lsr r0
   127cc:	f8006004 			; <UNDEFINED> instruction: 0xf8006004
   127d0:	1fffffff 	svcne	0x00ffffff
   127d4:	00081030 	andeq	r1, r8, r0, lsr r0
   127d8:	00000033 	andeq	r0, r0, r3, lsr r0
   127dc:	f8006008 			; <UNDEFINED> instruction: 0xf8006008
   127e0:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   127e4:	03c0780f 	biceq	r7, r0, #983040	; 0xf0000
   127e8:	00000033 	andeq	r0, r0, r3, lsr r0
   127ec:	f800600c 			; <UNDEFINED> instruction: 0xf800600c
   127f0:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   127f4:	02001001 	andeq	r1, r0, #1
   127f8:	00000033 	andeq	r0, r0, r3, lsr r0
   127fc:	f8006010 			; <UNDEFINED> instruction: 0xf8006010
   12800:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12804:	00014001 	andeq	r4, r1, r1
   12808:	00000033 	andeq	r0, r0, r3, lsr r0
   1280c:	f8006014 			; <UNDEFINED> instruction: 0xf8006014
   12810:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12814:	0004151a 	andeq	r1, r4, sl, lsl r5
   12818:	00000033 	andeq	r0, r0, r3, lsr r0
   1281c:	f8006018 			; <UNDEFINED> instruction: 0xf8006018
   12820:	f7ffffff 			; <UNDEFINED> instruction: 0xf7ffffff
   12824:	745b50cf 	ldrbvc	r5, [fp], #-207	; 0xffffff31
   12828:	00000033 	andeq	r0, r0, r3, lsr r0
   1282c:	f800601c 			; <UNDEFINED> instruction: 0xf800601c
   12830:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12834:	8305b184 	movwhi	fp, #20868	; 0x5184
   12838:	00000033 	andeq	r0, r0, r3, lsr r0
   1283c:	f8006020 			; <UNDEFINED> instruction: 0xf8006020
   12840:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
   12844:	28689288 	stmdacs	r8!, {r3, r7, r9, ip, pc}^
   12848:	00000033 	andeq	r0, r0, r3, lsr r0
   1284c:	f8006024 			; <UNDEFINED> instruction: 0xf8006024
   12850:	0fffffff 	svceq	0x00ffffff
   12854:	0000003c 	andeq	r0, r0, ip, lsr r0
   12858:	00000033 	andeq	r0, r0, r3, lsr r0
   1285c:	f8006028 			; <UNDEFINED> instruction: 0xf8006028
   12860:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12864:	00002007 	andeq	r2, r0, r7
   12868:	00000033 	andeq	r0, r0, r3, lsr r0
   1286c:	f800602c 			; <UNDEFINED> instruction: 0xf800602c
   12870:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12874:	00000002 	andeq	r0, r0, r2
   12878:	00000033 	andeq	r0, r0, r3, lsr r0
   1287c:	f8006030 			; <UNDEFINED> instruction: 0xf8006030
   12880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12884:	00060083 	andeq	r0, r6, r3, lsl #1
   12888:	00000033 	andeq	r0, r0, r3, lsr r0
   1288c:	f8006034 			; <UNDEFINED> instruction: 0xf8006034
   12890:	13ff3fff 	mvnsne	r3, #1020	; 0x3fc
   12894:	004f3ff4 	strdeq	r3, [pc], #-244	; <UNPREDICTABLE>
   12898:	00000033 	andeq	r0, r0, r3, lsr r0
   1289c:	f8006038 			; <UNDEFINED> instruction: 0xf8006038
   128a0:	00001fc3 	andeq	r1, r0, r3, asr #31
   128a4:	00000000 	andeq	r0, r0, r0
   128a8:	00000033 	andeq	r0, r0, r3, lsr r0
   128ac:	f800603c 			; <UNDEFINED> instruction: 0xf800603c
   128b0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   128b4:	00000888 	andeq	r0, r0, r8, lsl #17
   128b8:	00000033 	andeq	r0, r0, r3, lsr r0
   128bc:	f8006040 			; <UNDEFINED> instruction: 0xf8006040
   128c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   128c4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
   128c8:	00000033 	andeq	r0, r0, r3, lsr r0
   128cc:	f8006044 			; <UNDEFINED> instruction: 0xf8006044
   128d0:	0fffffff 	svceq	0x00ffffff
   128d4:	0ff77777 	svceq	0x00f77777
   128d8:	00000033 	andeq	r0, r0, r3, lsr r0
   128dc:	f8006048 			; <UNDEFINED> instruction: 0xf8006048
   128e0:	3fffffff 	svccc	0x00ffffff
   128e4:	0003c248 	andeq	ip, r3, r8, asr #4
   128e8:	00000033 	andeq	r0, r0, r3, lsr r0
   128ec:	f8006050 			; <UNDEFINED> instruction: 0xf8006050
   128f0:	ff0f8fff 			; <UNDEFINED> instruction: 0xff0f8fff
   128f4:	77010800 	strvc	r0, [r1, -r0, lsl #16]
   128f8:	00000033 	andeq	r0, r0, r3, lsr r0
   128fc:	f8006058 			; <UNDEFINED> instruction: 0xf8006058
   12900:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12904:	00000101 	andeq	r0, r0, r1, lsl #2
   12908:	00000033 	andeq	r0, r0, r3, lsr r0
   1290c:	f800605c 			; <UNDEFINED> instruction: 0xf800605c
   12910:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12914:	00004023 	andeq	r4, r0, r3, lsr #32
   12918:	00000033 	andeq	r0, r0, r3, lsr r0
   1291c:	f8006060 			; <UNDEFINED> instruction: 0xf8006060
   12920:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   12924:	0000003e 	andeq	r0, r0, lr, lsr r0
   12928:	00000033 	andeq	r0, r0, r3, lsr r0
   1292c:	f8006064 			; <UNDEFINED> instruction: 0xf8006064
   12930:	00021fe0 	andeq	r1, r2, r0, ror #31
   12934:	00020000 	andeq	r0, r2, r0
   12938:	00000033 	andeq	r0, r0, r3, lsr r0
   1293c:	f8006068 			; <UNDEFINED> instruction: 0xf8006068
   12940:	03ffffff 	mvnseq	pc, #1020	; 0x3fc
   12944:	00284242 	eoreq	r4, r8, r2, asr #4
   12948:	00000033 	andeq	r0, r0, r3, lsr r0
   1294c:	f800606c 			; <UNDEFINED> instruction: 0xf800606c
   12950:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12954:	00001610 	andeq	r1, r0, r0, lsl r6
   12958:	00000033 	andeq	r0, r0, r3, lsr r0
   1295c:	f80060a0 			; <UNDEFINED> instruction: 0xf80060a0
   12960:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
   12964:	00008000 	andeq	r8, r0, r0
   12968:	00000033 	andeq	r0, r0, r3, lsr r0
   1296c:	f80060a4 			; <UNDEFINED> instruction: 0xf80060a4
   12970:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12974:	10200800 	eorne	r0, r0, r0, lsl #16
   12978:	00000033 	andeq	r0, r0, r3, lsr r0
   1297c:	f80060a8 			; <UNDEFINED> instruction: 0xf80060a8
   12980:	0fffffff 	svceq	0x00ffffff
   12984:	04f09896 	ldrbteq	r9, [r0], #2198	; 0x896
   12988:	00000033 	andeq	r0, r0, r3, lsr r0
   1298c:	f80060ac 			; <UNDEFINED> instruction: 0xf80060ac
   12990:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12994:	00000188 	andeq	r0, r0, r8, lsl #3
   12998:	00000033 	andeq	r0, r0, r3, lsr r0
   1299c:	f80060b0 			; <UNDEFINED> instruction: 0xf80060b0
   129a0:	1fffffff 	svcne	0x00ffffff
   129a4:	18ffffff 	ldmne	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   129a8:	00000033 	andeq	r0, r0, r3, lsr r0
   129ac:	f80060b4 			; <UNDEFINED> instruction: 0xf80060b4
   129b0:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   129b4:	00000200 	andeq	r0, r0, r0, lsl #4
   129b8:	00000033 	andeq	r0, r0, r3, lsr r0
   129bc:	f80060b8 			; <UNDEFINED> instruction: 0xf80060b8
   129c0:	01ffffff 	ldrsheq	pc, [pc, #255]	; 12ac7 <ps7_ddr_init_data_1_0+0x30f>	; <UNPREDICTABLE>
   129c4:	00200067 	eoreq	r0, r0, r7, rrx
   129c8:	00000033 	andeq	r0, r0, r3, lsr r0
   129cc:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   129d0:	00000003 	andeq	r0, r0, r3
   129d4:	00000003 	andeq	r0, r0, r3
   129d8:	00000033 	andeq	r0, r0, r3, lsr r0
   129dc:	f80060c4 			; <UNDEFINED> instruction: 0xf80060c4
   129e0:	00000003 	andeq	r0, r0, r3
   129e4:	00000000 	andeq	r0, r0, r0
   129e8:	00000033 	andeq	r0, r0, r3, lsr r0
   129ec:	f80060c8 			; <UNDEFINED> instruction: 0xf80060c8
   129f0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   129f4:	00000000 	andeq	r0, r0, r0
   129f8:	00000033 	andeq	r0, r0, r3, lsr r0
   129fc:	f80060dc 			; <UNDEFINED> instruction: 0xf80060dc
   12a00:	00000001 	andeq	r0, r0, r1
   12a04:	00000000 	andeq	r0, r0, r0
   12a08:	00000033 	andeq	r0, r0, r3, lsr r0
   12a0c:	f80060f0 			; <UNDEFINED> instruction: 0xf80060f0
   12a10:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12a14:	00000000 	andeq	r0, r0, r0
   12a18:	00000033 	andeq	r0, r0, r3, lsr r0
   12a1c:	f80060f4 			; <UNDEFINED> instruction: 0xf80060f4
   12a20:	0000000f 	andeq	r0, r0, pc
   12a24:	00000008 	andeq	r0, r0, r8
   12a28:	00000033 	andeq	r0, r0, r3, lsr r0
   12a2c:	f8006114 			; <UNDEFINED> instruction: 0xf8006114
   12a30:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12a34:	00000000 	andeq	r0, r0, r0
   12a38:	00000033 	andeq	r0, r0, r3, lsr r0
   12a3c:	f8006118 			; <UNDEFINED> instruction: 0xf8006118
   12a40:	7fffffff 	svcvc	0x00ffffff
   12a44:	40000001 	andmi	r0, r0, r1
   12a48:	00000033 	andeq	r0, r0, r3, lsr r0
   12a4c:	f800611c 			; <UNDEFINED> instruction: 0xf800611c
   12a50:	7fffffff 	svcvc	0x00ffffff
   12a54:	40000001 	andmi	r0, r0, r1
   12a58:	00000033 	andeq	r0, r0, r3, lsr r0
   12a5c:	f8006120 			; <UNDEFINED> instruction: 0xf8006120
   12a60:	7fffffff 	svcvc	0x00ffffff
   12a64:	40000001 	andmi	r0, r0, r1
   12a68:	00000033 	andeq	r0, r0, r3, lsr r0
   12a6c:	f8006124 			; <UNDEFINED> instruction: 0xf8006124
   12a70:	7fffffff 	svcvc	0x00ffffff
   12a74:	40000001 	andmi	r0, r0, r1
   12a78:	00000033 	andeq	r0, r0, r3, lsr r0
   12a7c:	f800612c 			; <UNDEFINED> instruction: 0xf800612c
   12a80:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a84:	00094800 	andeq	r4, r9, r0, lsl #16
   12a88:	00000033 	andeq	r0, r0, r3, lsr r0
   12a8c:	f8006130 			; <UNDEFINED> instruction: 0xf8006130
   12a90:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12a94:	00094800 	andeq	r4, r9, r0, lsl #16
   12a98:	00000033 	andeq	r0, r0, r3, lsr r0
   12a9c:	f8006134 			; <UNDEFINED> instruction: 0xf8006134
   12aa0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12aa4:	00094800 	andeq	r4, r9, r0, lsl #16
   12aa8:	00000033 	andeq	r0, r0, r3, lsr r0
   12aac:	f8006138 			; <UNDEFINED> instruction: 0xf8006138
   12ab0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ab4:	00094800 	andeq	r4, r9, r0, lsl #16
   12ab8:	00000033 	andeq	r0, r0, r3, lsr r0
   12abc:	f8006140 			; <UNDEFINED> instruction: 0xf8006140
   12ac0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ac4:	00000035 	andeq	r0, r0, r5, lsr r0
   12ac8:	00000033 	andeq	r0, r0, r3, lsr r0
   12acc:	f8006144 			; <UNDEFINED> instruction: 0xf8006144
   12ad0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ad4:	00000035 	andeq	r0, r0, r5, lsr r0
   12ad8:	00000033 	andeq	r0, r0, r3, lsr r0
   12adc:	f8006148 			; <UNDEFINED> instruction: 0xf8006148
   12ae0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ae4:	00000035 	andeq	r0, r0, r5, lsr r0
   12ae8:	00000033 	andeq	r0, r0, r3, lsr r0
   12aec:	f800614c 			; <UNDEFINED> instruction: 0xf800614c
   12af0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12af4:	00000035 	andeq	r0, r0, r5, lsr r0
   12af8:	00000033 	andeq	r0, r0, r3, lsr r0
   12afc:	f8006154 			; <UNDEFINED> instruction: 0xf8006154
   12b00:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b04:	00000000 	andeq	r0, r0, r0
   12b08:	00000033 	andeq	r0, r0, r3, lsr r0
   12b0c:	f8006158 			; <UNDEFINED> instruction: 0xf8006158
   12b10:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b14:	00000000 	andeq	r0, r0, r0
   12b18:	00000033 	andeq	r0, r0, r3, lsr r0
   12b1c:	f800615c 			; <UNDEFINED> instruction: 0xf800615c
   12b20:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b24:	00000000 	andeq	r0, r0, r0
   12b28:	00000033 	andeq	r0, r0, r3, lsr r0
   12b2c:	f8006160 			; <UNDEFINED> instruction: 0xf8006160
   12b30:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b34:	00000000 	andeq	r0, r0, r0
   12b38:	00000033 	andeq	r0, r0, r3, lsr r0
   12b3c:	f8006168 			; <UNDEFINED> instruction: 0xf8006168
   12b40:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12b44:	00000234 	andeq	r0, r0, r4, lsr r2
   12b48:	00000033 	andeq	r0, r0, r3, lsr r0
   12b4c:	f800616c 			; <UNDEFINED> instruction: 0xf800616c
   12b50:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12b54:	00000234 	andeq	r0, r0, r4, lsr r2
   12b58:	00000033 	andeq	r0, r0, r3, lsr r0
   12b5c:	f8006170 			; <UNDEFINED> instruction: 0xf8006170
   12b60:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12b64:	00000234 	andeq	r0, r0, r4, lsr r2
   12b68:	00000033 	andeq	r0, r0, r3, lsr r0
   12b6c:	f8006174 			; <UNDEFINED> instruction: 0xf8006174
   12b70:	001fffff 			; <UNDEFINED> instruction: 0x001fffff
   12b74:	00000234 	andeq	r0, r0, r4, lsr r2
   12b78:	00000033 	andeq	r0, r0, r3, lsr r0
   12b7c:	f800617c 			; <UNDEFINED> instruction: 0xf800617c
   12b80:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b84:	00000040 	andeq	r0, r0, r0, asr #32
   12b88:	00000033 	andeq	r0, r0, r3, lsr r0
   12b8c:	f8006180 			; <UNDEFINED> instruction: 0xf8006180
   12b90:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12b94:	00000040 	andeq	r0, r0, r0, asr #32
   12b98:	00000033 	andeq	r0, r0, r3, lsr r0
   12b9c:	f8006184 			; <UNDEFINED> instruction: 0xf8006184
   12ba0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12ba4:	00000040 	andeq	r0, r0, r0, asr #32
   12ba8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bac:	f8006188 			; <UNDEFINED> instruction: 0xf8006188
   12bb0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12bb4:	00000040 	andeq	r0, r0, r0, asr #32
   12bb8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bbc:	f8006190 			; <UNDEFINED> instruction: 0xf8006190
   12bc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12bc4:	10010000 	andne	r0, r1, r0
   12bc8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bcc:	f8006194 			; <UNDEFINED> instruction: 0xf8006194
   12bd0:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   12bd4:	0001bca1 	andeq	fp, r1, r1, lsr #25
   12bd8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bdc:	f8006204 			; <UNDEFINED> instruction: 0xf8006204
   12be0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12be4:	00000000 	andeq	r0, r0, r0
   12be8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bec:	f8006208 			; <UNDEFINED> instruction: 0xf8006208
   12bf0:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12bf4:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12bf8:	00000033 	andeq	r0, r0, r3, lsr r0
   12bfc:	f800620c 			; <UNDEFINED> instruction: 0xf800620c
   12c00:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c04:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12c08:	00000033 	andeq	r0, r0, r3, lsr r0
   12c0c:	f8006210 			; <UNDEFINED> instruction: 0xf8006210
   12c10:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c14:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12c18:	00000033 	andeq	r0, r0, r3, lsr r0
   12c1c:	f8006214 			; <UNDEFINED> instruction: 0xf8006214
   12c20:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c24:	000803ff 	strdeq	r0, [r8], -pc	; <UNPREDICTABLE>
   12c28:	00000033 	andeq	r0, r0, r3, lsr r0
   12c2c:	f8006218 			; <UNDEFINED> instruction: 0xf8006218
   12c30:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c34:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c38:	00000033 	andeq	r0, r0, r3, lsr r0
   12c3c:	f800621c 			; <UNDEFINED> instruction: 0xf800621c
   12c40:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c44:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c48:	00000033 	andeq	r0, r0, r3, lsr r0
   12c4c:	f8006220 			; <UNDEFINED> instruction: 0xf8006220
   12c50:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c54:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c58:	00000033 	andeq	r0, r0, r3, lsr r0
   12c5c:	f8006224 			; <UNDEFINED> instruction: 0xf8006224
   12c60:	000f03ff 	strdeq	r0, [pc], -pc	; <UNPREDICTABLE>
   12c64:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12c68:	00000033 	andeq	r0, r0, r3, lsr r0
   12c6c:	f80062a8 			; <UNDEFINED> instruction: 0xf80062a8
   12c70:	00000ff7 	strdeq	r0, [r0], -r7
   12c74:	00000001 	andeq	r0, r0, r1
   12c78:	00000033 	andeq	r0, r0, r3, lsr r0
   12c7c:	f80062ac 			; <UNDEFINED> instruction: 0xf80062ac
   12c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12c84:	00000000 	andeq	r0, r0, r0
   12c88:	00000033 	andeq	r0, r0, r3, lsr r0
   12c8c:	f80062b0 			; <UNDEFINED> instruction: 0xf80062b0
   12c90:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   12c94:	000050e5 	andeq	r5, r0, r5, ror #1
   12c98:	00000033 	andeq	r0, r0, r3, lsr r0
   12c9c:	f80062b4 			; <UNDEFINED> instruction: 0xf80062b4
   12ca0:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
   12ca4:	00000e7e 	andeq	r0, r0, lr, ror lr
   12ca8:	00000042 	andeq	r0, r0, r2, asr #32
   12cac:	f8000b74 			; <UNDEFINED> instruction: 0xf8000b74
   12cb0:	00002000 	andeq	r2, r0, r0
   12cb4:	00000033 	andeq	r0, r0, r3, lsr r0
   12cb8:	f8006000 			; <UNDEFINED> instruction: 0xf8006000
   12cbc:	0001ffff 	strdeq	pc, [r1], -pc	; <UNPREDICTABLE>
   12cc0:	00000081 	andeq	r0, r0, r1, lsl #1
   12cc4:	00000042 	andeq	r0, r0, r2, asr #32
   12cc8:	f8006054 			; <UNDEFINED> instruction: 0xf8006054
   12ccc:	00000007 	andeq	r0, r0, r7
   12cd0:	00000000 	andeq	r0, r0, r0

00012cd4 <ps7_mio_init_data_1_0>:
   12cd4:	00000033 	andeq	r0, r0, r3, lsr r0
   12cd8:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   12cdc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   12ce0:	0000df0d 	andeq	sp, r0, sp, lsl #30
   12ce4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ce8:	f8000b40 			; <UNDEFINED> instruction: 0xf8000b40
   12cec:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12cf0:	00000600 	andeq	r0, r0, r0, lsl #12
   12cf4:	00000033 	andeq	r0, r0, r3, lsr r0
   12cf8:	f8000b44 			; <UNDEFINED> instruction: 0xf8000b44
   12cfc:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d00:	00000600 	andeq	r0, r0, r0, lsl #12
   12d04:	00000033 	andeq	r0, r0, r3, lsr r0
   12d08:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   12d0c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d10:	00000602 	andeq	r0, r0, r2, lsl #12
   12d14:	00000033 	andeq	r0, r0, r3, lsr r0
   12d18:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   12d1c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d20:	00000602 	andeq	r0, r0, r2, lsl #12
   12d24:	00000033 	andeq	r0, r0, r3, lsr r0
   12d28:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   12d2c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d30:	00000604 	andeq	r0, r0, r4, lsl #12
   12d34:	00000033 	andeq	r0, r0, r3, lsr r0
   12d38:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   12d3c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d40:	00000604 	andeq	r0, r0, r4, lsl #12
   12d44:	00000033 	andeq	r0, r0, r3, lsr r0
   12d48:	f8000b58 			; <UNDEFINED> instruction: 0xf8000b58
   12d4c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12d50:	00000600 	andeq	r0, r0, r0, lsl #12
   12d54:	00000033 	andeq	r0, r0, r3, lsr r0
   12d58:	f8000b5c 			; <UNDEFINED> instruction: 0xf8000b5c
   12d5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12d60:	0018da6c 	andseq	sp, r8, ip, ror #20
   12d64:	00000033 	andeq	r0, r0, r3, lsr r0
   12d68:	f8000b60 			; <UNDEFINED> instruction: 0xf8000b60
   12d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12d70:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12d74:	00000033 	andeq	r0, r0, r3, lsr r0
   12d78:	f8000b64 			; <UNDEFINED> instruction: 0xf8000b64
   12d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12d80:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12d84:	00000033 	andeq	r0, r0, r3, lsr r0
   12d88:	f8000b68 			; <UNDEFINED> instruction: 0xf8000b68
   12d8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   12d90:	00f9da6c 	rscseq	sp, r9, ip, ror #20
   12d94:	00000033 	andeq	r0, r0, r3, lsr r0
   12d98:	f8000b6c 			; <UNDEFINED> instruction: 0xf8000b6c
   12d9c:	000073ff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   12da0:	00000260 	andeq	r0, r0, r0, ror #4
   12da4:	00000033 	andeq	r0, r0, r3, lsr r0
   12da8:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12dac:	00000021 	andeq	r0, r0, r1, lsr #32
   12db0:	00000021 	andeq	r0, r0, r1, lsr #32
   12db4:	00000033 	andeq	r0, r0, r3, lsr r0
   12db8:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12dbc:	00000021 	andeq	r0, r0, r1, lsr #32
   12dc0:	00000020 	andeq	r0, r0, r0, lsr #32
   12dc4:	00000033 	andeq	r0, r0, r3, lsr r0
   12dc8:	f8000b70 			; <UNDEFINED> instruction: 0xf8000b70
   12dcc:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
   12dd0:	000088a3 	andeq	r8, r0, r3, lsr #17
   12dd4:	00000033 	andeq	r0, r0, r3, lsr r0
   12dd8:	f8000700 			; <UNDEFINED> instruction: 0xf8000700
   12ddc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12de0:	00001200 	andeq	r1, r0, r0, lsl #4
   12de4:	00000033 	andeq	r0, r0, r3, lsr r0
   12de8:	f8000704 			; <UNDEFINED> instruction: 0xf8000704
   12dec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12df0:	00001202 	andeq	r1, r0, r2, lsl #4
   12df4:	00000033 	andeq	r0, r0, r3, lsr r0
   12df8:	f8000708 			; <UNDEFINED> instruction: 0xf8000708
   12dfc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e00:	00000202 	andeq	r0, r0, r2, lsl #4
   12e04:	00000033 	andeq	r0, r0, r3, lsr r0
   12e08:	f800070c 			; <UNDEFINED> instruction: 0xf800070c
   12e0c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e10:	00000202 	andeq	r0, r0, r2, lsl #4
   12e14:	00000033 	andeq	r0, r0, r3, lsr r0
   12e18:	f8000710 			; <UNDEFINED> instruction: 0xf8000710
   12e1c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e20:	00000202 	andeq	r0, r0, r2, lsl #4
   12e24:	00000033 	andeq	r0, r0, r3, lsr r0
   12e28:	f8000714 			; <UNDEFINED> instruction: 0xf8000714
   12e2c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e30:	00000202 	andeq	r0, r0, r2, lsl #4
   12e34:	00000033 	andeq	r0, r0, r3, lsr r0
   12e38:	f8000718 			; <UNDEFINED> instruction: 0xf8000718
   12e3c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e40:	00000202 	andeq	r0, r0, r2, lsl #4
   12e44:	00000033 	andeq	r0, r0, r3, lsr r0
   12e48:	f800071c 			; <UNDEFINED> instruction: 0xf800071c
   12e4c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e50:	00000200 	andeq	r0, r0, r0, lsl #4
   12e54:	00000033 	andeq	r0, r0, r3, lsr r0
   12e58:	f8000720 			; <UNDEFINED> instruction: 0xf8000720
   12e5c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e60:	00000200 	andeq	r0, r0, r0, lsl #4
   12e64:	00000033 	andeq	r0, r0, r3, lsr r0
   12e68:	f8000724 			; <UNDEFINED> instruction: 0xf8000724
   12e6c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e70:	00001200 	andeq	r1, r0, r0, lsl #4
   12e74:	00000033 	andeq	r0, r0, r3, lsr r0
   12e78:	f8000728 			; <UNDEFINED> instruction: 0xf8000728
   12e7c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e80:	00001280 	andeq	r1, r0, r0, lsl #5
   12e84:	00000033 	andeq	r0, r0, r3, lsr r0
   12e88:	f800072c 			; <UNDEFINED> instruction: 0xf800072c
   12e8c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12e90:	00001280 	andeq	r1, r0, r0, lsl #5
   12e94:	00000033 	andeq	r0, r0, r3, lsr r0
   12e98:	f8000730 			; <UNDEFINED> instruction: 0xf8000730
   12e9c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ea0:	00001280 	andeq	r1, r0, r0, lsl #5
   12ea4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ea8:	f8000734 			; <UNDEFINED> instruction: 0xf8000734
   12eac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12eb0:	00001280 	andeq	r1, r0, r0, lsl #5
   12eb4:	00000033 	andeq	r0, r0, r3, lsr r0
   12eb8:	f8000738 			; <UNDEFINED> instruction: 0xf8000738
   12ebc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ec0:	00001280 	andeq	r1, r0, r0, lsl #5
   12ec4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ec8:	f800073c 			; <UNDEFINED> instruction: 0xf800073c
   12ecc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ed0:	00001280 	andeq	r1, r0, r0, lsl #5
   12ed4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ed8:	f8000740 			; <UNDEFINED> instruction: 0xf8000740
   12edc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ee0:	00001200 	andeq	r1, r0, r0, lsl #4
   12ee4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ee8:	f8000744 			; <UNDEFINED> instruction: 0xf8000744
   12eec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ef0:	00001200 	andeq	r1, r0, r0, lsl #4
   12ef4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ef8:	f8000748 			; <UNDEFINED> instruction: 0xf8000748
   12efc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f00:	00001200 	andeq	r1, r0, r0, lsl #4
   12f04:	00000033 	andeq	r0, r0, r3, lsr r0
   12f08:	f800074c 			; <UNDEFINED> instruction: 0xf800074c
   12f0c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f10:	00001200 	andeq	r1, r0, r0, lsl #4
   12f14:	00000033 	andeq	r0, r0, r3, lsr r0
   12f18:	f8000750 			; <UNDEFINED> instruction: 0xf8000750
   12f1c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f20:	00001200 	andeq	r1, r0, r0, lsl #4
   12f24:	00000033 	andeq	r0, r0, r3, lsr r0
   12f28:	f8000754 			; <UNDEFINED> instruction: 0xf8000754
   12f2c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f30:	00001200 	andeq	r1, r0, r0, lsl #4
   12f34:	00000033 	andeq	r0, r0, r3, lsr r0
   12f38:	f8000758 			; <UNDEFINED> instruction: 0xf8000758
   12f3c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f40:	00001200 	andeq	r1, r0, r0, lsl #4
   12f44:	00000033 	andeq	r0, r0, r3, lsr r0
   12f48:	f800075c 			; <UNDEFINED> instruction: 0xf800075c
   12f4c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f50:	00001200 	andeq	r1, r0, r0, lsl #4
   12f54:	00000033 	andeq	r0, r0, r3, lsr r0
   12f58:	f8000760 			; <UNDEFINED> instruction: 0xf8000760
   12f5c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f60:	00001200 	andeq	r1, r0, r0, lsl #4
   12f64:	00000033 	andeq	r0, r0, r3, lsr r0
   12f68:	f8000764 			; <UNDEFINED> instruction: 0xf8000764
   12f6c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f70:	00001200 	andeq	r1, r0, r0, lsl #4
   12f74:	00000033 	andeq	r0, r0, r3, lsr r0
   12f78:	f8000768 			; <UNDEFINED> instruction: 0xf8000768
   12f7c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f80:	00001200 	andeq	r1, r0, r0, lsl #4
   12f84:	00000033 	andeq	r0, r0, r3, lsr r0
   12f88:	f800076c 			; <UNDEFINED> instruction: 0xf800076c
   12f8c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12f90:	00001200 	andeq	r1, r0, r0, lsl #4
   12f94:	00000033 	andeq	r0, r0, r3, lsr r0
   12f98:	f8000770 			; <UNDEFINED> instruction: 0xf8000770
   12f9c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fa0:	00001200 	andeq	r1, r0, r0, lsl #4
   12fa4:	00000033 	andeq	r0, r0, r3, lsr r0
   12fa8:	f8000774 			; <UNDEFINED> instruction: 0xf8000774
   12fac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fb0:	00001200 	andeq	r1, r0, r0, lsl #4
   12fb4:	00000033 	andeq	r0, r0, r3, lsr r0
   12fb8:	f8000778 			; <UNDEFINED> instruction: 0xf8000778
   12fbc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fc0:	00001200 	andeq	r1, r0, r0, lsl #4
   12fc4:	00000033 	andeq	r0, r0, r3, lsr r0
   12fc8:	f800077c 			; <UNDEFINED> instruction: 0xf800077c
   12fcc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fd0:	00001200 	andeq	r1, r0, r0, lsl #4
   12fd4:	00000033 	andeq	r0, r0, r3, lsr r0
   12fd8:	f8000780 			; <UNDEFINED> instruction: 0xf8000780
   12fdc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12fe0:	00001200 	andeq	r1, r0, r0, lsl #4
   12fe4:	00000033 	andeq	r0, r0, r3, lsr r0
   12fe8:	f8000784 			; <UNDEFINED> instruction: 0xf8000784
   12fec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12ff0:	00001200 	andeq	r1, r0, r0, lsl #4
   12ff4:	00000033 	andeq	r0, r0, r3, lsr r0
   12ff8:	f8000788 			; <UNDEFINED> instruction: 0xf8000788
   12ffc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13000:	00001200 	andeq	r1, r0, r0, lsl #4
   13004:	00000033 	andeq	r0, r0, r3, lsr r0
   13008:	f800078c 			; <UNDEFINED> instruction: 0xf800078c
   1300c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13010:	00001200 	andeq	r1, r0, r0, lsl #4
   13014:	00000033 	andeq	r0, r0, r3, lsr r0
   13018:	f8000790 			; <UNDEFINED> instruction: 0xf8000790
   1301c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13020:	00001200 	andeq	r1, r0, r0, lsl #4
   13024:	00000033 	andeq	r0, r0, r3, lsr r0
   13028:	f8000794 			; <UNDEFINED> instruction: 0xf8000794
   1302c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13030:	00001200 	andeq	r1, r0, r0, lsl #4
   13034:	00000033 	andeq	r0, r0, r3, lsr r0
   13038:	f8000798 			; <UNDEFINED> instruction: 0xf8000798
   1303c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13040:	00001200 	andeq	r1, r0, r0, lsl #4
   13044:	00000033 	andeq	r0, r0, r3, lsr r0
   13048:	f800079c 			; <UNDEFINED> instruction: 0xf800079c
   1304c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13050:	00001200 	andeq	r1, r0, r0, lsl #4
   13054:	00000033 	andeq	r0, r0, r3, lsr r0
   13058:	f80007a0 			; <UNDEFINED> instruction: 0xf80007a0
   1305c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13060:	00001280 	andeq	r1, r0, r0, lsl #5
   13064:	00000033 	andeq	r0, r0, r3, lsr r0
   13068:	f80007a4 			; <UNDEFINED> instruction: 0xf80007a4
   1306c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13070:	00001280 	andeq	r1, r0, r0, lsl #5
   13074:	00000033 	andeq	r0, r0, r3, lsr r0
   13078:	f80007a8 			; <UNDEFINED> instruction: 0xf80007a8
   1307c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13080:	00001280 	andeq	r1, r0, r0, lsl #5
   13084:	00000033 	andeq	r0, r0, r3, lsr r0
   13088:	f80007ac 			; <UNDEFINED> instruction: 0xf80007ac
   1308c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13090:	00001280 	andeq	r1, r0, r0, lsl #5
   13094:	00000033 	andeq	r0, r0, r3, lsr r0
   13098:	f80007b0 			; <UNDEFINED> instruction: 0xf80007b0
   1309c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130a0:	00001280 	andeq	r1, r0, r0, lsl #5
   130a4:	00000033 	andeq	r0, r0, r3, lsr r0
   130a8:	f80007b4 			; <UNDEFINED> instruction: 0xf80007b4
   130ac:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130b0:	00001280 	andeq	r1, r0, r0, lsl #5
   130b4:	00000033 	andeq	r0, r0, r3, lsr r0
   130b8:	f80007b8 			; <UNDEFINED> instruction: 0xf80007b8
   130bc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130c0:	000012a0 	andeq	r1, r0, r0, lsr #5
   130c4:	00000033 	andeq	r0, r0, r3, lsr r0
   130c8:	f80007bc 			; <UNDEFINED> instruction: 0xf80007bc
   130cc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130d0:	000012a0 	andeq	r1, r0, r0, lsr #5
   130d4:	00000033 	andeq	r0, r0, r3, lsr r0
   130d8:	f80007c0 			; <UNDEFINED> instruction: 0xf80007c0
   130dc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130e0:	000012a0 	andeq	r1, r0, r0, lsr #5
   130e4:	00000033 	andeq	r0, r0, r3, lsr r0
   130e8:	f80007c4 			; <UNDEFINED> instruction: 0xf80007c4
   130ec:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   130f0:	000012a0 	andeq	r1, r0, r0, lsr #5
   130f4:	00000033 	andeq	r0, r0, r3, lsr r0
   130f8:	f80007c8 			; <UNDEFINED> instruction: 0xf80007c8
   130fc:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13100:	000012e1 	andeq	r1, r0, r1, ror #5
   13104:	00000033 	andeq	r0, r0, r3, lsr r0
   13108:	f80007cc 			; <UNDEFINED> instruction: 0xf80007cc
   1310c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13110:	000012e0 	andeq	r1, r0, r0, ror #5
   13114:	00000033 	andeq	r0, r0, r3, lsr r0
   13118:	f80007d0 			; <UNDEFINED> instruction: 0xf80007d0
   1311c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13120:	00001200 	andeq	r1, r0, r0, lsl #4
   13124:	00000033 	andeq	r0, r0, r3, lsr r0
   13128:	f80007d4 			; <UNDEFINED> instruction: 0xf80007d4
   1312c:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   13130:	00001200 	andeq	r1, r0, r0, lsl #4
   13134:	00000033 	andeq	r0, r0, r3, lsr r0
   13138:	f8000830 			; <UNDEFINED> instruction: 0xf8000830
   1313c:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   13140:	00380037 	eorseq	r0, r8, r7, lsr r0
   13144:	00000033 	andeq	r0, r0, r3, lsr r0
   13148:	f8000834 			; <UNDEFINED> instruction: 0xf8000834
   1314c:	003f003f 	eorseq	r0, pc, pc, lsr r0	; <UNPREDICTABLE>
   13150:	003a0039 	eorseq	r0, sl, r9, lsr r0
   13154:	00000033 	andeq	r0, r0, r3, lsr r0
   13158:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   1315c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13160:	0000767b 	andeq	r7, r0, fp, ror r6
   13164:	00000000 	andeq	r0, r0, r0

00013168 <ps7_peripherals_init_data_1_0>:
   13168:	00000033 	andeq	r0, r0, r3, lsr r0
   1316c:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   13170:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13174:	0000df0d 	andeq	sp, r0, sp, lsl #30
   13178:	00000033 	andeq	r0, r0, r3, lsr r0
   1317c:	f8000b48 			; <UNDEFINED> instruction: 0xf8000b48
   13180:	00000180 	andeq	r0, r0, r0, lsl #3
   13184:	00000080 	andeq	r0, r0, r0, lsl #1
   13188:	00000033 	andeq	r0, r0, r3, lsr r0
   1318c:	f8000b4c 			; <UNDEFINED> instruction: 0xf8000b4c
   13190:	00000180 	andeq	r0, r0, r0, lsl #3
   13194:	00000080 	andeq	r0, r0, r0, lsl #1
   13198:	00000033 	andeq	r0, r0, r3, lsr r0
   1319c:	f8000b50 			; <UNDEFINED> instruction: 0xf8000b50
   131a0:	00000180 	andeq	r0, r0, r0, lsl #3
   131a4:	00000080 	andeq	r0, r0, r0, lsl #1
   131a8:	00000033 	andeq	r0, r0, r3, lsr r0
   131ac:	f8000b54 			; <UNDEFINED> instruction: 0xf8000b54
   131b0:	00000180 	andeq	r0, r0, r0, lsl #3
   131b4:	00000080 	andeq	r0, r0, r0, lsl #1
   131b8:	00000033 	andeq	r0, r0, r3, lsr r0
   131bc:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   131c0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   131c4:	0000767b 	andeq	r7, r0, fp, ror r6
   131c8:	00000033 	andeq	r0, r0, r3, lsr r0
   131cc:	e0000034 	and	r0, r0, r4, lsr r0
   131d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   131d4:	00000006 	andeq	r0, r0, r6
   131d8:	00000033 	andeq	r0, r0, r3, lsr r0
   131dc:	e0000018 	and	r0, r0, r8, lsl r0
   131e0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   131e4:	0000007c 	andeq	r0, r0, ip, ror r0
   131e8:	00000033 	andeq	r0, r0, r3, lsr r0
   131ec:	e0000000 	and	r0, r0, r0
   131f0:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   131f4:	00000017 	andeq	r0, r0, r7, lsl r0
   131f8:	00000033 	andeq	r0, r0, r3, lsr r0
   131fc:	e0000004 	and	r0, r0, r4
   13200:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13204:	00000020 	andeq	r0, r0, r0, lsr #32
   13208:	00000033 	andeq	r0, r0, r3, lsr r0
   1320c:	e000d000 	and	sp, r0, r0
   13210:	00080000 	andeq	r0, r8, r0
   13214:	00080000 	andeq	r0, r8, r0
   13218:	00000033 	andeq	r0, r0, r3, lsr r0
   1321c:	f8007000 			; <UNDEFINED> instruction: 0xf8007000
   13220:	20000000 	andcs	r0, r0, r0
   13224:	00000000 	andeq	r0, r0, r0
   13228:	00000052 	andeq	r0, r0, r2, asr r0
   1322c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13230:	00000001 	andeq	r0, r0, r1
   13234:	00000052 	andeq	r0, r0, r2, asr r0
   13238:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1323c:	00000001 	andeq	r0, r0, r1
   13240:	00000052 	andeq	r0, r0, r2, asr r0
   13244:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13248:	00000001 	andeq	r0, r0, r1
   1324c:	00000052 	andeq	r0, r0, r2, asr r0
   13250:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13254:	00000001 	andeq	r0, r0, r1
   13258:	00000052 	andeq	r0, r0, r2, asr r0
   1325c:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   13260:	00000001 	andeq	r0, r0, r1
   13264:	00000052 	andeq	r0, r0, r2, asr r0
   13268:	f8f00200 			; <UNDEFINED> instruction: 0xf8f00200
   1326c:	00000001 	andeq	r0, r0, r1
   13270:	00000000 	andeq	r0, r0, r0

00013274 <ps7_post_config_1_0>:
   13274:	00000033 	andeq	r0, r0, r3, lsr r0
   13278:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
   1327c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   13280:	0000df0d 	andeq	sp, r0, sp, lsl #30
   13284:	00000033 	andeq	r0, r0, r3, lsr r0
   13288:	f8000900 			; <UNDEFINED> instruction: 0xf8000900
   1328c:	0000000f 	andeq	r0, r0, pc
   13290:	0000000f 	andeq	r0, r0, pc
   13294:	00000033 	andeq	r0, r0, r3, lsr r0
   13298:	f8000240 			; <UNDEFINED> instruction: 0xf8000240
   1329c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   132a0:	00000000 	andeq	r0, r0, r0
   132a4:	00000033 	andeq	r0, r0, r3, lsr r0
   132a8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
   132ac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   132b0:	0000767b 	andeq	r7, r0, fp, ror r6
   132b4:	00000000 	andeq	r0, r0, r0

000132b8 <ps7_debug_1_0>:
   132b8:	00000033 	andeq	r0, r0, r3, lsr r0
   132bc:	f8898fb0 			; <UNDEFINED> instruction: 0xf8898fb0
   132c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   132c4:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   132c8:	00000033 	andeq	r0, r0, r3, lsr r0
   132cc:	f8899fb0 			; <UNDEFINED> instruction: 0xf8899fb0
   132d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   132d4:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   132d8:	00000033 	andeq	r0, r0, r3, lsr r0
   132dc:	f8809fb0 			; <UNDEFINED> instruction: 0xf8809fb0
   132e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   132e4:	c5acce55 	strgt	ip, [ip, #3669]!	; 0xe55
   132e8:	00000000 	andeq	r0, r0, r0

000132ec <ps7_mio_init_data>:
   132ec:	00011174 	andeq	r1, r1, r4, ror r1

000132f0 <ps7_pll_init_data>:
   132f0:	000109dc 	ldrdeq	r0, [r1], -ip

000132f4 <ps7_clock_init_data>:
   132f4:	00010b64 	andeq	r0, r1, r4, ror #22

000132f8 <ps7_ddr_init_data>:
   132f8:	00010c48 	andeq	r0, r1, r8, asr #24

000132fc <ps7_peripherals_init_data>:
   132fc:	00011608 	andeq	r1, r1, r8, lsl #12

00013300 <heap_base_obj>:
   13300:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003841 	andeq	r3, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002e 	andeq	r0, r0, lr, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <stack_top+0x5f124>
  24:	14041203 	strne	r1, [r4], #-515	; 0xfffffdfd
  28:	17011501 	strne	r1, [r1, -r1, lsl #10]
  2c:	1a011803 	bne	46040 <stack_top+0x22d38>
  30:	22011c02 	andcs	r1, r1, #512	; 0x200
  34:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <stack_top+0x10ada1c>
   4:	62552820 	subsvs	r2, r5, #32, 16	; 0x200000
   8:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
   c:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  10:	352d302e 	strcc	r3, [sp, #-46]!	; 0xffffffd2
  14:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  18:	32317574 	eorscc	r7, r1, #116, 10	; 0x1d000000
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20302e32 	eorscs	r2, r0, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	35303031 	ldrcc	r3, [r0, #-49]!	; 0xffffffcf
	...
