
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//look_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e18 <.init>:
  400e18:	stp	x29, x30, [sp, #-16]!
  400e1c:	mov	x29, sp
  400e20:	bl	401754 <ferror@plt+0x6c4>
  400e24:	ldp	x29, x30, [sp], #16
  400e28:	ret

Disassembly of section .plt:

0000000000400e30 <_exit@plt-0x20>:
  400e30:	stp	x16, x30, [sp, #-16]!
  400e34:	adrp	x16, 412000 <ferror@plt+0x10f70>
  400e38:	ldr	x17, [x16, #4088]
  400e3c:	add	x16, x16, #0xff8
  400e40:	br	x17
  400e44:	nop
  400e48:	nop
  400e4c:	nop

0000000000400e50 <_exit@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400e54:	ldr	x17, [x16]
  400e58:	add	x16, x16, #0x0
  400e5c:	br	x17

0000000000400e60 <strlen@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400e64:	ldr	x17, [x16, #8]
  400e68:	add	x16, x16, #0x8
  400e6c:	br	x17

0000000000400e70 <fputs@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400e74:	ldr	x17, [x16, #16]
  400e78:	add	x16, x16, #0x10
  400e7c:	br	x17

0000000000400e80 <exit@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400e84:	ldr	x17, [x16, #24]
  400e88:	add	x16, x16, #0x18
  400e8c:	br	x17

0000000000400e90 <dup@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400e94:	ldr	x17, [x16, #32]
  400e98:	add	x16, x16, #0x20
  400e9c:	br	x17

0000000000400ea0 <putc@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400ea4:	ldr	x17, [x16, #40]
  400ea8:	add	x16, x16, #0x28
  400eac:	br	x17

0000000000400eb0 <__cxa_atexit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400eb4:	ldr	x17, [x16, #48]
  400eb8:	add	x16, x16, #0x30
  400ebc:	br	x17

0000000000400ec0 <fputc@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400ec4:	ldr	x17, [x16, #56]
  400ec8:	add	x16, x16, #0x38
  400ecc:	br	x17

0000000000400ed0 <fileno@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400ed4:	ldr	x17, [x16, #64]
  400ed8:	add	x16, x16, #0x40
  400edc:	br	x17

0000000000400ee0 <malloc@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400ee4:	ldr	x17, [x16, #72]
  400ee8:	add	x16, x16, #0x48
  400eec:	br	x17

0000000000400ef0 <open@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400ef4:	ldr	x17, [x16, #80]
  400ef8:	add	x16, x16, #0x50
  400efc:	br	x17

0000000000400f00 <strncmp@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f04:	ldr	x17, [x16, #88]
  400f08:	add	x16, x16, #0x58
  400f0c:	br	x17

0000000000400f10 <bindtextdomain@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f14:	ldr	x17, [x16, #96]
  400f18:	add	x16, x16, #0x60
  400f1c:	br	x17

0000000000400f20 <__libc_start_main@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f24:	ldr	x17, [x16, #104]
  400f28:	add	x16, x16, #0x68
  400f2c:	br	x17

0000000000400f30 <close@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f34:	ldr	x17, [x16, #112]
  400f38:	add	x16, x16, #0x70
  400f3c:	br	x17

0000000000400f40 <__gmon_start__@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f44:	ldr	x17, [x16, #120]
  400f48:	add	x16, x16, #0x78
  400f4c:	br	x17

0000000000400f50 <abort@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f54:	ldr	x17, [x16, #128]
  400f58:	add	x16, x16, #0x80
  400f5c:	br	x17

0000000000400f60 <access@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f64:	ldr	x17, [x16, #136]
  400f68:	add	x16, x16, #0x88
  400f6c:	br	x17

0000000000400f70 <textdomain@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f74:	ldr	x17, [x16, #144]
  400f78:	add	x16, x16, #0x90
  400f7c:	br	x17

0000000000400f80 <getopt_long@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f84:	ldr	x17, [x16, #152]
  400f88:	add	x16, x16, #0x98
  400f8c:	br	x17

0000000000400f90 <warn@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400f94:	ldr	x17, [x16, #160]
  400f98:	add	x16, x16, #0xa0
  400f9c:	br	x17

0000000000400fa0 <__ctype_b_loc@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400fa4:	ldr	x17, [x16, #168]
  400fa8:	add	x16, x16, #0xa8
  400fac:	br	x17

0000000000400fb0 <mmap@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400fb4:	ldr	x17, [x16, #176]
  400fb8:	add	x16, x16, #0xb0
  400fbc:	br	x17

0000000000400fc0 <free@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400fc4:	ldr	x17, [x16, #184]
  400fc8:	add	x16, x16, #0xb8
  400fcc:	br	x17

0000000000400fd0 <strncasecmp@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400fd4:	ldr	x17, [x16, #192]
  400fd8:	add	x16, x16, #0xc0
  400fdc:	br	x17

0000000000400fe0 <strchr@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400fe4:	ldr	x17, [x16, #200]
  400fe8:	add	x16, x16, #0xc8
  400fec:	br	x17

0000000000400ff0 <fflush@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f70>
  400ff4:	ldr	x17, [x16, #208]
  400ff8:	add	x16, x16, #0xd0
  400ffc:	br	x17

0000000000401000 <warnx@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401004:	ldr	x17, [x16, #216]
  401008:	add	x16, x16, #0xd8
  40100c:	br	x17

0000000000401010 <__fxstat@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401014:	ldr	x17, [x16, #224]
  401018:	add	x16, x16, #0xe0
  40101c:	br	x17

0000000000401020 <dcgettext@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401024:	ldr	x17, [x16, #232]
  401028:	add	x16, x16, #0xe8
  40102c:	br	x17

0000000000401030 <printf@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401034:	ldr	x17, [x16, #240]
  401038:	add	x16, x16, #0xf0
  40103c:	br	x17

0000000000401040 <__errno_location@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401044:	ldr	x17, [x16, #248]
  401048:	add	x16, x16, #0xf8
  40104c:	br	x17

0000000000401050 <getenv@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401054:	ldr	x17, [x16, #256]
  401058:	add	x16, x16, #0x100
  40105c:	br	x17

0000000000401060 <fprintf@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401064:	ldr	x17, [x16, #264]
  401068:	add	x16, x16, #0x108
  40106c:	br	x17

0000000000401070 <err@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401074:	ldr	x17, [x16, #272]
  401078:	add	x16, x16, #0x110
  40107c:	br	x17

0000000000401080 <setlocale@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401084:	ldr	x17, [x16, #280]
  401088:	add	x16, x16, #0x118
  40108c:	br	x17

0000000000401090 <ferror@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f70>
  401094:	ldr	x17, [x16, #288]
  401098:	add	x16, x16, #0x120
  40109c:	br	x17

Disassembly of section .text:

00000000004010a0 <.text>:
  4010a0:	stp	x29, x30, [sp, #-240]!
  4010a4:	mov	x29, sp
  4010a8:	stp	x19, x20, [sp, #16]
  4010ac:	adrp	x19, 401000 <warnx@plt>
  4010b0:	add	x19, x19, #0xbc8
  4010b4:	mov	w20, w0
  4010b8:	mov	w0, #0x6                   	// #6
  4010bc:	stp	x21, x22, [sp, #32]
  4010c0:	mov	x21, x1
  4010c4:	mov	x1, x19
  4010c8:	stp	x23, x24, [sp, #48]
  4010cc:	adrp	x22, 401000 <warnx@plt>
  4010d0:	add	x22, x22, #0xb78
  4010d4:	stp	x25, x26, [sp, #64]
  4010d8:	stp	x27, x28, [sp, #80]
  4010dc:	bl	401080 <setlocale@plt>
  4010e0:	adrp	x1, 401000 <warnx@plt>
  4010e4:	add	x1, x1, #0xb60
  4010e8:	mov	x0, x22
  4010ec:	bl	400f10 <bindtextdomain@plt>
  4010f0:	mov	x0, x22
  4010f4:	bl	400f70 <textdomain@plt>
  4010f8:	adrp	x0, 401000 <warnx@plt>
  4010fc:	add	x0, x0, #0x958
  401100:	bl	401ae8 <ferror@plt+0xa58>
  401104:	mov	x1, x19
  401108:	mov	w0, #0x6                   	// #6
  40110c:	bl	401080 <setlocale@plt>
  401110:	adrp	x0, 401000 <warnx@plt>
  401114:	add	x0, x0, #0xb88
  401118:	bl	401050 <getenv@plt>
  40111c:	cbz	x0, 4011c4 <ferror@plt+0x134>
  401120:	mov	x19, x0
  401124:	mov	w1, #0x4                   	// #4
  401128:	bl	400f60 <access@plt>
  40112c:	cbnz	w0, 4011c4 <ferror@plt+0x134>
  401130:	adrp	x26, 413000 <ferror@plt+0x11f70>
  401134:	add	x24, x26, #0x168
  401138:	adrp	x3, 401000 <warnx@plt>
  40113c:	adrp	x22, 401000 <warnx@plt>
  401140:	adrp	x23, 401000 <warnx@plt>
  401144:	add	x27, x3, #0xea0
  401148:	add	x22, x22, #0xe10
  40114c:	add	x23, x23, #0xb48
  401150:	mov	w25, #0x1                   	// #1
  401154:	adrp	x28, 413000 <ferror@plt+0x11f70>
  401158:	str	xzr, [x24, #16]
  40115c:	str	wzr, [sp, #108]
  401160:	mov	x3, x27
  401164:	mov	x2, x22
  401168:	mov	x1, x21
  40116c:	mov	w0, w20
  401170:	mov	x4, #0x0                   	// #0
  401174:	bl	400f80 <getopt_long@plt>
  401178:	cmn	w0, #0x1
  40117c:	b.eq	4011fc <ferror@plt+0x16c>  // b.none
  401180:	cmp	w0, #0x64
  401184:	b.eq	401338 <ferror@plt+0x2a8>  // b.none
  401188:	b.gt	4012d8 <ferror@plt+0x248>
  40118c:	cmp	w0, #0x56
  401190:	b.ne	4011d0 <ferror@plt+0x140>  // b.any
  401194:	mov	w2, #0x5                   	// #5
  401198:	adrp	x1, 401000 <warnx@plt>
  40119c:	mov	x0, #0x0                   	// #0
  4011a0:	add	x1, x1, #0xb98
  4011a4:	bl	401020 <dcgettext@plt>
  4011a8:	adrp	x1, 413000 <ferror@plt+0x11f70>
  4011ac:	adrp	x2, 401000 <warnx@plt>
  4011b0:	add	x2, x2, #0xba8
  4011b4:	ldr	x1, [x1, #344]
  4011b8:	bl	401030 <printf@plt>
  4011bc:	mov	w0, #0x0                   	// #0
  4011c0:	bl	400e80 <exit@plt>
  4011c4:	adrp	x19, 401000 <warnx@plt>
  4011c8:	add	x19, x19, #0xb30
  4011cc:	b	401130 <ferror@plt+0xa0>
  4011d0:	cmp	w0, #0x61
  4011d4:	b.ne	401300 <ferror@plt+0x270>  // b.any
  4011d8:	mov	x3, x27
  4011dc:	mov	x2, x22
  4011e0:	mov	x1, x21
  4011e4:	mov	w0, w20
  4011e8:	mov	x4, #0x0                   	// #0
  4011ec:	mov	x19, x23
  4011f0:	bl	400f80 <getopt_long@plt>
  4011f4:	cmn	w0, #0x1
  4011f8:	b.ne	401180 <ferror@plt+0xf0>  // b.any
  4011fc:	adrp	x0, 413000 <ferror@plt+0x11f70>
  401200:	ldr	w0, [x0, #328]
  401204:	sub	w20, w20, w0
  401208:	sbfiz	x1, x0, #3, #32
  40120c:	cmp	w20, #0x1
  401210:	add	x0, x21, w0, sxtw #3
  401214:	b.ne	401348 <ferror@plt+0x2b8>  // b.any
  401218:	ldr	x0, [x21, x1]
  40121c:	str	w20, [x24, #12]
  401220:	str	x0, [x24, #16]
  401224:	str	w20, [x24, #24]
  401228:	ldr	w1, [sp, #108]
  40122c:	cbz	w1, 401240 <ferror@plt+0x1b0>
  401230:	ldr	x0, [x24, #16]
  401234:	bl	400fe0 <strchr@plt>
  401238:	cbz	x0, 401240 <ferror@plt+0x1b0>
  40123c:	strb	wzr, [x0, #1]
  401240:	mov	x0, x19
  401244:	mov	w2, #0x0                   	// #0
  401248:	mov	w1, #0x0                   	// #0
  40124c:	bl	400ef0 <open@plt>
  401250:	mov	w20, w0
  401254:	tbnz	w0, #31, 4016f0 <ferror@plt+0x660>
  401258:	mov	w1, w0
  40125c:	add	x2, sp, #0x70
  401260:	mov	w0, #0x0                   	// #0
  401264:	bl	401010 <__fxstat@plt>
  401268:	cbnz	w0, 4016f0 <ferror@plt+0x660>
  40126c:	ldr	x1, [sp, #160]
  401270:	mov	w4, w20
  401274:	mov	w3, #0x1                   	// #1
  401278:	mov	x5, #0x0                   	// #0
  40127c:	mov	w2, w3
  401280:	mov	x0, #0x0                   	// #0
  401284:	bl	400fb0 <mmap@plt>
  401288:	mov	x20, x0
  40128c:	cmn	x0, #0x1
  401290:	b.eq	4016f0 <ferror@plt+0x660>  // b.none
  401294:	ldr	w0, [x24, #12]
  401298:	ldr	x19, [sp, #160]
  40129c:	ldr	x28, [x24, #16]
  4012a0:	add	x21, x20, x19
  4012a4:	cbz	w0, 4014e4 <ferror@plt+0x454>
  4012a8:	mov	x23, x28
  4012ac:	mov	x25, x28
  4012b0:	mov	w27, #0x9                   	// #9
  4012b4:	ldrsb	w22, [x25], #1
  4012b8:	cbz	w22, 401360 <ferror@plt+0x2d0>
  4012bc:	bl	400fa0 <__ctype_b_loc@plt>
  4012c0:	ldr	x0, [x0]
  4012c4:	ldrh	w0, [x0, w22, sxtw #1]
  4012c8:	tst	w27, w0
  4012cc:	b.eq	4012b4 <ferror@plt+0x224>  // b.none
  4012d0:	strb	w22, [x23], #1
  4012d4:	b	4012b4 <ferror@plt+0x224>
  4012d8:	cmp	w0, #0x68
  4012dc:	b.eq	401528 <ferror@plt+0x498>  // b.none
  4012e0:	cmp	w0, #0x74
  4012e4:	b.ne	4012f8 <ferror@plt+0x268>  // b.any
  4012e8:	ldr	x0, [x28, #320]
  4012ec:	ldrsb	w0, [x0]
  4012f0:	str	w0, [sp, #108]
  4012f4:	b	401160 <ferror@plt+0xd0>
  4012f8:	cmp	w0, #0x66
  4012fc:	b.eq	401340 <ferror@plt+0x2b0>  // b.none
  401300:	adrp	x0, 413000 <ferror@plt+0x11f70>
  401304:	adrp	x1, 401000 <warnx@plt>
  401308:	add	x1, x1, #0xde8
  40130c:	mov	w2, #0x5                   	// #5
  401310:	ldr	x19, [x0, #312]
  401314:	mov	x0, #0x0                   	// #0
  401318:	bl	401020 <dcgettext@plt>
  40131c:	mov	x1, x0
  401320:	adrp	x2, 413000 <ferror@plt+0x11f70>
  401324:	mov	x0, x19
  401328:	ldr	x2, [x2, #344]
  40132c:	bl	401060 <fprintf@plt>
  401330:	mov	w0, #0x1                   	// #1
  401334:	bl	400e80 <exit@plt>
  401338:	str	w25, [x24, #12]
  40133c:	b	401160 <ferror@plt+0xd0>
  401340:	str	w25, [x24, #24]
  401344:	b	401160 <ferror@plt+0xd0>
  401348:	cmp	w20, #0x2
  40134c:	b.ne	4016c0 <ferror@plt+0x630>  // b.any
  401350:	ldr	x1, [x21, x1]
  401354:	str	x1, [x24, #16]
  401358:	ldr	x19, [x0, #8]
  40135c:	b	401228 <ferror@plt+0x198>
  401360:	sub	x28, x23, x28
  401364:	strb	wzr, [x23]
  401368:	str	w28, [x24, #8]
  40136c:	ldr	w22, [x24, #8]
  401370:	add	w22, w22, #0x1
  401374:	sxtw	x22, w22
  401378:	mov	x0, x22
  40137c:	bl	400ee0 <malloc@plt>
  401380:	cmp	x0, #0x0
  401384:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  401388:	b.ne	4016ac <ferror@plt+0x61c>  // b.any
  40138c:	mov	x1, #0x2                   	// #2
  401390:	str	x0, [x26, #360]
  401394:	sdiv	x19, x19, x1
  401398:	add	x19, x20, x19
  40139c:	b	4013ac <ferror@plt+0x31c>
  4013a0:	ldrsb	w0, [x19], #1
  4013a4:	cmp	w0, #0xa
  4013a8:	b.eq	4013b4 <ferror@plt+0x324>  // b.none
  4013ac:	cmp	x21, x19
  4013b0:	b.hi	4013a0 <ferror@plt+0x310>  // b.pmore
  4013b4:	cmp	x19, x21
  4013b8:	mov	x22, x21
  4013bc:	ccmp	x20, x21, #0x2, cc  // cc = lo, ul, last
  4013c0:	b.cs	401410 <ferror@plt+0x380>  // b.hs, b.nlast
  4013c4:	nop
  4013c8:	mov	x1, x22
  4013cc:	mov	x0, x19
  4013d0:	bl	401810 <ferror@plt+0x780>
  4013d4:	cmp	w0, #0x1
  4013d8:	csel	x20, x19, x20, eq  // eq = none
  4013dc:	csel	x22, x22, x19, eq  // eq = none
  4013e0:	sub	x19, x22, x20
  4013e4:	add	x19, x19, x19, lsr #63
  4013e8:	add	x19, x20, x19, asr #1
  4013ec:	b	4013fc <ferror@plt+0x36c>
  4013f0:	ldrsb	w0, [x19], #1
  4013f4:	cmp	w0, #0xa
  4013f8:	b.eq	401404 <ferror@plt+0x374>  // b.none
  4013fc:	cmp	x22, x19
  401400:	b.hi	4013f0 <ferror@plt+0x360>  // b.pmore
  401404:	cmp	x19, x22
  401408:	ccmp	x22, x20, #0x0, cc  // cc = lo, ul, last
  40140c:	b.hi	4013c8 <ferror@plt+0x338>  // b.pmore
  401410:	cmp	x21, x20
  401414:	b.ls	4014b4 <ferror@plt+0x424>  // b.plast
  401418:	mov	x1, x21
  40141c:	mov	x0, x20
  401420:	bl	401810 <ferror@plt+0x780>
  401424:	cmn	w0, #0x1
  401428:	b.eq	4014b4 <ferror@plt+0x424>  // b.none
  40142c:	cbnz	w0, 4014a0 <ferror@plt+0x410>
  401430:	cbz	x20, 4014b4 <ferror@plt+0x424>
  401434:	mov	x19, x20
  401438:	adrp	x23, 413000 <ferror@plt+0x11f70>
  40143c:	nop
  401440:	mov	x1, x21
  401444:	mov	x0, x19
  401448:	bl	401810 <ferror@plt+0x780>
  40144c:	cbnz	w0, 4014b8 <ferror@plt+0x428>
  401450:	mov	x1, x21
  401454:	mov	x0, x19
  401458:	bl	401810 <ferror@plt+0x780>
  40145c:	cbnz	w0, 4014f4 <ferror@plt+0x464>
  401460:	cmp	x21, x19
  401464:	b.ls	4014b8 <ferror@plt+0x428>  // b.plast
  401468:	add	x22, x23, #0x150
  40146c:	nop
  401470:	ldrsb	w0, [x19]
  401474:	ldr	x1, [x22]
  401478:	bl	400ea0 <putc@plt>
  40147c:	cmn	w0, #0x1
  401480:	b.eq	401518 <ferror@plt+0x488>  // b.none
  401484:	ldrsb	w0, [x19], #1
  401488:	cmp	w0, #0xa
  40148c:	ccmp	x21, x19, #0x0, ne  // ne = any
  401490:	b.hi	401470 <ferror@plt+0x3e0>  // b.pmore
  401494:	cmp	x21, x19
  401498:	b.hi	401440 <ferror@plt+0x3b0>  // b.pmore
  40149c:	b	4014b8 <ferror@plt+0x428>
  4014a0:	ldrsb	w0, [x20], #1
  4014a4:	cmp	w0, #0xa
  4014a8:	ccmp	x21, x20, #0x0, ne  // ne = any
  4014ac:	b.hi	4014a0 <ferror@plt+0x410>  // b.pmore
  4014b0:	b	401410 <ferror@plt+0x380>
  4014b4:	mov	x20, #0x0                   	// #0
  4014b8:	ldr	x0, [x26, #360]
  4014bc:	bl	400fc0 <free@plt>
  4014c0:	cmp	x20, #0x0
  4014c4:	cset	w0, eq  // eq = none
  4014c8:	ldp	x19, x20, [sp, #16]
  4014cc:	ldp	x21, x22, [sp, #32]
  4014d0:	ldp	x23, x24, [sp, #48]
  4014d4:	ldp	x25, x26, [sp, #64]
  4014d8:	ldp	x27, x28, [sp, #80]
  4014dc:	ldp	x29, x30, [sp], #240
  4014e0:	ret
  4014e4:	mov	x0, x28
  4014e8:	bl	400e60 <strlen@plt>
  4014ec:	str	w0, [x24, #8]
  4014f0:	b	40136c <ferror@plt+0x2dc>
  4014f4:	ldrsb	w0, [x19], #1
  4014f8:	cmp	w0, #0xa
  4014fc:	ccmp	x21, x19, #0x0, ne  // ne = any
  401500:	b.ls	401494 <ferror@plt+0x404>  // b.plast
  401504:	ldrsb	w0, [x19], #1
  401508:	cmp	w0, #0xa
  40150c:	ccmp	x21, x19, #0x0, ne  // ne = any
  401510:	b.hi	4014f4 <ferror@plt+0x464>  // b.pmore
  401514:	b	401494 <ferror@plt+0x404>
  401518:	adrp	x1, 401000 <warnx@plt>
  40151c:	mov	w0, #0x1                   	// #1
  401520:	add	x1, x1, #0xe50
  401524:	bl	401070 <err@plt>
  401528:	adrp	x3, 413000 <ferror@plt+0x11f70>
  40152c:	mov	w2, #0x5                   	// #5
  401530:	adrp	x1, 401000 <warnx@plt>
  401534:	mov	x0, #0x0                   	// #0
  401538:	ldr	x19, [x3, #336]
  40153c:	add	x1, x1, #0xbc0
  401540:	bl	401020 <dcgettext@plt>
  401544:	mov	x1, x19
  401548:	bl	400e70 <fputs@plt>
  40154c:	mov	w2, #0x5                   	// #5
  401550:	adrp	x1, 401000 <warnx@plt>
  401554:	mov	x0, #0x0                   	// #0
  401558:	add	x1, x1, #0xbd0
  40155c:	bl	401020 <dcgettext@plt>
  401560:	mov	x1, x0
  401564:	adrp	x2, 413000 <ferror@plt+0x11f70>
  401568:	mov	x0, x19
  40156c:	ldr	x2, [x2, #344]
  401570:	bl	401060 <fprintf@plt>
  401574:	mov	x1, x19
  401578:	mov	w0, #0xa                   	// #10
  40157c:	bl	400ec0 <fputc@plt>
  401580:	mov	w2, #0x5                   	// #5
  401584:	adrp	x1, 401000 <warnx@plt>
  401588:	mov	x0, #0x0                   	// #0
  40158c:	add	x1, x1, #0xbf8
  401590:	bl	401020 <dcgettext@plt>
  401594:	mov	x1, x19
  401598:	bl	400e70 <fputs@plt>
  40159c:	mov	w2, #0x5                   	// #5
  4015a0:	adrp	x1, 401000 <warnx@plt>
  4015a4:	mov	x0, #0x0                   	// #0
  4015a8:	add	x1, x1, #0xc30
  4015ac:	bl	401020 <dcgettext@plt>
  4015b0:	mov	x1, x19
  4015b4:	bl	400e70 <fputs@plt>
  4015b8:	mov	w2, #0x5                   	// #5
  4015bc:	adrp	x1, 401000 <warnx@plt>
  4015c0:	mov	x0, #0x0                   	// #0
  4015c4:	add	x1, x1, #0xc40
  4015c8:	bl	401020 <dcgettext@plt>
  4015cc:	mov	x1, x19
  4015d0:	bl	400e70 <fputs@plt>
  4015d4:	mov	w2, #0x5                   	// #5
  4015d8:	adrp	x1, 401000 <warnx@plt>
  4015dc:	mov	x0, #0x0                   	// #0
  4015e0:	add	x1, x1, #0xc80
  4015e4:	bl	401020 <dcgettext@plt>
  4015e8:	mov	x1, x19
  4015ec:	bl	400e70 <fputs@plt>
  4015f0:	mov	w2, #0x5                   	// #5
  4015f4:	adrp	x1, 401000 <warnx@plt>
  4015f8:	mov	x0, #0x0                   	// #0
  4015fc:	add	x1, x1, #0xcd0
  401600:	bl	401020 <dcgettext@plt>
  401604:	mov	x1, x19
  401608:	bl	400e70 <fputs@plt>
  40160c:	mov	w2, #0x5                   	// #5
  401610:	adrp	x1, 401000 <warnx@plt>
  401614:	mov	x0, #0x0                   	// #0
  401618:	add	x1, x1, #0xd18
  40161c:	bl	401020 <dcgettext@plt>
  401620:	mov	x1, x19
  401624:	bl	400e70 <fputs@plt>
  401628:	mov	x1, x19
  40162c:	mov	w0, #0xa                   	// #10
  401630:	bl	400ec0 <fputc@plt>
  401634:	mov	w2, #0x5                   	// #5
  401638:	adrp	x1, 401000 <warnx@plt>
  40163c:	mov	x0, #0x0                   	// #0
  401640:	add	x1, x1, #0xd60
  401644:	bl	401020 <dcgettext@plt>
  401648:	mov	x19, x0
  40164c:	mov	w2, #0x5                   	// #5
  401650:	adrp	x1, 401000 <warnx@plt>
  401654:	mov	x0, #0x0                   	// #0
  401658:	add	x1, x1, #0xd78
  40165c:	bl	401020 <dcgettext@plt>
  401660:	mov	x4, x0
  401664:	adrp	x3, 401000 <warnx@plt>
  401668:	add	x3, x3, #0xd88
  40166c:	mov	x2, x19
  401670:	adrp	x1, 401000 <warnx@plt>
  401674:	adrp	x0, 401000 <warnx@plt>
  401678:	add	x1, x1, #0xd98
  40167c:	add	x0, x0, #0xda8
  401680:	bl	401030 <printf@plt>
  401684:	mov	w2, #0x5                   	// #5
  401688:	adrp	x1, 401000 <warnx@plt>
  40168c:	mov	x0, #0x0                   	// #0
  401690:	add	x1, x1, #0xdc0
  401694:	bl	401020 <dcgettext@plt>
  401698:	adrp	x1, 401000 <warnx@plt>
  40169c:	add	x1, x1, #0xde0
  4016a0:	bl	401030 <printf@plt>
  4016a4:	mov	w0, #0x0                   	// #0
  4016a8:	bl	400e80 <exit@plt>
  4016ac:	adrp	x1, 401000 <warnx@plt>
  4016b0:	mov	x2, x22
  4016b4:	add	x1, x1, #0xe30
  4016b8:	mov	w0, #0x1                   	// #1
  4016bc:	bl	401070 <err@plt>
  4016c0:	adrp	x1, 401000 <warnx@plt>
  4016c4:	add	x1, x1, #0xe18
  4016c8:	mov	w2, #0x5                   	// #5
  4016cc:	mov	x0, #0x0                   	// #0
  4016d0:	bl	401020 <dcgettext@plt>
  4016d4:	bl	401000 <warnx@plt>
  4016d8:	adrp	x0, 413000 <ferror@plt+0x11f70>
  4016dc:	adrp	x1, 401000 <warnx@plt>
  4016e0:	mov	w2, #0x5                   	// #5
  4016e4:	add	x1, x1, #0xde8
  4016e8:	ldr	x19, [x0, #312]
  4016ec:	b	401314 <ferror@plt+0x284>
  4016f0:	adrp	x1, 401000 <warnx@plt>
  4016f4:	mov	x2, x19
  4016f8:	add	x1, x1, #0xe28
  4016fc:	mov	w0, #0x1                   	// #1
  401700:	bl	401070 <err@plt>
  401704:	mov	x29, #0x0                   	// #0
  401708:	mov	x30, #0x0                   	// #0
  40170c:	mov	x5, x0
  401710:	ldr	x1, [sp]
  401714:	add	x2, sp, #0x8
  401718:	mov	x6, sp
  40171c:	movz	x0, #0x0, lsl #48
  401720:	movk	x0, #0x0, lsl #32
  401724:	movk	x0, #0x40, lsl #16
  401728:	movk	x0, #0x10a0
  40172c:	movz	x3, #0x0, lsl #48
  401730:	movk	x3, #0x0, lsl #32
  401734:	movk	x3, #0x40, lsl #16
  401738:	movk	x3, #0x1a60
  40173c:	movz	x4, #0x0, lsl #48
  401740:	movk	x4, #0x0, lsl #32
  401744:	movk	x4, #0x40, lsl #16
  401748:	movk	x4, #0x1ae0
  40174c:	bl	400f20 <__libc_start_main@plt>
  401750:	bl	400f50 <abort@plt>
  401754:	adrp	x0, 412000 <ferror@plt+0x10f70>
  401758:	ldr	x0, [x0, #4064]
  40175c:	cbz	x0, 401764 <ferror@plt+0x6d4>
  401760:	b	400f40 <__gmon_start__@plt>
  401764:	ret
  401768:	adrp	x0, 413000 <ferror@plt+0x11f70>
  40176c:	add	x0, x0, #0x138
  401770:	adrp	x1, 413000 <ferror@plt+0x11f70>
  401774:	add	x1, x1, #0x138
  401778:	cmp	x1, x0
  40177c:	b.eq	401794 <ferror@plt+0x704>  // b.none
  401780:	adrp	x1, 401000 <warnx@plt>
  401784:	ldr	x1, [x1, #2832]
  401788:	cbz	x1, 401794 <ferror@plt+0x704>
  40178c:	mov	x16, x1
  401790:	br	x16
  401794:	ret
  401798:	adrp	x0, 413000 <ferror@plt+0x11f70>
  40179c:	add	x0, x0, #0x138
  4017a0:	adrp	x1, 413000 <ferror@plt+0x11f70>
  4017a4:	add	x1, x1, #0x138
  4017a8:	sub	x1, x1, x0
  4017ac:	lsr	x2, x1, #63
  4017b0:	add	x1, x2, x1, asr #3
  4017b4:	cmp	xzr, x1, asr #1
  4017b8:	asr	x1, x1, #1
  4017bc:	b.eq	4017d4 <ferror@plt+0x744>  // b.none
  4017c0:	adrp	x2, 401000 <warnx@plt>
  4017c4:	ldr	x2, [x2, #2840]
  4017c8:	cbz	x2, 4017d4 <ferror@plt+0x744>
  4017cc:	mov	x16, x2
  4017d0:	br	x16
  4017d4:	ret
  4017d8:	stp	x29, x30, [sp, #-32]!
  4017dc:	mov	x29, sp
  4017e0:	str	x19, [sp, #16]
  4017e4:	adrp	x19, 413000 <ferror@plt+0x11f70>
  4017e8:	ldrb	w0, [x19, #352]
  4017ec:	cbnz	w0, 4017fc <ferror@plt+0x76c>
  4017f0:	bl	401768 <ferror@plt+0x6d8>
  4017f4:	mov	w0, #0x1                   	// #1
  4017f8:	strb	w0, [x19, #352]
  4017fc:	ldr	x19, [sp, #16]
  401800:	ldp	x29, x30, [sp], #32
  401804:	ret
  401808:	b	401798 <ferror@plt+0x708>
  40180c:	nop
  401810:	stp	x29, x30, [sp, #-64]!
  401814:	adrp	x2, 413000 <ferror@plt+0x11f70>
  401818:	cmp	x0, x1
  40181c:	mov	x29, sp
  401820:	stp	x23, x24, [sp, #48]
  401824:	add	x23, x2, #0x168
  401828:	stp	x21, x22, [sp, #32]
  40182c:	ldr	w22, [x23, #8]
  401830:	ldr	x24, [x2, #360]
  401834:	b.cs	401950 <ferror@plt+0x8c0>  // b.hs, b.nlast
  401838:	stp	x19, x20, [sp, #16]
  40183c:	cmp	w22, #0x0
  401840:	mov	x20, x0
  401844:	ldrsb	w19, [x0]
  401848:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  40184c:	b.eq	401944 <ferror@plt+0x8b4>  // b.none
  401850:	ldr	w0, [x23, #12]
  401854:	mov	x21, x1
  401858:	cbz	w0, 4018e8 <ferror@plt+0x858>
  40185c:	bl	400fa0 <__ctype_b_loc@plt>
  401860:	mov	x3, x24
  401864:	mov	w4, w22
  401868:	mov	w5, #0x9                   	// #9
  40186c:	nop
  401870:	ldr	x2, [x0]
  401874:	mov	x1, x3
  401878:	add	x20, x20, #0x1
  40187c:	ldrh	w2, [x2, w19, sxtw #1]
  401880:	tst	w5, w2
  401884:	b.eq	401894 <ferror@plt+0x804>  // b.none
  401888:	strb	w19, [x1], #1
  40188c:	sub	w4, w4, #0x1
  401890:	mov	x3, x1
  401894:	cmp	x21, x20
  401898:	b.eq	4018ac <ferror@plt+0x81c>  // b.none
  40189c:	ldrsb	w19, [x20]
  4018a0:	cmp	w4, #0x0
  4018a4:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  4018a8:	b.ne	401870 <ferror@plt+0x7e0>  // b.any
  4018ac:	ldp	x19, x20, [sp, #16]
  4018b0:	strb	wzr, [x3]
  4018b4:	ldr	w0, [x23, #24]
  4018b8:	sxtw	x2, w22
  4018bc:	ldr	x1, [x23, #16]
  4018c0:	cbz	w0, 401920 <ferror@plt+0x890>
  4018c4:	mov	x0, x24
  4018c8:	bl	400fd0 <strncasecmp@plt>
  4018cc:	cmp	w0, #0x0
  4018d0:	lsr	w0, w0, #31
  4018d4:	csinv	w0, w0, wzr, le
  4018d8:	ldp	x21, x22, [sp, #32]
  4018dc:	ldp	x23, x24, [sp, #48]
  4018e0:	ldp	x29, x30, [sp], #64
  4018e4:	ret
  4018e8:	sub	x21, x1, x20
  4018ec:	mov	x3, x24
  4018f0:	add	x21, x24, x21
  4018f4:	mov	x0, x20
  4018f8:	strb	w19, [x3], #1
  4018fc:	add	x0, x0, #0x1
  401900:	sub	w1, w22, w0
  401904:	cmp	x21, x3
  401908:	b.eq	4018ac <ferror@plt+0x81c>  // b.none
  40190c:	ldrsb	w19, [x0]
  401910:	cmn	w1, w20
  401914:	ccmp	w19, #0xa, #0x4, ne  // ne = any
  401918:	b.ne	4018f8 <ferror@plt+0x868>  // b.any
  40191c:	b	4018ac <ferror@plt+0x81c>
  401920:	mov	x0, x24
  401924:	bl	400f00 <strncmp@plt>
  401928:	cmp	w0, #0x0
  40192c:	lsr	w0, w0, #31
  401930:	csinv	w0, w0, wzr, le
  401934:	ldp	x21, x22, [sp, #32]
  401938:	ldp	x23, x24, [sp, #48]
  40193c:	ldp	x29, x30, [sp], #64
  401940:	ret
  401944:	mov	x3, x24
  401948:	ldp	x19, x20, [sp, #16]
  40194c:	b	4018b0 <ferror@plt+0x820>
  401950:	mov	x3, x24
  401954:	b	4018b0 <ferror@plt+0x820>
  401958:	stp	x29, x30, [sp, #-32]!
  40195c:	adrp	x0, 413000 <ferror@plt+0x11f70>
  401960:	mov	x29, sp
  401964:	stp	x19, x20, [sp, #16]
  401968:	ldr	x20, [x0, #336]
  40196c:	bl	401040 <__errno_location@plt>
  401970:	mov	x19, x0
  401974:	mov	x0, x20
  401978:	str	wzr, [x19]
  40197c:	bl	401090 <ferror@plt>
  401980:	cbz	w0, 401a20 <ferror@plt+0x990>
  401984:	ldr	w0, [x19]
  401988:	cmp	w0, #0x9
  40198c:	b.ne	4019d0 <ferror@plt+0x940>  // b.any
  401990:	adrp	x0, 413000 <ferror@plt+0x11f70>
  401994:	ldr	x20, [x0, #312]
  401998:	str	wzr, [x19]
  40199c:	mov	x0, x20
  4019a0:	bl	401090 <ferror@plt>
  4019a4:	cbnz	w0, 4019b8 <ferror@plt+0x928>
  4019a8:	mov	x0, x20
  4019ac:	bl	400ff0 <fflush@plt>
  4019b0:	cbz	w0, 401a00 <ferror@plt+0x970>
  4019b4:	nop
  4019b8:	ldr	w0, [x19]
  4019bc:	cmp	w0, #0x9
  4019c0:	b.ne	4019f8 <ferror@plt+0x968>  // b.any
  4019c4:	ldp	x19, x20, [sp, #16]
  4019c8:	ldp	x29, x30, [sp], #32
  4019cc:	ret
  4019d0:	cmp	w0, #0x20
  4019d4:	b.eq	401990 <ferror@plt+0x900>  // b.none
  4019d8:	adrp	x1, 401000 <warnx@plt>
  4019dc:	mov	w2, #0x5                   	// #5
  4019e0:	add	x1, x1, #0xb20
  4019e4:	cbz	w0, 401a4c <ferror@plt+0x9bc>
  4019e8:	mov	x0, #0x0                   	// #0
  4019ec:	bl	401020 <dcgettext@plt>
  4019f0:	bl	400f90 <warn@plt>
  4019f4:	nop
  4019f8:	mov	w0, #0x1                   	// #1
  4019fc:	bl	400e50 <_exit@plt>
  401a00:	mov	x0, x20
  401a04:	bl	400ed0 <fileno@plt>
  401a08:	tbnz	w0, #31, 4019b8 <ferror@plt+0x928>
  401a0c:	bl	400e90 <dup@plt>
  401a10:	tbnz	w0, #31, 4019b8 <ferror@plt+0x928>
  401a14:	bl	400f30 <close@plt>
  401a18:	cbz	w0, 4019c4 <ferror@plt+0x934>
  401a1c:	b	4019b8 <ferror@plt+0x928>
  401a20:	mov	x0, x20
  401a24:	bl	400ff0 <fflush@plt>
  401a28:	cbnz	w0, 401984 <ferror@plt+0x8f4>
  401a2c:	mov	x0, x20
  401a30:	bl	400ed0 <fileno@plt>
  401a34:	tbnz	w0, #31, 401984 <ferror@plt+0x8f4>
  401a38:	bl	400e90 <dup@plt>
  401a3c:	tbnz	w0, #31, 401984 <ferror@plt+0x8f4>
  401a40:	bl	400f30 <close@plt>
  401a44:	cbz	w0, 401990 <ferror@plt+0x900>
  401a48:	b	401984 <ferror@plt+0x8f4>
  401a4c:	mov	x0, #0x0                   	// #0
  401a50:	bl	401020 <dcgettext@plt>
  401a54:	bl	401000 <warnx@plt>
  401a58:	b	4019f8 <ferror@plt+0x968>
  401a5c:	nop
  401a60:	stp	x29, x30, [sp, #-64]!
  401a64:	mov	x29, sp
  401a68:	stp	x19, x20, [sp, #16]
  401a6c:	adrp	x20, 412000 <ferror@plt+0x10f70>
  401a70:	add	x20, x20, #0xdf0
  401a74:	stp	x21, x22, [sp, #32]
  401a78:	adrp	x21, 412000 <ferror@plt+0x10f70>
  401a7c:	add	x21, x21, #0xde8
  401a80:	sub	x20, x20, x21
  401a84:	mov	w22, w0
  401a88:	stp	x23, x24, [sp, #48]
  401a8c:	mov	x23, x1
  401a90:	mov	x24, x2
  401a94:	bl	400e18 <_exit@plt-0x38>
  401a98:	cmp	xzr, x20, asr #3
  401a9c:	b.eq	401ac8 <ferror@plt+0xa38>  // b.none
  401aa0:	asr	x20, x20, #3
  401aa4:	mov	x19, #0x0                   	// #0
  401aa8:	ldr	x3, [x21, x19, lsl #3]
  401aac:	mov	x2, x24
  401ab0:	add	x19, x19, #0x1
  401ab4:	mov	x1, x23
  401ab8:	mov	w0, w22
  401abc:	blr	x3
  401ac0:	cmp	x20, x19
  401ac4:	b.ne	401aa8 <ferror@plt+0xa18>  // b.any
  401ac8:	ldp	x19, x20, [sp, #16]
  401acc:	ldp	x21, x22, [sp, #32]
  401ad0:	ldp	x23, x24, [sp, #48]
  401ad4:	ldp	x29, x30, [sp], #64
  401ad8:	ret
  401adc:	nop
  401ae0:	ret
  401ae4:	nop
  401ae8:	adrp	x2, 413000 <ferror@plt+0x11f70>
  401aec:	mov	x1, #0x0                   	// #0
  401af0:	ldr	x2, [x2, #304]
  401af4:	b	400eb0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401af8 <.fini>:
  401af8:	stp	x29, x30, [sp, #-16]!
  401afc:	mov	x29, sp
  401b00:	ldp	x29, x30, [sp], #16
  401b04:	ret
