INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.sim/sim_1/synth/func/lcd_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_combine_module
INFO: [VRFC 10-311] analyzing module lcd_control_module
INFO: [VRFC 10-311] analyzing module sync_module
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module system_data_combine_module_0_0
INFO: [VRFC 10-311] analyzing module system_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module system_lcd_control_module_0_1
INFO: [VRFC 10-311] analyzing module system_num_1_0
INFO: [VRFC 10-311] analyzing module system_num_1_1
INFO: [VRFC 10-311] analyzing module system_sync_module_0_0
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_11
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_11__parameterized1
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_11__parameterized3
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_11_synth__parameterized0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_11_synth__parameterized1
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-311] analyzing module rom__parameterized1
INFO: [VRFC 10-311] analyzing module rom__parameterized3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/lcd_test/lcd_test.srcs/sim_1/new/lcd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/Administrator/lcd_test/lcd_test.srcs/sim_1/new/lcd_tb.v:52]
ERROR: [VRFC 10-1040] module lcd_tb ignored due to previous errors [C:/Users/Administrator/lcd_test/lcd_test.srcs/sim_1/new/lcd_tb.v:23]
