#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26379f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2637b80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x262a2d0 .functor NOT 1, L_0x26869a0, C4<0>, C4<0>, C4<0>;
L_0x2686780 .functor XOR 2, L_0x2686620, L_0x26866e0, C4<00>, C4<00>;
L_0x2686890 .functor XOR 2, L_0x2686780, L_0x26867f0, C4<00>, C4<00>;
v0x2681e10_0 .net *"_ivl_10", 1 0, L_0x26867f0;  1 drivers
v0x2681f10_0 .net *"_ivl_12", 1 0, L_0x2686890;  1 drivers
v0x2681ff0_0 .net *"_ivl_2", 1 0, L_0x26851d0;  1 drivers
v0x26820b0_0 .net *"_ivl_4", 1 0, L_0x2686620;  1 drivers
v0x2682190_0 .net *"_ivl_6", 1 0, L_0x26866e0;  1 drivers
v0x26822c0_0 .net *"_ivl_8", 1 0, L_0x2686780;  1 drivers
v0x26823a0_0 .net "a", 0 0, v0x267eca0_0;  1 drivers
v0x2682440_0 .net "b", 0 0, v0x267ed40_0;  1 drivers
v0x26824e0_0 .net "c", 0 0, v0x267ede0_0;  1 drivers
v0x2682580_0 .var "clk", 0 0;
v0x2682620_0 .net "d", 0 0, v0x267ef20_0;  1 drivers
v0x26826c0_0 .net "out_pos_dut", 0 0, L_0x2686380;  1 drivers
v0x2682760_0 .net "out_pos_ref", 0 0, L_0x2683c90;  1 drivers
v0x2682800_0 .net "out_sop_dut", 0 0, L_0x2684bf0;  1 drivers
v0x26828a0_0 .net "out_sop_ref", 0 0, L_0x2659450;  1 drivers
v0x2682940_0 .var/2u "stats1", 223 0;
v0x26829e0_0 .var/2u "strobe", 0 0;
v0x2682a80_0 .net "tb_match", 0 0, L_0x26869a0;  1 drivers
v0x2682b50_0 .net "tb_mismatch", 0 0, L_0x262a2d0;  1 drivers
v0x2682bf0_0 .net "wavedrom_enable", 0 0, v0x267f1f0_0;  1 drivers
v0x2682cc0_0 .net "wavedrom_title", 511 0, v0x267f290_0;  1 drivers
L_0x26851d0 .concat [ 1 1 0 0], L_0x2683c90, L_0x2659450;
L_0x2686620 .concat [ 1 1 0 0], L_0x2683c90, L_0x2659450;
L_0x26866e0 .concat [ 1 1 0 0], L_0x2686380, L_0x2684bf0;
L_0x26867f0 .concat [ 1 1 0 0], L_0x2683c90, L_0x2659450;
L_0x26869a0 .cmp/eeq 2, L_0x26851d0, L_0x2686890;
S_0x2637d10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2637b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x262a6b0 .functor AND 1, v0x267ede0_0, v0x267ef20_0, C4<1>, C4<1>;
L_0x262aa90 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x262ae70 .functor NOT 1, v0x267ed40_0, C4<0>, C4<0>, C4<0>;
L_0x262b0f0 .functor AND 1, L_0x262aa90, L_0x262ae70, C4<1>, C4<1>;
L_0x2642580 .functor AND 1, L_0x262b0f0, v0x267ede0_0, C4<1>, C4<1>;
L_0x2659450 .functor OR 1, L_0x262a6b0, L_0x2642580, C4<0>, C4<0>;
L_0x2683110 .functor NOT 1, v0x267ed40_0, C4<0>, C4<0>, C4<0>;
L_0x2683180 .functor OR 1, L_0x2683110, v0x267ef20_0, C4<0>, C4<0>;
L_0x2683290 .functor AND 1, v0x267ede0_0, L_0x2683180, C4<1>, C4<1>;
L_0x2683350 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x2683420 .functor OR 1, L_0x2683350, v0x267ed40_0, C4<0>, C4<0>;
L_0x2683490 .functor AND 1, L_0x2683290, L_0x2683420, C4<1>, C4<1>;
L_0x2683610 .functor NOT 1, v0x267ed40_0, C4<0>, C4<0>, C4<0>;
L_0x2683680 .functor OR 1, L_0x2683610, v0x267ef20_0, C4<0>, C4<0>;
L_0x26835a0 .functor AND 1, v0x267ede0_0, L_0x2683680, C4<1>, C4<1>;
L_0x2683810 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x2683910 .functor OR 1, L_0x2683810, v0x267ef20_0, C4<0>, C4<0>;
L_0x26839d0 .functor AND 1, L_0x26835a0, L_0x2683910, C4<1>, C4<1>;
L_0x2683b80 .functor XNOR 1, L_0x2683490, L_0x26839d0, C4<0>, C4<0>;
v0x2629c00_0 .net *"_ivl_0", 0 0, L_0x262a6b0;  1 drivers
v0x262a000_0 .net *"_ivl_12", 0 0, L_0x2683110;  1 drivers
v0x262a3e0_0 .net *"_ivl_14", 0 0, L_0x2683180;  1 drivers
v0x262a7c0_0 .net *"_ivl_16", 0 0, L_0x2683290;  1 drivers
v0x262aba0_0 .net *"_ivl_18", 0 0, L_0x2683350;  1 drivers
v0x262af80_0 .net *"_ivl_2", 0 0, L_0x262aa90;  1 drivers
v0x262b200_0 .net *"_ivl_20", 0 0, L_0x2683420;  1 drivers
v0x267d210_0 .net *"_ivl_24", 0 0, L_0x2683610;  1 drivers
v0x267d2f0_0 .net *"_ivl_26", 0 0, L_0x2683680;  1 drivers
v0x267d3d0_0 .net *"_ivl_28", 0 0, L_0x26835a0;  1 drivers
v0x267d4b0_0 .net *"_ivl_30", 0 0, L_0x2683810;  1 drivers
v0x267d590_0 .net *"_ivl_32", 0 0, L_0x2683910;  1 drivers
v0x267d670_0 .net *"_ivl_36", 0 0, L_0x2683b80;  1 drivers
L_0x7fdaf74d9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x267d730_0 .net *"_ivl_38", 0 0, L_0x7fdaf74d9018;  1 drivers
v0x267d810_0 .net *"_ivl_4", 0 0, L_0x262ae70;  1 drivers
v0x267d8f0_0 .net *"_ivl_6", 0 0, L_0x262b0f0;  1 drivers
v0x267d9d0_0 .net *"_ivl_8", 0 0, L_0x2642580;  1 drivers
v0x267dab0_0 .net "a", 0 0, v0x267eca0_0;  alias, 1 drivers
v0x267db70_0 .net "b", 0 0, v0x267ed40_0;  alias, 1 drivers
v0x267dc30_0 .net "c", 0 0, v0x267ede0_0;  alias, 1 drivers
v0x267dcf0_0 .net "d", 0 0, v0x267ef20_0;  alias, 1 drivers
v0x267ddb0_0 .net "out_pos", 0 0, L_0x2683c90;  alias, 1 drivers
v0x267de70_0 .net "out_sop", 0 0, L_0x2659450;  alias, 1 drivers
v0x267df30_0 .net "pos0", 0 0, L_0x2683490;  1 drivers
v0x267dff0_0 .net "pos1", 0 0, L_0x26839d0;  1 drivers
L_0x2683c90 .functor MUXZ 1, L_0x7fdaf74d9018, L_0x2683490, L_0x2683b80, C4<>;
S_0x267e170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2637b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x267eca0_0 .var "a", 0 0;
v0x267ed40_0 .var "b", 0 0;
v0x267ede0_0 .var "c", 0 0;
v0x267ee80_0 .net "clk", 0 0, v0x2682580_0;  1 drivers
v0x267ef20_0 .var "d", 0 0;
v0x267f010_0 .var/2u "fail", 0 0;
v0x267f0b0_0 .var/2u "fail1", 0 0;
v0x267f150_0 .net "tb_match", 0 0, L_0x26869a0;  alias, 1 drivers
v0x267f1f0_0 .var "wavedrom_enable", 0 0;
v0x267f290_0 .var "wavedrom_title", 511 0;
E_0x2636360/0 .event negedge, v0x267ee80_0;
E_0x2636360/1 .event posedge, v0x267ee80_0;
E_0x2636360 .event/or E_0x2636360/0, E_0x2636360/1;
S_0x267e4a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x267e170;
 .timescale -12 -12;
v0x267e6e0_0 .var/2s "i", 31 0;
E_0x2636200 .event posedge, v0x267ee80_0;
S_0x267e7e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x267e170;
 .timescale -12 -12;
v0x267e9e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x267eac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x267e170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x267f470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2637b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2683e40 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x2683ed0 .functor AND 1, L_0x2683e40, v0x267ed40_0, C4<1>, C4<1>;
L_0x26840c0 .functor NOT 1, v0x267ede0_0, C4<0>, C4<0>, C4<0>;
L_0x2684240 .functor AND 1, L_0x2683ed0, L_0x26840c0, C4<1>, C4<1>;
L_0x2684380 .functor AND 1, L_0x2684240, v0x267ef20_0, C4<1>, C4<1>;
L_0x2684550 .functor AND 1, v0x267eca0_0, v0x267ed40_0, C4<1>, C4<1>;
L_0x2684710 .functor AND 1, L_0x2684550, v0x267ede0_0, C4<1>, C4<1>;
L_0x26847d0 .functor AND 1, L_0x2684710, v0x267ef20_0, C4<1>, C4<1>;
L_0x26848e0 .functor OR 1, L_0x2684380, L_0x26847d0, C4<0>, C4<0>;
L_0x26849f0 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x2684ac0 .functor NOT 1, v0x267ed40_0, C4<0>, C4<0>, C4<0>;
L_0x2684b30 .functor AND 1, L_0x26849f0, L_0x2684ac0, C4<1>, C4<1>;
L_0x2684c60 .functor AND 1, L_0x2684b30, v0x267ede0_0, C4<1>, C4<1>;
L_0x2684d20 .functor AND 1, L_0x2684c60, v0x267ef20_0, C4<1>, C4<1>;
L_0x2684bf0 .functor OR 1, L_0x26848e0, L_0x2684d20, C4<0>, C4<0>;
L_0x2684f50 .functor OR 1, v0x267eca0_0, v0x267ed40_0, C4<0>, C4<0>;
L_0x2685050 .functor NOT 1, v0x267ede0_0, C4<0>, C4<0>, C4<0>;
L_0x26850c0 .functor OR 1, L_0x2684f50, L_0x2685050, C4<0>, C4<0>;
L_0x2685270 .functor NOT 1, v0x267ed40_0, C4<0>, C4<0>, C4<0>;
L_0x26852e0 .functor OR 1, v0x267eca0_0, L_0x2685270, C4<0>, C4<0>;
L_0x2685450 .functor OR 1, L_0x26852e0, v0x267ef20_0, C4<0>, C4<0>;
L_0x2685510 .functor AND 1, L_0x26850c0, L_0x2685450, C4<1>, C4<1>;
L_0x26856e0 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x2685750 .functor OR 1, L_0x26856e0, v0x267ed40_0, C4<0>, C4<0>;
L_0x26858e0 .functor NOT 1, v0x267ede0_0, C4<0>, C4<0>, C4<0>;
L_0x2685950 .functor OR 1, L_0x2685750, L_0x26858e0, C4<0>, C4<0>;
L_0x2685b40 .functor OR 1, L_0x2685950, v0x267ef20_0, C4<0>, C4<0>;
L_0x2685c00 .functor AND 1, L_0x2685510, L_0x2685b40, C4<1>, C4<1>;
L_0x2685e00 .functor NOT 1, v0x267eca0_0, C4<0>, C4<0>, C4<0>;
L_0x2685e70 .functor NOT 1, v0x267ed40_0, C4<0>, C4<0>, C4<0>;
L_0x2685fe0 .functor OR 1, L_0x2685e00, L_0x2685e70, C4<0>, C4<0>;
L_0x26860f0 .functor OR 1, L_0x2685fe0, v0x267ede0_0, C4<0>, C4<0>;
L_0x26862c0 .functor OR 1, L_0x26860f0, v0x267ef20_0, C4<0>, C4<0>;
L_0x2686380 .functor AND 1, L_0x2685c00, L_0x26862c0, C4<1>, C4<1>;
v0x267f630_0 .net *"_ivl_0", 0 0, L_0x2683e40;  1 drivers
v0x267f710_0 .net *"_ivl_10", 0 0, L_0x2684550;  1 drivers
v0x267f7f0_0 .net *"_ivl_12", 0 0, L_0x2684710;  1 drivers
v0x267f8e0_0 .net *"_ivl_14", 0 0, L_0x26847d0;  1 drivers
v0x267f9c0_0 .net *"_ivl_16", 0 0, L_0x26848e0;  1 drivers
v0x267faf0_0 .net *"_ivl_18", 0 0, L_0x26849f0;  1 drivers
v0x267fbd0_0 .net *"_ivl_2", 0 0, L_0x2683ed0;  1 drivers
v0x267fcb0_0 .net *"_ivl_20", 0 0, L_0x2684ac0;  1 drivers
v0x267fd90_0 .net *"_ivl_22", 0 0, L_0x2684b30;  1 drivers
v0x267ff00_0 .net *"_ivl_24", 0 0, L_0x2684c60;  1 drivers
v0x267ffe0_0 .net *"_ivl_26", 0 0, L_0x2684d20;  1 drivers
v0x26800c0_0 .net *"_ivl_30", 0 0, L_0x2684f50;  1 drivers
v0x26801a0_0 .net *"_ivl_32", 0 0, L_0x2685050;  1 drivers
v0x2680280_0 .net *"_ivl_34", 0 0, L_0x26850c0;  1 drivers
v0x2680360_0 .net *"_ivl_36", 0 0, L_0x2685270;  1 drivers
v0x2680440_0 .net *"_ivl_38", 0 0, L_0x26852e0;  1 drivers
v0x2680520_0 .net *"_ivl_4", 0 0, L_0x26840c0;  1 drivers
v0x2680710_0 .net *"_ivl_40", 0 0, L_0x2685450;  1 drivers
v0x26807f0_0 .net *"_ivl_42", 0 0, L_0x2685510;  1 drivers
v0x26808d0_0 .net *"_ivl_44", 0 0, L_0x26856e0;  1 drivers
v0x26809b0_0 .net *"_ivl_46", 0 0, L_0x2685750;  1 drivers
v0x2680a90_0 .net *"_ivl_48", 0 0, L_0x26858e0;  1 drivers
v0x2680b70_0 .net *"_ivl_50", 0 0, L_0x2685950;  1 drivers
v0x2680c50_0 .net *"_ivl_52", 0 0, L_0x2685b40;  1 drivers
v0x2680d30_0 .net *"_ivl_54", 0 0, L_0x2685c00;  1 drivers
v0x2680e10_0 .net *"_ivl_56", 0 0, L_0x2685e00;  1 drivers
v0x2680ef0_0 .net *"_ivl_58", 0 0, L_0x2685e70;  1 drivers
v0x2680fd0_0 .net *"_ivl_6", 0 0, L_0x2684240;  1 drivers
v0x26810b0_0 .net *"_ivl_60", 0 0, L_0x2685fe0;  1 drivers
v0x2681190_0 .net *"_ivl_62", 0 0, L_0x26860f0;  1 drivers
v0x2681270_0 .net *"_ivl_64", 0 0, L_0x26862c0;  1 drivers
v0x2681350_0 .net *"_ivl_8", 0 0, L_0x2684380;  1 drivers
v0x2681430_0 .net "a", 0 0, v0x267eca0_0;  alias, 1 drivers
v0x26816e0_0 .net "b", 0 0, v0x267ed40_0;  alias, 1 drivers
v0x26817d0_0 .net "c", 0 0, v0x267ede0_0;  alias, 1 drivers
v0x26818c0_0 .net "d", 0 0, v0x267ef20_0;  alias, 1 drivers
v0x26819b0_0 .net "out_pos", 0 0, L_0x2686380;  alias, 1 drivers
v0x2681a70_0 .net "out_sop", 0 0, L_0x2684bf0;  alias, 1 drivers
S_0x2681bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2637b80;
 .timescale -12 -12;
E_0x261f9f0 .event anyedge, v0x26829e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26829e0_0;
    %nor/r;
    %assign/vec4 v0x26829e0_0, 0;
    %wait E_0x261f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x267e170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x267f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x267f0b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x267e170;
T_4 ;
    %wait E_0x2636360;
    %load/vec4 v0x267f150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x267f010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x267e170;
T_5 ;
    %wait E_0x2636200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %wait E_0x2636200;
    %load/vec4 v0x267f010_0;
    %store/vec4 v0x267f0b0_0, 0, 1;
    %fork t_1, S_0x267e4a0;
    %jmp t_0;
    .scope S_0x267e4a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x267e6e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x267e6e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2636200;
    %load/vec4 v0x267e6e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x267e6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x267e6e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x267e170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2636360;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x267ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267ed40_0, 0;
    %assign/vec4 v0x267eca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x267f010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x267f0b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2637b80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2682580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26829e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2637b80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2682580_0;
    %inv;
    %store/vec4 v0x2682580_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2637b80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x267ee80_0, v0x2682b50_0, v0x26823a0_0, v0x2682440_0, v0x26824e0_0, v0x2682620_0, v0x26828a0_0, v0x2682800_0, v0x2682760_0, v0x26826c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2637b80;
T_9 ;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2682940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2637b80;
T_10 ;
    %wait E_0x2636360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2682940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
    %load/vec4 v0x2682a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2682940_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26828a0_0;
    %load/vec4 v0x26828a0_0;
    %load/vec4 v0x2682800_0;
    %xor;
    %load/vec4 v0x26828a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2682760_0;
    %load/vec4 v0x2682760_0;
    %load/vec4 v0x26826c0_0;
    %xor;
    %load/vec4 v0x2682760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2682940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2682940_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
