CACHE_FLUSH_AND_INV_EVENT,VAR_0
CACHE_FLUSH_AND_INV_EVENT_TS,VAR_1
CHIP_RV770,VAR_2
CP_INT_STATUS,VAR_3
DATA_SEL,FUNC_0
EVENT_INDEX,FUNC_1
EVENT_TYPE,FUNC_2
INT_SEL,FUNC_3
PACKET0,FUNC_4
PACKET3,FUNC_5
PACKET3_EVENT_WRITE,VAR_4
PACKET3_EVENT_WRITE_EOP,VAR_5
PACKET3_FULL_CACHE_ENA,VAR_6
PACKET3_SET_CONFIG_REG,VAR_7
PACKET3_SET_CONFIG_REG_OFFSET,VAR_8
PACKET3_SH_ACTION_ENA,VAR_9
PACKET3_SURFACE_SYNC,VAR_10
PACKET3_TC_ACTION_ENA,VAR_11
PACKET3_VC_ACTION_ENA,VAR_12
RB_INT_STAT,VAR_13
WAIT_3D_IDLECLEAN_bit,VAR_14
WAIT_3D_IDLE_bit,VAR_15
WAIT_UNTIL,VAR_16
lower_32_bits,FUNC_6
radeon_ring_write,FUNC_7
upper_32_bits,FUNC_8
r600_fence_ring_emit,FUNC_9
rdev,VAR_17
fence,VAR_18
ring,VAR_19
cp_coher_cntl,VAR_20
addr,VAR_21
