# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../blink_simulation.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
