INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Imperial/FYP/pseudo_linear/pseudo_linear_mnist/pseudo_linear_mnist.srcs/sources_1/new/pseudo_linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pseudo_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Imperial/FYP/pseudo_linear/pseudo_linear_mnist/pseudo_linear_mnist.srcs/sim_1/new/mnist_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mnist_tb
