* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jul 25 2020 17:39:26

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_tx.un1_counter_5_cry_8
T_6_10_wire_logic_cluster/lc_0/cout
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.N_50
T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g1_1
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.g0_rn_0
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.stateZ0Z_0
T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_41
T_2_11_sp4_h_l_9
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_41
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_1/in_3

T_5_9_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx.stateZ0Z_1
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_6_11_lc_trk_g0_1
T_6_11_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_6_11_lc_trk_g0_1
T_6_11_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.g0_sn
T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_6_10_0_
T_6_10_wire_logic_cluster/carry_in_mux/cout
T_6_10_wire_logic_cluster/lc_0/in_3

Net : uart_tx.g0_0_3
T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.counterZ0Z_1
T_6_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_7/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.counterZ0Z_2
T_6_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.counterZ0Z_7
T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_46
T_5_10_lc_trk_g0_0
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g3_7
T_6_9_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx.counterZ0Z_4
T_6_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.counterZ0Z_6
T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_3_10_sp4_h_l_1
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx.counterZ0Z_8
T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.un1_counter_5_cry_6
T_6_9_wire_logic_cluster/lc_6/cout
T_6_9_wire_logic_cluster/lc_7/in_3

Net : uart_tx.state_RNICAH01Z0Z_0
T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_45
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx.counterZ0Z_5
T_6_9_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.counter12_6
T_5_10_wire_logic_cluster/lc_0/out
T_6_8_sp4_v_t_44
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx.counterZ0Z_3
T_6_9_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_11
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.un1_counter_5_cry_5
T_6_9_wire_logic_cluster/lc_5/cout
T_6_9_wire_logic_cluster/lc_6/in_3

Net : uart_tx.counterZ0Z_9
T_6_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_47
T_5_9_lc_trk_g3_7
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.counterZ0Z_0
T_6_9_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g1_0
T_5_10_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.counter12_6_0_cascade_
T_5_9_wire_logic_cluster/lc_0/ltout
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.un1_counter_5_cry_4
T_6_9_wire_logic_cluster/lc_4/cout
T_6_9_wire_logic_cluster/lc_5/in_3

Net : uart_tx.un1_counter_5_cry_3
T_6_9_wire_logic_cluster/lc_3/cout
T_6_9_wire_logic_cluster/lc_4/in_3

Net : uart_tx.un1_counter_5_cry_2
T_6_9_wire_logic_cluster/lc_2/cout
T_6_9_wire_logic_cluster/lc_3/in_3

Net : uart_rx.N_123_i
T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g0_6
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.stateZ0Z_1
T_1_13_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g0_5
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_3/in_3

T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_2/in_0

T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_2_13_0_
T_2_13_wire_logic_cluster/carry_in_mux/cout
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.stateZ0Z_3
T_1_11_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.un1_counter_5_cry_1
T_6_9_wire_logic_cluster/lc_1/cout
T_6_9_wire_logic_cluster/lc_2/in_3

Net : uart_tx.counter12_7_cascade_
T_5_10_wire_logic_cluster/lc_5/ltout
T_5_10_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.counter12_7_3_cascade_
T_5_10_wire_logic_cluster/lc_4/ltout
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.un1_counter_5_cry_0
T_6_9_wire_logic_cluster/lc_0/cout
T_6_9_wire_logic_cluster/lc_1/in_3

Net : uart_rx.state_RNIIKQGZ0Z_6
T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_3_14_sp4_h_l_6
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_1/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_1/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_1/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_1/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_1/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_5/cen

T_2_14_wire_logic_cluster/lc_0/out
T_3_14_sp4_h_l_0
T_2_14_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_5/cen

End 

Net : uart_rx.stateZ0Z_0
T_1_12_wire_logic_cluster/lc_2/out
T_2_11_sp4_v_t_37
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_0/in_1

T_1_12_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_2/out
T_1_11_sp4_v_t_36
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_5/in_1

T_1_12_wire_logic_cluster/lc_2/out
T_2_11_sp4_v_t_37
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.stateZ0Z_6
T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_0/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g3_3
T_1_12_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_5/in_0

End 

Net : uart_rx.un1_timer_cry_6
T_2_12_wire_logic_cluster/lc_6/cout
T_2_12_wire_logic_cluster/lc_7/in_3

Net : uart_tx.counter_RNI6M34Z0Z_1
T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_6/in_0

End 

Net : uart_tx.out_data_3_iv_0_a2_1
T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_3_12_sp4_h_l_9
T_5_12_lc_trk_g2_4
T_5_12_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.N_29
T_6_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.timerZ0Z_0
T_2_12_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx.state_srsts_i_o2_1_1
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.N_109_0
T_1_13_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_7/in_0

T_1_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g0_2
T_1_13_wire_logic_cluster/lc_5/in_3

T_1_13_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.counter_RNI1V9O_0Z0Z_4
T_5_10_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx.timerZ0Z_1
T_2_12_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_7/in_0

T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.r_data_0_sqmuxa
T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_5_11_sp4_v_t_47
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_5_11_sp4_v_t_47
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_5_11_sp4_v_t_47
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_4
T_5_11_sp4_v_t_47
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_0/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_2/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_2/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_2/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

T_5_11_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/cen

End 

Net : uart_rx.un1_timer_cry_5
T_2_12_wire_logic_cluster/lc_5/cout
T_2_12_wire_logic_cluster/lc_6/in_3

Net : uart_rx.timerZ0Z_3
T_2_12_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g0_3
T_1_13_wire_logic_cluster/lc_0/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx.timerZ0Z_6
T_2_12_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_6/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_6/in_1

End 

Net : uart_rx.state_srsts_0_a2_0_1_4
T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.indexZ0Z_3
T_5_11_wire_logic_cluster/lc_0/out
T_2_11_sp12_h_l_0
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_7/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_6/in_3

T_5_11_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_7/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.timerZ0Z_8
T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g3_0
T_1_13_wire_logic_cluster/lc_6/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.indexZ0Z_0
T_5_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_6/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_7/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_4/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_2/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.next_state_1_0_m2_i_a2_1_3_0
T_4_12_wire_logic_cluster/lc_6/out
T_4_9_sp4_v_t_36
T_5_9_sp4_h_l_1
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.next_state_1_0_m2_i_0_0_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.r_dataZ0Z_8
T_4_11_wire_logic_cluster/lc_0/out
T_3_11_sp4_h_l_8
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_7/in_0

End 

Net : uart_rx.un1_timer_cry_4
T_2_12_wire_logic_cluster/lc_4/cout
T_2_12_wire_logic_cluster/lc_5/in_3

Net : valid_msg
T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_0/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_10_sp4_v_t_47
T_3_10_sp4_h_l_3
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_7/in_1

T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx.indexZ0Z_1
T_5_11_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_7/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g0_1
T_5_11_wire_logic_cluster/lc_1/in_0

End 

Net : uart_tx.indexZ0Z_2
T_5_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g3_3
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g2_3
T_4_12_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_2/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.un1_timer_cry_3
T_2_12_wire_logic_cluster/lc_3/cout
T_2_12_wire_logic_cluster/lc_4/in_3

Net : uart_rx.state_srsts_0_a2_0_1_4_cascade_
T_1_13_wire_logic_cluster/lc_6/ltout
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.timer_RNIUELTZ0Z_0
T_1_13_wire_logic_cluster/lc_7/out
T_1_10_sp4_v_t_38
T_1_11_lc_trk_g3_6
T_1_11_wire_logic_cluster/lc_5/in_0

T_1_13_wire_logic_cluster/lc_7/out
T_1_10_sp4_v_t_38
T_1_11_lc_trk_g3_6
T_1_11_wire_logic_cluster/lc_4/in_3

T_1_13_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g1_7
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.tready5
T_5_10_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_45
T_3_11_sp4_h_l_1
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_45
T_3_11_sp4_h_l_1
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.un1_timer_cry_2
T_2_12_wire_logic_cluster/lc_2/cout
T_2_12_wire_logic_cluster/lc_3/in_3

Net : uart_tx.N_57
T_4_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_6/in_0

End 

Net : uart_tx.r_dataZ0Z_5
T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.N_55_cascade_
T_5_12_wire_logic_cluster/lc_6/ltout
T_5_12_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx_tvalidZ0
T_5_10_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_43
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.state_RNIQRIGZ0Z_2
T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_37
T_0_12_span4_horz_13
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_5/s_r

T_2_11_wire_logic_cluster/lc_6/out
T_2_10_sp4_v_t_44
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_5/s_r

End 

Net : uart_rx.stateZ0Z_2
T_1_12_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g0_5
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx.r_dataZ0Z_1
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g0_3
T_4_12_input_2_1
T_4_12_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.r_dataZ0Z_0
T_4_11_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.out_data_2_4_i_m2_ns_1_cascade_
T_4_12_wire_logic_cluster/lc_1/ltout
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.un1_timer_cry_1
T_2_12_wire_logic_cluster/lc_1/cout
T_2_12_wire_logic_cluster/lc_2/in_3

Net : uart_rx.timerZ0Z_2
T_2_12_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_0/in_3

T_2_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.state_srsts_i_a2_1_0_1_cascade_
T_1_13_wire_logic_cluster/lc_1/ltout
T_1_13_wire_logic_cluster/lc_2/in_2

End 

Net : valid_msg_0
T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

T_2_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_2
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_0/cen

End 

Net : uart_rx.timerZ0Z_7
T_2_12_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g1_7
T_1_13_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g1_7
T_1_13_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx.state_nss_0_i_1_0
T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_2/in_0

T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.N_146_cascade_
T_1_11_wire_logic_cluster/lc_1/ltout
T_1_11_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.N_122_i
T_1_11_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_47
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_47
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_2/in_3

T_1_11_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_47
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_7/in_0

T_1_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx.r_datace_0_2
T_1_9_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_4/in_0

T_1_9_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx.un1_timer_cry_0
T_2_12_wire_logic_cluster/lc_0/cout
T_2_12_wire_logic_cluster/lc_1/in_3

Net : uart_tx.counter12_7
T_5_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_6/in_0

T_5_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_input_2_4
T_5_9_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.timerZ0Z_5
T_2_12_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g0_5
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.state_srsts_0_a2_0_2_2_cascade_
T_1_12_wire_logic_cluster/lc_4/ltout
T_1_12_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.state_srsts_0_a2_0_1_0_2
T_1_13_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_4/in_0

End 

Net : uart_rx.state_srsts_0_a2_1_4
T_1_12_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g0_0
T_1_11_wire_logic_cluster/lc_3/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g0_0
T_1_11_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx.state_srsts_i_a2_3_3_cascade_
T_1_11_wire_logic_cluster/lc_3/ltout
T_1_11_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.timerZ0Z_4
T_2_12_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g0_4
T_1_13_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g3_4
T_2_12_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_0/in_3

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.state_isoZ0Z_0
T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_2_10_sp4_v_t_36
T_2_6_sp4_v_t_44
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_2_10_sp4_v_t_36
T_2_6_sp4_v_t_44
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_2_10_sp4_v_t_36
T_2_6_sp4_v_t_44
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_2_10_sp4_v_t_36
T_2_6_sp4_v_t_44
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_2_10_sp4_v_t_36
T_2_11_lc_trk_g2_4
T_2_11_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_2_10_sp4_v_t_36
T_2_11_lc_trk_g2_4
T_2_11_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_42
T_0_10_span4_horz_25
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx.r_dataZ0Z_4
T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g1_4
T_4_12_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.indexZ0Z_1
T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_3/in_3

T_1_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_wire_logic_cluster/lc_6/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_6/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx.indexZ0Z_2
T_1_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g1_2
T_1_10_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx.N_142
T_2_10_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_wire_logic_cluster/lc_5/in_3

T_2_10_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx.r_datace_0_3
T_2_10_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_2/in_0

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx.indexZ0Z_0
T_1_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_2/in_3

T_1_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_4/in_3

T_1_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_2/in_3

T_1_10_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g1_0
T_1_11_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx.stateZ0Z_5
T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g1_7
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_6_sp12_v_t_22
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx.indexZ0Z_3
T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx.N_139
T_1_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_3/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_4/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx.un1_index_ac0_1_0
T_4_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_3/in_1

T_4_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

End 

Net : uart_rx.N_136
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx.r_datace_0_6
T_2_10_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g1_4
T_2_9_input_2_3
T_2_9_wire_logic_cluster/lc_3/in_2

T_2_10_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.N_146
T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g2_1
T_1_11_wire_logic_cluster/lc_4/in_1

End 

Net : uart_rx.N_147
T_1_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_1/in_3

T_1_11_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g0_6
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.r_datace_0_5
T_2_10_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.state_srsts_0_a2_2_4
T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g3_0
T_1_11_input_2_5
T_1_11_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.out_data_2_5_i_m2_ns_1_cascade_
T_5_12_wire_logic_cluster/lc_4/ltout
T_5_12_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.r_dataZ0Z_6
T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_5_12_lc_trk_g3_1
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.r_dataZ0Z_2
T_5_13_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx.N_56_cascade_
T_5_12_wire_logic_cluster/lc_5/ltout
T_5_12_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.r_dataZ0Z_7
T_5_13_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx.un1_index_cry_2
T_1_10_wire_logic_cluster/lc_2/cout
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : uart_data_1
T_2_15_wire_logic_cluster/lc_2/out
T_2_14_sp4_v_t_36
T_3_14_sp4_h_l_1
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_1/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_3/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_4_15_lc_trk_g2_4
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

T_2_15_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_5/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g2_2
T_1_14_wire_logic_cluster/lc_7/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_1_16_lc_trk_g1_2
T_1_16_wire_logic_cluster/lc_0/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_data_6
T_2_15_wire_logic_cluster/lc_1/out
T_2_15_sp4_h_l_7
T_5_11_sp4_v_t_36
T_4_14_lc_trk_g2_4
T_4_14_wire_logic_cluster/lc_5/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_2
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_2
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_3_15_sp4_h_l_2
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_7/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_2/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_data_7
T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_5_11_sp4_v_t_40
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_3_15_sp4_h_l_0
T_5_15_lc_trk_g2_5
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_2_15_wire_logic_cluster/lc_0/out
T_3_15_sp4_h_l_0
T_5_15_lc_trk_g2_5
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

T_2_15_wire_logic_cluster/lc_0/out
T_3_15_sp4_h_l_0
T_5_15_lc_trk_g2_5
T_5_15_input_2_7
T_5_15_wire_logic_cluster/lc_7/in_2

T_2_15_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_2/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_4/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_input_2_3
T_1_14_wire_logic_cluster/lc_3/in_2

End 

Net : uart_data_0
T_1_15_wire_logic_cluster/lc_7/out
T_0_15_span12_horz_5
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_4/in_0

T_1_15_wire_logic_cluster/lc_7/out
T_1_14_sp4_v_t_46
T_2_14_sp4_h_l_4
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_0/in_3

T_1_15_wire_logic_cluster/lc_7/out
T_0_15_span12_horz_5
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_1/in_3

T_1_15_wire_logic_cluster/lc_7/out
T_0_15_span12_horz_5
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_3/in_3

T_1_15_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g3_7
T_2_16_wire_logic_cluster/lc_2/in_0

T_1_15_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_7/in_3

T_1_15_wire_logic_cluster/lc_7/out
T_1_16_lc_trk_g0_7
T_1_16_wire_logic_cluster/lc_0/in_3

T_1_15_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g3_7
T_2_16_wire_logic_cluster/lc_5/in_3

End 

Net : uart_data_2
T_1_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_3
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_1/in_0

T_1_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_3
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_3/in_0

T_1_15_wire_logic_cluster/lc_6/out
T_1_14_sp4_v_t_44
T_2_14_sp4_h_l_2
T_4_14_lc_trk_g2_7
T_4_14_wire_logic_cluster/lc_2/in_3

T_1_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_3
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_4/in_1

T_1_15_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_7/in_0

T_1_15_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g0_6
T_1_16_wire_logic_cluster/lc_0/in_0

T_1_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_5/in_0

T_1_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.r_dataZ0Z_3
T_5_13_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g1_1
T_5_12_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx.r_dataZ0Z_7
T_2_11_wire_logic_cluster/lc_1/out
T_2_9_sp4_v_t_47
T_2_13_sp4_v_t_43
T_2_15_lc_trk_g3_6
T_2_15_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g0_1
T_2_11_wire_logic_cluster/lc_1/in_0

End 

Net : uart_data_4
T_2_15_wire_logic_cluster/lc_6/out
T_2_14_sp4_v_t_44
T_3_14_sp4_h_l_2
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_0
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_0
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_0_15_span12_horz_0
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_2/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_4/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.r_dataZ0Z_5
T_2_11_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_38
T_3_14_sp4_h_l_9
T_5_14_lc_trk_g3_4
T_5_14_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_3/in_1

End 

Net : uart_data_3
T_2_15_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_41
T_4_14_sp4_h_l_4
T_4_14_lc_trk_g1_1
T_4_14_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_4/out
T_3_15_sp4_h_l_8
T_4_15_lc_trk_g3_0
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_3_15_sp4_h_l_8
T_4_15_lc_trk_g3_0
T_4_15_input_2_3
T_4_15_wire_logic_cluster/lc_3/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_3_15_sp4_h_l_8
T_4_15_lc_trk_g3_0
T_4_15_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g1_4
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g0_4
T_1_16_input_2_0
T_1_16_wire_logic_cluster/lc_0/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx.un1_index_cry_1
T_1_10_wire_logic_cluster/lc_1/cout
T_1_10_wire_logic_cluster/lc_2/in_3

Net : uart_rx.r_dataZ0Z_4
T_2_9_wire_logic_cluster/lc_4/out
T_2_1_sp12_v_t_23
T_2_13_sp12_v_t_23
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_6/in_3

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g2_4
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx.r_dataZ1Z_2
T_1_10_wire_logic_cluster/lc_4/out
T_1_2_sp12_v_t_23
T_1_14_sp12_v_t_23
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g0_4
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

End 

Net : uart_data_5
T_5_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_7
T_1_14_lc_trk_g0_0
T_1_14_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_7
T_1_14_lc_trk_g0_0
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

T_5_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_7
T_1_14_lc_trk_g0_0
T_1_14_input_2_6
T_1_14_wire_logic_cluster/lc_6/in_2

T_5_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_7
T_1_14_lc_trk_g0_0
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

T_5_14_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_7/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx.un1_index_cry_0
T_1_10_wire_logic_cluster/lc_0/cout
T_1_10_wire_logic_cluster/lc_1/in_3

Net : uart_rx.r_dataZ0Z_3
T_2_9_wire_logic_cluster/lc_2/out
T_2_7_sp12_v_t_23
T_2_15_lc_trk_g3_0
T_2_15_wire_logic_cluster/lc_4/in_3

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx.r_dataZ0Z_6
T_2_9_wire_logic_cluster/lc_3/out
T_2_8_sp12_v_t_22
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/in_3

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.r_dataZ1Z_0
T_1_10_wire_logic_cluster/lc_5/out
T_1_3_sp12_v_t_22
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_7/in_3

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_5/in_0

End 

Net : uart_rx.r_dataZ1Z_1
T_2_9_wire_logic_cluster/lc_7/out
T_2_4_sp12_v_t_22
T_2_15_lc_trk_g3_2
T_2_15_wire_logic_cluster/lc_2/in_3

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_7/in_0

End 

Net : r_uart_charZ0Z_1
T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp12_v_t_22
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx.N_147_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx.N_130_cascade_
T_1_13_wire_logic_cluster/lc_4/ltout
T_1_13_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx.N_136_cascade_
T_1_12_wire_logic_cluster/lc_1/ltout
T_1_12_wire_logic_cluster/lc_2/in_2

End 

Net : r_uart_charZ0Z_5
T_4_14_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_45
T_4_11_lc_trk_g2_5
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : r_uart_charZ0Z_4
T_4_14_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_46
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_4/in_3

End 

Net : r_uart_charZ0Z_0
T_4_14_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_37
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx_tready
T_6_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_7/in_1

End 

Net : r_uart_charZ0Z_7
T_4_14_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_3/in_3

End 

Net : r_uart_charZ0Z_6
T_4_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g2_5
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : r_uart_charZ0Z_3
T_4_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_1/in_3

End 

Net : r_uart_charZ0Z_2
T_4_14_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : r_disp2_i_6
T_1_14_wire_logic_cluster/lc_4/out
T_0_13_lc_trk_g1_4
T_0_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_5
T_1_14_wire_logic_cluster/lc_6/out
T_0_13_lc_trk_g0_6
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp2_i_4
T_5_15_wire_logic_cluster/lc_7/out
T_5_14_sp4_v_t_46
T_5_17_lc_trk_g1_6
T_5_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_3
T_5_15_wire_logic_cluster/lc_3/out
T_6_14_sp4_v_t_39
T_6_17_lc_trk_g1_7
T_6_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp2_i_2
T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_6_17_lc_trk_g0_3
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_1
T_1_14_wire_logic_cluster/lc_2/out
T_0_14_lc_trk_g1_2
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp2_i_0
T_1_14_wire_logic_cluster/lc_3/out
T_0_14_lc_trk_g1_3
T_0_14_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_6
T_1_16_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g1_0
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_5
T_2_16_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g1_2
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_4
T_2_16_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g0_5
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_LED_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_13_6_lc_trk_g1_6
T_13_6_wire_io_cluster/io_1/D_OUT_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_10_lc_trk_g0_5
T_5_10_input_2_7
T_5_10_wire_logic_cluster/lc_7/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_1
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_4/in_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_1
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_5/in_3

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_1
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_7/in_3

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_43
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_2/in_1

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_43
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_5/in_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_43
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_3/in_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_vert_t_14
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_45
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_43
T_1_12_lc_trk_g2_3
T_1_12_input_2_7
T_1_12_wire_logic_cluster/lc_7/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_2_4_sp12_v_t_23
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_7/in_0

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_2_4_sp12_v_t_23
T_2_10_sp4_v_t_39
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_5/in_0

End 

Net : i_UART_RX_c
T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_1_13_lc_trk_g2_3
T_1_13_wire_logic_cluster/lc_4/in_3

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_1_13_lc_trk_g2_3
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_11_lc_trk_g1_4
T_2_11_input_2_3
T_2_11_wire_logic_cluster/lc_3/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_11_lc_trk_g1_4
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_0_11_span4_horz_28
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_2/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_7_sp4_v_t_44
T_2_9_lc_trk_g2_1
T_2_9_input_2_7
T_2_9_wire_logic_cluster/lc_7/in_2

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_7_sp4_v_t_44
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_4/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_7_sp4_v_t_44
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_2/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_7_sp4_v_t_44
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_4/in_1

T_13_15_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_h_l_8
T_7_15_sp4_h_l_11
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_3_11_sp4_h_l_4
T_2_7_sp4_v_t_44
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_4_10_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_0/in_0

End 

Net : r_disp1_i_0
T_4_15_wire_logic_cluster/lc_1/out
T_4_13_sp4_v_t_47
T_4_17_lc_trk_g0_2
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_UART_TX_c
T_5_12_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_46
T_6_15_sp4_h_l_5
T_10_15_sp4_h_l_5
T_13_15_lc_trk_g1_0
T_13_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_disp1_i_1
T_1_14_wire_logic_cluster/lc_7/out
T_0_14_span4_horz_19
T_0_10_span4_vert_t_15
T_0_12_lc_trk_g1_3
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_2
T_4_15_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_41
T_5_17_lc_trk_g1_1
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_disp1_i_3
T_4_15_wire_logic_cluster/lc_3/out
T_4_14_sp12_v_t_22
T_4_17_lc_trk_g1_2
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

