$date
	Mon Feb 23 21:00:19 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_nor1 $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var integer 32 $ errors [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$scope task check $end
$var reg 1 % exp $end
$var reg 1 & got $end
$var reg 256 ' label [255:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
x&
x%
b0 $
0#
0"
1!
$end
#5000
0!
1#
1%
1&
b1001110010011110101001000100000001100000010110000110000 '
#10000
0#
1"
0%
0&
b1001110010011110101001000100000001100000010110000110001 '
#15000
1#
b1001110010011110101001000100000001100010010110000110000 '
#20000
b1001110010011110101001000100000001100010010110000110001 '
#25000
