Classic Timing Analyzer report for ProjetoInfraHard
Sun Mar 28 11:28:37 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Hold: 'CLOCK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                             ; To                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 12.718 ns                        ; RESET                                            ; div:b2v_inst15|Resto[39]                       ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.529 ns                        ; mux_data_source:b2v_inst30|mux_dataSource_out[0] ; Write_data[0]                                  ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.068 ns                         ; RESET                                            ; controle:b2v_inst7|shiftControl[2]             ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A                                      ; None          ; 32.63 MHz ( period = 30.642 ns ) ; mux_a:b2v_inst31|mux_a_out[0]                    ; controle:b2v_inst7|PCSource[0]                 ; CLOCK      ; CLOCK    ; 0            ;
; Clock Hold: 'CLOCK'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:b2v_EPC|Saida[27]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[27] ; CLOCK      ; CLOCK    ; 1071         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                  ;                                                ;            ;          ; 1071         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 32.63 MHz ( period = 30.642 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 33.04 MHz ( period = 30.268 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 33.30 MHz ( period = 30.032 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.946 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.892 ns               ;
; N/A                                     ; 33.41 MHz ( period = 29.930 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.885 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.782 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.898 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.658 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.828 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.652 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.832 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.572 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.785 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.572 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.711 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.556 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.778 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.681 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.440 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.697 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.286 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.648 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.198 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.604 ns               ;
; N/A                                     ; 34.28 MHz ( period = 29.172 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.592 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.150 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.574 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.086 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.549 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.070 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.042 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.526 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.956 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.483 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.830 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.391 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.744 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.348 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.728 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.341 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.712 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.676 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.342 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.664 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.338 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.590 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.299 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.302 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.574 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.292 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.534 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.272 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.526 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.231 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.207 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.384 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.114 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.167 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.322 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.137 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.320 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 35.44 MHz ( period = 28.216 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.118 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.168 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.088 ns               ;
; N/A                                     ; 35.70 MHz ( period = 28.010 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 10.007 ns               ;
; N/A                                     ; 35.72 MHz ( period = 27.994 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 35.78 MHz ( period = 27.946 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.779 ns                ;
; N/A                                     ; 35.82 MHz ( period = 27.916 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.925 ns                ;
; N/A                                     ; 35.90 MHz ( period = 27.858 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 35.91 MHz ( period = 27.848 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.898 ns                ;
; N/A                                     ; 35.93 MHz ( period = 27.830 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.882 ns                ;
; N/A                                     ; 35.95 MHz ( period = 27.814 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.875 ns                ;
; N/A                                     ; 35.97 MHz ( period = 27.802 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.901 ns                ;
; N/A                                     ; 36.00 MHz ( period = 27.776 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 36.08 MHz ( period = 27.716 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 36.10 MHz ( period = 27.700 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.851 ns                ;
; N/A                                     ; 36.33 MHz ( period = 27.524 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 36.38 MHz ( period = 27.486 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 36.41 MHz ( period = 27.468 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.634 ns                ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 36.42 MHz ( period = 27.456 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.701 ns                ;
; N/A                                     ; 36.49 MHz ( period = 27.408 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.671 ns                ;
; N/A                                     ; 36.49 MHz ( period = 27.402 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.713 ns                ;
; N/A                                     ; 36.50 MHz ( period = 27.394 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.705 ns                ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.692 ns                ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.477 ns                ;
; N/A                                     ; 36.59 MHz ( period = 27.328 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 36.63 MHz ( period = 27.298 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.649 ns                ;
; N/A                                     ; 36.64 MHz ( period = 27.294 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.647 ns                ;
; N/A                                     ; 36.65 MHz ( period = 27.282 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.642 ns                ;
; N/A                                     ; 36.66 MHz ( period = 27.274 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 36.70 MHz ( period = 27.248 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.605 ns                ;
; N/A                                     ; 36.71 MHz ( period = 27.238 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.592 ns                ;
; N/A                                     ; 36.79 MHz ( period = 27.182 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.570 ns                ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.562 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.152 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.549 ns                ;
; N/A                                     ; 36.84 MHz ( period = 27.146 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.555 ns                ;
; N/A                                     ; 36.85 MHz ( period = 27.136 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.542 ns                ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.342 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.094 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 37.08 MHz ( period = 26.966 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.964 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.293 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.924 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.916 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.477 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.910 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 37.33 MHz ( period = 26.790 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 37.33 MHz ( period = 26.788 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 37.33 MHz ( period = 26.786 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.411 ns                ;
; N/A                                     ; 37.34 MHz ( period = 26.778 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.368 ns                ;
; N/A                                     ; 37.35 MHz ( period = 26.774 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.388 ns                ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.351 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 37.43 MHz ( period = 26.718 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 37.50 MHz ( period = 26.664 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.332 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.608 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.291 ns                ;
; N/A                                     ; 37.63 MHz ( period = 26.578 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.289 ns                ;
; N/A                                     ; 37.63 MHz ( period = 26.574 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.276 ns                ;
; N/A                                     ; 37.65 MHz ( period = 26.562 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.282 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.538 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 37.77 MHz ( period = 26.478 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.225 ns                ;
; N/A                                     ; 37.85 MHz ( period = 26.420 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.227 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.416 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 37.91 MHz ( period = 26.376 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[28] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.166 ns                ;
; N/A                                     ; 37.92 MHz ( period = 26.368 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 37.94 MHz ( period = 26.356 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.156 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.130 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.270 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.268 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.104 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.266 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.090 ns                ;
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.116 ns                ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.106 ns                ;
; N/A                                     ; 38.15 MHz ( period = 26.214 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.087 ns                ;
; N/A                                     ; 38.15 MHz ( period = 26.210 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.086 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.204 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.204 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.198 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 38.21 MHz ( period = 26.168 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[25] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.068 ns                ;
; N/A                                     ; 38.23 MHz ( period = 26.156 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 38.24 MHz ( period = 26.154 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 9.041 ns                ;
; N/A                                     ; 38.33 MHz ( period = 26.090 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.852 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.982 ns )                    ; mux_a:b2v_inst31|mux_a_out[10] ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.916 ns                ;
; N/A                                     ; 38.57 MHz ( period = 25.928 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 38.62 MHz ( period = 25.896 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 38.64 MHz ( period = 25.882 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[27] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 38.69 MHz ( period = 25.848 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.902 ns                ;
; N/A                                     ; 38.70 MHz ( period = 25.842 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 38.70 MHz ( period = 25.840 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.906 ns                ;
; N/A                                     ; 38.72 MHz ( period = 25.826 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 38.77 MHz ( period = 25.792 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[28] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 38.86 MHz ( period = 25.736 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.871 ns                ;
; N/A                                     ; 38.94 MHz ( period = 25.680 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[28] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.817 ns                ;
; N/A                                     ; 38.95 MHz ( period = 25.672 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.643 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[28] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.660 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 39.05 MHz ( period = 25.608 ns )                    ; mux_a:b2v_inst31|mux_a_out[10] ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.809 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.600 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.784 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.590 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.771 ns                ;
; N/A                                     ; 39.13 MHz ( period = 25.558 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[25] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.762 ns                ;
; N/A                                     ; 39.15 MHz ( period = 25.546 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.786 ns                ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.556 ns                ;
; N/A                                     ; 39.18 MHz ( period = 25.526 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 39.22 MHz ( period = 25.500 ns )                    ; mux_a:b2v_inst31|mux_a_out[13] ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.514 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.472 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[25] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.719 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.468 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 39.28 MHz ( period = 25.456 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[25] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.712 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.420 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[24] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.352 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; Registrador:b2v_ALUout|Saida[26] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.624 ns                ;
; N/A                                     ; 39.52 MHz ( period = 25.306 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[28] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.636 ns                ;
; N/A                                     ; 39.57 MHz ( period = 25.272 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[27] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.645 ns                ;
; N/A                                     ; 39.59 MHz ( period = 25.258 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[28] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.606 ns                ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; Registrador:b2v_EPC|Saida[31]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 39.64 MHz ( period = 25.228 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.617 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.186 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[27] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 39.73 MHz ( period = 25.170 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[27] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.595 ns                ;
; N/A                                     ; 39.74 MHz ( period = 25.164 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.389 ns                ;
; N/A                                     ; 39.80 MHz ( period = 25.128 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 39.80 MHz ( period = 25.126 ns )                    ; mux_a:b2v_inst31|mux_a_out[13] ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 39.80 MHz ( period = 25.124 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.537 ns                ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; mux_a:b2v_inst31|mux_a_out[10] ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 39.84 MHz ( period = 25.098 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[25] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.538 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.519 ns                ;
; N/A                                     ; 39.92 MHz ( period = 25.050 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[25] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; mux_a:b2v_inst31|mux_a_out[14] ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.235 ns                ;
; N/A                                     ; 39.99 MHz ( period = 25.006 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.291 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; mux_a:b2v_inst31|mux_a_out[10] ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.507 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.490 ns                ;
; N/A                                     ; 40.03 MHz ( period = 24.982 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.477 ns                ;
; N/A                                     ; 40.08 MHz ( period = 24.952 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; mux_a:b2v_inst31|mux_a_out[12] ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.225 ns                ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_ALUout|Saida[23] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 40.29 MHz ( period = 24.820 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; Registrador:b2v_EPC|Saida[30]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.391 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; mux_a:b2v_inst31|mux_a_out[5]  ; Registrador:b2v_ALUout|Saida[27] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; mux_a:b2v_inst31|mux_a_out[10] ; controle:b2v_inst7|state[2]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.764 ns )                    ; mux_a:b2v_inst31|mux_a_out[4]  ; Registrador:b2v_ALUout|Saida[27] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.391 ns                ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.335 ns                ;
; N/A                                     ; 40.51 MHz ( period = 24.684 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; Registrador:b2v_EPC|Saida[29]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.674 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; Registrador:b2v_EPC|Saida[28]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.291 ns                ;
; N/A                                     ; 40.56 MHz ( period = 24.652 ns )                    ; mux_a:b2v_inst31|mux_a_out[6]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.309 ns                ;
; N/A                                     ; 40.57 MHz ( period = 24.646 ns )                    ; mux_a:b2v_inst31|mux_a_out[11] ; controle:b2v_inst7|PCSource[0]   ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 40.58 MHz ( period = 24.644 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_EPC|Saida[26]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.107 ns                ;
; N/A                                     ; 40.58 MHz ( period = 24.640 ns )                    ; mux_a:b2v_inst31|mux_a_out[13] ; controle:b2v_inst7|state[3]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.171 ns                ;
; N/A                                     ; 40.59 MHz ( period = 24.636 ns )                    ; mux_a:b2v_inst31|mux_a_out[14] ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 40.61 MHz ( period = 24.626 ns )                    ; mux_a:b2v_inst31|mux_a_out[10] ; controle:b2v_inst7|state[0]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.323 ns                ;
; N/A                                     ; 40.62 MHz ( period = 24.620 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.323 ns                ;
; N/A                                     ; 40.67 MHz ( period = 24.588 ns )                    ; mux_a:b2v_inst31|mux_a_out[9]  ; Registrador:b2v_ALUout|Saida[29] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 40.73 MHz ( period = 24.554 ns )                    ; mux_a:b2v_inst31|mux_a_out[12] ; controle:b2v_inst7|PCControl     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 40.79 MHz ( period = 24.514 ns )                    ; mux_a:b2v_inst31|mux_a_out[1]  ; Registrador:b2v_ALUout|Saida[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.231 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.510 ns )                    ; mux_a:b2v_inst31|mux_a_out[13] ; controle:b2v_inst7|state[4]      ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.506 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[25]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.462 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_EPC|Saida[27]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.225 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.458 ns )                    ; mux_a:b2v_inst31|mux_a_out[0]  ; Registrador:b2v_EPC|Saida[24]    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.237 ns                ;
; N/A                                     ; 40.94 MHz ( period = 24.428 ns )                    ; mux_a:b2v_inst31|mux_a_out[2]  ; Registrador:b2v_ALUout|Saida[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.188 ns                ;
; N/A                                     ; 40.96 MHz ( period = 24.412 ns )                    ; mux_a:b2v_inst31|mux_a_out[3]  ; Registrador:b2v_ALUout|Saida[22] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 40.97 MHz ( period = 24.408 ns )                    ; mux_a:b2v_inst31|mux_a_out[7]  ; Registrador:b2v_ALUout|Saida[30] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.217 ns                ;
; N/A                                     ; 41.13 MHz ( period = 24.312 ns )                    ; mux_a:b2v_inst31|mux_a_out[8]  ; Registrador:b2v_ALUout|Saida[31] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 8.137 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK'                                                                                                                                                                                                                                             ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[27]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[27]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[6]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[6]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[8]                     ; mux_pc_source:b2v_inst35|mux_pc_source_out[8]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[22]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[22]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[10]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[10]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_A|Saida[9]                          ; mux_a:b2v_inst31|mux_a_out[9]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[29]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[29]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[28]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[28]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[20]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[20]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[2]       ; mux_pc_source:b2v_inst35|mux_pc_source_out[2]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[17]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[17]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[4]       ; mux_pc_source:b2v_inst35|mux_pc_source_out[4]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[0]                          ; set_store_size:b2v_inst10|set_store_size_out[0]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[22]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[22] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[21]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[21]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[18]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[18] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[18]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[18]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[11]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[11]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[13]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[13]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[6]                          ; set_store_size:b2v_inst10|set_store_size_out[6]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[1]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[1]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[2]                          ; set_store_size:b2v_inst10|set_store_size_out[2]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[7]                          ; set_store_size:b2v_inst10|set_store_size_out[7]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[5]                          ; set_store_size:b2v_inst10|set_store_size_out[5]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[3]                          ; set_store_size:b2v_inst10|set_store_size_out[3]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[1]                          ; set_store_size:b2v_inst10|set_store_size_out[1]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[1]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[1]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[28]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[28]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[14]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[14] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[14]                       ; mux_data_source:b2v_inst30|mux_dataSource_out[14] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[22]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[22]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[19]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[19]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[23]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[23] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[6]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[22] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[17]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[17] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[4]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[4]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_A|Saida[28]                         ; mux_a:b2v_inst31|mux_a_out[28]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[13]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[13] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[21]      ; mux_a:b2v_inst31|mux_a_out[21]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[14]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[14] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[4]                          ; set_store_size:b2v_inst10|set_store_size_out[4]   ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[23]      ; mux_a:b2v_inst31|mux_a_out[23]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[30]      ; set_store_size:b2v_inst10|set_store_size_out[30]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[8]       ; mux_pc_source:b2v_inst35|mux_pc_source_out[8]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[19]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[19]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[8]       ; mux_a:b2v_inst31|mux_a_out[8]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[5]       ; mux_a:b2v_inst31|mux_a_out[5]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[27]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[27]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[31]      ; mux_a:b2v_inst31|mux_a_out[31]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[30]      ; mux_a:b2v_inst31|mux_a_out[30]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[17]                        ; mux_a:b2v_inst31|mux_a_out[17]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[3]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[3]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[13]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[13] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[30]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[30]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[30]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[30]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[10]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[10] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|PCSource[0]                      ; mux_pc_source:b2v_inst35|mux_pc_source_out[8]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[15]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[15]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[11]      ; set_store_size:b2v_inst10|set_store_size_out[11]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[24]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[24] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[3]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[3]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[5]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[5]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[18]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[18]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[25]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[25]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[15]                       ; mux_data_source:b2v_inst30|mux_dataSource_out[15] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[31]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[31]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[29]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[29]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|PCSource[0]                      ; mux_pc_source:b2v_inst35|mux_pc_source_out[21]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[16]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[16]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[26]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[26]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[3]       ; set_load_size:b2v_inst11|set_load_size_out[3]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[29]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[29] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[3]       ; mux_pc_source:b2v_inst35|mux_pc_source_out[3]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[29]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[29]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[28]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[28] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[21]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[21]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[26]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[26]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[8]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[8]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[6]       ; mux_pc_source:b2v_inst35|mux_pc_source_out[6]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_A|Saida[12]                         ; mux_a:b2v_inst31|mux_a_out[12]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[13]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[13]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[12]                        ; mux_a:b2v_inst31|mux_a_out[12]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[10]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[10]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[11]      ; mux_a:b2v_inst31|mux_a_out[11]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[23]                        ; mux_a:b2v_inst31|mux_a_out[23]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[27]      ; set_store_size:b2v_inst10|set_store_size_out[27]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[29]      ; set_store_size:b2v_inst10|set_store_size_out[29]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[0]       ; set_load_size:b2v_inst11|set_load_size_out[0]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[14]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[14] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|PCSource[0]                      ; mux_pc_source:b2v_inst35|mux_pc_source_out[2]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[27]                        ; mux_a:b2v_inst31|mux_a_out[27]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[11]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[11]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[3]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[3]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[0]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[0]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[15]                        ; mux_a:b2v_inst31|mux_a_out[15]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[21]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[21] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[25]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[25] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[31]      ; set_store_size:b2v_inst10|set_store_size_out[31]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[28]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[28] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr25_21[0]                   ; mux_pc_source:b2v_inst35|mux_pc_source_out[23]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[1]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[1]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[31]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[31]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[28]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[28]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[30]                        ; mux_a:b2v_inst31|mux_a_out[30]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[4]       ; set_load_size:b2v_inst11|set_load_size_out[4]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[1]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[3]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[28]      ; mux_a:b2v_inst31|mux_a_out[28]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[8]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[8]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[8]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[10]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[8]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[8]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[10]                       ; mux_data_source:b2v_inst30|mux_dataSource_out[10] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[17]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[17]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[15]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[24] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[29]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[29]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[12]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[28] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[10]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[10] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[5]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[5]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[6]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[6]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[23]                       ; mux_data_source:b2v_inst30|mux_dataSource_out[23] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[11]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[11]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr20_16[0]                   ; mux_regDest:b2v_inst37|mux_regDest_out[0]         ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[17]      ; mux_a:b2v_inst31|mux_a_out[17]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[9]                     ; mux_pc_source:b2v_inst35|mux_pc_source_out[9]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[14]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[14] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[2]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[18] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[4]       ; mux_a:b2v_inst31|mux_a_out[4]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[20]      ; set_store_size:b2v_inst10|set_store_size_out[20]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[1]                        ; mux_pc_source:b2v_inst35|mux_pc_source_out[1]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[14]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[14]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[4]                     ; mux_pc_source:b2v_inst35|mux_pc_source_out[4]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[19]                        ; mux_a:b2v_inst31|mux_a_out[19]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[3]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[19] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[8]                         ; mux_a:b2v_inst31|mux_a_out[8]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[10]      ; mux_pc_source:b2v_inst35|mux_pc_source_out[10]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[19]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[19] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[5]       ; mux_pc_source:b2v_inst35|mux_pc_source_out[5]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[17]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[17] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[31]                        ; mux_a:b2v_inst31|mux_a_out[31]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_A|Saida[16]                         ; mux_a:b2v_inst31|mux_a_out[16]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[12]      ; mux_a:b2v_inst31|mux_a_out[12]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[4]                         ; mux_data_source:b2v_inst30|mux_dataSource_out[4]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[25]      ; set_store_size:b2v_inst10|set_store_size_out[25]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|PCSource[0]                      ; mux_pc_source:b2v_inst35|mux_pc_source_out[19]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[26]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[26] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[13]      ; mux_a:b2v_inst31|mux_a_out[13]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[12]      ; set_store_size:b2v_inst10|set_store_size_out[12]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[18]      ; set_store_size:b2v_inst10|set_store_size_out[18]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[0]                     ; mux_pc_source:b2v_inst35|mux_pc_source_out[0]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[9]                         ; mux_a:b2v_inst31|mux_a_out[9]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[14]      ; mux_a:b2v_inst31|mux_a_out[14]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[3]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[3]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[15]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[15] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[15]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[23] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[3]       ; mux_a:b2v_inst31|mux_a_out[3]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[26]      ; set_store_size:b2v_inst10|set_store_size_out[26]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[23]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[23] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[11]                        ; mux_a:b2v_inst31|mux_a_out[11]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[15]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[18] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[30]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[30]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:b2v_inst12|temp[13]                       ; mux_data_source:b2v_inst30|mux_dataSource_out[13] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[20]                        ; mux_a:b2v_inst31|mux_a_out[20]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[12]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[12] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[3]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[5]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[13]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[13] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[14]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[14]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[22]                        ; mux_a:b2v_inst31|mux_a_out[22]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[1]                          ; mux_data_source:b2v_inst30|mux_dataSource_out[1]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[17]      ; set_store_size:b2v_inst10|set_store_size_out[17]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[7]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[23] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[1]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[17] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[28]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[28]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[27]      ; mux_a:b2v_inst31|mux_a_out[27]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[20]      ; mux_a:b2v_inst31|mux_a_out[20]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[25]      ; mux_a:b2v_inst31|mux_a_out[25]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[19]                         ; set_store_size:b2v_inst10|set_store_size_out[19]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[21]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[21] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[28]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[28] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[28]                        ; mux_a:b2v_inst31|mux_a_out[28]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[19]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[19]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[8]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[24] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[18]      ; mux_a:b2v_inst31|mux_a_out[18]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[31]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[31]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_B|Saida[15]                         ; set_store_size:b2v_inst10|set_store_size_out[15]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[6]                         ; mux_a:b2v_inst31|mux_a_out[6]                     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_PC|Saida[21]                        ; mux_a:b2v_inst31|mux_a_out[21]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[23]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[23]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|PCSource[0]                      ; mux_pc_source:b2v_inst35|mux_pc_source_out[0]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_LO|Saida[12]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[12] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:b2v_inst2|Instr15_0[15]                   ; mux_data_source:b2v_inst30|mux_dataSource_out[25] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[6]                     ; mux_pc_source:b2v_inst35|mux_pc_source_out[6]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[28]      ; set_store_size:b2v_inst10|set_store_size_out[28]  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_EPC|Saida[12]                       ; mux_pc_source:b2v_inst35|mux_pc_source_out[12]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|muxAControl[1]                   ; mux_a:b2v_inst31|mux_a_out[14]                    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; controle:b2v_inst7|PCSource[0]                      ; mux_pc_source:b2v_inst35|mux_pc_source_out[17]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[3]                     ; mux_pc_source:b2v_inst35|mux_pc_source_out[3]     ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_Memory_Data_Register|Saida[30]      ; set_load_size:b2v_inst11|set_load_size_out[30]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[29]                    ; mux_data_source:b2v_inst30|mux_dataSource_out[29] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_HI|Saida[16]                        ; mux_data_source:b2v_inst30|mux_dataSource_out[16] ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[27]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[27]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:b2v_ALUout|Saida[20]                    ; mux_pc_source:b2v_inst35|mux_pc_source_out[20]    ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.869 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                   ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+---------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+---------------------------------+----------+
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[54]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[53]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[52]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[51]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[50]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[49]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[48]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[47]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[46]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[45]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[44]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[43]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[42]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[41]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[40]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.718 ns  ; RESET ; div:b2v_inst15|Resto[39]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[16]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[17]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[18]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[19]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[20]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[21]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[22]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[23]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[30]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[28]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[29]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[24]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[25]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[26]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[27]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.680 ns  ; RESET ; div:b2v_inst15|Resto[15]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[31]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[38]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[37]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[36]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[35]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[34]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[33]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.547 ns  ; RESET ; div:b2v_inst15|Resto[32]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[62]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[61]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[60]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[59]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[58]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[57]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[56]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.545 ns  ; RESET ; div:b2v_inst15|Resto[55]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[1]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[2]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[3]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[4]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[5]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[6]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[7]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[0]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[8]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[12]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[10]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[9]         ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[13]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[11]        ; CLOCK    ;
; N/A                                     ; None                                                ; 12.402 ns  ; RESET ; div:b2v_inst15|Resto[14]        ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[9]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[16]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[17]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[18]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[19]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[20]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Quociente[30]    ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Quociente[31]    ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[10]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Quociente[29]    ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[15]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[14]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[11]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[12]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.742 ns  ; RESET ; div:b2v_inst15|Divisor[13]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[50]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[49]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[48]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[47]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[46]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[45]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[44]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.669 ns  ; RESET ; div:b2v_inst15|Divisor[43]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[62]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[61]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[60]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[59]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[58]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[57]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[56]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.653 ns  ; RESET ; div:b2v_inst15|Divisor[55]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.618 ns  ; RESET ; div:b2v_inst15|Divisor[54]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.618 ns  ; RESET ; div:b2v_inst15|Divisor[53]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.618 ns  ; RESET ; div:b2v_inst15|Divisor[52]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.618 ns  ; RESET ; div:b2v_inst15|Divisor[51]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.618 ns  ; RESET ; div:b2v_inst15|Divisor[42]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[1]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[2]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[3]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[4]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[5]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[6]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[7]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[0]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.485 ns  ; RESET ; div:b2v_inst15|Divisor[8]       ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[34]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[35]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[36]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[37]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[38]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[39]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[41]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.340 ns  ; RESET ; div:b2v_inst15|Divisor[40]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[21]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[22]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[23]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[30]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[28]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[29]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[24]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[25]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[26]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[27]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[31]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[32]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.338 ns  ; RESET ; div:b2v_inst15|Divisor[33]      ; CLOCK    ;
; N/A                                     ; None                                                ; 11.189 ns  ; RESET ; mult:b2v_inst14|Produto[64]     ; CLOCK    ;
; N/A                                     ; None                                                ; 11.156 ns  ; RESET ; mult:b2v_inst14|Produto[62]     ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[1]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[2]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[3]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[4]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[5]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[6]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[7]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[0]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[8]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[12]  ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[10]  ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[9]   ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[13]  ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[11]  ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[14]  ; CLOCK    ;
; N/A                                     ; None                                                ; 11.153 ns  ; RESET ; div:b2v_inst15|hi_entrance[15]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[16]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[17]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[18]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[19]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[20]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[21]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[22]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[23]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[30]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[28]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[29]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[24]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[25]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[26]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[27]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.981 ns  ; RESET ; div:b2v_inst15|hi_entrance[31]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.868 ns  ; RESET ; mult:b2v_inst14|Produto[59]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[1]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[2]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[3]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[4]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[5]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[6]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[7]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[0]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[8]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[12]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[10]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[9]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[13]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[11]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.555 ns  ; RESET ; div:b2v_inst15|Quociente[14]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.414 ns  ; RESET ; mult:b2v_inst14|hi_entrance[22] ; CLOCK    ;
; N/A                                     ; None                                                ; 10.330 ns  ; RESET ; mult:b2v_inst14|hi_entrance[27] ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[16]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[17]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[18]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[19]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[20]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[21]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[22]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[23]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[15]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[28]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[24]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[25]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[26]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.285 ns  ; RESET ; div:b2v_inst15|Quociente[27]    ; CLOCK    ;
; N/A                                     ; None                                                ; 10.282 ns  ; RESET ; mult:b2v_inst14|Produto[58]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.171 ns  ; RESET ; mult:b2v_inst14|Produto[56]     ; CLOCK    ;
; N/A                                     ; None                                                ; 10.157 ns  ; RESET ; mult:b2v_inst14|hi_entrance[28] ; CLOCK    ;
; N/A                                     ; None                                                ; 10.110 ns  ; RESET ; mult:b2v_inst14|hi_entrance[9]  ; CLOCK    ;
; N/A                                     ; None                                                ; 10.103 ns  ; RESET ; div:b2v_inst15|lo_entrance[16]  ; CLOCK    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+---------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+---------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                              ; To             ; From Clock ;
+-------+--------------+------------+---------------------------------------------------+----------------+------------+
; N/A   ; None         ; 12.529 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[0]  ; Write_data[0]  ; CLOCK      ;
; N/A   ; None         ; 12.263 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[5]  ; Write_data[5]  ; CLOCK      ;
; N/A   ; None         ; 12.131 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[18] ; Write_data[18] ; CLOCK      ;
; N/A   ; None         ; 11.903 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[6]  ; Write_data[6]  ; CLOCK      ;
; N/A   ; None         ; 11.707 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[7]  ; Write_data[7]  ; CLOCK      ;
; N/A   ; None         ; 11.560 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[19] ; Write_data[19] ; CLOCK      ;
; N/A   ; None         ; 11.420 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[22] ; Write_data[22] ; CLOCK      ;
; N/A   ; None         ; 11.419 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[28] ; Write_data[28] ; CLOCK      ;
; N/A   ; None         ; 11.350 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[17] ; Write_data[17] ; CLOCK      ;
; N/A   ; None         ; 11.293 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[20] ; Write_data[20] ; CLOCK      ;
; N/A   ; None         ; 11.289 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[9]  ; Write_data[9]  ; CLOCK      ;
; N/A   ; None         ; 11.137 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[23] ; Write_data[23] ; CLOCK      ;
; N/A   ; None         ; 11.113 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[14] ; Write_data[14] ; CLOCK      ;
; N/A   ; None         ; 11.110 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[3]  ; Write_data[3]  ; CLOCK      ;
; N/A   ; None         ; 11.076 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[12] ; Write_data[12] ; CLOCK      ;
; N/A   ; None         ; 11.060 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[13] ; Write_data[13] ; CLOCK      ;
; N/A   ; None         ; 11.044 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[11] ; Write_data[11] ; CLOCK      ;
; N/A   ; None         ; 10.971 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[4]  ; Write_data[4]  ; CLOCK      ;
; N/A   ; None         ; 10.948 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[24] ; Write_data[24] ; CLOCK      ;
; N/A   ; None         ; 10.929 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[29] ; Write_data[29] ; CLOCK      ;
; N/A   ; None         ; 10.853 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[26] ; Write_data[26] ; CLOCK      ;
; N/A   ; None         ; 10.844 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[15] ; Write_data[15] ; CLOCK      ;
; N/A   ; None         ; 10.829 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[25] ; Write_data[25] ; CLOCK      ;
; N/A   ; None         ; 10.757 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[16] ; Write_data[16] ; CLOCK      ;
; N/A   ; None         ; 10.668 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[10] ; Write_data[10] ; CLOCK      ;
; N/A   ; None         ; 10.653 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[27] ; Write_data[27] ; CLOCK      ;
; N/A   ; None         ; 10.502 ns  ; set_store_size:b2v_inst10|set_store_size_out[24]  ; Mem_in[24]     ; CLOCK      ;
; N/A   ; None         ; 10.447 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[21] ; Write_data[21] ; CLOCK      ;
; N/A   ; None         ; 10.430 ns  ; set_store_size:b2v_inst10|set_store_size_out[5]   ; Mem_in[5]      ; CLOCK      ;
; N/A   ; None         ; 10.422 ns  ; set_store_size:b2v_inst10|set_store_size_out[3]   ; Mem_in[3]      ; CLOCK      ;
; N/A   ; None         ; 10.413 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[1]  ; Write_data[1]  ; CLOCK      ;
; N/A   ; None         ; 10.406 ns  ; set_store_size:b2v_inst10|set_store_size_out[29]  ; Mem_in[29]     ; CLOCK      ;
; N/A   ; None         ; 10.379 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[2]  ; Write_data[2]  ; CLOCK      ;
; N/A   ; None         ; 10.360 ns  ; set_store_size:b2v_inst10|set_store_size_out[4]   ; Mem_in[4]      ; CLOCK      ;
; N/A   ; None         ; 10.344 ns  ; set_store_size:b2v_inst10|set_store_size_out[2]   ; Mem_in[2]      ; CLOCK      ;
; N/A   ; None         ; 10.324 ns  ; set_store_size:b2v_inst10|set_store_size_out[20]  ; Mem_in[20]     ; CLOCK      ;
; N/A   ; None         ; 10.262 ns  ; mux_data_source:b2v_inst30|mux_dataSource_out[31] ; Write_data[31] ; CLOCK      ;
; N/A   ; None         ; 10.141 ns  ; set_store_size:b2v_inst10|set_store_size_out[22]  ; Mem_in[22]     ; CLOCK      ;
; N/A   ; None         ; 10.122 ns  ; set_store_size:b2v_inst10|set_store_size_out[21]  ; Mem_in[21]     ; CLOCK      ;
; N/A   ; None         ; 10.111 ns  ; set_store_size:b2v_inst10|set_store_size_out[12]  ; Mem_in[12]     ; CLOCK      ;
; N/A   ; None         ; 10.108 ns  ; set_store_size:b2v_inst10|set_store_size_out[13]  ; Mem_in[13]     ; CLOCK      ;
; N/A   ; None         ; 10.086 ns  ; set_store_size:b2v_inst10|set_store_size_out[25]  ; Mem_in[25]     ; CLOCK      ;
; N/A   ; None         ; 10.036 ns  ; set_store_size:b2v_inst10|set_store_size_out[15]  ; Mem_in[15]     ; CLOCK      ;
; N/A   ; None         ; 10.017 ns  ; set_store_size:b2v_inst10|set_store_size_out[18]  ; Mem_in[18]     ; CLOCK      ;
; N/A   ; None         ; 9.935 ns   ; set_store_size:b2v_inst10|set_store_size_out[14]  ; Mem_in[14]     ; CLOCK      ;
; N/A   ; None         ; 9.914 ns   ; mux_data_source:b2v_inst30|mux_dataSource_out[30] ; Write_data[30] ; CLOCK      ;
; N/A   ; None         ; 9.914 ns   ; mux_data_source:b2v_inst30|mux_dataSource_out[8]  ; Write_data[8]  ; CLOCK      ;
; N/A   ; None         ; 9.873 ns   ; set_store_size:b2v_inst10|set_store_size_out[7]   ; Mem_in[7]      ; CLOCK      ;
; N/A   ; None         ; 9.862 ns   ; mux_regDest:b2v_inst37|mux_regDest_out[0]         ; Write_reg[0]   ; CLOCK      ;
; N/A   ; None         ; 9.852 ns   ; set_store_size:b2v_inst10|set_store_size_out[8]   ; Mem_in[8]      ; CLOCK      ;
; N/A   ; None         ; 9.847 ns   ; set_store_size:b2v_inst10|set_store_size_out[19]  ; Mem_in[19]     ; CLOCK      ;
; N/A   ; None         ; 9.825 ns   ; set_store_size:b2v_inst10|set_store_size_out[23]  ; Mem_in[23]     ; CLOCK      ;
; N/A   ; None         ; 9.824 ns   ; set_store_size:b2v_inst10|set_store_size_out[9]   ; Mem_in[9]      ; CLOCK      ;
; N/A   ; None         ; 9.823 ns   ; set_store_size:b2v_inst10|set_store_size_out[28]  ; Mem_in[28]     ; CLOCK      ;
; N/A   ; None         ; 9.820 ns   ; set_store_size:b2v_inst10|set_store_size_out[17]  ; Mem_in[17]     ; CLOCK      ;
; N/A   ; None         ; 9.808 ns   ; set_store_size:b2v_inst10|set_store_size_out[1]   ; Mem_in[1]      ; CLOCK      ;
; N/A   ; None         ; 9.805 ns   ; mux_regDest:b2v_inst37|mux_regDest_out[1]         ; Write_reg[1]   ; CLOCK      ;
; N/A   ; None         ; 9.804 ns   ; set_store_size:b2v_inst10|set_store_size_out[11]  ; Mem_in[11]     ; CLOCK      ;
; N/A   ; None         ; 9.783 ns   ; set_store_size:b2v_inst10|set_store_size_out[0]   ; Mem_in[0]      ; CLOCK      ;
; N/A   ; None         ; 9.778 ns   ; set_store_size:b2v_inst10|set_store_size_out[27]  ; Mem_in[27]     ; CLOCK      ;
; N/A   ; None         ; 9.775 ns   ; set_store_size:b2v_inst10|set_store_size_out[30]  ; Mem_in[30]     ; CLOCK      ;
; N/A   ; None         ; 9.712 ns   ; set_store_size:b2v_inst10|set_store_size_out[31]  ; Mem_in[31]     ; CLOCK      ;
; N/A   ; None         ; 9.500 ns   ; set_store_size:b2v_inst10|set_store_size_out[10]  ; Mem_in[10]     ; CLOCK      ;
; N/A   ; None         ; 9.470 ns   ; set_store_size:b2v_inst10|set_store_size_out[26]  ; Mem_in[26]     ; CLOCK      ;
; N/A   ; None         ; 9.452 ns   ; set_store_size:b2v_inst10|set_store_size_out[16]  ; Mem_in[16]     ; CLOCK      ;
; N/A   ; None         ; 9.338 ns   ; set_store_size:b2v_inst10|set_store_size_out[6]   ; Mem_in[6]      ; CLOCK      ;
; N/A   ; None         ; 9.233 ns   ; mux_regDest:b2v_inst37|mux_regDest_out[4]         ; Write_reg[4]   ; CLOCK      ;
; N/A   ; None         ; 9.097 ns   ; mux_regDest:b2v_inst37|mux_regDest_out[3]         ; Write_reg[3]   ; CLOCK      ;
; N/A   ; None         ; 8.814 ns   ; mux_regDest:b2v_inst37|mux_regDest_out[2]         ; Write_reg[2]   ; CLOCK      ;
; N/A   ; None         ; 7.730 ns   ; Instr_Reg:b2v_inst2|Instr25_21[0]                 ; Instr25_21[0]  ; CLOCK      ;
; N/A   ; None         ; 7.546 ns   ; Instr_Reg:b2v_inst2|Instr20_16[0]                 ; Instr20_16[0]  ; CLOCK      ;
; N/A   ; None         ; 7.504 ns   ; Instr_Reg:b2v_inst2|Instr15_0[14]                 ; Instr15_0[14]  ; CLOCK      ;
; N/A   ; None         ; 7.481 ns   ; Instr_Reg:b2v_inst2|Instr25_21[3]                 ; Instr25_21[3]  ; CLOCK      ;
; N/A   ; None         ; 7.467 ns   ; Registrador:b2v_B|Saida[24]                       ; Saida_b[24]    ; CLOCK      ;
; N/A   ; None         ; 7.393 ns   ; Instr_Reg:b2v_inst2|Instr31_26[4]                 ; Instr31_26[4]  ; CLOCK      ;
; N/A   ; None         ; 7.188 ns   ; Instr_Reg:b2v_inst2|Instr15_0[15]                 ; Instr15_0[15]  ; CLOCK      ;
; N/A   ; None         ; 7.173 ns   ; Instr_Reg:b2v_inst2|Instr25_21[1]                 ; Instr25_21[1]  ; CLOCK      ;
; N/A   ; None         ; 7.053 ns   ; Registrador:b2v_B|Saida[10]                       ; Saida_b[10]    ; CLOCK      ;
; N/A   ; None         ; 6.982 ns   ; Registrador:b2v_B|Saida[15]                       ; Saida_b[15]    ; CLOCK      ;
; N/A   ; None         ; 6.980 ns   ; Registrador:b2v_B|Saida[18]                       ; Saida_b[18]    ; CLOCK      ;
; N/A   ; None         ; 6.840 ns   ; Instr_Reg:b2v_inst2|Instr15_0[9]                  ; Instr15_0[9]   ; CLOCK      ;
; N/A   ; None         ; 6.834 ns   ; Instr_Reg:b2v_inst2|Instr15_0[4]                  ; Instr15_0[4]   ; CLOCK      ;
; N/A   ; None         ; 6.787 ns   ; Registrador:b2v_B|Saida[13]                       ; Saida_b[13]    ; CLOCK      ;
; N/A   ; None         ; 6.768 ns   ; Instr_Reg:b2v_inst2|Instr31_26[2]                 ; Instr31_26[2]  ; CLOCK      ;
; N/A   ; None         ; 6.746 ns   ; Registrador:b2v_B|Saida[7]                        ; Saida_b[7]     ; CLOCK      ;
; N/A   ; None         ; 6.746 ns   ; Instr_Reg:b2v_inst2|Instr25_21[4]                 ; Instr25_21[4]  ; CLOCK      ;
; N/A   ; None         ; 6.623 ns   ; Registrador:b2v_B|Saida[31]                       ; Saida_b[31]    ; CLOCK      ;
; N/A   ; None         ; 6.623 ns   ; Registrador:b2v_B|Saida[22]                       ; Saida_b[22]    ; CLOCK      ;
; N/A   ; None         ; 6.612 ns   ; Instr_Reg:b2v_inst2|Instr25_21[2]                 ; Instr25_21[2]  ; CLOCK      ;
; N/A   ; None         ; 6.585 ns   ; Registrador:b2v_B|Saida[11]                       ; Saida_b[11]    ; CLOCK      ;
; N/A   ; None         ; 6.577 ns   ; Registrador:b2v_B|Saida[14]                       ; Saida_b[14]    ; CLOCK      ;
; N/A   ; None         ; 6.555 ns   ; Instr_Reg:b2v_inst2|Instr31_26[5]                 ; Instr31_26[5]  ; CLOCK      ;
; N/A   ; None         ; 6.548 ns   ; Registrador:b2v_B|Saida[4]                        ; Saida_b[4]     ; CLOCK      ;
; N/A   ; None         ; 6.480 ns   ; Registrador:b2v_B|Saida[21]                       ; Saida_b[21]    ; CLOCK      ;
; N/A   ; None         ; 6.464 ns   ; Instr_Reg:b2v_inst2|Instr15_0[5]                  ; Instr15_0[5]   ; CLOCK      ;
; N/A   ; None         ; 6.450 ns   ; Instr_Reg:b2v_inst2|Instr20_16[4]                 ; Instr20_16[4]  ; CLOCK      ;
; N/A   ; None         ; 6.414 ns   ; Registrador:b2v_B|Saida[9]                        ; Saida_b[9]     ; CLOCK      ;
; N/A   ; None         ; 6.412 ns   ; Instr_Reg:b2v_inst2|Instr15_0[13]                 ; Instr15_0[13]  ; CLOCK      ;
; N/A   ; None         ; 6.369 ns   ; Instr_Reg:b2v_inst2|Instr15_0[11]                 ; Instr15_0[11]  ; CLOCK      ;
; N/A   ; None         ; 6.323 ns   ; Registrador:b2v_B|Saida[20]                       ; Saida_b[20]    ; CLOCK      ;
; N/A   ; None         ; 6.320 ns   ; Instr_Reg:b2v_inst2|Instr15_0[6]                  ; Instr15_0[6]   ; CLOCK      ;
; N/A   ; None         ; 6.316 ns   ; Registrador:b2v_B|Saida[1]                        ; Saida_b[1]     ; CLOCK      ;
; N/A   ; None         ; 6.291 ns   ; Registrador:b2v_B|Saida[3]                        ; Saida_b[3]     ; CLOCK      ;
; N/A   ; None         ; 6.287 ns   ; Instr_Reg:b2v_inst2|Instr15_0[10]                 ; Instr15_0[10]  ; CLOCK      ;
; N/A   ; None         ; 6.228 ns   ; Registrador:b2v_B|Saida[27]                       ; Saida_b[27]    ; CLOCK      ;
; N/A   ; None         ; 6.227 ns   ; Registrador:b2v_B|Saida[12]                       ; Saida_b[12]    ; CLOCK      ;
; N/A   ; None         ; 6.226 ns   ; Instr_Reg:b2v_inst2|Instr20_16[1]                 ; Instr20_16[1]  ; CLOCK      ;
; N/A   ; None         ; 6.225 ns   ; Instr_Reg:b2v_inst2|Instr15_0[1]                  ; Instr15_0[1]   ; CLOCK      ;
; N/A   ; None         ; 6.175 ns   ; Registrador:b2v_B|Saida[30]                       ; Saida_b[30]    ; CLOCK      ;
; N/A   ; None         ; 6.164 ns   ; Instr_Reg:b2v_inst2|Instr15_0[8]                  ; Instr15_0[8]   ; CLOCK      ;
; N/A   ; None         ; 6.121 ns   ; Registrador:b2v_B|Saida[29]                       ; Saida_b[29]    ; CLOCK      ;
; N/A   ; None         ; 6.114 ns   ; Instr_Reg:b2v_inst2|Instr20_16[3]                 ; Instr20_16[3]  ; CLOCK      ;
; N/A   ; None         ; 6.074 ns   ; Instr_Reg:b2v_inst2|Instr15_0[12]                 ; Instr15_0[12]  ; CLOCK      ;
; N/A   ; None         ; 6.068 ns   ; Instr_Reg:b2v_inst2|Instr20_16[2]                 ; Instr20_16[2]  ; CLOCK      ;
; N/A   ; None         ; 6.046 ns   ; Registrador:b2v_B|Saida[0]                        ; Saida_b[0]     ; CLOCK      ;
; N/A   ; None         ; 6.007 ns   ; Registrador:b2v_B|Saida[19]                       ; Saida_b[19]    ; CLOCK      ;
; N/A   ; None         ; 5.999 ns   ; Instr_Reg:b2v_inst2|Instr15_0[2]                  ; Instr15_0[2]   ; CLOCK      ;
; N/A   ; None         ; 5.959 ns   ; Instr_Reg:b2v_inst2|Instr15_0[3]                  ; Instr15_0[3]   ; CLOCK      ;
; N/A   ; None         ; 5.944 ns   ; Instr_Reg:b2v_inst2|Instr15_0[0]                  ; Instr15_0[0]   ; CLOCK      ;
; N/A   ; None         ; 5.924 ns   ; Registrador:b2v_B|Saida[16]                       ; Saida_b[16]    ; CLOCK      ;
; N/A   ; None         ; 5.913 ns   ; Registrador:b2v_B|Saida[17]                       ; Saida_b[17]    ; CLOCK      ;
; N/A   ; None         ; 5.910 ns   ; Registrador:b2v_B|Saida[28]                       ; Saida_b[28]    ; CLOCK      ;
; N/A   ; None         ; 5.790 ns   ; Registrador:b2v_B|Saida[6]                        ; Saida_b[6]     ; CLOCK      ;
; N/A   ; None         ; 5.785 ns   ; Instr_Reg:b2v_inst2|Instr15_0[7]                  ; Instr15_0[7]   ; CLOCK      ;
; N/A   ; None         ; 5.756 ns   ; Registrador:b2v_B|Saida[26]                       ; Saida_b[26]    ; CLOCK      ;
; N/A   ; None         ; 5.738 ns   ; Registrador:b2v_B|Saida[8]                        ; Saida_b[8]     ; CLOCK      ;
; N/A   ; None         ; 5.737 ns   ; Registrador:b2v_B|Saida[2]                        ; Saida_b[2]     ; CLOCK      ;
; N/A   ; None         ; 5.710 ns   ; Registrador:b2v_B|Saida[23]                       ; Saida_b[23]    ; CLOCK      ;
; N/A   ; None         ; 5.679 ns   ; Registrador:b2v_B|Saida[25]                       ; Saida_b[25]    ; CLOCK      ;
; N/A   ; None         ; 5.635 ns   ; Instr_Reg:b2v_inst2|Instr31_26[3]                 ; Instr31_26[3]  ; CLOCK      ;
; N/A   ; None         ; 5.502 ns   ; Instr_Reg:b2v_inst2|Instr31_26[1]                 ; Instr31_26[1]  ; CLOCK      ;
; N/A   ; None         ; 5.479 ns   ; Registrador:b2v_B|Saida[5]                        ; Saida_b[5]     ; CLOCK      ;
; N/A   ; None         ; 5.452 ns   ; Instr_Reg:b2v_inst2|Instr31_26[0]                 ; Instr31_26[0]  ; CLOCK      ;
+-------+--------------+------------+---------------------------------------------------+----------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+------------------------------------+----------+
; N/A                                     ; None                                                ; 0.068 ns  ; RESET ; controle:b2v_inst7|shiftControl[1] ; CLOCK    ;
; N/A                                     ; None                                                ; 0.068 ns  ; RESET ; controle:b2v_inst7|shiftControl[2] ; CLOCK    ;
; N/A                                     ; None                                                ; -0.040 ns ; RESET ; controle:b2v_inst7|regDest[2]      ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|IorD[0]         ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|IorD[1]         ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|aluOutControl   ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|aluControl[0]   ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|muxBControl[1]  ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|muxBControl[0]  ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|epcControl      ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|muxLO           ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|HILOControl     ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|shiftControl[0] ; CLOCK    ;
; N/A                                     ; None                                                ; -0.113 ns ; RESET ; controle:b2v_inst7|shiftArtSource  ; CLOCK    ;
; N/A                                     ; None                                                ; -0.137 ns ; RESET ; controle:b2v_inst7|state[5]        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.137 ns ; RESET ; controle:b2v_inst7|state[3]        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.173 ns ; RESET ; controle:b2v_inst7|BControl        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.173 ns ; RESET ; controle:b2v_inst7|divControl      ; CLOCK    ;
; N/A                                     ; None                                                ; -0.195 ns ; RESET ; controle:b2v_inst7|state[6]        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.455 ns ; RESET ; controle:b2v_inst7|regDest[1]      ; CLOCK    ;
; N/A                                     ; None                                                ; -0.455 ns ; RESET ; controle:b2v_inst7|regDest[0]      ; CLOCK    ;
; N/A                                     ; None                                                ; -0.468 ns ; RESET ; mult:b2v_inst14|Produto[31]        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.556 ns ; RESET ; div:b2v_inst15|hi_entrance[31]     ; CLOCK    ;
; N/A                                     ; None                                                ; -0.595 ns ; RESET ; mult:b2v_inst14|A_aux[40]          ; CLOCK    ;
; N/A                                     ; None                                                ; -0.595 ns ; RESET ; mult:b2v_inst14|ANeg[33]           ; CLOCK    ;
; N/A                                     ; None                                                ; -0.597 ns ; RESET ; mult:b2v_inst14|ANeg[40]           ; CLOCK    ;
; N/A                                     ; None                                                ; -0.599 ns ; RESET ; mult:b2v_inst14|Produto[30]        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.677 ns ; RESET ; controle:b2v_inst7|state[4]        ; CLOCK    ;
; N/A                                     ; None                                                ; -0.819 ns ; RESET ; mult:b2v_inst14|lo_entrance[30]    ; CLOCK    ;
; N/A                                     ; None                                                ; -1.114 ns ; RESET ; mult:b2v_inst14|lo_entrance[29]    ; CLOCK    ;
; N/A                                     ; None                                                ; -1.149 ns ; RESET ; div:b2v_inst15|Resto[7]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.284 ns ; RESET ; div:b2v_inst15|Resto[0]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.372 ns ; RESET ; div:b2v_inst15|Resto[8]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.407 ns ; RESET ; div:b2v_inst15|Resto[9]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.426 ns ; RESET ; div:b2v_inst15|hi_entrance[0]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.442 ns ; RESET ; div:b2v_inst15|Resto[10]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.477 ns ; RESET ; div:b2v_inst15|Resto[11]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.512 ns ; RESET ; div:b2v_inst15|Resto[12]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.547 ns ; RESET ; div:b2v_inst15|Resto[1]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.547 ns ; RESET ; div:b2v_inst15|Resto[13]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.582 ns ; RESET ; div:b2v_inst15|Resto[2]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.582 ns ; RESET ; div:b2v_inst15|Resto[14]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.617 ns ; RESET ; div:b2v_inst15|Resto[3]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.625 ns ; RESET ; div:b2v_inst15|hi_entrance[7]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.641 ns ; RESET ; controle:b2v_inst7|dataSource[3]   ; CLOCK    ;
; N/A                                     ; None                                                ; -1.641 ns ; RESET ; controle:b2v_inst7|dataSource[1]   ; CLOCK    ;
; N/A                                     ; None                                                ; -1.652 ns ; RESET ; div:b2v_inst15|Resto[4]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.687 ns ; RESET ; div:b2v_inst15|Resto[5]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.689 ns ; RESET ; div:b2v_inst15|hi_entrance[1]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.722 ns ; RESET ; div:b2v_inst15|Resto[6]            ; CLOCK    ;
; N/A                                     ; None                                                ; -1.724 ns ; RESET ; div:b2v_inst15|hi_entrance[2]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.759 ns ; RESET ; div:b2v_inst15|hi_entrance[3]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.786 ns ; RESET ; div:b2v_inst15|Resto[15]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.794 ns ; RESET ; div:b2v_inst15|hi_entrance[4]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.821 ns ; RESET ; div:b2v_inst15|Resto[16]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.829 ns ; RESET ; div:b2v_inst15|hi_entrance[5]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.856 ns ; RESET ; div:b2v_inst15|Resto[17]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.864 ns ; RESET ; div:b2v_inst15|hi_entrance[6]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.891 ns ; RESET ; div:b2v_inst15|Resto[18]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.926 ns ; RESET ; div:b2v_inst15|Resto[19]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.955 ns ; RESET ; div:b2v_inst15|hi_entrance[8]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.961 ns ; RESET ; div:b2v_inst15|Resto[20]           ; CLOCK    ;
; N/A                                     ; None                                                ; -1.990 ns ; RESET ; div:b2v_inst15|hi_entrance[9]      ; CLOCK    ;
; N/A                                     ; None                                                ; -1.996 ns ; RESET ; div:b2v_inst15|Resto[21]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.025 ns ; RESET ; div:b2v_inst15|hi_entrance[10]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.031 ns ; RESET ; div:b2v_inst15|Resto[22]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.060 ns ; RESET ; div:b2v_inst15|hi_entrance[11]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.095 ns ; RESET ; div:b2v_inst15|hi_entrance[12]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.127 ns ; RESET ; div:b2v_inst15|Resto[23]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.130 ns ; RESET ; div:b2v_inst15|hi_entrance[13]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.162 ns ; RESET ; div:b2v_inst15|Resto[24]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.165 ns ; RESET ; div:b2v_inst15|hi_entrance[14]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.172 ns ; RESET ; controle:b2v_inst7|excptControl[0] ; CLOCK    ;
; N/A                                     ; None                                                ; -2.172 ns ; RESET ; controle:b2v_inst7|excptControl[1] ; CLOCK    ;
; N/A                                     ; None                                                ; -2.172 ns ; RESET ; controle:b2v_inst7|PCSource[2]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.172 ns ; RESET ; controle:b2v_inst7|PCSource[1]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.172 ns ; RESET ; controle:b2v_inst7|dataSource[2]   ; CLOCK    ;
; N/A                                     ; None                                                ; -2.197 ns ; RESET ; div:b2v_inst15|Resto[25]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.200 ns ; RESET ; div:b2v_inst15|hi_entrance[15]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.232 ns ; RESET ; div:b2v_inst15|Resto[26]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.267 ns ; RESET ; div:b2v_inst15|Resto[27]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.302 ns ; RESET ; div:b2v_inst15|Resto[28]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.337 ns ; RESET ; div:b2v_inst15|Resto[29]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.365 ns ; RESET ; controle:b2v_inst7|regControl      ; CLOCK    ;
; N/A                                     ; None                                                ; -2.369 ns ; RESET ; div:b2v_inst15|hi_entrance[16]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.372 ns ; RESET ; div:b2v_inst15|Resto[30]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.404 ns ; RESET ; div:b2v_inst15|hi_entrance[17]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.439 ns ; RESET ; div:b2v_inst15|hi_entrance[18]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.474 ns ; RESET ; div:b2v_inst15|hi_entrance[19]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.509 ns ; RESET ; div:b2v_inst15|hi_entrance[20]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.544 ns ; RESET ; div:b2v_inst15|hi_entrance[21]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.563 ns ; RESET ; controle:b2v_inst7|sssControl[0]   ; CLOCK    ;
; N/A                                     ; None                                                ; -2.563 ns ; RESET ; controle:b2v_inst7|sssControl[1]   ; CLOCK    ;
; N/A                                     ; None                                                ; -2.576 ns ; RESET ; div:b2v_inst15|Resto[31]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.579 ns ; RESET ; div:b2v_inst15|hi_entrance[22]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.589 ns ; RESET ; controle:b2v_inst7|muxAControl[0]  ; CLOCK    ;
; N/A                                     ; None                                                ; -2.589 ns ; RESET ; controle:b2v_inst7|muxAControl[1]  ; CLOCK    ;
; N/A                                     ; None                                                ; -2.589 ns ; RESET ; controle:b2v_inst7|dataSource[0]   ; CLOCK    ;
; N/A                                     ; None                                                ; -2.611 ns ; RESET ; div:b2v_inst15|Resto[32]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.614 ns ; RESET ; div:b2v_inst15|hi_entrance[23]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.642 ns ; RESET ; mult:b2v_inst14|Produto[29]        ; CLOCK    ;
; N/A                                     ; None                                                ; -2.646 ns ; RESET ; div:b2v_inst15|Resto[33]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.651 ns ; RESET ; controle:b2v_inst7|memControl      ; CLOCK    ;
; N/A                                     ; None                                                ; -2.651 ns ; RESET ; controle:b2v_inst7|IRControl       ; CLOCK    ;
; N/A                                     ; None                                                ; -2.651 ns ; RESET ; controle:b2v_inst7|memData         ; CLOCK    ;
; N/A                                     ; None                                                ; -2.651 ns ; RESET ; controle:b2v_inst7|multControl     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.681 ns ; RESET ; div:b2v_inst15|Resto[34]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.685 ns ; RESET ; mult:b2v_inst14|A_aux[49]          ; CLOCK    ;
; N/A                                     ; None                                                ; -2.702 ns ; RESET ; mult:b2v_inst14|ANeg[63]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.716 ns ; RESET ; div:b2v_inst15|Resto[35]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.738 ns ; RESET ; div:b2v_inst15|hi_entrance[24]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.751 ns ; RESET ; div:b2v_inst15|Resto[36]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.773 ns ; RESET ; div:b2v_inst15|hi_entrance[25]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.786 ns ; RESET ; div:b2v_inst15|Resto[37]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.808 ns ; RESET ; div:b2v_inst15|hi_entrance[26]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.810 ns ; RESET ; mult:b2v_inst14|Produto[16]        ; CLOCK    ;
; N/A                                     ; None                                                ; -2.810 ns ; RESET ; mult:b2v_inst14|Produto[17]        ; CLOCK    ;
; N/A                                     ; None                                                ; -2.813 ns ; RESET ; mult:b2v_inst14|ANeg[49]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.818 ns ; RESET ; mult:b2v_inst14|Produto[18]        ; CLOCK    ;
; N/A                                     ; None                                                ; -2.818 ns ; RESET ; mult:b2v_inst14|Produto[19]        ; CLOCK    ;
; N/A                                     ; None                                                ; -2.821 ns ; RESET ; div:b2v_inst15|Resto[38]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.843 ns ; RESET ; div:b2v_inst15|hi_entrance[27]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.878 ns ; RESET ; div:b2v_inst15|hi_entrance[28]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.913 ns ; RESET ; div:b2v_inst15|hi_entrance[29]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.938 ns ; RESET ; mult:b2v_inst14|Produto[13]        ; CLOCK    ;
; N/A                                     ; None                                                ; -2.948 ns ; RESET ; div:b2v_inst15|hi_entrance[30]     ; CLOCK    ;
; N/A                                     ; None                                                ; -2.968 ns ; RESET ; mult:b2v_inst14|A_aux[43]          ; CLOCK    ;
; N/A                                     ; None                                                ; -2.973 ns ; RESET ; mult:b2v_inst14|ANeg[43]           ; CLOCK    ;
; N/A                                     ; None                                                ; -2.979 ns ; RESET ; controle:b2v_inst7|aluControl[2]   ; CLOCK    ;
; N/A                                     ; None                                                ; -2.979 ns ; RESET ; controle:b2v_inst7|aluControl[1]   ; CLOCK    ;
; N/A                                     ; None                                                ; -3.005 ns ; RESET ; mult:b2v_inst14|Produto[32]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.025 ns ; RESET ; div:b2v_inst15|Resto[39]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.060 ns ; RESET ; div:b2v_inst15|Resto[40]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.086 ns ; RESET ; mult:b2v_inst14|Produto[33]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.095 ns ; RESET ; div:b2v_inst15|Resto[41]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.102 ns ; RESET ; mult:b2v_inst14|A_aux[63]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.103 ns ; RESET ; mult:b2v_inst14|Produto[14]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.103 ns ; RESET ; mult:b2v_inst14|Produto[15]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.130 ns ; RESET ; div:b2v_inst15|Resto[42]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.165 ns ; RESET ; div:b2v_inst15|Resto[43]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.191 ns ; RESET ; controle:b2v_inst7|state[0]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.200 ns ; RESET ; div:b2v_inst15|Resto[44]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.212 ns ; RESET ; mult:b2v_inst14|Produto[37]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.230 ns ; RESET ; controle:b2v_inst7|PCControl       ; CLOCK    ;
; N/A                                     ; None                                                ; -3.235 ns ; RESET ; div:b2v_inst15|Resto[45]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.244 ns ; RESET ; div:b2v_inst15|Ciclos[15]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.244 ns ; RESET ; div:b2v_inst15|Ciclos[14]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.246 ns ; RESET ; div:b2v_inst15|Ciclos[12]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.246 ns ; RESET ; div:b2v_inst15|Ciclos[13]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.247 ns ; RESET ; div:b2v_inst15|Ciclos[11]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.247 ns ; RESET ; div:b2v_inst15|Ciclos[10]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.247 ns ; RESET ; div:b2v_inst15|Ciclos[9]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.247 ns ; RESET ; div:b2v_inst15|Ciclos[8]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.248 ns ; RESET ; div:b2v_inst15|Ciclos[7]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.248 ns ; RESET ; div:b2v_inst15|Ciclos[6]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.250 ns ; RESET ; div:b2v_inst15|Ciclos[5]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.250 ns ; RESET ; div:b2v_inst15|Ciclos[4]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.251 ns ; RESET ; div:b2v_inst15|Ciclos[3]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.251 ns ; RESET ; div:b2v_inst15|Ciclos[2]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.252 ns ; RESET ; div:b2v_inst15|Ciclos[0]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.252 ns ; RESET ; div:b2v_inst15|Ciclos[1]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.266 ns ; RESET ; controle:b2v_inst7|state[1]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.270 ns ; RESET ; div:b2v_inst15|Resto[46]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.297 ns ; RESET ; controle:b2v_inst7|slsControl[0]   ; CLOCK    ;
; N/A                                     ; None                                                ; -3.297 ns ; RESET ; controle:b2v_inst7|slsControl[1]   ; CLOCK    ;
; N/A                                     ; None                                                ; -3.299 ns ; RESET ; mult:b2v_inst14|ANeg[53]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.299 ns ; RESET ; mult:b2v_inst14|A_aux[53]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.310 ns ; RESET ; controle:b2v_inst7|PCSource[0]     ; CLOCK    ;
; N/A                                     ; None                                                ; -3.321 ns ; RESET ; mult:b2v_inst14|hi_entrance[6]     ; CLOCK    ;
; N/A                                     ; None                                                ; -3.323 ns ; RESET ; mult:b2v_inst14|A_aux[62]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.325 ns ; RESET ; mult:b2v_inst14|ANeg[62]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.326 ns ; RESET ; mult:b2v_inst14|hi_entrance[7]     ; CLOCK    ;
; N/A                                     ; None                                                ; -3.366 ns ; RESET ; div:b2v_inst15|Resto[47]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.371 ns ; RESET ; mult:b2v_inst14|Produto[36]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.397 ns ; RESET ; mult:b2v_inst14|hi_entrance[2]     ; CLOCK    ;
; N/A                                     ; None                                                ; -3.401 ns ; RESET ; div:b2v_inst15|Resto[48]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.430 ns ; RESET ; mult:b2v_inst14|hi_entrance[1]     ; CLOCK    ;
; N/A                                     ; None                                                ; -3.433 ns ; RESET ; div:b2v_inst15|Ciclos[16]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.436 ns ; RESET ; div:b2v_inst15|Resto[49]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.445 ns ; RESET ; mult:b2v_inst14|ANeg[58]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.451 ns ; RESET ; mult:b2v_inst14|A_aux[56]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.453 ns ; RESET ; mult:b2v_inst14|A_aux[58]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.455 ns ; RESET ; mult:b2v_inst14|Produto[23]        ; CLOCK    ;
; N/A                                     ; None                                                ; -3.465 ns ; RESET ; mult:b2v_inst14|A_aux[41]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.467 ns ; RESET ; mult:b2v_inst14|ANeg[41]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.468 ns ; RESET ; div:b2v_inst15|Ciclos[17]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.469 ns ; RESET ; mult:b2v_inst14|ANeg[42]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.471 ns ; RESET ; div:b2v_inst15|Resto[50]           ; CLOCK    ;
; N/A                                     ; None                                                ; -3.490 ns ; RESET ; mult:b2v_inst14|lo_entrance[0]     ; CLOCK    ;
; N/A                                     ; None                                                ; -3.498 ns ; RESET ; div:b2v_inst15|Ciclos[21]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.498 ns ; RESET ; div:b2v_inst15|Ciclos[20]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.499 ns ; RESET ; mult:b2v_inst14|hi_entrance[13]    ; CLOCK    ;
; N/A                                     ; None                                                ; -3.501 ns ; RESET ; div:b2v_inst15|Ciclos[31]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.501 ns ; RESET ; div:b2v_inst15|Ciclos[30]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.501 ns ; RESET ; div:b2v_inst15|Ciclos[18]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.501 ns ; RESET ; div:b2v_inst15|Ciclos[19]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.502 ns ; RESET ; div:b2v_inst15|Ciclos[23]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.502 ns ; RESET ; div:b2v_inst15|Ciclos[22]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.503 ns ; RESET ; div:b2v_inst15|Ciclos[28]          ; CLOCK    ;
; N/A                                     ; None                                                ; -3.503 ns ; RESET ; div:b2v_inst15|Ciclos[29]          ; CLOCK    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 28 11:28:37 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoInfraHard -c ProjetoInfraHard --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[0]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[1]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[2]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[3]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[4]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[5]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[6]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[7]" is a latch
    Warning: Node "mux_excpt:b2v_inst25|mux_excpt_out[0]" is a latch
    Warning: Node "mux_excpt:b2v_inst25|mux_excpt_out[1]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[0]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[0]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[1]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[2]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[2]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[3]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[3]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[4]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[4]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[5]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[5]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[6]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[6]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[7]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[1]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[7]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[16]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[17]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[18]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[19]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[20]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[21]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[22]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[23]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[0]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[30]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[31]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[1]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[2]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[3]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[4]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[5]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[6]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[7]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[29]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[24]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[25]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[26]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[27]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[28]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[29]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[30]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[31]" is a latch
    Warning: Node "mux_regDest:b2v_inst37|mux_regDest_out[4]" is a latch
    Warning: Node "mux_regDest:b2v_inst37|mux_regDest_out[0]" is a latch
    Warning: Node "mux_regDest:b2v_inst37|mux_regDest_out[3]" is a latch
    Warning: Node "mux_regDest:b2v_inst37|mux_regDest_out[1]" is a latch
    Warning: Node "mux_regDest:b2v_inst37|mux_regDest_out[2]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[26]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[28]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[27]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[24]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[25]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[21]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[20]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[30]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[23]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[22]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[19]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[18]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[31]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[1]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[2]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[3]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[4]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[5]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[6]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[7]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[29]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[0]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[8]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[9]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[10]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[11]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[12]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[13]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[14]" is a latch
    Warning: Node "set_store_size:b2v_inst10|set_store_size_out[15]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[17]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[16]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[26]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[28]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[27]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[24]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[15]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[12]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[14]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[13]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[25]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[21]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[20]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[16]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[17]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[18]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[19]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[20]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[21]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[22]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[23]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[23]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[22]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[11]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[10]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[9]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[19]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[18]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[30]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[17]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[16]" is a latch
    Warning: Node "mux_a:b2v_inst31|mux_a_out[8]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[28]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[31]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[8]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[29]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[24]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[25]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[26]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[27]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[15]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[12]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[14]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[13]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[12]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[10]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[9]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[13]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[11]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[14]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[16]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[17]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[18]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[19]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[20]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[21]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[22]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[23]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[11]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[10]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[9]" is a latch
    Warning: Node "mux_data_source:b2v_inst30|mux_dataSource_out[15]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[30]" is a latch
    Warning: Node "mux_pc_source:b2v_inst35|mux_pc_source_out[8]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[28]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[8]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[29]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[24]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[25]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[26]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[27]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[31]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[12]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[10]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[9]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[13]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[11]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[14]" is a latch
    Warning: Node "set_load_size:b2v_inst11|set_load_size_out[15]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "controle:b2v_inst7|slsControl[1]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|slsControl[0]" as buffer
    Info: Detected gated clock "set_load_size:b2v_inst11|Mux24~0" as buffer
    Info: Detected gated clock "mux_regDest:b2v_inst37|Mux5~0" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|regDest[2]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|regDest[0]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|regDest[1]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|dataSource[1]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|dataSource[3]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|dataSource[0]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|dataSource[2]" as buffer
    Info: Detected gated clock "mux_data_source:b2v_inst30|Mux32~0" as buffer
    Info: Detected gated clock "mux_a:b2v_inst31|Mux32~0" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|muxAControl[1]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|muxAControl[0]" as buffer
    Info: Detected gated clock "mux_pc_source:b2v_inst35|Mux32~0" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|PCSource[1]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|PCSource[0]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|PCSource[2]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|excptControl[1]" as buffer
    Info: Detected gated clock "mux_excpt:b2v_inst25|Mux0~0" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|sssControl[1]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|sssControl[0]" as buffer
    Info: Detected ripple clock "controle:b2v_inst7|excptControl[0]" as buffer
    Info: Detected gated clock "set_store_size:b2v_inst10|Mux24~0" as buffer
Info: Clock "CLOCK" has Internal fmax of 32.63 MHz between source register "mux_a:b2v_inst31|mux_a_out[0]" and destination register "controle:b2v_inst7|PCSource[0]" (period= 30.642 ns)
    Info: + Longest register to register delay is 11.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 4; REG Node = 'mux_a:b2v_inst31|mux_a_out[0]'
        Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X14_Y12_N22; Fanout = 3; COMB Node = 'Ula32:b2v_inst6|carry_temp[0]~1'
        Info: 3: + IC(0.263 ns) + CELL(0.228 ns) = 0.765 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 5; COMB Node = 'Ula32:b2v_inst6|carry_temp[1]~2'
        Info: 4: + IC(0.261 ns) + CELL(0.272 ns) = 1.298 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'Ula32:b2v_inst6|carry_temp[4]~4'
        Info: 5: + IC(0.222 ns) + CELL(0.154 ns) = 1.674 ns; Loc. = LCCOMB_X14_Y12_N2; Fanout = 4; COMB Node = 'Ula32:b2v_inst6|carry_temp[5]~6'
        Info: 6: + IC(0.382 ns) + CELL(0.053 ns) = 2.109 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 6; COMB Node = 'Ula32:b2v_inst6|carry_temp[6]~8'
        Info: 7: + IC(0.320 ns) + CELL(0.053 ns) = 2.482 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 4; COMB Node = 'Ula32:b2v_inst6|carry_temp[8]~11DUPLICATE'
        Info: 8: + IC(0.598 ns) + CELL(0.053 ns) = 3.133 ns; Loc. = LCCOMB_X13_Y14_N4; Fanout = 2; COMB Node = 'Ula32:b2v_inst6|carry_temp[10]~57'
        Info: 9: + IC(0.210 ns) + CELL(0.053 ns) = 3.396 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 4; COMB Node = 'Ula32:b2v_inst6|carry_temp[10]~13DUPLICATE'
        Info: 10: + IC(0.622 ns) + CELL(0.053 ns) = 4.071 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 4; COMB Node = 'Ula32:b2v_inst6|carry_temp[12]~16'
        Info: 11: + IC(0.597 ns) + CELL(0.053 ns) = 4.721 ns; Loc. = LCCOMB_X13_Y14_N30; Fanout = 4; COMB Node = 'Ula32:b2v_inst6|carry_temp[14]~20DUPLICATE'
        Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 5.006 ns; Loc. = LCCOMB_X13_Y14_N0; Fanout = 3; COMB Node = 'Ula32:b2v_inst6|carry_temp[16]~23'
        Info: 13: + IC(0.506 ns) + CELL(0.154 ns) = 5.666 ns; Loc. = LCCOMB_X11_Y14_N24; Fanout = 6; COMB Node = 'Ula32:b2v_inst6|carry_temp[18]~26'
        Info: 14: + IC(0.346 ns) + CELL(0.154 ns) = 6.166 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'Ula32:b2v_inst6|carry_temp[20]~29'
        Info: 15: + IC(0.227 ns) + CELL(0.053 ns) = 6.446 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 2; COMB Node = 'Ula32:b2v_inst6|carry_temp[22]~62'
        Info: 16: + IC(0.207 ns) + CELL(0.053 ns) = 6.706 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 4; COMB Node = 'Ula32:b2v_inst6|carry_temp[22]~31'
        Info: 17: + IC(0.655 ns) + CELL(0.228 ns) = 7.589 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'Ula32:b2v_inst6|carry_temp[24]~34'
        Info: 18: + IC(0.214 ns) + CELL(0.154 ns) = 7.957 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 5; COMB Node = 'Ula32:b2v_inst6|carry_temp[26]~38'
        Info: 19: + IC(0.372 ns) + CELL(0.346 ns) = 8.675 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 3; COMB Node = 'Ula32:b2v_inst6|carry_temp[28]~40'
        Info: 20: + IC(0.318 ns) + CELL(0.053 ns) = 9.046 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 9; COMB Node = 'Ula32:b2v_inst6|carry_temp[31]~43'
        Info: 21: + IC(0.227 ns) + CELL(0.053 ns) = 9.326 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 2; COMB Node = 'Ula32:b2v_inst6|Igual~16'
        Info: 22: + IC(0.499 ns) + CELL(0.053 ns) = 9.878 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 1; COMB Node = 'Ula32:b2v_inst6|Igual~12'
        Info: 23: + IC(0.542 ns) + CELL(0.053 ns) = 10.473 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 1; COMB Node = 'controle:b2v_inst7|Selector48~9'
        Info: 24: + IC(0.560 ns) + CELL(0.053 ns) = 11.086 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'controle:b2v_inst7|Selector48~7'
        Info: 25: + IC(0.000 ns) + CELL(0.155 ns) = 11.241 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 54; REG Node = 'controle:b2v_inst7|PCSource[0]'
        Info: Total cell delay = 2.640 ns ( 23.49 % )
        Info: Total interconnect delay = 8.601 ns ( 76.51 % )
    Info: - Smallest clock skew is -3.990 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.404 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
            Info: 2: + IC(0.932 ns) + CELL(0.618 ns) = 2.404 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 54; REG Node = 'controle:b2v_inst7|PCSource[0]'
            Info: Total cell delay = 1.472 ns ( 61.23 % )
            Info: Total interconnect delay = 0.932 ns ( 38.77 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 6.394 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
            Info: 2: + IC(1.404 ns) + CELL(0.712 ns) = 2.970 ns; Loc. = LCFF_X10_Y17_N7; Fanout = 33; REG Node = 'controle:b2v_inst7|muxAControl[0]'
            Info: 3: + IC(0.570 ns) + CELL(0.272 ns) = 3.812 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 1; COMB Node = 'mux_a:b2v_inst31|Mux32~0'
            Info: 4: + IC(1.638 ns) + CELL(0.000 ns) = 5.450 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'mux_a:b2v_inst31|Mux32~0clkctrl'
            Info: 5: + IC(0.891 ns) + CELL(0.053 ns) = 6.394 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 4; REG Node = 'mux_a:b2v_inst31|mux_a_out[0]'
            Info: Total cell delay = 1.891 ns ( 29.57 % )
            Info: Total interconnect delay = 4.503 ns ( 70.43 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLOCK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:b2v_EPC|Saida[27]" and destination pin or register "mux_pc_source:b2v_inst35|mux_pc_source_out[27]" for clock "CLOCK" (Hold time is 3.628 ns)
    Info: + Largest clock skew is 4.542 ns
        Info: + Longest clock path from clock "CLOCK" to destination register is 7.008 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
            Info: 2: + IC(1.493 ns) + CELL(0.712 ns) = 3.059 ns; Loc. = LCFF_X9_Y15_N5; Fanout = 40; REG Node = 'controle:b2v_inst7|PCSource[2]'
            Info: 3: + IC(0.600 ns) + CELL(0.228 ns) = 3.887 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 1; COMB Node = 'mux_pc_source:b2v_inst35|Mux32~0'
            Info: 4: + IC(1.976 ns) + CELL(0.000 ns) = 5.863 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'mux_pc_source:b2v_inst35|Mux32~0clkctrl'
            Info: 5: + IC(0.920 ns) + CELL(0.225 ns) = 7.008 ns; Loc. = LCCOMB_X11_Y13_N16; Fanout = 1; REG Node = 'mux_pc_source:b2v_inst35|mux_pc_source_out[27]'
            Info: Total cell delay = 2.019 ns ( 28.81 % )
            Info: Total interconnect delay = 4.989 ns ( 71.19 % )
        Info: - Shortest clock path from clock "CLOCK" to source register is 2.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2017; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N9; Fanout = 1; REG Node = 'Registrador:b2v_EPC|Saida[27]'
            Info: Total cell delay = 1.472 ns ( 59.69 % )
            Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N9; Fanout = 1; REG Node = 'Registrador:b2v_EPC|Saida[27]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'mux_pc_source:b2v_inst35|Mux27~0'
        Info: 3: + IC(0.526 ns) + CELL(0.053 ns) = 0.820 ns; Loc. = LCCOMB_X11_Y13_N16; Fanout = 1; REG Node = 'mux_pc_source:b2v_inst35|mux_pc_source_out[27]'
        Info: Total cell delay = 0.294 ns ( 35.85 % )
        Info: Total interconnect delay = 0.526 ns ( 64.15 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "div:b2v_inst15|Resto[54]" (data pin = "RESET", clock pin = "CLOCK") is 12.718 ns
    Info: + Longest pin to register delay is 15.101 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 573; PIN Node = 'RESET'
        Info: 2: + IC(5.610 ns) + CELL(0.357 ns) = 6.831 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 6; COMB Node = 'div:b2v_inst15|Resto~4'
        Info: 3: + IC(0.469 ns) + CELL(0.350 ns) = 7.650 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~22'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.685 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~26'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 7.781 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~30'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.816 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~34'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.851 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~38'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.886 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~42'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.921 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~46'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.956 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~50'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.991 ns; Loc. = LCCOMB_X22_Y9_N26; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~54'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 8.026 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~58'
        Info: 13: + IC(0.000 ns) + CELL(0.200 ns) = 8.226 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~62'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 8.261 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~66'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 8.296 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~70'
        Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 8.331 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~74'
        Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 8.366 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~78'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 8.401 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~82'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 8.436 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~86'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 8.471 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~90'
        Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 8.567 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~94'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 8.602 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~98'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 8.637 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~102'
        Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 8.672 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~106'
        Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 8.707 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~110'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 8.742 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~114'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 8.777 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~118'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.812 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~122'
        Info: 29: + IC(0.000 ns) + CELL(0.200 ns) = 9.012 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~126'
        Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 9.047 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~130'
        Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 9.082 ns; Loc. = LCCOMB_X22_Y7_N2; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~134'
        Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 9.117 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~138'
        Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 9.152 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~142'
        Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 9.187 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~146'
        Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 9.222 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~150'
        Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 9.257 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~154'
        Info: 37: + IC(0.000 ns) + CELL(0.209 ns) = 9.466 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~158'
        Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 9.501 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~162'
        Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 9.536 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~166'
        Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 9.571 ns; Loc. = LCCOMB_X22_Y6_N4; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~170'
        Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 9.606 ns; Loc. = LCCOMB_X22_Y6_N6; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~174'
        Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 9.641 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~178'
        Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 9.676 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~182'
        Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 9.711 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~186'
        Info: 45: + IC(0.000 ns) + CELL(0.096 ns) = 9.807 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~190'
        Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 9.842 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~194'
        Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 9.877 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~198'
        Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 9.912 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~202'
        Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 9.947 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~206'
        Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 9.982 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~210'
        Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 10.017 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~214'
        Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 10.052 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~218'
        Info: 53: + IC(0.000 ns) + CELL(0.200 ns) = 10.252 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~222'
        Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 10.287 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~226'
        Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 10.322 ns; Loc. = LCCOMB_X22_Y5_N2; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~230'
        Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 10.357 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~234'
        Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 10.392 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~238'
        Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 10.427 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~242'
        Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 10.462 ns; Loc. = LCCOMB_X22_Y5_N10; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~246'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 10.497 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~250'
        Info: 61: + IC(0.000 ns) + CELL(0.096 ns) = 10.593 ns; Loc. = LCCOMB_X22_Y5_N14; Fanout = 1; COMB Node = 'div:b2v_inst15|Add2~254'
        Info: 62: + IC(0.000 ns) + CELL(0.125 ns) = 10.718 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 2; COMB Node = 'div:b2v_inst15|Add2~257'
        Info: 63: + IC(1.699 ns) + CELL(0.346 ns) = 12.763 ns; Loc. = LCCOMB_X6_Y13_N18; Fanout = 63; COMB Node = 'div:b2v_inst15|Resto[29]~33'
        Info: 64: + IC(1.835 ns) + CELL(0.503 ns) = 15.101 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 3; REG Node = 'div:b2v_inst15|Resto[54]'
        Info: Total cell delay = 5.488 ns ( 36.34 % )
        Info: Total interconnect delay = 9.613 ns ( 63.66 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2017; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 3; REG Node = 'div:b2v_inst15|Resto[54]'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
Info: tco from clock "CLOCK" to destination pin "Write_data[0]" through register "mux_data_source:b2v_inst30|mux_dataSource_out[0]" is 12.529 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 6.881 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
        Info: 2: + IC(1.493 ns) + CELL(0.712 ns) = 3.059 ns; Loc. = LCFF_X9_Y15_N3; Fanout = 40; REG Node = 'controle:b2v_inst7|dataSource[2]'
        Info: 3: + IC(1.001 ns) + CELL(0.225 ns) = 4.285 ns; Loc. = LCCOMB_X14_Y17_N24; Fanout = 1; COMB Node = 'mux_data_source:b2v_inst30|Mux32~0'
        Info: 4: + IC(1.643 ns) + CELL(0.000 ns) = 5.928 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'mux_data_source:b2v_inst30|Mux32~0clkctrl'
        Info: 5: + IC(0.900 ns) + CELL(0.053 ns) = 6.881 ns; Loc. = LCCOMB_X11_Y10_N4; Fanout = 33; REG Node = 'mux_data_source:b2v_inst30|mux_dataSource_out[0]'
        Info: Total cell delay = 1.844 ns ( 26.80 % )
        Info: Total interconnect delay = 5.037 ns ( 73.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.648 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y10_N4; Fanout = 33; REG Node = 'mux_data_source:b2v_inst30|mux_dataSource_out[0]'
        Info: 2: + IC(3.514 ns) + CELL(2.134 ns) = 5.648 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'Write_data[0]'
        Info: Total cell delay = 2.134 ns ( 37.78 % )
        Info: Total interconnect delay = 3.514 ns ( 62.22 % )
Info: th for register "controle:b2v_inst7|shiftControl[1]" (data pin = "RESET", clock pin = "CLOCK") is 0.068 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2017; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X6_Y15_N17; Fanout = 38; REG Node = 'controle:b2v_inst7|shiftControl[1]'
        Info: Total cell delay = 1.472 ns ( 59.35 % )
        Info: Total interconnect delay = 1.008 ns ( 40.65 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 573; PIN Node = 'RESET'
        Info: 2: + IC(1.300 ns) + CELL(0.397 ns) = 2.561 ns; Loc. = LCFF_X6_Y15_N17; Fanout = 38; REG Node = 'controle:b2v_inst7|shiftControl[1]'
        Info: Total cell delay = 1.261 ns ( 49.24 % )
        Info: Total interconnect delay = 1.300 ns ( 50.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 171 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sun Mar 28 11:28:38 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


