Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Dec 18 12:16:23 2018
| Host         : sieber running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7k70t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              36 |           12 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |              90 |           20 |
| Yes          | No                    | Yes                    |             150 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                        |                2 |              4 |
|  clk_IBUF_BUFG | rx_mod/s_next              | reset_IBUF             |                2 |              8 |
|  clk_IBUF_BUFG | tx_mod/s_next              | reset_IBUF             |                2 |              8 |
|  clk_IBUF_BUFG | rx_mod/op_reg[5][0]        | reset_IBUF             |                3 |             10 |
|  clk_IBUF_BUFG |                            | br_g/ciclos[7]_i_1_n_0 |                3 |             14 |
|  clk_IBUF_BUFG | int_tx/dig                 |                        |                8 |             16 |
|  clk_IBUF_BUFG | rx_mod/second_op_reg[7][0] | reset_IBUF             |                2 |             16 |
|  clk_IBUF_BUFG | tx_mod/b_next_0            | reset_IBUF             |                2 |             16 |
|  clk_IBUF_BUFG | rx_mod/b_next              | reset_IBUF             |                2 |             16 |
|  clk_IBUF_BUFG | rx_mod/E[0]                | reset_IBUF             |                2 |             16 |
|  clk_IBUF_BUFG | int_tx/aux                 |                        |                3 |             16 |
|  clk_IBUF_BUFG | int_tx/tx_start_aux4_out   | reset_IBUF             |                8 |             18 |
|  clk_IBUF_BUFG |                            | reset_IBUF             |               12 |             36 |
|  clk_IBUF_BUFG | int_rx/aux[7]_i_1__0_n_0   | reset_IBUF             |                6 |             42 |
|  clk_IBUF_BUFG | int_tx/div                 |                        |                9 |             58 |
+----------------+----------------------------+------------------------+------------------+----------------+


