vhdl xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_axi_gpio_0_1/sim/zynq_design_1_axi_gpio_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_axi_bram_ctrl_0_1/sim/zynq_design_1_axi_bram_ctrl_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_1/sim/zynq_design_1_rst_ps7_0_100M_1.vhd" 
nosort
