Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/danpe419/Desktop/jbox/gol/lab-synthdir/xst/synth/../../../lab.vhd" into library work
Parsing entity <lab>.
Parsing architecture <Behavioral> of entity <lab>.
Parsing VHDL file "/edu/danpe419/Desktop/jbox/gol/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.
Parsing VHDL file "/edu/danpe419/Desktop/jbox/gol/lab-synthdir/xst/synth/../../../KBD_ENC.vhd" into library work
Parsing entity <KBD_ENC>.
Parsing architecture <behavioral> of entity <kbd_enc>.
Parsing VHDL file "/edu/danpe419/Desktop/jbox/gol/lab-synthdir/xst/synth/../../../PICT_MEM.vhd" into library work
Parsing entity <PICT_MEM>.
Parsing architecture <Behavioral> of entity <pict_mem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <KBD_ENC> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/edu/danpe419/Desktop/jbox/gol/lab-synthdir/xst/synth/../../../KBD_ENC.vhd" Line 304. Case statement is complete. others clause is never selected

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab>.
    Related source file is "/edu/danpe419/Desktop/jbox/gol/lab.vhd".
INFO:Xst:3010 - "/edu/danpe419/Desktop/jbox/gol/lab.vhd" line 208: Output port <addr> of the instance <U0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/danpe419/Desktop/jbox/gol/lab.vhd" line 208: Output port <we> of the instance <U0> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <xctr>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit register for signal <yctr>.
    Found 1-bit register for signal <Vsync>.
    Found 8-bit register for signal <hej>.
    Found 20-bit register for signal <jumpctr>.
    Found 1-bit register for signal <knapp>.
    Found 16-bit register for signal <ypos>.
    Found 16-bit register for signal <ctr>.
    Found 2-bit register for signal <pixel>.
    Found 2-bit adder for signal <pixel[1]_GND_6_o_add_0_OUT> created at line 92.
    Found 10-bit adder for signal <xctr[9]_GND_6_o_add_5_OUT> created at line 106.
    Found 10-bit adder for signal <yctr[9]_GND_6_o_add_15_OUT> created at line 126.
    Found 16-bit adder for signal <ypos[15]_GND_6_o_add_33_OUT> created at line 156.
    Found 20-bit adder for signal <jumpctr[19]_GND_6_o_add_43_OUT> created at line 173.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_48_OUT<15:0>> created at line 182.
    Found 10-bit comparator lessequal for signal <n0032> created at line 144
    Found 10-bit comparator lessequal for signal <n0034> created at line 144
    Found 10-bit comparator greater for signal <yctr[9]_GND_6_o_LessThan_29_o> created at line 149
    Found 10-bit comparator greater for signal <GND_6_o_yctr[9]_LessThan_30_o> created at line 149
    Found 10-bit comparator greater for signal <GND_6_o_xctr[9]_LessThan_32_o> created at line 156
    Found 10-bit comparator greater for signal <xctr[9]_GND_6_o_LessThan_33_o> created at line 156
    Found 16-bit comparator greater for signal <GND_6_o_ypos[15]_LessThan_35_o> created at line 156
    Found 16-bit comparator greater for signal <ypos[15]_GND_6_o_LessThan_36_o> created at line 156
    Found 16-bit comparator greater for signal <ypos[15]_GND_6_o_LessThan_50_o> created at line 186
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <lab> synthesized.

Synthesizing Unit <KBD_ENC>.
    Related source file is "/edu/danpe419/Desktop/jbox/gol/KBD_ENC.vhd".
    Found 1-bit register for signal <PS2Data>.
    Found 1-bit register for signal <PS2Clk_Q1>.
    Found 1-bit register for signal <PS2Clk_Q2>.
    Found 11-bit register for signal <PS2Data_sr>.
    Found 4-bit register for signal <PS2BitCounter>.
    Found 2-bit register for signal <PS2state>.
    Found 6-bit register for signal <curposX>.
    Found 5-bit register for signal <curposY>.
    Found 2-bit register for signal <WRstate>.
    Found 1-bit register for signal <PS2Clk>.
    Found finite state machine <FSM_0> for signal <PS2state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <WRstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | standby                                        |
    | Power Up State     | standby                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <PS2BitCounter[3]_GND_7_o_add_3_OUT> created at line 1241.
    Found 6-bit adder for signal <curposX[5]_GND_7_o_add_59_OUT> created at line 1241.
    Found 5-bit adder for signal <curposY[4]_GND_7_o_add_87_OUT> created at line 1241.
    Found 11-bit adder for signal <addr> created at line 319.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_64_OUT<5:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_83_OUT<4:0>> created at line 1308.
    Found 5x5-bit multiplier for signal <PWR_8_o_curposY[4]_MuLt_101_OUT> created at line 319.
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <KBD_ENC> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/danpe419/Desktop/jbox/gol/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_9_o_add_1_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_9_o_wide_mux_2_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_11_o_wide_mux_3_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 43.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.
RTL-Simplification CPUSTAT: 0.16 
RTL-BasicInf CPUSTAT: 0.23 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit addsub                                          : 1
# Registers                                            : 21
 1-bit register                                        : 7
 10-bit register                                       : 2
 11-bit register                                       : 1
 16-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 9
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 3
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <KBD_ENC>.
The following registers are absorbed into counter <PS2BitCounter>: 1 register on signal <PS2BitCounter>.
	Multiplier <Mmult_PWR_8_o_curposY[4]_MuLt_101_OUT> in block <KBD_ENC> and adder/subtractor <Madd_addr> in block <KBD_ENC> are combined into a MAC<Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT>.
	The following registers are also absorbed by the MAC: <curposY> in block <KBD_ENC>, <curposX> in block <KBD_ENC>.
Unit <KBD_ENC> synthesized (advanced).

Synthesizing (advanced) Unit <lab>.
The following registers are absorbed into counter <jumpctr>: 1 register on signal <jumpctr>.
The following registers are absorbed into counter <pixel>: 1 register on signal <pixel>.
The following registers are absorbed into counter <ypos>: 1 register on signal <ypos>.
The following registers are absorbed into counter <xctr>: 1 register on signal <xctr>.
The following registers are absorbed into counter <yctr>: 1 register on signal <yctr>.
Unit <lab> synthesized (advanced).

Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_9_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_11_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).
WARNING:Xst:2677 - Node <PS2Data_sr_0> of sequential type is unconnected in block <KBD_ENC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 5x5-to-11-bit MAC                                     : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit addsub                                          : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit down counter                                   : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 63
 Flip-Flops                                            : 63
# Comparators                                          : 9
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 3
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ctr_8> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_9> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_10> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_11> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_12> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_13> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_14> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctr_15> has a constant value of 0 in block <lab>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hej_0> in Unit <lab> is equivalent to the following FF/Latch, which will be removed : <hej_1> 
INFO:Xst:2261 - The FF/Latch <hej_5> in Unit <lab> is equivalent to the following 2 FFs/Latches, which will be removed : <hej_6> <hej_7> 
INFO:Xst:2261 - The FF/Latch <hej_2> in Unit <lab> is equivalent to the following FF/Latch, which will be removed : <hej_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U0/FSM_0> on signal <PS2state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 make  | 01
 break | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U0/FSM_1> on signal <WRstate[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 standby | 00
 wrchar  | 01
 wrcur   | 10
---------------------
WARNING:Xst:1710 - FF/Latch <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_0> (without init value) has a constant value of 0 in block <KBD_ENC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT_0> (without init value) has a constant value of 0 in block <KBD_ENC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <curposX_5> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <curposX_0> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_6> 
INFO:Xst:2261 - The FF/Latch <curposY_0> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT_5> 
INFO:Xst:2261 - The FF/Latch <curposX_1> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_5> 
INFO:Xst:2261 - The FF/Latch <curposY_1> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT_4> 
INFO:Xst:2261 - The FF/Latch <curposX_2> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <curposY_2> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT_3> 
INFO:Xst:2261 - The FF/Latch <curposX_3> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_3> 
INFO:Xst:2261 - The FF/Latch <curposY_3> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT_2> 
INFO:Xst:2261 - The FF/Latch <curposX_4> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <curposY_4> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_8_o_curposY[4]_MuLt_101_OUT_1> 

Optimizing unit <lab> ...

Optimizing unit <KBD_ENC> ...

Optimizing unit <leddriver> ...
WARNING:Xst:2677 - Node <U0/WRstate_FSM_FFd1> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/WRstate_FSM_FFd2> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposY_4> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposY_3> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposY_2> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposY_1> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposY_0> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposX_5> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposX_4> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposX_3> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposX_2> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposX_1> of sequential type is unconnected in block <lab>.
WARNING:Xst:2677 - Node <U0/curposX_0> of sequential type is unconnected in block <lab>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block lab, actual ratio is 2.

Final Macro Processing ...

Processing Unit <lab> :
	Found 3-bit shift register for signal <U0/PS2Data_sr_8>.
Unit <lab> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 426
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 68
#      LUT2                        : 13
#      LUT3                        : 12
#      LUT4                        : 59
#      LUT5                        : 20
#      LUT6                        : 41
#      MUXCY                       : 97
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 120
#      FD                          : 72
#      FDE                         : 8
#      FDR                         : 15
#      FDRE                        : 24
#      FDS                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             120  out of  18224     0%  
 Number of Slice LUTs:                  238  out of   9112     2%  
    Number used as Logic:               237  out of   9112     2%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    248
   Number with an unused Flip Flop:     128  out of    248    51%  
   Number with an unused LUT:            10  out of    248     4%  
   Number of fully used LUT-FF pairs:   110  out of    248    44%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 121   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.861ns (Maximum Frequency: 170.627MHz)
   Minimum input arrival time before clock: 4.057ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.861ns (frequency: 170.627MHz)
  Total number of paths / destination ports: 5124 / 180
-------------------------------------------------------------------------
Delay:               5.861ns (Levels of Logic = 5)
  Source:            U0/PS2Data_sr_4 (FF)
  Destination:       ctr_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U0/PS2Data_sr_4 to ctr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.447   1.349  U0/PS2Data_sr_4 (U0/PS2Data_sr_4)
     LUT6:I1->O            1   0.203   0.684  U0/Mmux_data324_SW0 (N64)
     LUT6:I4->O            7   0.203   0.774  U0/Mmux_data324 (U0/N82)
     LUT2:I1->O            1   0.205   0.684  U0/data<6>2 (data_s<5>)
     LUT6:I4->O            8   0.203   0.803  data_s[7]_PWR_6_o_not_equal_55_o1 (data_s[7]_PWR_6_o_not_equal_55_o)
     LUT3:I2->O            1   0.205   0.000  Mmux_ctr[3]_data_s[3]_MUX_77_o11 (ctr[3]_data_s[3]_MUX_77_o)
     FDR:D                     0.102          ctr_3
    ----------------------------------------
    Total                      5.861ns (1.568ns logic, 4.293ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              4.057ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       xctr_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to xctr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.346  rst_IBUF (rst_IBUF)
     LUT6:I0->O           10   0.203   0.856  Mcount_xctr_val1 (Mcount_xctr_val)
     FDRE:R                    0.430          xctr_0
    ----------------------------------------
    Total                      4.057ns (1.855ns logic, 2.202ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            hej_5 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: hej_5 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  hej_5 (hej_5)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.861|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 


Total memory usage is 463640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :   19 (   0 filtered)

