<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-656] Deadlocks can occur since process funcA is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.&#xD;&#xA;Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html" projectName="lab4opt" solutionName="solution2" date="2024-03-19T12:32:12.449+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-656] Deadlocks can occur since process funcA is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.&#xD;&#xA;Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-656.html" projectName="lab4opt" solutionName="solution1" date="2024-03-19T12:29:59.008+0000" type="Warning"/>
        <logs message="WARNING: [HLS 207-5559] missing argument for 'variable' (../../../labs/Lab4/Lab4/functionDF.cpp:45:9)" projectName="lab4opt" solutionName="solution1" date="2024-03-19T12:29:49.227+0000" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_address0 -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_we1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_d1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_idle -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/LENGTH_vecIn -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/LENGTH_vecOut -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecOut_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_we1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_d1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_functionDF_top/vecIn_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config functionDF.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 6 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 6 [46.43%] @ &quot;385000&quot;&#xD;&#xA;// RTL Simulation : 2 / 6 [46.43%] @ &quot;495000&quot;&#xD;&#xA;// RTL Simulation : 3 / 6 [46.43%] @ &quot;615000&quot;&#xD;&#xA;// RTL Simulation : 4 / 6 [46.43%] @ &quot;725000&quot;&#xD;&#xA;// RTL Simulation : 5 / 6 [46.43%] @ &quot;845000&quot;&#xD;&#xA;// RTL Simulation : 6 / 6 [100.00%] @ &quot;955000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1015 ns : File &quot;D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.autotb.v&quot; Line 296&#xD;&#xA;## quit" projectName="lab4opt" solutionName="solution3" date="2024-03-19T12:49:05.699+0000" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcD_U0.v:46]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.functionDF_c2_RAM_AUTO_1R1W_memc...&#xD;&#xA;Compiling module xil_defaultlib.functionDF_c2_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.functionDF_flow_control_loop_pip...&#xD;&#xA;Compiling module xil_defaultlib.functionDF_funcA&#xD;&#xA;Compiling module xil_defaultlib.functionDF_funcB&#xD;&#xA;Compiling module xil_defaultlib.functionDF_funcC&#xD;&#xA;Compiling module xil_defaultlib.functionDF_funcD&#xD;&#xA;Compiling module xil_defaultlib.functionDF_fifo_w32_d10_S_ShiftR...&#xD;&#xA;Compiling module xil_defaultlib.functionDF_fifo_w32_d10_S&#xD;&#xA;Compiling module xil_defaultlib.functionDF_start_for_funcB_U0_Sh...&#xD;&#xA;Compiling module xil_defaultlib.functionDF_start_for_funcB_U0&#xD;&#xA;Compiling module xil_defaultlib.functionDF_start_for_funcD_U0_Sh...&#xD;&#xA;Compiling module xil_defaultlib.functionDF_start_for_funcD_U0&#xD;&#xA;Compiling module xil_defaultlib.functionDF&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_vecIn&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_vecOut&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xD;&#xA;Compiling module xil_defaultlib.df_process_intf&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_functionDF_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot functionDF&#xD;&#xA;ECHO is off.&#xD;&#xA;&#xD;&#xA;****** xsim v2023.2 (64-bit)&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/functionDF/xsim_script.tcl&#xD;&#xA;# xsim {functionDF} -view {{functionDF_dataflow_ana.wcfg}} -tclbatch {functionDF.tcl} -protoinst {functionDF.protoinst}" projectName="lab4opt" solutionName="solution3" date="2024-03-19T12:49:04.181+0000" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcB_U0.v:46]" projectName="lab4opt" solutionName="solution3" date="2024-03-19T12:48:54.937+0000" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_fifo_w32_d10_S.v:49]" projectName="lab4opt" solutionName="solution3" date="2024-03-19T12:48:54.925+0000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
