<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Verilog\tang\ip picorv\impl\gwsynthesis\ip picorv.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Verilog\tang\ip picorv\src\ip picorv.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Verilog\tang\ip picorv\src\ip picorv.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 10 17:57:28 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10976</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8430</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>32</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>23</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>jtag_TCK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>31.133(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.000(MHz)</td>
<td>101.195(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.596</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.567</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.475</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.475</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.475</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.475</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.450</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.446</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.401</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.335</td>
<td>u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.325</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.325</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.325</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.325</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.297</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0/D</td>
<td>clk27:[R]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>0.970</td>
<td>1.258</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.164</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.163</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.042</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.042</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.042</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.042</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.042</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.038</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.027</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.023</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1/Q</td>
<td>u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.015</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.015</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.015</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.015</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.015</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.000</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0/Q</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0/D</td>
<td>jtag_TCK:[R]</td>
<td>clk27:[R]</td>
<td>-0.001</td>
<td>-0.680</td>
<td>0.725</td>
</tr>
<tr>
<td>25</td>
<td>0.083</td>
<td>core/mem_wdata_7_s0/Q</td>
<td>dtcm/mem_0_mem_0_0_3_s/DI[1]</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.980</td>
<td>rstdly_15_s0/Q</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0/CLEAR</td>
<td>clk27:[F]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>1.422</td>
<td>2.489</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.980</td>
<td>rstdly_15_s0/Q</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0/CLEAR</td>
<td>clk27:[F]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>1.422</td>
<td>2.489</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.980</td>
<td>rstdly_15_s0/Q</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLEAR</td>
<td>clk27:[F]</td>
<td>jtag_TCK:[R]</td>
<td>0.001</td>
<td>1.422</td>
<td>2.489</td>
</tr>
<tr>
<td>4</td>
<td>3.336</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/irReg_0_s1/PRESET</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>1.858</td>
</tr>
<tr>
<td>5</td>
<td>3.336</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/irReg_1_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>1.858</td>
</tr>
<tr>
<td>6</td>
<td>3.336</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/irReg_2_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>1.858</td>
</tr>
<tr>
<td>7</td>
<td>3.336</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/irReg_3_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>1.858</td>
</tr>
<tr>
<td>8</td>
<td>3.336</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/irReg_4_s1/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>1.858</td>
</tr>
<tr>
<td>9</td>
<td>3.336</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>1.858</td>
</tr>
<tr>
<td>10</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>11</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>12</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>13</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>14</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>15</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>16</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>17</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>18</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>19</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>20</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>21</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>22</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>23</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>24</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>25</td>
<td>8.107</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLEAR</td>
<td>jtag_TCK:[R]</td>
<td>jtag_TCK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>2</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>3</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>4</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>5</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>6</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>7</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>8</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>9</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>10</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>11</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>12</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>13</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>14</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>15</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>16</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>17</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>18</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>19</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>20</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>21</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>22</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>23</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>24</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
<tr>
<td>25</td>
<td>1.223</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0/CLEAR</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.234</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_40_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_32_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_29_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_30_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>jtag_TCK</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_8_s0/Q</td>
</tr>
<tr>
<td>1006.885</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.325, 85.098%; tC2Q: 0.232, 14.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_6_s0/Q</td>
</tr>
<tr>
<td>1006.857</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 84.823%; tC2Q: 0.232, 15.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_19_s0/Q</td>
</tr>
<tr>
<td>1006.764</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.204, 83.842%; tC2Q: 0.232, 16.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_24_s0/Q</td>
</tr>
<tr>
<td>1006.764</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.204, 83.842%; tC2Q: 0.232, 16.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C43[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_10_s0/Q</td>
</tr>
<tr>
<td>1006.764</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.204, 83.842%; tC2Q: 0.232, 16.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_18_s0/Q</td>
</tr>
<tr>
<td>1006.764</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.204, 83.842%; tC2Q: 0.232, 16.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C45[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_0_s1/Q</td>
</tr>
<tr>
<td>1006.739</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.179, 83.557%; tC2Q: 0.232, 16.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C44[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_25_s0/Q</td>
</tr>
<tr>
<td>1006.736</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 83.518%; tC2Q: 0.232, 16.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C44[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_27_s0/Q</td>
</tr>
<tr>
<td>1006.691</td>
<td>1.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.131, 82.974%; tC2Q: 0.232, 17.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_0_s1/Q</td>
</tr>
<tr>
<td>1006.624</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.064, 82.096%; tC2Q: 0.232, 17.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_34_s0/Q</td>
</tr>
<tr>
<td>1006.614</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 81.959%; tC2Q: 0.232, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_23_s0/Q</td>
</tr>
<tr>
<td>1006.614</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 81.959%; tC2Q: 0.232, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C47[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_22_s0/Q</td>
</tr>
<tr>
<td>1006.614</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 81.959%; tC2Q: 0.232, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_17_s0/Q</td>
</tr>
<tr>
<td>1006.614</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 81.959%; tC2Q: 0.232, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_35_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_3_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C45[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_4_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C48[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_5_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_7_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C43[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_9_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_11_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_12_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C45[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_14_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C43[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>1006.586</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1004.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>1004.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td>1004.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 81.555%; tC2Q: 0.232, 18.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_36_s0/Q</td>
</tr>
<tr>
<td>1003.464</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_0_s1/Q</td>
</tr>
<tr>
<td>1003.465</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 64.021%; tC2Q: 0.202, 35.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_6_s0/Q</td>
</tr>
<tr>
<td>1003.586</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_13_s0/Q</td>
</tr>
<tr>
<td>1003.586</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C46[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>1003.586</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C46[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_23_s0/Q</td>
</tr>
<tr>
<td>1003.586</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_27_s0/Q</td>
</tr>
<tr>
<td>1003.586</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C44[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_0_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_1_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_7_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_20_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_33_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_34_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_35_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_37_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_38_s0/Q</td>
</tr>
<tr>
<td>1003.589</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_39_s0/Q</td>
</tr>
<tr>
<td>1003.601</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C43[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C49[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/i_rdy_dfflr/qout_r_0_s1/Q</td>
</tr>
<tr>
<td>1003.604</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>u_dm/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.184%; tC2Q: 0.202, 28.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_8_s0/Q</td>
</tr>
<tr>
<td>1003.613</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C47[1][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/Q</td>
</tr>
<tr>
<td>1003.613</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C47[2][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_19_s0/Q</td>
</tr>
<tr>
<td>1003.613</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C45[1][A]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C45[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_28_s0/Q</td>
</tr>
<tr>
<td>1003.613</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C44[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_30_s0/Q</td>
</tr>
<tr>
<td>1003.613</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>1002.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>1003.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_16_s0/Q</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C46[2][B]</td>
<td>u_dm/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.124%; tC2Q: 0.202, 27.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dtcm/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>core/mem_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">core/mem_wdata_7_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dtcm/mem_0_mem_0_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dtcm/mem_0_mem_0_0_3_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dtcm/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.420%; tC2Q: 0.201, 60.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>508.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>504.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>502.313</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>505.781</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>506.013</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>17</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">rstdly_15_s0/Q</td>
</tr>
<tr>
<td>506.205</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>506.658</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>616</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n519_s1/F</td>
</tr>
<tr>
<td>508.269</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>502.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>504.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0/CLK</td>
</tr>
<tr>
<td>504.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
<tr>
<td>504.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 18.202%; route: 1.804, 72.475%; tC2Q: 0.232, 9.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>508.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>504.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>502.313</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>505.781</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>506.013</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>17</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">rstdly_15_s0/Q</td>
</tr>
<tr>
<td>506.205</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>506.658</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>616</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n519_s1/F</td>
</tr>
<tr>
<td>508.269</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>502.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>504.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][A]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0/CLK</td>
</tr>
<tr>
<td>504.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0</td>
</tr>
<tr>
<td>504.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C45[2][A]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_1/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 18.202%; route: 1.804, 72.475%; tC2Q: 0.232, 9.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>508.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>504.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>502.313</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>505.781</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>rstdly_15_s0/CLK</td>
</tr>
<tr>
<td>506.013</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>17</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">rstdly_15_s0/Q</td>
</tr>
<tr>
<td>506.205</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[2][B]</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>506.658</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>616</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n519_s1/F</td>
</tr>
<tr>
<td>508.269</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>502.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>504.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>504.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td>504.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.422</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 18.202%; route: 1.804, 72.475%; tC2Q: 0.232, 9.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/irReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/irReg_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_0_s1/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C46[1][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/irReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/irReg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/irReg_1_s1/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/irReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/irReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/irReg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_2_s1/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/irReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/irReg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_3_s1/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/irReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/irReg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_4_s1/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>u_dm/u_s_jtag_dtm/irReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/jtag_TDO_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dm/u_s_jtag_dtm/jtag_TDO_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dm/u_s_jtag_dtm/jtag_TDO_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C49[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C42[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C48[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C48[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[0][B]</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R27C47[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>6.218</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>184</td>
<td>IOL29[A]</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C36[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C41[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C42[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C42[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C42[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C37[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C37[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C27[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C27[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C27[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C28[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C28[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C28[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C32[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C31[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C34[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C37[2][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C37[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C37[2][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35[2][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C35[2][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C35[0][B]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C29[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>383</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">u_dm/u_dm_RstSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[1][A]</td>
<td style=" font-weight:bold;">u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2946</td>
<td>IOL7[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C26[1][A]</td>
<td>u_dm/u_s_debug_csr/dpc_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_jtag_RstSync_3_1/reset_n_catch_reg/reg_2/q_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_40_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_40_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_40_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_32_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_32_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_32_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/dbusReg_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_29_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_30_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_30_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/shiftReg_30_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>jtag_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>jtag_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>jtag_TCK_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>jtag_TCK_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_dm/u_s_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2946</td>
<td>clk_in_d</td>
<td>-2.596</td>
<td>3.468</td>
</tr>
<tr>
<td>616</td>
<td>n519_5</td>
<td>-3.980</td>
<td>2.004</td>
</tr>
<tr>
<td>545</td>
<td>decoded_rs[0]</td>
<td>17.943</td>
<td>1.546</td>
</tr>
<tr>
<td>289</td>
<td>decoded_rs[1]</td>
<td>22.471</td>
<td>3.919</td>
</tr>
<tr>
<td>184</td>
<td>jtag_TCK_d</td>
<td>-0.167</td>
<td>2.274</td>
</tr>
<tr>
<td>181</td>
<td>decoded_rs_4_4</td>
<td>17.943</td>
<td>7.053</td>
</tr>
<tr>
<td>167</td>
<td>n23206_4</td>
<td>27.669</td>
<td>4.893</td>
</tr>
<tr>
<td>153</td>
<td>mem_addr_Z[2]</td>
<td>18.104</td>
<td>5.371</td>
</tr>
<tr>
<td>129</td>
<td>decoded_rs[2]</td>
<td>22.362</td>
<td>3.629</td>
</tr>
<tr>
<td>121</td>
<td>mem_addr_Z[3]</td>
<td>15.878</td>
<td>6.066</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C32</td>
<td>93.06%</td>
</tr>
<tr>
<td>R33C13</td>
<td>93.06%</td>
</tr>
<tr>
<td>R20C25</td>
<td>91.67%</td>
</tr>
<tr>
<td>R33C12</td>
<td>91.67%</td>
</tr>
<tr>
<td>R26C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R29C36</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R33C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C12</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C32</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 -waveform {0 18.518} [get_ports {clk_in}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
