
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1

# Written on Mon Aug 17 16:10:05 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                                        Requested     Requested     Clock                                                                                Clock                     Clock
Level     Clock                                                                                        Frequency     Period        Type                                                                                 Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                       100.0 MHz     10.000        system                                                                               system_clkgroup           0    
                                                                                                                                                                                                                                                       
0 -       _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock                            150.8 MHz     6.630         inferred                                                                             Autoconstr_clkgroup_0     606  
1 .         _~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]     150.8 MHz     6.630         derived (from _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     8    
1 .         _~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]                            150.8 MHz     6.630         derived (from _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     2    
                                                                                                                                                                                                                                                       
0 -       HyperRAM_Memory_Interface_Top|clk                                                            206.8 MHz     4.836         inferred                                                                             Autoconstr_clkgroup_1     32   
                                                                                                                                                                                                                                                       
0 -       _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                            100.0 MHz     10.000        inferred                                                                             Autoconstr_clkgroup_2     20   
=======================================================================================================================================================================================================================================================


Clock Load Summary
******************

                                                                                           Clock     Source                                                                   Clock Pin                                                                    Non-clock Pin                                                                              Non-clock Pin
Clock                                                                                      Load      Pin                                                                      Seq Example                                                                  Seq Example                                                                                Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                     0         -                                                                        -                                                                            -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                                   
_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock                          606       u_hpram_top.clkdiv.CLKOUT(CLKDIV)                                        u_hpram_top.rd_data_valid_d.C                                                u_hpram_top.u_hpram_wd.data_lane_gen\[0\]\.u_hpram_lane.iserdes_gen\[7\]\.u_ides4.PCLK     -            
_~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]     8         u_hpram_top.u_hpram_init.read_calibration\[0\]\.VALUE[0].Q[0](dffre)     u_hpram_top.u_hpram_wd.dq_iodelay_gen0\[0\]\.genblk1\[5\]\.iodelay.VALUE     -                                                                                          -            
_~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]                            2         u_hpram_top.u_hpram_wd.step[8:0].Q[0](dffr)                              u_hpram_top.u_hpram_wd.iodelayn0.VALUE                                       -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                                   
HyperRAM_Memory_Interface_Top|clk                                                          32        clk(port)                                                                u_hpram_top.u_hpram_sync.dll_rst.C                                           -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                                   
_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                          20        u_hpram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 u_hpram_top.u_hpram_wd.data_lane_gen\[0\]\.u_hpram_lane.mask_oser4.FCLK      -                                                                                          -            
===================================================================================================================================================================================================================================================================================================================================================================
