EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Chimere_AO4407A
#
DEF Chimere_AO4407A Q 0 40 N N 1 F N
F0 "Q" -350 150 50 H V L BNN
F1 "Chimere_AO4407A" -350 -250 50 H V L BNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "Alpha & Omega Semiconductor" 0 0 50 H I L BNN "MANUFACTURER"
F5 "1.75 mm" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HEIGHT"
F6 "I" 0 0 50 H I L BNN "PARTREV"
F7 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
DRAW
C 100 -100 14 0 0 0 N
C 100 100 14 0 0 0 N
P 2 0 0 10 0 -100 0 100 N
P 2 0 0 10 30 -125 30 -100 N
P 2 0 0 10 30 -100 30 -75 N
P 2 0 0 6 30 -100 150 -100 N
P 2 0 0 10 30 -30 30 0 N
P 2 0 0 10 30 0 30 30 N
P 2 0 0 6 30 0 100 0 N
P 2 0 0 10 30 75 30 100 N
P 2 0 0 10 30 100 30 125 N
P 2 0 0 6 100 0 100 100 N
P 2 0 0 6 100 100 30 100 N
P 2 0 0 6 100 100 150 100 N
P 2 0 0 6 120 30 130 20 N
P 2 0 0 6 130 20 150 20 N
P 2 0 0 6 150 -100 150 20 N
P 2 0 0 6 150 20 150 100 N
P 2 0 0 6 150 20 170 20 N
P 2 0 0 6 170 20 180 10 N
P 3 0 0 6 100 0 60 30 60 -30 f
P 3 0 0 6 150 20 170 -10 130 -10 f
X ~ 1 100 200 100 D 40 40 0 0 P
X ~ 2 100 200 100 D 40 40 0 0 P
X ~ 3 100 200 100 D 40 40 0 0 P
X ~ 4 -100 100 100 R 40 40 0 0 P
X ~ 5 100 -200 100 U 40 40 0 0 P
X ~ 6 100 -200 100 U 40 40 0 0 P
X ~ 7 100 -200 100 U 40 40 0 0 P
X ~ 8 100 -200 100 U 40 40 0 0 P
ENDDRAW
ENDDEF
#
# Chimere_DW01A
#
DEF Chimere_DW01A IC 0 40 Y Y 1 F N
F0 "IC" -200 450 50 H V L BNN
F1 "Chimere_DW01A" -200 -500 50 H V L BNN
F2 "Chimere:SOT23-6" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "C351410" 0 0 50 H I L BNN "LCSC"
F5 "DW01A" 0 0 50 H I L BNN "VALUE"
F6 "DW01A" 0 0 50 H I L BNN "MPN"
DRAW
T 0 -280 100 50 0 0 0 "Lithium Protection" Normal 0 L B
S -400 -400 400 400 0 0 10 f
X OD 1 600 -300 200 L 40 40 0 0 B
X CS 2 600 300 200 L 40 40 0 0 B
X OC 3 600 0 200 L 40 40 0 0 B
X TD 4 -600 0 200 R 40 40 0 0 B
X VCC 5 -600 300 200 R 40 40 0 0 W
X GND 6 -600 -300 200 R 40 40 0 0 W
ENDDRAW
ENDDEF
#
# Chimere_FS8205A
#
DEF Chimere_FS8205A Q 0 40 Y N 1 F N
F0 "Q" -450 300 50 H V L BNN
F1 "Chimere_FS8205A" -450 -500 50 H V L BNN
F2 "Chimere:SOP65P640X120-8N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "Fortune Semiconductor" 0 0 50 H I L BNN "MANUFACTURER"
F5 "1.2mm" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HEIGHT"
F6 "1.7" 0 0 50 H I L BNN "PARTREV"
F7 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
DRAW
C 0 -300 14 0 0 0 N
C 0 300 14 0 0 0 N
C 50 -100 14 0 0 0 N
C 50 100 14 0 0 0 N
P 2 0 0 10 -100 -100 -100 -300 N
P 2 0 0 10 -100 300 -100 100 N
P 2 0 0 10 -70 -300 -70 -325 N
P 2 0 0 10 -70 -275 -70 -300 N
P 2 0 0 10 -70 -200 -70 -230 N
P 2 0 0 6 -70 -200 0 -200 N
P 2 0 0 10 -70 -170 -70 -200 N
P 2 0 0 10 -70 -100 -70 -125 N
P 2 0 0 6 -70 -100 50 -100 N
P 2 0 0 10 -70 -75 -70 -100 N
P 2 0 0 10 -70 100 -70 75 N
P 2 0 0 10 -70 125 -70 100 N
P 2 0 0 10 -70 200 -70 170 N
P 2 0 0 6 -70 200 0 200 N
P 2 0 0 10 -70 230 -70 200 N
P 2 0 0 10 -70 300 -70 275 N
P 2 0 0 6 -70 300 50 300 N
P 2 0 0 10 -70 325 -70 300 N
P 2 0 0 6 0 -300 -70 -300 N
P 2 0 0 6 0 -300 50 -300 N
P 2 0 0 6 0 -200 0 -300 N
P 2 0 0 6 0 300 0 200 N
P 2 0 0 6 30 180 50 180 N
P 2 0 0 6 50 -180 30 -180 N
P 2 0 0 6 50 -180 50 -300 N
P 2 0 0 6 50 -100 50 -180 N
P 2 0 0 6 50 -100 50 0 N
P 2 0 0 6 50 0 50 100 N
P 2 0 0 6 50 0 100 0 N
P 2 0 0 6 50 100 -70 100 N
P 2 0 0 6 50 100 50 180 N
P 2 0 0 6 50 180 50 300 N
P 2 0 0 6 50 180 70 180 N
P 2 0 0 6 70 -180 50 -180 N
P 3 0 0 6 -60 -200 -20 -170 -20 -230 f
P 3 0 0 6 -60 200 -20 230 -20 170 f
P 3 0 0 6 50 -180 30 -210 70 -210 f
P 3 0 0 6 50 180 70 210 30 210 f
X ~ 1 200 0 100 L 40 40 0 0 P
X ~ 2 0 -400 100 U 40 40 0 0 P
X ~ 3 0 -400 100 U 40 40 0 0 P
X ~ 4 -200 -300 100 R 40 40 0 0 P
X ~ 5 -200 100 100 R 40 40 0 0 P
X ~ 6 0 400 100 D 40 40 0 0 P
X ~ 7 0 400 100 D 40 40 0 0 P
X ~ 8 200 0 100 L 40 40 0 0 P
ENDDRAW
ENDDEF
#
# Chimere_ME2108A50M3
#
DEF Chimere_ME2108A50M3 U 0 40 Y Y 1 F N
F0 "U" 125 -225 50 H V C CNN
F1 "Chimere_ME2108A50M3" 50 200 50 H V C CNN
F2 "Package_TO_SOT_SMD:SOT-23_Handsoldering" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -175 150 225 -175 0 1 0 N
X VSS 1 0 -275 100 U 50 50 1 1 I
X LX 2 -275 75 100 R 50 50 1 1 P
X VOUT 3 325 75 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Chimere_TP4056
#
DEF Chimere_TP4056 IC 0 40 Y Y 1 F N
F0 "IC" -400 500 50 H V L BNN
F1 "Chimere_TP4056" 100 -501 50 H V L BNN
F2 "Chimere:SOP-8" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
DRAW
S -400 -400 400 400 0 0 10 f
X TEMP 1 600 0 200 L 40 40 0 0 B
X PROG 2 600 -100 200 L 40 40 0 0 B
X GND 3 0 -600 200 U 40 40 0 0 B
X VCC 4 -600 300 200 R 40 40 0 0 B
X BAT 5 600 300 200 L 40 40 0 0 B
X STDBY 6 -600 -100 200 R 40 40 0 0 B
X CHRG 7 -600 0 200 R 40 40 0 0 B
X CE 8 -600 200 200 R 40 40 0 0 B
ENDDRAW
ENDDEF
#
# Connector_Generic_Conn_01x01
#
DEF Connector_Generic_Conn_01x01 J 0 40 Y N 1 F N
F0 "J" 0 100 50 H V C CNN
F1 "Connector_Generic_Conn_01x01" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S -50 5 0 -5 1 1 6 N
S -50 50 50 -50 1 1 10 f
X Pin_1 1 -200 0 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_L
#
DEF Device_L L 0 40 N N 1 F N
F0 "L" -50 0 50 V V C CNN
F1 "Device_L" 75 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Choke_*
 *Coil*
 Inductor_*
 L_*
$ENDFPLIST
DRAW
A 0 -75 25 -899 899 0 1 0 N 0 -100 0 -50
A 0 -25 25 -899 899 0 1 0 N 0 -50 0 0
A 0 25 25 -899 899 0 1 0 N 0 0 0 50
A 0 75 25 -899 899 0 1 0 N 0 50 0 100
X 1 1 0 150 50 D 50 50 1 1 P
X 2 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 LED*
 LED_SMD:*
 LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_FET_2N7002
#
DEF Transistor_FET_2N7002 Q 0 20 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_FET_2N7002" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS 2N7002 2N7002E 2N7002H 2N7002K BS170F BS870 BSN20 BSS123 BSS127S DMG2302U DMG3402L DMG3404L DMG3406L DMG3414U DMG3418L DMN10H220L DMN10H700S DMN13H750S DMN2041L DMN2050L DMN2056U DMN2058U DMN2075U DMN2230U DMN24H11DS DMN24H3D5L DMN3042L DMN3051L DMN30H4D0L DMN3110S DMN3150L DMN3300U DMN3404L DMN6075S DMN6140L DMN67D7L DMN67D8L MMBF170 VN10LF ZVN3306F ZVN3310F ZVN3320F ZVN4106F ZXM61N02F ZXM61N03F ZXMN10A07F ZXMN2A01F ZXMN2A14F ZXMN2B01F ZXMN2B14FH ZXMN2F30FH ZXMN2F34FH ZXMN3A01F ZXMN3A14F ZXMN3B01F ZXMN3B14F ZXMN3F30FH ZXMN6A07F IRLML0030 IRLML2060 TSM2302CX
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X G 1 -200 0 100 R 50 50 1 1 I
X S 2 100 -200 100 U 50 50 1 1 P
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# pspice_DIODE
#
DEF pspice_DIODE D 0 40 Y N 1 F N
F0 "D" 0 150 50 H V C CNN
F1 "pspice_DIODE" 0 -175 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 75 100 75 -100 N
P 3 0 1 0 -75 100 -75 -100 75 0 F
X K 1 -200 0 150 R 50 50 1 1 I
X A 2 200 0 150 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
