// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/12/2024 17:41:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processor_MIPS_with_Pipelines_diagram (
	REG_WRITE_EX_MEM,
	Clock,
	Reset_bar,
	REG_WRITE_MEM_WB,
	PC_WRITE,
	PC_PLUS_1,
	Forward_A,
	Forward_B,
	IF_ID_WRITE,
	ALU_res,
	data_memory,
	entree_ALU_1,
	entree_ALU_2,
	Instruction_EX_MEM,
	Instruction_ID_EX,
	Instruction_IF_ID,
	Instruction_MEM_WB,
	RD_EX_MEM,
	RD_MEM_WB,
	RS_ID_EX,
	RT_ID_EX);
output 	REG_WRITE_EX_MEM;
input 	Clock;
input 	Reset_bar;
output 	REG_WRITE_MEM_WB;
output 	PC_WRITE;
input 	[7:0] PC_PLUS_1;
output 	[1:0] Forward_A;
output 	[1:0] Forward_B;
output 	IF_ID_WRITE;
output 	[7:0] ALU_res;
output 	[7:0] data_memory;
output 	[7:0] entree_ALU_1;
output 	[7:0] entree_ALU_2;
output 	[31:0] Instruction_EX_MEM;
output 	[31:0] Instruction_ID_EX;
output 	[31:0] Instruction_IF_ID;
output 	[31:0] Instruction_MEM_WB;
output 	[4:0] RD_EX_MEM;
output 	[4:0] RD_MEM_WB;
output 	[4:0] RS_ID_EX;
output 	[4:0] RT_ID_EX;

// Design Ports Information
// REG_WRITE_EX_MEM	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_WRITE_MEM_WB	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_WRITE	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Forward_A[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Forward_A[0]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Forward_B[1]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Forward_B[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IF_ID_WRITE	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[7]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[6]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[5]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[3]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_res[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[7]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[6]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[5]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[4]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[3]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[2]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[1]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_memory[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[7]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[4]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[3]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_1[0]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[7]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[6]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[5]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[3]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entree_ALU_2[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[31]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[30]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[29]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[28]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[27]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[26]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[25]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[24]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[23]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[22]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[21]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[20]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[19]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[17]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[16]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[15]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[14]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[13]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[12]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[9]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[7]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[4]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[1]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_EX_MEM[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[31]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[30]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[29]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[28]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[27]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[26]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[25]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[24]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[23]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[22]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[20]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[19]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[18]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[17]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[16]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[15]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[14]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[13]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[12]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[10]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[3]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_ID_EX[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[31]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[30]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[29]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[28]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[27]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[26]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[25]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[24]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[23]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[22]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[21]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[19]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[18]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[17]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[16]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[15]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[13]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[12]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[11]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[10]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[9]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[8]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[7]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[4]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[1]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_IF_ID[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[31]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[30]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[29]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[28]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[27]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[25]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[24]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[23]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[22]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[21]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[20]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[19]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[18]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[17]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[15]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[14]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[13]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[12]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[10]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[9]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[5]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[3]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[1]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_MEM_WB[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_EX_MEM[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_EX_MEM[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_EX_MEM[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_EX_MEM[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_EX_MEM[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_MEM_WB[4]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_MEM_WB[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_MEM_WB[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_MEM_WB[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_MEM_WB[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_ID_EX[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_ID_EX[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_ID_EX[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_ID_EX[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RS_ID_EX[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_ID_EX[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_ID_EX[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_ID_EX[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_ID_EX[1]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RT_ID_EX[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_bar	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[0]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[1]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[2]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[5]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[6]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_PLUS_1[7]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \REG_WRITE_EX_MEM~output_o ;
wire \REG_WRITE_MEM_WB~output_o ;
wire \PC_WRITE~output_o ;
wire \Forward_A[1]~output_o ;
wire \Forward_A[0]~output_o ;
wire \Forward_B[1]~output_o ;
wire \Forward_B[0]~output_o ;
wire \IF_ID_WRITE~output_o ;
wire \ALU_res[7]~output_o ;
wire \ALU_res[6]~output_o ;
wire \ALU_res[5]~output_o ;
wire \ALU_res[4]~output_o ;
wire \ALU_res[3]~output_o ;
wire \ALU_res[2]~output_o ;
wire \ALU_res[1]~output_o ;
wire \ALU_res[0]~output_o ;
wire \data_memory[7]~output_o ;
wire \data_memory[6]~output_o ;
wire \data_memory[5]~output_o ;
wire \data_memory[4]~output_o ;
wire \data_memory[3]~output_o ;
wire \data_memory[2]~output_o ;
wire \data_memory[1]~output_o ;
wire \data_memory[0]~output_o ;
wire \entree_ALU_1[7]~output_o ;
wire \entree_ALU_1[6]~output_o ;
wire \entree_ALU_1[5]~output_o ;
wire \entree_ALU_1[4]~output_o ;
wire \entree_ALU_1[3]~output_o ;
wire \entree_ALU_1[2]~output_o ;
wire \entree_ALU_1[1]~output_o ;
wire \entree_ALU_1[0]~output_o ;
wire \entree_ALU_2[7]~output_o ;
wire \entree_ALU_2[6]~output_o ;
wire \entree_ALU_2[5]~output_o ;
wire \entree_ALU_2[4]~output_o ;
wire \entree_ALU_2[3]~output_o ;
wire \entree_ALU_2[2]~output_o ;
wire \entree_ALU_2[1]~output_o ;
wire \entree_ALU_2[0]~output_o ;
wire \Instruction_EX_MEM[31]~output_o ;
wire \Instruction_EX_MEM[30]~output_o ;
wire \Instruction_EX_MEM[29]~output_o ;
wire \Instruction_EX_MEM[28]~output_o ;
wire \Instruction_EX_MEM[27]~output_o ;
wire \Instruction_EX_MEM[26]~output_o ;
wire \Instruction_EX_MEM[25]~output_o ;
wire \Instruction_EX_MEM[24]~output_o ;
wire \Instruction_EX_MEM[23]~output_o ;
wire \Instruction_EX_MEM[22]~output_o ;
wire \Instruction_EX_MEM[21]~output_o ;
wire \Instruction_EX_MEM[20]~output_o ;
wire \Instruction_EX_MEM[19]~output_o ;
wire \Instruction_EX_MEM[18]~output_o ;
wire \Instruction_EX_MEM[17]~output_o ;
wire \Instruction_EX_MEM[16]~output_o ;
wire \Instruction_EX_MEM[15]~output_o ;
wire \Instruction_EX_MEM[14]~output_o ;
wire \Instruction_EX_MEM[13]~output_o ;
wire \Instruction_EX_MEM[12]~output_o ;
wire \Instruction_EX_MEM[11]~output_o ;
wire \Instruction_EX_MEM[10]~output_o ;
wire \Instruction_EX_MEM[9]~output_o ;
wire \Instruction_EX_MEM[8]~output_o ;
wire \Instruction_EX_MEM[7]~output_o ;
wire \Instruction_EX_MEM[6]~output_o ;
wire \Instruction_EX_MEM[5]~output_o ;
wire \Instruction_EX_MEM[4]~output_o ;
wire \Instruction_EX_MEM[3]~output_o ;
wire \Instruction_EX_MEM[2]~output_o ;
wire \Instruction_EX_MEM[1]~output_o ;
wire \Instruction_EX_MEM[0]~output_o ;
wire \Instruction_ID_EX[31]~output_o ;
wire \Instruction_ID_EX[30]~output_o ;
wire \Instruction_ID_EX[29]~output_o ;
wire \Instruction_ID_EX[28]~output_o ;
wire \Instruction_ID_EX[27]~output_o ;
wire \Instruction_ID_EX[26]~output_o ;
wire \Instruction_ID_EX[25]~output_o ;
wire \Instruction_ID_EX[24]~output_o ;
wire \Instruction_ID_EX[23]~output_o ;
wire \Instruction_ID_EX[22]~output_o ;
wire \Instruction_ID_EX[21]~output_o ;
wire \Instruction_ID_EX[20]~output_o ;
wire \Instruction_ID_EX[19]~output_o ;
wire \Instruction_ID_EX[18]~output_o ;
wire \Instruction_ID_EX[17]~output_o ;
wire \Instruction_ID_EX[16]~output_o ;
wire \Instruction_ID_EX[15]~output_o ;
wire \Instruction_ID_EX[14]~output_o ;
wire \Instruction_ID_EX[13]~output_o ;
wire \Instruction_ID_EX[12]~output_o ;
wire \Instruction_ID_EX[11]~output_o ;
wire \Instruction_ID_EX[10]~output_o ;
wire \Instruction_ID_EX[9]~output_o ;
wire \Instruction_ID_EX[8]~output_o ;
wire \Instruction_ID_EX[7]~output_o ;
wire \Instruction_ID_EX[6]~output_o ;
wire \Instruction_ID_EX[5]~output_o ;
wire \Instruction_ID_EX[4]~output_o ;
wire \Instruction_ID_EX[3]~output_o ;
wire \Instruction_ID_EX[2]~output_o ;
wire \Instruction_ID_EX[1]~output_o ;
wire \Instruction_ID_EX[0]~output_o ;
wire \Instruction_IF_ID[31]~output_o ;
wire \Instruction_IF_ID[30]~output_o ;
wire \Instruction_IF_ID[29]~output_o ;
wire \Instruction_IF_ID[28]~output_o ;
wire \Instruction_IF_ID[27]~output_o ;
wire \Instruction_IF_ID[26]~output_o ;
wire \Instruction_IF_ID[25]~output_o ;
wire \Instruction_IF_ID[24]~output_o ;
wire \Instruction_IF_ID[23]~output_o ;
wire \Instruction_IF_ID[22]~output_o ;
wire \Instruction_IF_ID[21]~output_o ;
wire \Instruction_IF_ID[20]~output_o ;
wire \Instruction_IF_ID[19]~output_o ;
wire \Instruction_IF_ID[18]~output_o ;
wire \Instruction_IF_ID[17]~output_o ;
wire \Instruction_IF_ID[16]~output_o ;
wire \Instruction_IF_ID[15]~output_o ;
wire \Instruction_IF_ID[14]~output_o ;
wire \Instruction_IF_ID[13]~output_o ;
wire \Instruction_IF_ID[12]~output_o ;
wire \Instruction_IF_ID[11]~output_o ;
wire \Instruction_IF_ID[10]~output_o ;
wire \Instruction_IF_ID[9]~output_o ;
wire \Instruction_IF_ID[8]~output_o ;
wire \Instruction_IF_ID[7]~output_o ;
wire \Instruction_IF_ID[6]~output_o ;
wire \Instruction_IF_ID[5]~output_o ;
wire \Instruction_IF_ID[4]~output_o ;
wire \Instruction_IF_ID[3]~output_o ;
wire \Instruction_IF_ID[2]~output_o ;
wire \Instruction_IF_ID[1]~output_o ;
wire \Instruction_IF_ID[0]~output_o ;
wire \Instruction_MEM_WB[31]~output_o ;
wire \Instruction_MEM_WB[30]~output_o ;
wire \Instruction_MEM_WB[29]~output_o ;
wire \Instruction_MEM_WB[28]~output_o ;
wire \Instruction_MEM_WB[27]~output_o ;
wire \Instruction_MEM_WB[26]~output_o ;
wire \Instruction_MEM_WB[25]~output_o ;
wire \Instruction_MEM_WB[24]~output_o ;
wire \Instruction_MEM_WB[23]~output_o ;
wire \Instruction_MEM_WB[22]~output_o ;
wire \Instruction_MEM_WB[21]~output_o ;
wire \Instruction_MEM_WB[20]~output_o ;
wire \Instruction_MEM_WB[19]~output_o ;
wire \Instruction_MEM_WB[18]~output_o ;
wire \Instruction_MEM_WB[17]~output_o ;
wire \Instruction_MEM_WB[16]~output_o ;
wire \Instruction_MEM_WB[15]~output_o ;
wire \Instruction_MEM_WB[14]~output_o ;
wire \Instruction_MEM_WB[13]~output_o ;
wire \Instruction_MEM_WB[12]~output_o ;
wire \Instruction_MEM_WB[11]~output_o ;
wire \Instruction_MEM_WB[10]~output_o ;
wire \Instruction_MEM_WB[9]~output_o ;
wire \Instruction_MEM_WB[8]~output_o ;
wire \Instruction_MEM_WB[7]~output_o ;
wire \Instruction_MEM_WB[6]~output_o ;
wire \Instruction_MEM_WB[5]~output_o ;
wire \Instruction_MEM_WB[4]~output_o ;
wire \Instruction_MEM_WB[3]~output_o ;
wire \Instruction_MEM_WB[2]~output_o ;
wire \Instruction_MEM_WB[1]~output_o ;
wire \Instruction_MEM_WB[0]~output_o ;
wire \RD_EX_MEM[4]~output_o ;
wire \RD_EX_MEM[3]~output_o ;
wire \RD_EX_MEM[2]~output_o ;
wire \RD_EX_MEM[1]~output_o ;
wire \RD_EX_MEM[0]~output_o ;
wire \RD_MEM_WB[4]~output_o ;
wire \RD_MEM_WB[3]~output_o ;
wire \RD_MEM_WB[2]~output_o ;
wire \RD_MEM_WB[1]~output_o ;
wire \RD_MEM_WB[0]~output_o ;
wire \RS_ID_EX[4]~output_o ;
wire \RS_ID_EX[3]~output_o ;
wire \RS_ID_EX[2]~output_o ;
wire \RS_ID_EX[1]~output_o ;
wire \RS_ID_EX[0]~output_o ;
wire \RT_ID_EX[4]~output_o ;
wire \RT_ID_EX[3]~output_o ;
wire \RT_ID_EX[2]~output_o ;
wire \RT_ID_EX[1]~output_o ;
wire \RT_ID_EX[0]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \PC_PLUS_1[0]~input_o ;
wire \PC_PLUS_1[1]~input_o ;
wire \inst3|bit1|o_Sum~0_combout ;
wire \PC_PLUS_1[3]~input_o ;
wire \PC_PLUS_1[2]~input_o ;
wire \inst3|bit1|o_CarryOut~0_combout ;
wire \inst3|bit2|o_CarryOut~0_combout ;
wire \inst3|bit3|o_CarryOut~0_combout ;
wire \PC_PLUS_1[4]~input_o ;
wire \inst3|bit4|o_Sum~combout ;
wire \PC_PLUS_1[5]~input_o ;
wire \inst3|bit4|o_CarryOut~0_combout ;
wire \inst3|bit5|o_Sum~combout ;
wire \inst2|IF_ID_PC|bit5|int_q~0_combout ;
wire \Reset_bar~input_o ;
wire \Reset_bar~inputclkctrl_outclk ;
wire \inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit5|int_q~q ;
wire \PC_PLUS_1[7]~input_o ;
wire \inst3|bit7|o_Sum~0_combout ;
wire \PC_PLUS_1[6]~input_o ;
wire \inst3|bit5|o_CarryOut~0_combout ;
wire \inst3|bit7|o_Sum~combout ;
wire \inst2|IF_ID_Instruction_15_0|bit7|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit7|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit12|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit12|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit13|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit13|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit15|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit15|int_q~q ;
wire \inst11|mux_mem_write|b~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit14|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit14|int_q~q ;
wire \inst11|mux_mem_write|b~1_combout ;
wire \inst11|mux_mem_write|b~2_combout ;
wire \inst33|PIPE_MEM_WRITE|int_q~q ;
wire \inst11|mux_mem_read|b~0_combout ;
wire \inst33|PIPE_MEM_READ|int_q~q ;
wire \inst33|PIPE_read_data_2|bit0|int_q~q ;
wire \inst35|PIPE_read_data_2|bit0|int_q~q ;
wire \inst11|mux_alu_op1|b~0_combout ;
wire \inst33|PIPE_ALU_OP_1|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit12|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit12|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q ;
wire \inst20|b[1]~1_combout ;
wire \inst35|PIPE_Rd|bit1|int_q~q ;
wire \inst36|PIPE_Rd|bit1|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit0|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit0|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit11|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit11|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q ;
wire \inst20|b[0]~0_combout ;
wire \inst35|PIPE_Rd|bit0|int_q~q ;
wire \inst36|PIPE_Rd|bit0|int_q~q ;
wire \inst21|fifth_comp|out_a_eq_b~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit4|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit4|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit15|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit15|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~q ;
wire \inst20|b[4]~2_combout ;
wire \inst35|PIPE_Rd|bit4|int_q~q ;
wire \inst36|PIPE_Rd|bit4|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit3|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit3|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit14|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit14|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q ;
wire \inst20|b[3]~4_combout ;
wire \inst35|PIPE_Rd|bit3|int_q~q ;
wire \inst36|PIPE_Rd|bit3|int_q~feeder_combout ;
wire \inst36|PIPE_Rd|bit3|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit2|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit2|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit13|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit13|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q ;
wire \inst20|b[2]~3_combout ;
wire \inst35|PIPE_Rd|bit2|int_q~q ;
wire \inst36|PIPE_Rd|bit2|int_q~feeder_combout ;
wire \inst36|PIPE_Rd|bit2|int_q~q ;
wire \inst21|fifth_comp|out_a_eq_b~1_combout ;
wire \inst21|fifth_comp|out_a_eq_b~2_combout ;
wire \inst36|PIPE_REG_WRITE|int_q~q ;
wire \inst21|third_comp|out_a_eq_b~0_combout ;
wire \inst21|third_comp|out_a_eq_b~1_combout ;
wire \inst21|third_comp|out_a_eq_b~2_combout ;
wire \inst21|first_comp|out_a_eq_b~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit5|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit5|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit6|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit6|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ;
wire \inst21|second_comp|out_a_eq_b~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit9|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit9|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit7|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit7|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit8|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit8|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ;
wire \inst21|second_comp|out_a_eq_b~1_combout ;
wire \inst21|second_comp|out_a_eq_b~2_combout ;
wire \inst21|FORWARD_A~2_combout ;
wire \inst21|FORWARD_B[0]~4_combout ;
wire \inst21|fourth_comp|out_a_eq_b~1_combout ;
wire \inst21|fourth_comp|out_a_eq_b~0_combout ;
wire \inst21|fourth_comp|out_a_eq_b~2_combout ;
wire \inst21|FORWARD_B~0_combout ;
wire \inst21|FORWARD_B~1_combout ;
wire \inst21|FORWARD_B~2_combout ;
wire \inst21|FORWARD_A~0_combout ;
wire \inst21|FORWARD_A~4_combout ;
wire \inst23|Mux0~0_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ;
wire \inst23|Mux0~1_combout ;
wire \inst33|PIPE_ALU_SRC|int_q~q ;
wire \inst23|Mux0~2_combout ;
wire \inst23|Mux7~0_combout ;
wire \inst23|Mux7~combout ;
wire \inst21|FORWARD_A~3_combout ;
wire \inst21|FORWARD_A[1]~1_combout ;
wire \inst5|comb~2_combout ;
wire \inst5|Registre_t4|bit0|int_q~q ;
wire \inst5|comb~1_combout ;
wire \inst5|Registre_t6|bit0|int_q~q ;
wire \inst5|Mux_data_1|Mux7~0_combout ;
wire \inst5|comb~0_combout ;
wire \inst5|Registre_t5|bit0|int_q~q ;
wire \inst5|comb~3_combout ;
wire \inst5|Registre_t7|bit0|int_q~q ;
wire \inst5|Mux_data_1|Mux7~1_combout ;
wire \inst5|comb~7_combout ;
wire \inst5|Registre_t3|bit0|int_q~q ;
wire \inst5|comb~6_combout ;
wire \inst5|Registre_t0|bit0|int_q~q ;
wire \inst5|comb~5_combout ;
wire \inst5|Registre_t1|bit0|int_q~q ;
wire \inst5|Mux_data_1|Mux7~2_combout ;
wire \inst5|Mux_data_1|Mux7~3_combout ;
wire \inst5|Mux_data_1|Mux7~4_combout ;
wire \inst33|PIPE_read_data_1|bit0|int_q~q ;
wire \inst22|Mux7~0_combout ;
wire \inst22|Mux7~1_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit3|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit3|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ;
wire \inst16|SEL_ALU[0]~0_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ;
wire \inst11|mux_alu_op0|b~0_combout ;
wire \inst33|PIPE_ALU_OP_0|int_q~q ;
wire \inst15|Multiplexeur|Mux7~0_combout ;
wire \inst15|Multiplexeur|Mux7~1_combout ;
wire \inst15|Multiplexeur|Mux7~2_combout ;
wire \inst35|PIPE_MEM_TO_REG|int_q~q ;
wire \inst36|PIPE_MEM_TO_REG|int_q~q ;
wire \inst5|Registre_t4|bit7|int_q~q ;
wire \inst5|Registre_t6|bit7|int_q~q ;
wire \inst5|Mux_data_1|Mux0~0_combout ;
wire \inst5|Registre_t7|bit7|int_q~q ;
wire \inst5|Mux_data_1|Mux0~1_combout ;
wire \inst5|Registre_t3|bit7|int_q~feeder_combout ;
wire \inst5|Registre_t3|bit7|int_q~q ;
wire \inst5|Registre_t2|bit7|int_q~feeder_combout ;
wire \inst5|comb~4_combout ;
wire \inst5|Registre_t2|bit7|int_q~q ;
wire \inst5|Registre_t0|bit7|int_q~q ;
wire \inst5|Registre_t1|bit7|int_q~q ;
wire \inst5|Mux_data_1|Mux0~2_combout ;
wire \inst5|Mux_data_1|Mux0~3_combout ;
wire \inst5|Mux_data_1|Mux0~4_combout ;
wire \inst33|PIPE_read_data_1|bit7|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_1|bit7|int_q~q ;
wire \inst22|Mux0~0_combout ;
wire \inst22|Mux0~1_combout ;
wire \inst15|Multiplexeur|Mux4~0_combout ;
wire \inst15|Multiplexeur|Mux4~1_combout ;
wire \inst15|Multiplexeur|Mux4~2_combout ;
wire \inst15|ALU_soustraction|bit7|o_Sum~0_combout ;
wire \inst5|Registre_t3|bit6|int_q~feeder_combout ;
wire \inst5|Registre_t3|bit6|int_q~q ;
wire \inst5|Registre_t2|bit6|int_q~feeder_combout ;
wire \inst5|Registre_t2|bit6|int_q~q ;
wire \inst5|Registre_t1|bit6|int_q~q ;
wire \inst5|Registre_t0|bit6|int_q~q ;
wire \inst5|Mux_data_2|Mux1~2_combout ;
wire \inst5|Mux_data_2|Mux1~3_combout ;
wire \inst5|Registre_t6|bit6|int_q~q ;
wire \inst5|Registre_t4|bit6|int_q~q ;
wire \inst5|Mux_data_2|Mux1~0_combout ;
wire \inst5|Registre_t7|bit6|int_q~q ;
wire \inst5|Registre_t5|bit6|int_q~q ;
wire \inst5|Mux_data_2|Mux1~1_combout ;
wire \inst5|Mux_data_2|Mux1~4_combout ;
wire \inst33|PIPE_read_data_2|bit6|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_2|bit6|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q ;
wire \inst23|Mux1~0_combout ;
wire \inst23|Mux1~combout ;
wire \inst5|Registre_t4|bit5|int_q~q ;
wire \inst5|Registre_t6|bit5|int_q~q ;
wire \inst5|Mux_data_1|Mux2~0_combout ;
wire \inst5|Registre_t7|bit5|int_q~q ;
wire \inst5|Registre_t5|bit5|int_q~q ;
wire \inst5|Mux_data_1|Mux2~1_combout ;
wire \inst5|Registre_t3|bit5|int_q~feeder_combout ;
wire \inst5|Registre_t3|bit5|int_q~q ;
wire \inst5|Registre_t0|bit5|int_q~q ;
wire \inst5|Registre_t1|bit5|int_q~q ;
wire \inst5|Mux_data_1|Mux2~2_combout ;
wire \inst5|Mux_data_1|Mux2~3_combout ;
wire \inst5|Mux_data_1|Mux2~4_combout ;
wire \inst33|PIPE_read_data_1|bit5|int_q~q ;
wire \inst22|Mux2~0_combout ;
wire \inst22|Mux2~1_combout ;
wire \inst5|Registre_t5|bit4|int_q~q ;
wire \inst5|Registre_t7|bit4|int_q~q ;
wire \inst5|Registre_t6|bit4|int_q~q ;
wire \inst5|Registre_t4|bit4|int_q~q ;
wire \inst5|Mux_data_2|Mux3~0_combout ;
wire \inst5|Mux_data_2|Mux3~1_combout ;
wire \inst5|Registre_t3|bit4|int_q~feeder_combout ;
wire \inst5|Registre_t3|bit4|int_q~q ;
wire \inst5|Registre_t2|bit4|int_q~feeder_combout ;
wire \inst5|Registre_t2|bit4|int_q~q ;
wire \inst5|Registre_t1|bit4|int_q~q ;
wire \inst5|Registre_t0|bit4|int_q~q ;
wire \inst5|Mux_data_2|Mux3~2_combout ;
wire \inst5|Mux_data_2|Mux3~3_combout ;
wire \inst5|Mux_data_2|Mux3~4_combout ;
wire \inst33|PIPE_read_data_2|bit4|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit4|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit4|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q ;
wire \inst23|Mux3~0_combout ;
wire \inst23|Mux3~combout ;
wire \inst5|Registre_t3|bit3|int_q~feeder_combout ;
wire \inst5|Registre_t3|bit3|int_q~q ;
wire \inst5|Registre_t0|bit3|int_q~q ;
wire \inst5|Registre_t1|bit3|int_q~q ;
wire \inst5|Mux_data_1|Mux4~2_combout ;
wire \inst5|Registre_t2|bit3|int_q~feeder_combout ;
wire \inst5|Registre_t2|bit3|int_q~q ;
wire \inst5|Mux_data_1|Mux4~3_combout ;
wire \inst5|Registre_t7|bit3|int_q~q ;
wire \inst5|Registre_t4|bit3|int_q~q ;
wire \inst5|Registre_t6|bit3|int_q~q ;
wire \inst5|Mux_data_1|Mux4~0_combout ;
wire \inst5|Mux_data_1|Mux4~1_combout ;
wire \inst5|Mux_data_1|Mux4~4_combout ;
wire \inst33|PIPE_read_data_1|bit3|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_1|bit3|int_q~q ;
wire \inst22|Mux4~0_combout ;
wire \inst22|Mux4~1_combout ;
wire \inst5|Registre_t3|bit2|int_q~q ;
wire \inst5|Registre_t0|bit2|int_q~q ;
wire \inst5|Registre_t1|bit2|int_q~q ;
wire \inst5|Mux_data_1|Mux5~2_combout ;
wire \inst5|Mux_data_1|Mux5~3_combout ;
wire \inst5|Registre_t7|bit2|int_q~q ;
wire \inst5|Registre_t5|bit2|int_q~q ;
wire \inst5|Registre_t4|bit2|int_q~q ;
wire \inst5|Registre_t6|bit2|int_q~q ;
wire \inst5|Mux_data_1|Mux5~0_combout ;
wire \inst5|Mux_data_1|Mux5~1_combout ;
wire \inst5|Mux_data_1|Mux5~4_combout ;
wire \inst33|PIPE_read_data_1|bit2|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_1|bit2|int_q~q ;
wire \inst22|Mux5~0_combout ;
wire \inst22|Mux5~1_combout ;
wire \inst5|Registre_t4|bit1|int_q~q ;
wire \inst5|Registre_t6|bit1|int_q~q ;
wire \inst5|Mux_data_1|Mux6~0_combout ;
wire \inst5|Registre_t7|bit1|int_q~q ;
wire \inst5|Registre_t5|bit1|int_q~q ;
wire \inst5|Mux_data_1|Mux6~1_combout ;
wire \inst5|Registre_t3|bit1|int_q~q ;
wire \inst5|Registre_t0|bit1|int_q~q ;
wire \inst5|Registre_t1|bit1|int_q~q ;
wire \inst5|Mux_data_1|Mux6~2_combout ;
wire \inst5|Mux_data_1|Mux6~3_combout ;
wire \inst5|Mux_data_1|Mux6~4_combout ;
wire \inst33|PIPE_read_data_1|bit1|int_q~q ;
wire \inst22|Mux6~0_combout ;
wire \inst22|Mux6~1_combout ;
wire \inst15|ALU_addition|bit1|o_CarryOut~0_combout ;
wire \inst15|ALU_addition|bit2|o_CarryOut~0_combout ;
wire \inst15|ALU_addition|bit3|o_CarryOut~0_combout ;
wire \inst15|ALU_addition|bit4|o_CarryOut~0_combout ;
wire \inst15|ALU_addition|bit5|o_CarryOut~0_combout ;
wire \inst15|ALU_addition|bit7|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux0~3_combout ;
wire \inst15|ALU_soustraction|bit1|o_CarryOut~combout ;
wire \inst15|ALU_soustraction|bit2|o_CarryOut~combout ;
wire \inst15|ALU_soustraction|bit3|o_CarryOut~combout ;
wire \inst15|ALU_soustraction|bit4|o_CarryOut~combout ;
wire \inst15|ALU_soustraction|bit5|o_CarryOut~combout ;
wire \inst15|ALU_soustraction|bit7|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux0~2_combout ;
wire \inst15|Multiplexeur|Mux0~combout ;
wire \inst35|PIPE_ALU_RESULT|bit7|int_q~q ;
wire \inst35|PIPE_read_data_2|bit1|int_q~feeder_combout ;
wire \inst35|PIPE_read_data_2|bit1|int_q~q ;
wire \inst35|PIPE_read_data_2|bit2|int_q~feeder_combout ;
wire \inst35|PIPE_read_data_2|bit2|int_q~q ;
wire \inst35|PIPE_read_data_2|bit3|int_q~q ;
wire \inst35|PIPE_read_data_2|bit4|int_q~feeder_combout ;
wire \inst35|PIPE_read_data_2|bit4|int_q~q ;
wire \inst35|PIPE_read_data_2|bit5|int_q~q ;
wire \inst35|PIPE_read_data_2|bit6|int_q~q ;
wire \inst35|PIPE_read_data_2|bit7|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit6|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit6|int_q~feeder_combout ;
wire \inst36|PIPE_ALU_RESULT|bit6|int_q~q ;
wire \inst31|b[6]~1_combout ;
wire \inst5|Mux_data_1|Mux1~0_combout ;
wire \inst5|Mux_data_1|Mux1~1_combout ;
wire \inst5|Mux_data_1|Mux1~2_combout ;
wire \inst5|Mux_data_1|Mux1~3_combout ;
wire \inst5|Mux_data_1|Mux1~4_combout ;
wire \inst33|PIPE_read_data_1|bit6|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_1|bit6|int_q~q ;
wire \inst22|Mux1~0_combout ;
wire \inst22|Mux1~1_combout ;
wire \inst15|ALU_soustraction|bit6|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux1~0_combout ;
wire \inst15|Multiplexeur|Mux1~1_combout ;
wire \inst15|Multiplexeur|Mux1~combout ;
wire \inst35|PIPE_ALU_RESULT|bit6|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit5|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit5|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit5|int_q~feeder_combout ;
wire \inst36|PIPE_ALU_RESULT|bit5|int_q~q ;
wire \inst31|b[5]~7_combout ;
wire \inst5|Registre_t2|bit5|int_q~feeder_combout ;
wire \inst5|Registre_t2|bit5|int_q~q ;
wire \inst5|Mux_data_2|Mux2~2_combout ;
wire \inst5|Mux_data_2|Mux2~3_combout ;
wire \inst5|Mux_data_2|Mux2~0_combout ;
wire \inst5|Mux_data_2|Mux2~1_combout ;
wire \inst5|Mux_data_2|Mux2~4_combout ;
wire \inst33|PIPE_read_data_2|bit5|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q ;
wire \inst23|Mux2~0_combout ;
wire \inst23|Mux2~combout ;
wire \inst15|Multiplexeur|Mux2~0_combout ;
wire \inst15|ALU_soustraction|bit5|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux2~1_combout ;
wire \inst15|Multiplexeur|Mux2~combout ;
wire \inst35|PIPE_ALU_RESULT|bit5|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit4|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit4|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit4|int_q~q ;
wire \inst31|b[4]~6_combout ;
wire \inst5|Mux_data_1|Mux3~0_combout ;
wire \inst5|Mux_data_1|Mux3~1_combout ;
wire \inst5|Mux_data_1|Mux3~2_combout ;
wire \inst5|Mux_data_1|Mux3~3_combout ;
wire \inst5|Mux_data_1|Mux3~4_combout ;
wire \inst33|PIPE_read_data_1|bit4|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_1|bit4|int_q~q ;
wire \inst22|Mux3~0_combout ;
wire \inst22|Mux3~1_combout ;
wire \inst15|Multiplexeur|Mux3~0_combout ;
wire \inst15|ALU_soustraction|bit4|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux3~1_combout ;
wire \inst15|Multiplexeur|Mux3~combout ;
wire \inst35|PIPE_ALU_RESULT|bit4|int_q~feeder_combout ;
wire \inst35|PIPE_ALU_RESULT|bit4|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit3|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit3|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit3|int_q~q ;
wire \inst31|b[3]~5_combout ;
wire \inst5|Registre_t5|bit3|int_q~q ;
wire \inst5|Mux_data_2|Mux4~0_combout ;
wire \inst5|Mux_data_2|Mux4~1_combout ;
wire \inst5|Mux_data_2|Mux4~2_combout ;
wire \inst5|Mux_data_2|Mux4~3_combout ;
wire \inst5|Mux_data_2|Mux4~4_combout ;
wire \inst33|PIPE_read_data_2|bit3|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_2|bit3|int_q~q ;
wire \inst23|Mux4~0_combout ;
wire \inst23|Mux4~combout ;
wire \inst15|Multiplexeur|Mux4~3_combout ;
wire \inst15|ALU_soustraction|bit3|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux4~4_combout ;
wire \inst15|Multiplexeur|Mux4~combout ;
wire \inst35|PIPE_ALU_RESULT|bit3|int_q~feeder_combout ;
wire \inst35|PIPE_ALU_RESULT|bit3|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit2|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit2|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit2|int_q~q ;
wire \inst31|b[2]~4_combout ;
wire \inst5|Registre_t2|bit2|int_q~feeder_combout ;
wire \inst5|Registre_t2|bit2|int_q~q ;
wire \inst5|Mux_data_2|Mux5~2_combout ;
wire \inst5|Mux_data_2|Mux5~3_combout ;
wire \inst5|Mux_data_2|Mux5~0_combout ;
wire \inst5|Mux_data_2|Mux5~1_combout ;
wire \inst5|Mux_data_2|Mux5~4_combout ;
wire \inst33|PIPE_read_data_2|bit2|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_2|bit2|int_q~q ;
wire \inst23|Mux5~0_combout ;
wire \inst23|Mux5~combout ;
wire \inst15|Multiplexeur|Mux5~0_combout ;
wire \inst15|ALU_soustraction|bit2|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux5~1_combout ;
wire \inst15|Multiplexeur|Mux5~combout ;
wire \inst35|PIPE_ALU_RESULT|bit2|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit1|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit1|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit1|int_q~q ;
wire \inst31|b[1]~2_combout ;
wire \inst5|Registre_t2|bit1|int_q~q ;
wire \inst5|Mux_data_2|Mux6~2_combout ;
wire \inst5|Mux_data_2|Mux6~3_combout ;
wire \inst5|Mux_data_2|Mux6~0_combout ;
wire \inst5|Mux_data_2|Mux6~1_combout ;
wire \inst5|Mux_data_2|Mux6~4_combout ;
wire \inst33|PIPE_read_data_2|bit1|int_q~feeder_combout ;
wire \inst33|PIPE_read_data_2|bit1|int_q~q ;
wire \inst23|Mux6~0_combout ;
wire \inst23|Mux6~1_combout ;
wire \inst23|Mux6~2_combout ;
wire \inst15|ALU_soustraction|bit1|o_Sum~combout ;
wire \inst15|ALU_addition|bit1|o_Sum~combout ;
wire \inst15|Multiplexeur|Mux6~3_combout ;
wire \inst15|Multiplexeur|Mux6~2_combout ;
wire \inst15|Multiplexeur|Mux6~combout ;
wire \inst35|PIPE_ALU_RESULT|bit1|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit7|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit7|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit7|int_q~q ;
wire \inst31|b[7]~0_combout ;
wire \inst5|Registre_t5|bit7|int_q~q ;
wire \inst5|Mux_data_2|Mux0~0_combout ;
wire \inst5|Mux_data_2|Mux0~1_combout ;
wire \inst5|Mux_data_2|Mux0~2_combout ;
wire \inst5|Mux_data_2|Mux0~3_combout ;
wire \inst5|Mux_data_2|Mux0~4_combout ;
wire \inst33|PIPE_read_data_2|bit7|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q ;
wire \inst23|Mux0~3_combout ;
wire \inst23|Mux0~combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~0_combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~1_combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~2_combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~3_combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~4_combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~5_combout ;
wire \inst15|Comparateur_A_inf_B|out_a_inf_b~6_combout ;
wire \inst15|Multiplexeur|Mux7~3_combout ;
wire \inst15|Multiplexeur|Mux7~4_combout ;
wire \inst35|PIPE_ALU_RESULT|bit0|int_q~feeder_combout ;
wire \inst35|PIPE_ALU_RESULT|bit0|int_q~q ;
wire \inst36|PIPE_read_data_from_memory|bit0|int_q~feeder_combout ;
wire \inst36|PIPE_read_data_from_memory|bit0|int_q~q ;
wire \inst36|PIPE_ALU_RESULT|bit0|int_q~q ;
wire \inst31|b[0]~3_combout ;
wire \inst5|Registre_t2|bit0|int_q~feeder_combout ;
wire \inst5|Registre_t2|bit0|int_q~q ;
wire \inst5|Mux_data_2|Mux7~2_combout ;
wire \inst5|Mux_data_2|Mux7~3_combout ;
wire \inst5|Mux_data_2|Mux7~0_combout ;
wire \inst5|Mux_data_2|Mux7~1_combout ;
wire \inst5|Mux_data_2|Mux7~4_combout ;
wire \inst26~0_combout ;
wire \inst26~2_combout ;
wire \inst26~3_combout ;
wire \inst26~1_combout ;
wire \inst26~4_combout ;
wire \inst27~combout ;
wire \inst2|IF_ID_PC|bit7|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit7|int_q~q ;
wire \inst7|bit7|o_Sum~0_combout ;
wire \inst3|bit3|o_Sum~combout ;
wire \inst2|IF_ID_PC|bit3|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit3|int_q~q ;
wire \inst7|bit3|o_CarryOut~0_combout ;
wire \inst7|bit4|o_CarryOut~0_combout ;
wire \inst7|bit5|o_CarryOut~0_combout ;
wire \inst3|bit6|o_Sum~combout ;
wire \inst2|IF_ID_PC|bit6|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit6|int_q~q ;
wire \inst7|bit7|o_Sum~combout ;
wire \inst|bit7|int_q~0_combout ;
wire \inst|bit7|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit6|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit6|int_q~q ;
wire \inst7|bit6|o_Sum~combout ;
wire \inst|bit6|int_q~0_combout ;
wire \inst|bit6|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit5|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit5|int_q~q ;
wire \inst7|bit5|o_Sum~combout ;
wire \inst|bit5|int_q~0_combout ;
wire \inst|bit5|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit10|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit10|int_q~q ;
wire \inst6|Jump~0_combout ;
wire \inst26~5_combout ;
wire \inst2|IF_ID_PC|bit4|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit4|int_q~q ;
wire \inst7|bit4|o_Sum~combout ;
wire \inst|bit4|int_q~0_combout ;
wire \inst|bit4|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit2|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit2|int_q~q ;
wire \inst3|bit2|o_Sum~0_combout ;
wire \inst2|IF_ID_PC|bit2|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit2|int_q~q ;
wire \inst7|bit2|o_CarryOut~0_combout ;
wire \inst7|bit3|o_Sum~combout ;
wire \inst|bit3|int_q~0_combout ;
wire \inst|bit3|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit11|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit11|int_q~q ;
wire \inst6|Jump~1_combout ;
wire \inst2|IF_ID_PC|bit1|int_q~0_combout ;
wire \inst2|IF_ID_PC|bit1|int_q~q ;
wire \inst2|IF_ID_PC|bit0|int_q~2_combout ;
wire \inst2|IF_ID_PC|bit0|int_q~q ;
wire \inst7|bit1|o_CarryOut~0_combout ;
wire \inst7|bit2|o_Sum~0_combout ;
wire \inst|bit2|int_q~0_combout ;
wire \inst|bit2|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit1|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit1|int_q~q ;
wire \inst7|bit1|o_Sum~0_combout ;
wire \inst|bit1|int_q~0_combout ;
wire \inst|bit1|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit0|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit0|int_q~q ;
wire \inst7|bit0|o_Sum~combout ;
wire \inst3|bit0|o_Sum~combout ;
wire \inst|bit0|int_q~0_combout ;
wire \inst|bit0|int_q~q ;
wire \inst2|IF_ID_Instruction_31_16|bit1|int_q~1_combout ;
wire \inst2|IF_ID_Instruction_31_16|bit1|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ;
wire \inst12|SEL_MUX_ID~1_combout ;
wire \inst12|SEL_MUX_ID~0_combout ;
wire \inst12|SEL_MUX_ID~2_combout ;
wire \inst12|SEL_MUX_ID~3_combout ;
wire \inst12|SEL_MUX_ID~4_combout ;
wire \inst11|mux_reg_write|b~0_combout ;
wire \inst11|mux_reg_write|b~1_combout ;
wire \inst33|PIPE_REG_WRITE|int_q~q ;
wire \inst35|PIPE_REG_WRITE|int_q~q ;
wire \inst21|FORWARD_B[1]~3_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit14|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit13|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit2|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit1|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit15|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit10|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit10|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit9|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit9|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~q ;
wire \inst2|IF_ID_Instruction_15_0|bit8|int_q~0_combout ;
wire \inst2|IF_ID_Instruction_15_0|bit8|int_q~q ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout ;
wire \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit8|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~q ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout ;
wire \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit12|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit2|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit14|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit6|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit5|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~q ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout ;
wire \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~q ;
wire [7:0] \inst29|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [2:0] \inst16|SEL_ALU ;

wire [17:0] \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst29|altsyncram_component|auto_generated|q_a [0] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst29|altsyncram_component|auto_generated|q_a [1] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst29|altsyncram_component|auto_generated|q_a [2] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst29|altsyncram_component|auto_generated|q_a [3] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst29|altsyncram_component|auto_generated|q_a [4] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst29|altsyncram_component|auto_generated|q_a [5] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst29|altsyncram_component|auto_generated|q_a [6] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst29|altsyncram_component|auto_generated|q_a [7] = \inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst1|altsyncram_component|auto_generated|q_a [16] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst1|altsyncram_component|auto_generated|q_a [17] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \inst1|altsyncram_component|auto_generated|q_a [18] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \inst1|altsyncram_component|auto_generated|q_a [19] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \inst1|altsyncram_component|auto_generated|q_a [20] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \inst1|altsyncram_component|auto_generated|q_a [21] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \inst1|altsyncram_component|auto_generated|q_a [22] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \inst1|altsyncram_component|auto_generated|q_a [23] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \inst1|altsyncram_component|auto_generated|q_a [24] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \inst1|altsyncram_component|auto_generated|q_a [25] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \inst1|altsyncram_component|auto_generated|q_a [26] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \inst1|altsyncram_component|auto_generated|q_a [27] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \inst1|altsyncram_component|auto_generated|q_a [28] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \inst1|altsyncram_component|auto_generated|q_a [29] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \inst1|altsyncram_component|auto_generated|q_a [30] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \inst1|altsyncram_component|auto_generated|q_a [31] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \REG_WRITE_EX_MEM~output (
	.i(\inst35|PIPE_REG_WRITE|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_WRITE_EX_MEM~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_WRITE_EX_MEM~output .bus_hold = "false";
defparam \REG_WRITE_EX_MEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \REG_WRITE_MEM_WB~output (
	.i(\inst36|PIPE_REG_WRITE|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REG_WRITE_MEM_WB~output_o ),
	.obar());
// synopsys translate_off
defparam \REG_WRITE_MEM_WB~output .bus_hold = "false";
defparam \REG_WRITE_MEM_WB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \PC_WRITE~output (
	.i(!\inst12|SEL_MUX_ID~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_WRITE~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_WRITE~output .bus_hold = "false";
defparam \PC_WRITE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Forward_A[1]~output (
	.i(\inst21|FORWARD_A[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_A[1]~output .bus_hold = "false";
defparam \Forward_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \Forward_A[0]~output (
	.i(\inst21|FORWARD_A~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_A[0]~output .bus_hold = "false";
defparam \Forward_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \Forward_B[1]~output (
	.i(!\inst21|FORWARD_B[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_B[1]~output .bus_hold = "false";
defparam \Forward_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Forward_B[0]~output (
	.i(!\inst21|FORWARD_B[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Forward_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Forward_B[0]~output .bus_hold = "false";
defparam \Forward_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \IF_ID_WRITE~output (
	.i(!\inst12|SEL_MUX_ID~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IF_ID_WRITE~output_o ),
	.obar());
// synopsys translate_off
defparam \IF_ID_WRITE~output .bus_hold = "false";
defparam \IF_ID_WRITE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ALU_res[7]~output (
	.i(\inst15|Multiplexeur|Mux0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[7]~output .bus_hold = "false";
defparam \ALU_res[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \ALU_res[6]~output (
	.i(\inst15|Multiplexeur|Mux1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[6]~output .bus_hold = "false";
defparam \ALU_res[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \ALU_res[5]~output (
	.i(\inst15|Multiplexeur|Mux2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[5]~output .bus_hold = "false";
defparam \ALU_res[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \ALU_res[4]~output (
	.i(\inst15|Multiplexeur|Mux3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[4]~output .bus_hold = "false";
defparam \ALU_res[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \ALU_res[3]~output (
	.i(\inst15|Multiplexeur|Mux4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[3]~output .bus_hold = "false";
defparam \ALU_res[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \ALU_res[2]~output (
	.i(\inst15|Multiplexeur|Mux5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[2]~output .bus_hold = "false";
defparam \ALU_res[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \ALU_res[1]~output (
	.i(\inst15|Multiplexeur|Mux6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[1]~output .bus_hold = "false";
defparam \ALU_res[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ALU_res[0]~output (
	.i(\inst15|Multiplexeur|Mux7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_res[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_res[0]~output .bus_hold = "false";
defparam \ALU_res[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \data_memory[7]~output (
	.i(\inst31|b[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[7]~output .bus_hold = "false";
defparam \data_memory[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \data_memory[6]~output (
	.i(\inst31|b[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[6]~output .bus_hold = "false";
defparam \data_memory[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \data_memory[5]~output (
	.i(\inst31|b[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[5]~output .bus_hold = "false";
defparam \data_memory[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \data_memory[4]~output (
	.i(\inst31|b[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[4]~output .bus_hold = "false";
defparam \data_memory[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \data_memory[3]~output (
	.i(\inst31|b[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[3]~output .bus_hold = "false";
defparam \data_memory[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \data_memory[2]~output (
	.i(\inst31|b[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[2]~output .bus_hold = "false";
defparam \data_memory[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \data_memory[1]~output (
	.i(\inst31|b[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[1]~output .bus_hold = "false";
defparam \data_memory[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \data_memory[0]~output (
	.i(\inst31|b[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_memory[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_memory[0]~output .bus_hold = "false";
defparam \data_memory[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \entree_ALU_1[7]~output (
	.i(\inst22|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[7]~output .bus_hold = "false";
defparam \entree_ALU_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \entree_ALU_1[6]~output (
	.i(\inst22|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[6]~output .bus_hold = "false";
defparam \entree_ALU_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \entree_ALU_1[5]~output (
	.i(\inst22|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[5]~output .bus_hold = "false";
defparam \entree_ALU_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \entree_ALU_1[4]~output (
	.i(\inst22|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[4]~output .bus_hold = "false";
defparam \entree_ALU_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \entree_ALU_1[3]~output (
	.i(\inst22|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[3]~output .bus_hold = "false";
defparam \entree_ALU_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \entree_ALU_1[2]~output (
	.i(\inst22|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[2]~output .bus_hold = "false";
defparam \entree_ALU_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \entree_ALU_1[1]~output (
	.i(\inst22|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[1]~output .bus_hold = "false";
defparam \entree_ALU_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \entree_ALU_1[0]~output (
	.i(\inst22|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_1[0]~output .bus_hold = "false";
defparam \entree_ALU_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \entree_ALU_2[7]~output (
	.i(\inst23|Mux0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[7]~output .bus_hold = "false";
defparam \entree_ALU_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \entree_ALU_2[6]~output (
	.i(\inst23|Mux1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[6]~output .bus_hold = "false";
defparam \entree_ALU_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \entree_ALU_2[5]~output (
	.i(\inst23|Mux2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[5]~output .bus_hold = "false";
defparam \entree_ALU_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \entree_ALU_2[4]~output (
	.i(\inst23|Mux3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[4]~output .bus_hold = "false";
defparam \entree_ALU_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \entree_ALU_2[3]~output (
	.i(\inst23|Mux4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[3]~output .bus_hold = "false";
defparam \entree_ALU_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \entree_ALU_2[2]~output (
	.i(\inst23|Mux5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[2]~output .bus_hold = "false";
defparam \entree_ALU_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \entree_ALU_2[1]~output (
	.i(\inst23|Mux6~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[1]~output .bus_hold = "false";
defparam \entree_ALU_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \entree_ALU_2[0]~output (
	.i(\inst23|Mux7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entree_ALU_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entree_ALU_2[0]~output .bus_hold = "false";
defparam \entree_ALU_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \Instruction_EX_MEM[31]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[31]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \Instruction_EX_MEM[30]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[30]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \Instruction_EX_MEM[29]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[29]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \Instruction_EX_MEM[28]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[28]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Instruction_EX_MEM[27]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[27]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \Instruction_EX_MEM[26]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[26]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Instruction_EX_MEM[25]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[25]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Instruction_EX_MEM[24]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[24]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Instruction_EX_MEM[23]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[23]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Instruction_EX_MEM[22]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[22]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Instruction_EX_MEM[21]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[21]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Instruction_EX_MEM[20]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[20]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \Instruction_EX_MEM[19]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[19]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \Instruction_EX_MEM[18]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[18]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Instruction_EX_MEM[17]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[17]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Instruction_EX_MEM[16]~output (
	.i(\inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[16]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \Instruction_EX_MEM[15]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[15]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \Instruction_EX_MEM[14]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[14]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \Instruction_EX_MEM[13]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[13]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \Instruction_EX_MEM[12]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[12]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Instruction_EX_MEM[11]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[11]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Instruction_EX_MEM[10]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[10]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \Instruction_EX_MEM[9]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[9]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Instruction_EX_MEM[8]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[8]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \Instruction_EX_MEM[7]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[7]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \Instruction_EX_MEM[6]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[6]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \Instruction_EX_MEM[5]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[5]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \Instruction_EX_MEM[4]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[4]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \Instruction_EX_MEM[3]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[3]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Instruction_EX_MEM[2]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[2]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \Instruction_EX_MEM[1]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[1]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Instruction_EX_MEM[0]~output (
	.i(\inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_EX_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_EX_MEM[0]~output .bus_hold = "false";
defparam \Instruction_EX_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \Instruction_ID_EX[31]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[31]~output .bus_hold = "false";
defparam \Instruction_ID_EX[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \Instruction_ID_EX[30]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[30]~output .bus_hold = "false";
defparam \Instruction_ID_EX[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Instruction_ID_EX[29]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[29]~output .bus_hold = "false";
defparam \Instruction_ID_EX[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \Instruction_ID_EX[28]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[28]~output .bus_hold = "false";
defparam \Instruction_ID_EX[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \Instruction_ID_EX[27]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[27]~output .bus_hold = "false";
defparam \Instruction_ID_EX[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \Instruction_ID_EX[26]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[26]~output .bus_hold = "false";
defparam \Instruction_ID_EX[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Instruction_ID_EX[25]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[25]~output .bus_hold = "false";
defparam \Instruction_ID_EX[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Instruction_ID_EX[24]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[24]~output .bus_hold = "false";
defparam \Instruction_ID_EX[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Instruction_ID_EX[23]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[23]~output .bus_hold = "false";
defparam \Instruction_ID_EX[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Instruction_ID_EX[22]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[22]~output .bus_hold = "false";
defparam \Instruction_ID_EX[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Instruction_ID_EX[21]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[21]~output .bus_hold = "false";
defparam \Instruction_ID_EX[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Instruction_ID_EX[20]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[20]~output .bus_hold = "false";
defparam \Instruction_ID_EX[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Instruction_ID_EX[19]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[19]~output .bus_hold = "false";
defparam \Instruction_ID_EX[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \Instruction_ID_EX[18]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[18]~output .bus_hold = "false";
defparam \Instruction_ID_EX[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \Instruction_ID_EX[17]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[17]~output .bus_hold = "false";
defparam \Instruction_ID_EX[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Instruction_ID_EX[16]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[16]~output .bus_hold = "false";
defparam \Instruction_ID_EX[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \Instruction_ID_EX[15]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[15]~output .bus_hold = "false";
defparam \Instruction_ID_EX[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \Instruction_ID_EX[14]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[14]~output .bus_hold = "false";
defparam \Instruction_ID_EX[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \Instruction_ID_EX[13]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[13]~output .bus_hold = "false";
defparam \Instruction_ID_EX[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \Instruction_ID_EX[12]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[12]~output .bus_hold = "false";
defparam \Instruction_ID_EX[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Instruction_ID_EX[11]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[11]~output .bus_hold = "false";
defparam \Instruction_ID_EX[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Instruction_ID_EX[10]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[10]~output .bus_hold = "false";
defparam \Instruction_ID_EX[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \Instruction_ID_EX[9]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[9]~output .bus_hold = "false";
defparam \Instruction_ID_EX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Instruction_ID_EX[8]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[8]~output .bus_hold = "false";
defparam \Instruction_ID_EX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \Instruction_ID_EX[7]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[7]~output .bus_hold = "false";
defparam \Instruction_ID_EX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \Instruction_ID_EX[6]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[6]~output .bus_hold = "false";
defparam \Instruction_ID_EX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \Instruction_ID_EX[5]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[5]~output .bus_hold = "false";
defparam \Instruction_ID_EX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Instruction_ID_EX[4]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[4]~output .bus_hold = "false";
defparam \Instruction_ID_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \Instruction_ID_EX[3]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[3]~output .bus_hold = "false";
defparam \Instruction_ID_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \Instruction_ID_EX[2]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[2]~output .bus_hold = "false";
defparam \Instruction_ID_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \Instruction_ID_EX[1]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[1]~output .bus_hold = "false";
defparam \Instruction_ID_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Instruction_ID_EX[0]~output (
	.i(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_ID_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_ID_EX[0]~output .bus_hold = "false";
defparam \Instruction_ID_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Instruction_IF_ID[31]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[31]~output .bus_hold = "false";
defparam \Instruction_IF_ID[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \Instruction_IF_ID[30]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[30]~output .bus_hold = "false";
defparam \Instruction_IF_ID[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \Instruction_IF_ID[29]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[29]~output .bus_hold = "false";
defparam \Instruction_IF_ID[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \Instruction_IF_ID[28]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[28]~output .bus_hold = "false";
defparam \Instruction_IF_ID[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \Instruction_IF_ID[27]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[27]~output .bus_hold = "false";
defparam \Instruction_IF_ID[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \Instruction_IF_ID[26]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[26]~output .bus_hold = "false";
defparam \Instruction_IF_ID[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \Instruction_IF_ID[25]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[25]~output .bus_hold = "false";
defparam \Instruction_IF_ID[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \Instruction_IF_ID[24]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[24]~output .bus_hold = "false";
defparam \Instruction_IF_ID[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Instruction_IF_ID[23]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[23]~output .bus_hold = "false";
defparam \Instruction_IF_ID[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \Instruction_IF_ID[22]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[22]~output .bus_hold = "false";
defparam \Instruction_IF_ID[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \Instruction_IF_ID[21]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[21]~output .bus_hold = "false";
defparam \Instruction_IF_ID[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Instruction_IF_ID[20]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[20]~output .bus_hold = "false";
defparam \Instruction_IF_ID[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \Instruction_IF_ID[19]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[19]~output .bus_hold = "false";
defparam \Instruction_IF_ID[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \Instruction_IF_ID[18]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[18]~output .bus_hold = "false";
defparam \Instruction_IF_ID[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \Instruction_IF_ID[17]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[17]~output .bus_hold = "false";
defparam \Instruction_IF_ID[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Instruction_IF_ID[16]~output (
	.i(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[16]~output .bus_hold = "false";
defparam \Instruction_IF_ID[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \Instruction_IF_ID[15]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[15]~output .bus_hold = "false";
defparam \Instruction_IF_ID[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \Instruction_IF_ID[14]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[14]~output .bus_hold = "false";
defparam \Instruction_IF_ID[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \Instruction_IF_ID[13]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[13]~output .bus_hold = "false";
defparam \Instruction_IF_ID[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \Instruction_IF_ID[12]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[12]~output .bus_hold = "false";
defparam \Instruction_IF_ID[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Instruction_IF_ID[11]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[11]~output .bus_hold = "false";
defparam \Instruction_IF_ID[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Instruction_IF_ID[10]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[10]~output .bus_hold = "false";
defparam \Instruction_IF_ID[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \Instruction_IF_ID[9]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[9]~output .bus_hold = "false";
defparam \Instruction_IF_ID[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Instruction_IF_ID[8]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[8]~output .bus_hold = "false";
defparam \Instruction_IF_ID[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \Instruction_IF_ID[7]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[7]~output .bus_hold = "false";
defparam \Instruction_IF_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \Instruction_IF_ID[6]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[6]~output .bus_hold = "false";
defparam \Instruction_IF_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Instruction_IF_ID[5]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[5]~output .bus_hold = "false";
defparam \Instruction_IF_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \Instruction_IF_ID[4]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[4]~output .bus_hold = "false";
defparam \Instruction_IF_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \Instruction_IF_ID[3]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[3]~output .bus_hold = "false";
defparam \Instruction_IF_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \Instruction_IF_ID[2]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[2]~output .bus_hold = "false";
defparam \Instruction_IF_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \Instruction_IF_ID[1]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[1]~output .bus_hold = "false";
defparam \Instruction_IF_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Instruction_IF_ID[0]~output (
	.i(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_IF_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_IF_ID[0]~output .bus_hold = "false";
defparam \Instruction_IF_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Instruction_MEM_WB[31]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[31]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \Instruction_MEM_WB[30]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[30]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \Instruction_MEM_WB[29]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[29]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \Instruction_MEM_WB[28]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[28]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \Instruction_MEM_WB[27]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[27]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \Instruction_MEM_WB[26]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[26]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Instruction_MEM_WB[25]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[25]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Instruction_MEM_WB[24]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[24]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Instruction_MEM_WB[23]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[23]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \Instruction_MEM_WB[22]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[22]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Instruction_MEM_WB[21]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[21]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Instruction_MEM_WB[20]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[20]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \Instruction_MEM_WB[19]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[19]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \Instruction_MEM_WB[18]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[18]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Instruction_MEM_WB[17]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[17]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Instruction_MEM_WB[16]~output (
	.i(\inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[16]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \Instruction_MEM_WB[15]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[15]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \Instruction_MEM_WB[14]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[14]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \Instruction_MEM_WB[13]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[13]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \Instruction_MEM_WB[12]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[12]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \Instruction_MEM_WB[11]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[11]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Instruction_MEM_WB[10]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[10]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Instruction_MEM_WB[9]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[9]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Instruction_MEM_WB[8]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[8]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \Instruction_MEM_WB[7]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[7]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Instruction_MEM_WB[6]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[6]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \Instruction_MEM_WB[5]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[5]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \Instruction_MEM_WB[4]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[4]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \Instruction_MEM_WB[3]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[3]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Instruction_MEM_WB[2]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[2]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \Instruction_MEM_WB[1]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[1]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \Instruction_MEM_WB[0]~output (
	.i(\inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction_MEM_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction_MEM_WB[0]~output .bus_hold = "false";
defparam \Instruction_MEM_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \RD_EX_MEM[4]~output (
	.i(\inst35|PIPE_Rd|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_EX_MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_EX_MEM[4]~output .bus_hold = "false";
defparam \RD_EX_MEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \RD_EX_MEM[3]~output (
	.i(\inst35|PIPE_Rd|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_EX_MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_EX_MEM[3]~output .bus_hold = "false";
defparam \RD_EX_MEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \RD_EX_MEM[2]~output (
	.i(\inst35|PIPE_Rd|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_EX_MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_EX_MEM[2]~output .bus_hold = "false";
defparam \RD_EX_MEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \RD_EX_MEM[1]~output (
	.i(\inst35|PIPE_Rd|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_EX_MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_EX_MEM[1]~output .bus_hold = "false";
defparam \RD_EX_MEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \RD_EX_MEM[0]~output (
	.i(\inst35|PIPE_Rd|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_EX_MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_EX_MEM[0]~output .bus_hold = "false";
defparam \RD_EX_MEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \RD_MEM_WB[4]~output (
	.i(\inst36|PIPE_Rd|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_MEM_WB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_MEM_WB[4]~output .bus_hold = "false";
defparam \RD_MEM_WB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \RD_MEM_WB[3]~output (
	.i(\inst36|PIPE_Rd|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_MEM_WB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_MEM_WB[3]~output .bus_hold = "false";
defparam \RD_MEM_WB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \RD_MEM_WB[2]~output (
	.i(\inst36|PIPE_Rd|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_MEM_WB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_MEM_WB[2]~output .bus_hold = "false";
defparam \RD_MEM_WB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \RD_MEM_WB[1]~output (
	.i(\inst36|PIPE_Rd|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_MEM_WB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_MEM_WB[1]~output .bus_hold = "false";
defparam \RD_MEM_WB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \RD_MEM_WB[0]~output (
	.i(\inst36|PIPE_Rd|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_MEM_WB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_MEM_WB[0]~output .bus_hold = "false";
defparam \RD_MEM_WB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \RS_ID_EX[4]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS_ID_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS_ID_EX[4]~output .bus_hold = "false";
defparam \RS_ID_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \RS_ID_EX[3]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS_ID_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS_ID_EX[3]~output .bus_hold = "false";
defparam \RS_ID_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \RS_ID_EX[2]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS_ID_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS_ID_EX[2]~output .bus_hold = "false";
defparam \RS_ID_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \RS_ID_EX[1]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS_ID_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS_ID_EX[1]~output .bus_hold = "false";
defparam \RS_ID_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \RS_ID_EX[0]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RS_ID_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RS_ID_EX[0]~output .bus_hold = "false";
defparam \RS_ID_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \RT_ID_EX[4]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RT_ID_EX[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RT_ID_EX[4]~output .bus_hold = "false";
defparam \RT_ID_EX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \RT_ID_EX[3]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RT_ID_EX[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RT_ID_EX[3]~output .bus_hold = "false";
defparam \RT_ID_EX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \RT_ID_EX[2]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RT_ID_EX[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RT_ID_EX[2]~output .bus_hold = "false";
defparam \RT_ID_EX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \RT_ID_EX[1]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RT_ID_EX[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RT_ID_EX[1]~output .bus_hold = "false";
defparam \RT_ID_EX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \RT_ID_EX[0]~output (
	.i(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RT_ID_EX[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RT_ID_EX[0]~output .bus_hold = "false";
defparam \RT_ID_EX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y54_N15
cycloneive_io_ibuf \PC_PLUS_1[0]~input (
	.i(PC_PLUS_1[0]),
	.ibar(gnd),
	.o(\PC_PLUS_1[0]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[0]~input .bus_hold = "false";
defparam \PC_PLUS_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \PC_PLUS_1[1]~input (
	.i(PC_PLUS_1[1]),
	.ibar(gnd),
	.o(\PC_PLUS_1[1]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[1]~input .bus_hold = "false";
defparam \PC_PLUS_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N10
cycloneive_lcell_comb \inst3|bit1|o_Sum~0 (
// Equation(s):
// \inst3|bit1|o_Sum~0_combout  = \PC_PLUS_1[1]~input_o  $ (\inst|bit1|int_q~q  $ (((\inst|bit0|int_q~q  & \PC_PLUS_1[0]~input_o ))))

	.dataa(\inst|bit0|int_q~q ),
	.datab(\PC_PLUS_1[0]~input_o ),
	.datac(\PC_PLUS_1[1]~input_o ),
	.datad(\inst|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst3|bit1|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit1|o_Sum~0 .lut_mask = 16'h8778;
defparam \inst3|bit1|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \PC_PLUS_1[3]~input (
	.i(PC_PLUS_1[3]),
	.ibar(gnd),
	.o(\PC_PLUS_1[3]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[3]~input .bus_hold = "false";
defparam \PC_PLUS_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \PC_PLUS_1[2]~input (
	.i(PC_PLUS_1[2]),
	.ibar(gnd),
	.o(\PC_PLUS_1[2]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[2]~input .bus_hold = "false";
defparam \PC_PLUS_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N14
cycloneive_lcell_comb \inst3|bit1|o_CarryOut~0 (
// Equation(s):
// \inst3|bit1|o_CarryOut~0_combout  = (\PC_PLUS_1[1]~input_o  & ((\inst|bit1|int_q~q ) # ((\inst|bit0|int_q~q  & \PC_PLUS_1[0]~input_o )))) # (!\PC_PLUS_1[1]~input_o  & (\inst|bit0|int_q~q  & (\PC_PLUS_1[0]~input_o  & \inst|bit1|int_q~q )))

	.dataa(\inst|bit0|int_q~q ),
	.datab(\PC_PLUS_1[0]~input_o ),
	.datac(\PC_PLUS_1[1]~input_o ),
	.datad(\inst|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst3|bit1|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit1|o_CarryOut~0 .lut_mask = 16'hF880;
defparam \inst3|bit1|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N24
cycloneive_lcell_comb \inst3|bit2|o_CarryOut~0 (
// Equation(s):
// \inst3|bit2|o_CarryOut~0_combout  = (\inst|bit2|int_q~q  & ((\PC_PLUS_1[2]~input_o ) # (\inst3|bit1|o_CarryOut~0_combout ))) # (!\inst|bit2|int_q~q  & (\PC_PLUS_1[2]~input_o  & \inst3|bit1|o_CarryOut~0_combout ))

	.dataa(\inst|bit2|int_q~q ),
	.datab(gnd),
	.datac(\PC_PLUS_1[2]~input_o ),
	.datad(\inst3|bit1|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit2|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit2|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst3|bit2|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N28
cycloneive_lcell_comb \inst3|bit3|o_CarryOut~0 (
// Equation(s):
// \inst3|bit3|o_CarryOut~0_combout  = (\inst|bit3|int_q~q  & ((\PC_PLUS_1[3]~input_o ) # (\inst3|bit2|o_CarryOut~0_combout ))) # (!\inst|bit3|int_q~q  & (\PC_PLUS_1[3]~input_o  & \inst3|bit2|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst|bit3|int_q~q ),
	.datac(\PC_PLUS_1[3]~input_o ),
	.datad(\inst3|bit2|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit3|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit3|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst3|bit3|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \PC_PLUS_1[4]~input (
	.i(PC_PLUS_1[4]),
	.ibar(gnd),
	.o(\PC_PLUS_1[4]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[4]~input .bus_hold = "false";
defparam \PC_PLUS_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N4
cycloneive_lcell_comb \inst3|bit4|o_Sum (
// Equation(s):
// \inst3|bit4|o_Sum~combout  = \inst3|bit3|o_CarryOut~0_combout  $ (\PC_PLUS_1[4]~input_o  $ (\inst|bit4|int_q~q ))

	.dataa(gnd),
	.datab(\inst3|bit3|o_CarryOut~0_combout ),
	.datac(\PC_PLUS_1[4]~input_o ),
	.datad(\inst|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst3|bit4|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit4|o_Sum .lut_mask = 16'hC33C;
defparam \inst3|bit4|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \PC_PLUS_1[5]~input (
	.i(PC_PLUS_1[5]),
	.ibar(gnd),
	.o(\PC_PLUS_1[5]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[5]~input .bus_hold = "false";
defparam \PC_PLUS_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N0
cycloneive_lcell_comb \inst3|bit4|o_CarryOut~0 (
// Equation(s):
// \inst3|bit4|o_CarryOut~0_combout  = (\inst|bit4|int_q~q  & ((\PC_PLUS_1[4]~input_o ) # (\inst3|bit3|o_CarryOut~0_combout ))) # (!\inst|bit4|int_q~q  & (\PC_PLUS_1[4]~input_o  & \inst3|bit3|o_CarryOut~0_combout ))

	.dataa(\inst|bit4|int_q~q ),
	.datab(gnd),
	.datac(\PC_PLUS_1[4]~input_o ),
	.datad(\inst3|bit3|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit4|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit4|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst3|bit4|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N14
cycloneive_lcell_comb \inst3|bit5|o_Sum (
// Equation(s):
// \inst3|bit5|o_Sum~combout  = \inst|bit5|int_q~q  $ (\PC_PLUS_1[5]~input_o  $ (\inst3|bit4|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst|bit5|int_q~q ),
	.datac(\PC_PLUS_1[5]~input_o ),
	.datad(\inst3|bit4|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit5|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit5|o_Sum .lut_mask = 16'hC33C;
defparam \inst3|bit5|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N2
cycloneive_lcell_comb \inst2|IF_ID_PC|bit5|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit5|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst3|bit5|o_Sum~combout  & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst3|bit5|o_Sum~combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit5|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_PC|bit5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Reset_bar~input (
	.i(Reset_bar),
	.ibar(gnd),
	.o(\Reset_bar~input_o ));
// synopsys translate_off
defparam \Reset_bar~input .bus_hold = "false";
defparam \Reset_bar~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Reset_bar~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset_bar~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_bar~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset_bar~inputclkctrl .clock_type = "global clock";
defparam \Reset_bar~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N0
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit1|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout  = (\inst6|Jump~1_combout ) # ((\inst26~5_combout ) # (!\inst12|SEL_MUX_ID~4_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(\inst12|SEL_MUX_ID~4_combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit1|int_q~0 .lut_mask = 16'hFFBB;
defparam \inst2|IF_ID_Instruction_31_16|bit1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N3
dffeas \inst2|IF_ID_PC|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit5|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit5|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \PC_PLUS_1[7]~input (
	.i(PC_PLUS_1[7]),
	.ibar(gnd),
	.o(\PC_PLUS_1[7]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[7]~input .bus_hold = "false";
defparam \PC_PLUS_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N12
cycloneive_lcell_comb \inst3|bit7|o_Sum~0 (
// Equation(s):
// \inst3|bit7|o_Sum~0_combout  = \PC_PLUS_1[7]~input_o  $ (\inst|bit7|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_PLUS_1[7]~input_o ),
	.datad(\inst|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst3|bit7|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit7|o_Sum~0 .lut_mask = 16'h0FF0;
defparam \inst3|bit7|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N1
cycloneive_io_ibuf \PC_PLUS_1[6]~input (
	.i(PC_PLUS_1[6]),
	.ibar(gnd),
	.o(\PC_PLUS_1[6]~input_o ));
// synopsys translate_off
defparam \PC_PLUS_1[6]~input .bus_hold = "false";
defparam \PC_PLUS_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N24
cycloneive_lcell_comb \inst3|bit5|o_CarryOut~0 (
// Equation(s):
// \inst3|bit5|o_CarryOut~0_combout  = (\inst|bit5|int_q~q  & ((\PC_PLUS_1[5]~input_o ) # (\inst3|bit4|o_CarryOut~0_combout ))) # (!\inst|bit5|int_q~q  & (\PC_PLUS_1[5]~input_o  & \inst3|bit4|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst|bit5|int_q~q ),
	.datac(\PC_PLUS_1[5]~input_o ),
	.datad(\inst3|bit4|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit5|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit5|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst3|bit5|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N10
cycloneive_lcell_comb \inst3|bit7|o_Sum (
// Equation(s):
// \inst3|bit7|o_Sum~combout  = \inst3|bit7|o_Sum~0_combout  $ (((\PC_PLUS_1[6]~input_o  & ((\inst|bit6|int_q~q ) # (\inst3|bit5|o_CarryOut~0_combout ))) # (!\PC_PLUS_1[6]~input_o  & (\inst|bit6|int_q~q  & \inst3|bit5|o_CarryOut~0_combout ))))

	.dataa(\inst3|bit7|o_Sum~0_combout ),
	.datab(\PC_PLUS_1[6]~input_o ),
	.datac(\inst|bit6|int_q~q ),
	.datad(\inst3|bit5|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit7|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit7|o_Sum .lut_mask = 16'h566A;
defparam \inst3|bit7|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y62_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst|bit7|int_q~q ,\inst|bit6|int_q~q ,\inst|bit5|int_q~q ,\inst|bit4|int_q~q ,\inst|bit3|int_q~q ,\inst|bit2|int_q~q ,\inst|bit1|int_q~q ,\inst|bit0|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Fichier_pour_la_memoire_instructions.txt";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001022FFF801021FFF500800000B08C03000408C0200030AC0100040004308000AC04000300023200500043080208C03000108C020000;
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N30
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit7|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit7|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [7] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit7|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_Instruction_15_0|bit7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N31
dffeas \inst2|IF_ID_Instruction_15_0|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit7|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit7|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N18
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit12|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit12|int_q~0_combout  = (!\inst27~combout  & ((\inst12|SEL_MUX_ID~4_combout  & ((\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ))) # (!\inst12|SEL_MUX_ID~4_combout  & (\inst1|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\inst12|SEL_MUX_ID~4_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.datad(\inst27~combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit12|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit12|int_q~0 .lut_mask = 16'h00E4;
defparam \inst2|IF_ID_Instruction_31_16|bit12|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N19
dffeas \inst2|IF_ID_Instruction_31_16|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit12|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit12|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N0
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit13|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit13|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [29] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit13|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit13|int_q~0 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_Instruction_31_16|bit13|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N1
dffeas \inst2|IF_ID_Instruction_31_16|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit13|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit13|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N20
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit15|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit15|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [31] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit15|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit15|int_q~0 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_Instruction_31_16|bit15|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N21
dffeas \inst2|IF_ID_Instruction_31_16|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit15|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit15|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N10
cycloneive_lcell_comb \inst11|mux_mem_write|b~0 (
// Equation(s):
// \inst11|mux_mem_write|b~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit10|int_q~q  & (\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & \inst2|IF_ID_Instruction_31_16|bit15|int_q~q ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst11|mux_mem_write|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_mem_write|b~0 .lut_mask = 16'hA000;
defparam \inst11|mux_mem_write|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N10
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit14|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit14|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [30] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit14|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit14|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_31_16|bit14|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N11
dffeas \inst2|IF_ID_Instruction_31_16|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit14|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit14|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N16
cycloneive_lcell_comb \inst11|mux_mem_write|b~1 (
// Equation(s):
// \inst11|mux_mem_write|b~1_combout  = (\inst11|mux_mem_write|b~0_combout  & (!\inst2|IF_ID_Instruction_31_16|bit14|int_q~q  & (!\inst12|SEL_MUX_ID~4_combout  & !\inst2|IF_ID_Instruction_31_16|bit12|int_q~q )))

	.dataa(\inst11|mux_mem_write|b~0_combout ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit14|int_q~q ),
	.datac(\inst12|SEL_MUX_ID~4_combout ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst11|mux_mem_write|b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_mem_write|b~1 .lut_mask = 16'h0002;
defparam \inst11|mux_mem_write|b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N8
cycloneive_lcell_comb \inst11|mux_mem_write|b~2 (
// Equation(s):
// \inst11|mux_mem_write|b~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit13|int_q~q  & \inst11|mux_mem_write|b~1_combout )

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.datac(gnd),
	.datad(\inst11|mux_mem_write|b~1_combout ),
	.cin(gnd),
	.combout(\inst11|mux_mem_write|b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_mem_write|b~2 .lut_mask = 16'hCC00;
defparam \inst11|mux_mem_write|b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N9
dffeas \inst33|PIPE_MEM_WRITE|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst11|mux_mem_write|b~2_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_MEM_WRITE|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_MEM_WRITE|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_MEM_WRITE|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N20
cycloneive_lcell_comb \inst11|mux_mem_read|b~0 (
// Equation(s):
// \inst11|mux_mem_read|b~0_combout  = (!\inst2|IF_ID_Instruction_31_16|bit13|int_q~q  & \inst11|mux_mem_write|b~1_combout )

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.datac(gnd),
	.datad(\inst11|mux_mem_write|b~1_combout ),
	.cin(gnd),
	.combout(\inst11|mux_mem_read|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_mem_read|b~0 .lut_mask = 16'h3300;
defparam \inst11|mux_mem_read|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N21
dffeas \inst33|PIPE_MEM_READ|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst11|mux_mem_read|b~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_MEM_READ|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_MEM_READ|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_MEM_READ|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y64_N9
dffeas \inst33|PIPE_read_data_2|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Mux_data_2|Mux7~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit0|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y64_N27
dffeas \inst35|PIPE_read_data_2|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_read_data_2|bit0|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit0|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N30
cycloneive_lcell_comb \inst11|mux_alu_op1|b~0 (
// Equation(s):
// \inst11|mux_alu_op1|b~0_combout  = (!\inst12|SEL_MUX_ID~4_combout  & (\inst6|Jump~0_combout  & (!\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit12|int_q~q )))

	.dataa(\inst12|SEL_MUX_ID~4_combout ),
	.datab(\inst6|Jump~0_combout ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst11|mux_alu_op1|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_alu_op1|b~0 .lut_mask = 16'h0004;
defparam \inst11|mux_alu_op1|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N31
dffeas \inst33|PIPE_ALU_OP_1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst11|mux_alu_op1|b~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_ALU_OP_1|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_ALU_OP_1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y65_N15
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit2|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N28
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit12|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit12|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [12] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit12|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit12|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_Instruction_15_0|bit12|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N29
dffeas \inst2|IF_ID_Instruction_15_0|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit12|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit12|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit12|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit12|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N17
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N26
cycloneive_lcell_comb \inst20|b[1]~1 (
// Equation(s):
// \inst20|b[1]~1_combout  = (\inst33|PIPE_ALU_OP_1|int_q~q  & ((\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q ))) # (!\inst33|PIPE_ALU_OP_1|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ))

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(gnd),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst20|b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|b[1]~1 .lut_mask = 16'hFA50;
defparam \inst20|b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y65_N23
dffeas \inst35|PIPE_Rd|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst20|b[1]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_Rd|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_Rd|bit1|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_Rd|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y65_N17
dffeas \inst36|PIPE_Rd|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_Rd|bit1|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_Rd|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit1|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_Rd|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N26
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit0|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit0|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [16] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit0|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_31_16|bit0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N27
dffeas \inst2|IF_ID_Instruction_31_16|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit0|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit0|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N13
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit0|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N24
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit11|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit11|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [11] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit11|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit11|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_15_0|bit11|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N25
dffeas \inst2|IF_ID_Instruction_15_0|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit11|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit11|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N2
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit11|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_15_0|bit11|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N3
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N10
cycloneive_lcell_comb \inst20|b[0]~0 (
// Equation(s):
// \inst20|b[0]~0_combout  = (\inst33|PIPE_ALU_OP_1|int_q~q  & ((\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q ))) # (!\inst33|PIPE_ALU_OP_1|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.datac(gnd),
	.datad(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.cin(gnd),
	.combout(\inst20|b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|b[0]~0 .lut_mask = 16'hCCAA;
defparam \inst20|b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y65_N11
dffeas \inst35|PIPE_Rd|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst20|b[0]~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_Rd|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_Rd|bit0|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_Rd|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y65_N27
dffeas \inst36|PIPE_Rd|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_Rd|bit0|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_Rd|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit0|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_Rd|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N26
cycloneive_lcell_comb \inst21|fifth_comp|out_a_eq_b~0 (
// Equation(s):
// \inst21|fifth_comp|out_a_eq_b~0_combout  = (\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q  & (\inst36|PIPE_Rd|bit1|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q )))) # (!\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q 
//  & (!\inst36|PIPE_Rd|bit1|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ))))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datac(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fifth_comp|out_a_eq_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fifth_comp|out_a_eq_b~0 .lut_mask = 16'h9009;
defparam \inst21|fifth_comp|out_a_eq_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N16
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit4|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit4|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [20] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit4|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_31_16|bit4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N17
dffeas \inst2|IF_ID_Instruction_31_16|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit4|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit4|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y65_N13
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit4|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit4|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N22
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit15|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit15|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst6|Jump~1_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit15|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit15|int_q~0 .lut_mask = 16'h0030;
defparam \inst2|IF_ID_Instruction_15_0|bit15|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N23
dffeas \inst2|IF_ID_Instruction_15_0|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit15|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit15|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N22
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit15|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_15_0|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N23
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N6
cycloneive_lcell_comb \inst20|b[4]~2 (
// Equation(s):
// \inst20|b[4]~2_combout  = (\inst33|PIPE_ALU_OP_1|int_q~q  & ((\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~q ))) # (!\inst33|PIPE_ALU_OP_1|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ))

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst20|b[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|b[4]~2 .lut_mask = 16'hE4E4;
defparam \inst20|b[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y65_N7
dffeas \inst35|PIPE_Rd|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst20|b[4]~2_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_Rd|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_Rd|bit4|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_Rd|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y65_N5
dffeas \inst36|PIPE_Rd|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_Rd|bit4|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_Rd|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit4|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_Rd|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N22
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit3|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit3|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [19] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit3|int_q~0 .lut_mask = 16'h0044;
defparam \inst2|IF_ID_Instruction_31_16|bit3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N23
dffeas \inst2|IF_ID_Instruction_31_16|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit3|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit3|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N5
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit3|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit3|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N8
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit14|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit14|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [14] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit14|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit14|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_Instruction_15_0|bit14|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N9
dffeas \inst2|IF_ID_Instruction_15_0|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit14|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit14|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N20
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit14|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_15_0|bit14|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N21
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N18
cycloneive_lcell_comb \inst20|b[3]~4 (
// Equation(s):
// \inst20|b[3]~4_combout  = (\inst33|PIPE_ALU_OP_1|int_q~q  & ((\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q ))) # (!\inst33|PIPE_ALU_OP_1|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ))

	.dataa(gnd),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.datad(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.cin(gnd),
	.combout(\inst20|b[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|b[3]~4 .lut_mask = 16'hF0CC;
defparam \inst20|b[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y65_N19
dffeas \inst35|PIPE_Rd|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst20|b[3]~4_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_Rd|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_Rd|bit3|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_Rd|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N12
cycloneive_lcell_comb \inst36|PIPE_Rd|bit3|int_q~feeder (
// Equation(s):
// \inst36|PIPE_Rd|bit3|int_q~feeder_combout  = \inst35|PIPE_Rd|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_Rd|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_Rd|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_Rd|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y65_N13
dffeas \inst36|PIPE_Rd|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_Rd|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_Rd|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit3|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_Rd|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N20
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit2|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit2|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [18] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit2|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_31_16|bit2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N21
dffeas \inst2|IF_ID_Instruction_31_16|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit2|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit2|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N1
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit2|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N26
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit13|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit13|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [13] & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst6|Jump~1_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit13|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit13|int_q~0 .lut_mask = 16'h0030;
defparam \inst2|IF_ID_Instruction_15_0|bit13|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N27
dffeas \inst2|IF_ID_Instruction_15_0|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit13|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit13|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N9
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit13|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit13|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N8
cycloneive_lcell_comb \inst20|b[2]~3 (
// Equation(s):
// \inst20|b[2]~3_combout  = (\inst33|PIPE_ALU_OP_1|int_q~q  & ((\inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q ))) # (!\inst33|PIPE_ALU_OP_1|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.datad(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.cin(gnd),
	.combout(\inst20|b[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|b[2]~3 .lut_mask = 16'hF0AA;
defparam \inst20|b[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y65_N19
dffeas \inst35|PIPE_Rd|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst20|b[2]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_Rd|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_Rd|bit2|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_Rd|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N14
cycloneive_lcell_comb \inst36|PIPE_Rd|bit2|int_q~feeder (
// Equation(s):
// \inst36|PIPE_Rd|bit2|int_q~feeder_combout  = \inst35|PIPE_Rd|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_Rd|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_Rd|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y65_N15
dffeas \inst36|PIPE_Rd|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_Rd|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_Rd|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_Rd|bit2|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_Rd|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N26
cycloneive_lcell_comb \inst21|fifth_comp|out_a_eq_b~1 (
// Equation(s):
// \inst21|fifth_comp|out_a_eq_b~1_combout  = (\inst36|PIPE_Rd|bit3|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q  & (\inst36|PIPE_Rd|bit2|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q )))) # (!\inst36|PIPE_Rd|bit3|int_q~q  & 
// (!\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q  & (\inst36|PIPE_Rd|bit2|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ))))

	.dataa(\inst36|PIPE_Rd|bit3|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit2|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fifth_comp|out_a_eq_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fifth_comp|out_a_eq_b~1 .lut_mask = 16'h8241;
defparam \inst21|fifth_comp|out_a_eq_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N12
cycloneive_lcell_comb \inst21|fifth_comp|out_a_eq_b~2 (
// Equation(s):
// \inst21|fifth_comp|out_a_eq_b~2_combout  = (\inst21|fifth_comp|out_a_eq_b~0_combout  & (\inst21|fifth_comp|out_a_eq_b~1_combout  & (\inst36|PIPE_Rd|bit4|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ))))

	.dataa(\inst21|fifth_comp|out_a_eq_b~0_combout ),
	.datab(\inst36|PIPE_Rd|bit4|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.datad(\inst21|fifth_comp|out_a_eq_b~1_combout ),
	.cin(gnd),
	.combout(\inst21|fifth_comp|out_a_eq_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fifth_comp|out_a_eq_b~2 .lut_mask = 16'h8200;
defparam \inst21|fifth_comp|out_a_eq_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y65_N25
dffeas \inst36|PIPE_REG_WRITE|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_REG_WRITE|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_REG_WRITE|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_REG_WRITE|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_REG_WRITE|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N22
cycloneive_lcell_comb \inst21|third_comp|out_a_eq_b~0 (
// Equation(s):
// \inst21|third_comp|out_a_eq_b~0_combout  = (\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q  & (\inst35|PIPE_Rd|bit0|int_q~q  & (\inst35|PIPE_Rd|bit1|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q )))) # (!\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q 
//  & (!\inst35|PIPE_Rd|bit0|int_q~q  & (\inst35|PIPE_Rd|bit1|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ))))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.datab(\inst35|PIPE_Rd|bit1|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.datad(\inst35|PIPE_Rd|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst21|third_comp|out_a_eq_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|third_comp|out_a_eq_b~0 .lut_mask = 16'h8241;
defparam \inst21|third_comp|out_a_eq_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N30
cycloneive_lcell_comb \inst21|third_comp|out_a_eq_b~1 (
// Equation(s):
// \inst21|third_comp|out_a_eq_b~1_combout  = (\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q  & (\inst35|PIPE_Rd|bit2|int_q~q  & (\inst35|PIPE_Rd|bit3|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q )))) # (!\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q 
//  & (!\inst35|PIPE_Rd|bit2|int_q~q  & (\inst35|PIPE_Rd|bit3|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ))))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.datab(\inst35|PIPE_Rd|bit3|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.datad(\inst35|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst21|third_comp|out_a_eq_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|third_comp|out_a_eq_b~1 .lut_mask = 16'h8241;
defparam \inst21|third_comp|out_a_eq_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N2
cycloneive_lcell_comb \inst21|third_comp|out_a_eq_b~2 (
// Equation(s):
// \inst21|third_comp|out_a_eq_b~2_combout  = (\inst21|third_comp|out_a_eq_b~0_combout  & (\inst21|third_comp|out_a_eq_b~1_combout  & (\inst35|PIPE_Rd|bit4|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ))))

	.dataa(\inst35|PIPE_Rd|bit4|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.datac(\inst21|third_comp|out_a_eq_b~0_combout ),
	.datad(\inst21|third_comp|out_a_eq_b~1_combout ),
	.cin(gnd),
	.combout(\inst21|third_comp|out_a_eq_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|third_comp|out_a_eq_b~2 .lut_mask = 16'h9000;
defparam \inst21|third_comp|out_a_eq_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N18
cycloneive_lcell_comb \inst21|first_comp|out_a_eq_b~0 (
// Equation(s):
// \inst21|first_comp|out_a_eq_b~0_combout  = (\inst35|PIPE_Rd|bit1|int_q~q ) # ((\inst35|PIPE_Rd|bit4|int_q~q ) # ((\inst35|PIPE_Rd|bit2|int_q~q ) # (\inst35|PIPE_Rd|bit3|int_q~q )))

	.dataa(\inst35|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst35|PIPE_Rd|bit4|int_q~q ),
	.datac(\inst35|PIPE_Rd|bit2|int_q~q ),
	.datad(\inst35|PIPE_Rd|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst21|first_comp|out_a_eq_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|first_comp|out_a_eq_b~0 .lut_mask = 16'hFFFE;
defparam \inst21|first_comp|out_a_eq_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N4
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit5|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit5|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [21] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit5|int_q~0 .lut_mask = 16'h0044;
defparam \inst2|IF_ID_Instruction_31_16|bit5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N5
dffeas \inst2|IF_ID_Instruction_31_16|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit5|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit5|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N15
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit5|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N14
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit6|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit6|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [22] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit6|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_31_16|bit6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N15
dffeas \inst2|IF_ID_Instruction_31_16|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit6|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit6|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N17
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit6|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N16
cycloneive_lcell_comb \inst21|second_comp|out_a_eq_b~0 (
// Equation(s):
// \inst21|second_comp|out_a_eq_b~0_combout  = (\inst35|PIPE_Rd|bit0|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q  $ (!\inst35|PIPE_Rd|bit1|int_q~q )))) # (!\inst35|PIPE_Rd|bit0|int_q~q  & 
// (!\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q  $ (!\inst35|PIPE_Rd|bit1|int_q~q ))))

	.dataa(\inst35|PIPE_Rd|bit0|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.datad(\inst35|PIPE_Rd|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst21|second_comp|out_a_eq_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|second_comp|out_a_eq_b~0 .lut_mask = 16'h9009;
defparam \inst21|second_comp|out_a_eq_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N8
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit9|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit9|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [25] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit9|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit9|int_q~0 .lut_mask = 16'h0044;
defparam \inst2|IF_ID_Instruction_31_16|bit9|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N9
dffeas \inst2|IF_ID_Instruction_31_16|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit9|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit9|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y65_N9
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit9|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit9|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N28
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit7|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit7|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [23] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit7|int_q~0 .lut_mask = 16'h0044;
defparam \inst2|IF_ID_Instruction_31_16|bit7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N29
dffeas \inst2|IF_ID_Instruction_31_16|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit7|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit7|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N8
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y65_N9
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N30
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit8|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit8|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [24] & (!\inst26~5_combout  & !\inst6|Jump~1_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\inst26~5_combout ),
	.datad(\inst6|Jump~1_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit8|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit8|int_q~0 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_Instruction_31_16|bit8|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N31
dffeas \inst2|IF_ID_Instruction_31_16|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit8|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit8|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N29
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit8|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit8|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N28
cycloneive_lcell_comb \inst21|second_comp|out_a_eq_b~1 (
// Equation(s):
// \inst21|second_comp|out_a_eq_b~1_combout  = (\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q  & (\inst35|PIPE_Rd|bit2|int_q~q  & (\inst35|PIPE_Rd|bit3|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q )))) # 
// (!\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q  & (!\inst35|PIPE_Rd|bit2|int_q~q  & (\inst35|PIPE_Rd|bit3|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ))))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.datab(\inst35|PIPE_Rd|bit3|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.datad(\inst35|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst21|second_comp|out_a_eq_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|second_comp|out_a_eq_b~1 .lut_mask = 16'h8241;
defparam \inst21|second_comp|out_a_eq_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N8
cycloneive_lcell_comb \inst21|second_comp|out_a_eq_b~2 (
// Equation(s):
// \inst21|second_comp|out_a_eq_b~2_combout  = (\inst21|second_comp|out_a_eq_b~0_combout  & (\inst21|second_comp|out_a_eq_b~1_combout  & (\inst35|PIPE_Rd|bit4|int_q~q  $ (!\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ))))

	.dataa(\inst21|second_comp|out_a_eq_b~0_combout ),
	.datab(\inst35|PIPE_Rd|bit4|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.datad(\inst21|second_comp|out_a_eq_b~1_combout ),
	.cin(gnd),
	.combout(\inst21|second_comp|out_a_eq_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|second_comp|out_a_eq_b~2 .lut_mask = 16'h8200;
defparam \inst21|second_comp|out_a_eq_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N0
cycloneive_lcell_comb \inst21|FORWARD_A~2 (
// Equation(s):
// \inst21|FORWARD_A~2_combout  = (!\inst21|second_comp|out_a_eq_b~2_combout  & (!\inst35|PIPE_REG_WRITE|int_q~q  & ((\inst35|PIPE_Rd|bit0|int_q~q ) # (\inst21|first_comp|out_a_eq_b~0_combout ))))

	.dataa(\inst35|PIPE_Rd|bit0|int_q~q ),
	.datab(\inst21|first_comp|out_a_eq_b~0_combout ),
	.datac(\inst21|second_comp|out_a_eq_b~2_combout ),
	.datad(\inst35|PIPE_REG_WRITE|int_q~q ),
	.cin(gnd),
	.combout(\inst21|FORWARD_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_A~2 .lut_mask = 16'h000E;
defparam \inst21|FORWARD_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N2
cycloneive_lcell_comb \inst21|FORWARD_B[0]~4 (
// Equation(s):
// \inst21|FORWARD_B[0]~4_combout  = (((\inst21|third_comp|out_a_eq_b~2_combout ) # (!\inst21|FORWARD_A~2_combout )) # (!\inst36|PIPE_REG_WRITE|int_q~q )) # (!\inst21|fifth_comp|out_a_eq_b~2_combout )

	.dataa(\inst21|fifth_comp|out_a_eq_b~2_combout ),
	.datab(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datac(\inst21|third_comp|out_a_eq_b~2_combout ),
	.datad(\inst21|FORWARD_A~2_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_B[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_B[0]~4 .lut_mask = 16'hF7FF;
defparam \inst21|FORWARD_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N24
cycloneive_lcell_comb \inst21|fourth_comp|out_a_eq_b~1 (
// Equation(s):
// \inst21|fourth_comp|out_a_eq_b~1_combout  = (\inst36|PIPE_Rd|bit3|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q  $ (!\inst36|PIPE_Rd|bit2|int_q~q )))) # (!\inst36|PIPE_Rd|bit3|int_q~q  & 
// (!\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q  $ (!\inst36|PIPE_Rd|bit2|int_q~q ))))

	.dataa(\inst36|PIPE_Rd|bit3|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.datac(\inst36|PIPE_Rd|bit2|int_q~q ),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fourth_comp|out_a_eq_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fourth_comp|out_a_eq_b~1 .lut_mask = 16'h8241;
defparam \inst21|fourth_comp|out_a_eq_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N16
cycloneive_lcell_comb \inst21|fourth_comp|out_a_eq_b~0 (
// Equation(s):
// \inst21|fourth_comp|out_a_eq_b~0_combout  = (\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q  $ (!\inst36|PIPE_Rd|bit1|int_q~q )))) # 
// (!\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q  & (!\inst36|PIPE_Rd|bit0|int_q~q  & (\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q  $ (!\inst36|PIPE_Rd|bit1|int_q~q ))))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.datac(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst21|fourth_comp|out_a_eq_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fourth_comp|out_a_eq_b~0 .lut_mask = 16'h8241;
defparam \inst21|fourth_comp|out_a_eq_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N4
cycloneive_lcell_comb \inst21|fourth_comp|out_a_eq_b~2 (
// Equation(s):
// \inst21|fourth_comp|out_a_eq_b~2_combout  = (\inst21|fourth_comp|out_a_eq_b~1_combout  & (\inst21|fourth_comp|out_a_eq_b~0_combout  & (\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q  $ (!\inst36|PIPE_Rd|bit4|int_q~q ))))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.datab(\inst21|fourth_comp|out_a_eq_b~1_combout ),
	.datac(\inst36|PIPE_Rd|bit4|int_q~q ),
	.datad(\inst21|fourth_comp|out_a_eq_b~0_combout ),
	.cin(gnd),
	.combout(\inst21|fourth_comp|out_a_eq_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|fourth_comp|out_a_eq_b~2 .lut_mask = 16'h8400;
defparam \inst21|fourth_comp|out_a_eq_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N14
cycloneive_lcell_comb \inst21|FORWARD_B~0 (
// Equation(s):
// \inst21|FORWARD_B~0_combout  = (\inst35|PIPE_REG_WRITE|int_q~q  & ((\inst35|PIPE_Rd|bit0|int_q~q ) # (\inst21|first_comp|out_a_eq_b~0_combout )))

	.dataa(\inst35|PIPE_Rd|bit0|int_q~q ),
	.datab(gnd),
	.datac(\inst35|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst21|first_comp|out_a_eq_b~0_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_B~0 .lut_mask = 16'hF0A0;
defparam \inst21|FORWARD_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N24
cycloneive_lcell_comb \inst21|FORWARD_B~1 (
// Equation(s):
// \inst21|FORWARD_B~1_combout  = (\inst21|FORWARD_B~0_combout  & (\inst36|PIPE_REG_WRITE|int_q~q  $ (!\inst21|fifth_comp|out_a_eq_b~2_combout )))

	.dataa(gnd),
	.datab(\inst21|FORWARD_B~0_combout ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst21|fifth_comp|out_a_eq_b~2_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_B~1 .lut_mask = 16'hC00C;
defparam \inst21|FORWARD_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N6
cycloneive_lcell_comb \inst21|FORWARD_B~2 (
// Equation(s):
// \inst21|FORWARD_B~2_combout  = (\inst21|third_comp|out_a_eq_b~2_combout  & (!\inst21|second_comp|out_a_eq_b~2_combout  & (!\inst21|fourth_comp|out_a_eq_b~2_combout  & \inst21|FORWARD_B~1_combout )))

	.dataa(\inst21|third_comp|out_a_eq_b~2_combout ),
	.datab(\inst21|second_comp|out_a_eq_b~2_combout ),
	.datac(\inst21|fourth_comp|out_a_eq_b~2_combout ),
	.datad(\inst21|FORWARD_B~1_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_B~2 .lut_mask = 16'h0200;
defparam \inst21|FORWARD_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N28
cycloneive_lcell_comb \inst21|FORWARD_A~0 (
// Equation(s):
// \inst21|FORWARD_A~0_combout  = (\inst21|FORWARD_B~0_combout  & (\inst21|second_comp|out_a_eq_b~2_combout  & !\inst21|fifth_comp|out_a_eq_b~2_combout ))

	.dataa(gnd),
	.datab(\inst21|FORWARD_B~0_combout ),
	.datac(\inst21|second_comp|out_a_eq_b~2_combout ),
	.datad(\inst21|fifth_comp|out_a_eq_b~2_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_A~0 .lut_mask = 16'h00C0;
defparam \inst21|FORWARD_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N10
cycloneive_lcell_comb \inst21|FORWARD_A~4 (
// Equation(s):
// \inst21|FORWARD_A~4_combout  = (\inst21|third_comp|out_a_eq_b~2_combout  & (!\inst36|PIPE_REG_WRITE|int_q~q  & (!\inst21|fourth_comp|out_a_eq_b~2_combout  & \inst21|FORWARD_A~0_combout )))

	.dataa(\inst21|third_comp|out_a_eq_b~2_combout ),
	.datab(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datac(\inst21|fourth_comp|out_a_eq_b~2_combout ),
	.datad(\inst21|FORWARD_A~0_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_A~4 .lut_mask = 16'h0200;
defparam \inst21|FORWARD_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N28
cycloneive_lcell_comb \inst23|Mux0~0 (
// Equation(s):
// \inst23|Mux0~0_combout  = (\inst21|FORWARD_B[0]~4_combout  & (!\inst21|FORWARD_B~2_combout  & !\inst21|FORWARD_A~4_combout ))

	.dataa(\inst21|FORWARD_B[0]~4_combout ),
	.datab(gnd),
	.datac(\inst21|FORWARD_B~2_combout ),
	.datad(\inst21|FORWARD_A~4_combout ),
	.cin(gnd),
	.combout(\inst23|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux0~0 .lut_mask = 16'h000A;
defparam \inst23|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y65_N17
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit0|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N30
cycloneive_lcell_comb \inst23|Mux0~1 (
// Equation(s):
// \inst23|Mux0~1_combout  = \inst21|FORWARD_B[0]~4_combout  $ (((\inst21|FORWARD_B~2_combout ) # (\inst21|FORWARD_A~4_combout )))

	.dataa(\inst21|FORWARD_B[0]~4_combout ),
	.datab(gnd),
	.datac(\inst21|FORWARD_B~2_combout ),
	.datad(\inst21|FORWARD_A~4_combout ),
	.cin(gnd),
	.combout(\inst23|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux0~1 .lut_mask = 16'h555A;
defparam \inst23|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y65_N5
dffeas \inst33|PIPE_ALU_SRC|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|mux_mem_write|b~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_ALU_SRC|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_ALU_SRC|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_ALU_SRC|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N18
cycloneive_lcell_comb \inst23|Mux0~2 (
// Equation(s):
// \inst23|Mux0~2_combout  = (\inst21|FORWARD_B~2_combout ) # ((\inst21|FORWARD_A~4_combout ) # ((\inst21|FORWARD_B[0]~4_combout  & !\inst33|PIPE_ALU_SRC|int_q~q )))

	.dataa(\inst21|FORWARD_B[0]~4_combout ),
	.datab(\inst33|PIPE_ALU_SRC|int_q~q ),
	.datac(\inst21|FORWARD_B~2_combout ),
	.datad(\inst21|FORWARD_A~4_combout ),
	.cin(gnd),
	.combout(\inst23|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux0~2 .lut_mask = 16'hFFF2;
defparam \inst23|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N6
cycloneive_lcell_comb \inst23|Mux7~0 (
// Equation(s):
// \inst23|Mux7~0_combout  = (\inst23|Mux0~1_combout  & (((!\inst23|Mux0~2_combout )))) # (!\inst23|Mux0~1_combout  & ((\inst23|Mux0~2_combout  & ((\inst35|PIPE_ALU_RESULT|bit0|int_q~q ))) # (!\inst23|Mux0~2_combout  & (\inst31|b[0]~3_combout ))))

	.dataa(\inst31|b[0]~3_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit0|int_q~q ),
	.datac(\inst23|Mux0~1_combout ),
	.datad(\inst23|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux7~0 .lut_mask = 16'h0CFA;
defparam \inst23|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N16
cycloneive_lcell_comb \inst23|Mux7 (
// Equation(s):
// \inst23|Mux7~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux7~0_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ))) # (!\inst23|Mux7~0_combout  & (\inst33|PIPE_read_data_2|bit0|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux7~0_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit0|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.datad(\inst23|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux7 .lut_mask = 16'hF388;
defparam \inst23|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N30
cycloneive_lcell_comb \inst21|FORWARD_A~3 (
// Equation(s):
// \inst21|FORWARD_A~3_combout  = (!\inst21|third_comp|out_a_eq_b~2_combout  & (\inst36|PIPE_REG_WRITE|int_q~q  & (\inst21|fourth_comp|out_a_eq_b~2_combout  & \inst21|FORWARD_A~2_combout )))

	.dataa(\inst21|third_comp|out_a_eq_b~2_combout ),
	.datab(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datac(\inst21|fourth_comp|out_a_eq_b~2_combout ),
	.datad(\inst21|FORWARD_A~2_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_A~3 .lut_mask = 16'h4000;
defparam \inst21|FORWARD_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N20
cycloneive_lcell_comb \inst21|FORWARD_A[1]~1 (
// Equation(s):
// \inst21|FORWARD_A[1]~1_combout  = (\inst21|FORWARD_A~0_combout  & ((\inst36|PIPE_REG_WRITE|int_q~q  & (!\inst21|third_comp|out_a_eq_b~2_combout  & \inst21|fourth_comp|out_a_eq_b~2_combout )) # (!\inst36|PIPE_REG_WRITE|int_q~q  & 
// ((!\inst21|fourth_comp|out_a_eq_b~2_combout )))))

	.dataa(\inst21|third_comp|out_a_eq_b~2_combout ),
	.datab(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datac(\inst21|fourth_comp|out_a_eq_b~2_combout ),
	.datad(\inst21|FORWARD_A~0_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_A[1]~1 .lut_mask = 16'h4300;
defparam \inst21|FORWARD_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N4
cycloneive_lcell_comb \inst5|comb~2 (
// Equation(s):
// \inst5|comb~2_combout  = (!\inst36|PIPE_Rd|bit1|int_q~q  & (!\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & \inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~2 .lut_mask = 16'h1000;
defparam \inst5|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N1
dffeas \inst5|Registre_t4|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N10
cycloneive_lcell_comb \inst5|comb~1 (
// Equation(s):
// \inst5|comb~1_combout  = (\inst36|PIPE_Rd|bit1|int_q~q  & (!\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & \inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~1 .lut_mask = 16'h2000;
defparam \inst5|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y66_N19
dffeas \inst5|Registre_t6|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N18
cycloneive_lcell_comb \inst5|Mux_data_1|Mux7~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux7~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit0|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit0|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit0|int_q~q ),
	.datac(\inst5|Registre_t6|bit0|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux7~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N16
cycloneive_lcell_comb \inst5|comb~0 (
// Equation(s):
// \inst5|comb~0_combout  = (!\inst36|PIPE_Rd|bit1|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & \inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~0 .lut_mask = 16'h4000;
defparam \inst5|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y66_N25
dffeas \inst5|Registre_t5|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N22
cycloneive_lcell_comb \inst5|comb~3 (
// Equation(s):
// \inst5|comb~3_combout  = (\inst36|PIPE_Rd|bit1|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & \inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~3 .lut_mask = 16'h8000;
defparam \inst5|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N23
dffeas \inst5|Registre_t7|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N24
cycloneive_lcell_comb \inst5|Mux_data_1|Mux7~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux7~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst5|Mux_data_1|Mux7~0_combout  & ((\inst5|Registre_t7|bit0|int_q~q ))) # (!\inst5|Mux_data_1|Mux7~0_combout  & (\inst5|Registre_t5|bit0|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (\inst5|Mux_data_1|Mux7~0_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Mux_data_1|Mux7~0_combout ),
	.datac(\inst5|Registre_t5|bit0|int_q~q ),
	.datad(\inst5|Registre_t7|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux7~1 .lut_mask = 16'hEC64;
defparam \inst5|Mux_data_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N18
cycloneive_lcell_comb \inst5|comb~7 (
// Equation(s):
// \inst5|comb~7_combout  = (\inst36|PIPE_Rd|bit1|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & !\inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~7 .lut_mask = 16'h0080;
defparam \inst5|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N5
dffeas \inst5|Registre_t3|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N28
cycloneive_lcell_comb \inst5|comb~6 (
// Equation(s):
// \inst5|comb~6_combout  = (!\inst36|PIPE_Rd|bit1|int_q~q  & (!\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & !\inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~6 .lut_mask = 16'h0010;
defparam \inst5|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y64_N11
dffeas \inst5|Registre_t0|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N30
cycloneive_lcell_comb \inst5|comb~5 (
// Equation(s):
// \inst5|comb~5_combout  = (!\inst36|PIPE_Rd|bit1|int_q~q  & (\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & !\inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~5 .lut_mask = 16'h0040;
defparam \inst5|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y64_N9
dffeas \inst5|Registre_t1|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[0]~3_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N8
cycloneive_lcell_comb \inst5|Mux_data_1|Mux7~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux7~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// ((\inst5|Registre_t1|bit0|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (\inst5|Registre_t0|bit0|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datab(\inst5|Registre_t0|bit0|int_q~q ),
	.datac(\inst5|Registre_t1|bit0|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux7~2 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N24
cycloneive_lcell_comb \inst5|Mux_data_1|Mux7~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux7~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux7~2_combout  & ((\inst5|Registre_t3|bit0|int_q~q ))) # (!\inst5|Mux_data_1|Mux7~2_combout  & (\inst5|Registre_t2|bit0|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux7~2_combout ))))

	.dataa(\inst5|Registre_t2|bit0|int_q~q ),
	.datab(\inst5|Registre_t3|bit0|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux7~3 .lut_mask = 16'hCFA0;
defparam \inst5|Mux_data_1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N22
cycloneive_lcell_comb \inst5|Mux_data_1|Mux7~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux7~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux7~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datac(\inst5|Mux_data_1|Mux7~1_combout ),
	.datad(\inst5|Mux_data_1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux7~4 .lut_mask = 16'hF3C0;
defparam \inst5|Mux_data_1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y64_N13
dffeas \inst33|PIPE_read_data_1|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Mux_data_1|Mux7~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit0|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N12
cycloneive_lcell_comb \inst22|Mux7~0 (
// Equation(s):
// \inst22|Mux7~0_combout  = (\inst21|FORWARD_A~3_combout  & (\inst31|b[0]~3_combout )) # (!\inst21|FORWARD_A~3_combout  & (((\inst33|PIPE_read_data_1|bit0|int_q~q  & !\inst21|FORWARD_A[1]~1_combout ))))

	.dataa(\inst31|b[0]~3_combout ),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(\inst33|PIPE_read_data_1|bit0|int_q~q ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux7~0 .lut_mask = 16'h88B8;
defparam \inst22|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N0
cycloneive_lcell_comb \inst22|Mux7~1 (
// Equation(s):
// \inst22|Mux7~1_combout  = (\inst22|Mux7~0_combout ) # ((\inst35|PIPE_ALU_RESULT|bit0|int_q~q  & (!\inst21|FORWARD_A~3_combout  & \inst21|FORWARD_A[1]~1_combout )))

	.dataa(\inst35|PIPE_ALU_RESULT|bit0|int_q~q ),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(\inst21|FORWARD_A[1]~1_combout ),
	.datad(\inst22|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux7~1 .lut_mask = 16'hFF20;
defparam \inst22|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N8
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit3|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit3|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [3] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit3|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_15_0|bit3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y62_N9
dffeas \inst2|IF_ID_Instruction_15_0|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit3|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit3|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y65_N1
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit3|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N30
cycloneive_lcell_comb \inst16|SEL_ALU[0]~0 (
// Equation(s):
// \inst16|SEL_ALU[0]~0_combout  = (\inst33|PIPE_ALU_OP_1|int_q~q  & ((\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ) # (\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q )))

	.dataa(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.cin(gnd),
	.combout(\inst16|SEL_ALU[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|SEL_ALU[0]~0 .lut_mask = 16'hEE00;
defparam \inst16|SEL_ALU[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y65_N23
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit1|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit1|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N0
cycloneive_lcell_comb \inst11|mux_alu_op0|b~0 (
// Equation(s):
// \inst11|mux_alu_op0|b~0_combout  = (!\inst12|SEL_MUX_ID~4_combout  & (\inst6|Jump~0_combout  & (!\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & \inst2|IF_ID_Instruction_31_16|bit12|int_q~q )))

	.dataa(\inst12|SEL_MUX_ID~4_combout ),
	.datab(\inst6|Jump~0_combout ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst11|mux_alu_op0|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_alu_op0|b~0 .lut_mask = 16'h0400;
defparam \inst11|mux_alu_op0|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N1
dffeas \inst33|PIPE_ALU_OP_0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst11|mux_alu_op0|b~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_ALU_OP_0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_ALU_OP_0|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_ALU_OP_0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N10
cycloneive_lcell_comb \inst15|Multiplexeur|Mux7~0 (
// Equation(s):
// \inst15|Multiplexeur|Mux7~0_combout  = (!\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q  & (!\inst33|PIPE_ALU_OP_0|int_q~q  & (\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q  & \inst33|PIPE_ALU_OP_1|int_q~q )))

	.dataa(\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.datab(\inst33|PIPE_ALU_OP_0|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.datad(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux7~0 .lut_mask = 16'h1000;
defparam \inst15|Multiplexeur|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N22
cycloneive_lcell_comb \inst15|Multiplexeur|Mux7~1 (
// Equation(s):
// \inst15|Multiplexeur|Mux7~1_combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst23|Mux7~combout  & ((\inst22|Mux7~1_combout ) # (\inst16|SEL_ALU[0]~0_combout ))) # (!\inst23|Mux7~combout  & (\inst22|Mux7~1_combout  & \inst16|SEL_ALU[0]~0_combout 
// ))))

	.dataa(\inst23|Mux7~combout ),
	.datab(\inst22|Mux7~1_combout ),
	.datac(\inst16|SEL_ALU[0]~0_combout ),
	.datad(\inst15|Multiplexeur|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux7~1 .lut_mask = 16'hE800;
defparam \inst15|Multiplexeur|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N12
cycloneive_lcell_comb \inst15|Multiplexeur|Mux7~2 (
// Equation(s):
// \inst15|Multiplexeur|Mux7~2_combout  = (!\inst16|SEL_ALU[0]~0_combout  & (\inst22|Mux7~1_combout  $ (\inst23|Mux7~combout )))

	.dataa(\inst16|SEL_ALU[0]~0_combout ),
	.datab(\inst22|Mux7~1_combout ),
	.datac(\inst23|Mux7~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux7~2 .lut_mask = 16'h1414;
defparam \inst15|Multiplexeur|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N4
cycloneive_lcell_comb \inst16|SEL_ALU[2] (
// Equation(s):
// \inst16|SEL_ALU [2] = (\inst33|PIPE_ALU_OP_0|int_q~q ) # ((\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q  & \inst33|PIPE_ALU_OP_1|int_q~q ))

	.dataa(\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.datab(\inst33|PIPE_ALU_OP_0|int_q~q ),
	.datac(gnd),
	.datad(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.cin(gnd),
	.combout(\inst16|SEL_ALU [2]),
	.cout());
// synopsys translate_off
defparam \inst16|SEL_ALU[2] .lut_mask = 16'hEECC;
defparam \inst16|SEL_ALU[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N31
dffeas \inst35|PIPE_MEM_TO_REG|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_MEM_READ|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_MEM_TO_REG|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_MEM_TO_REG|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_MEM_TO_REG|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N21
dffeas \inst36|PIPE_MEM_TO_REG|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_MEM_TO_REG|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_MEM_TO_REG|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_MEM_TO_REG|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y66_N13
dffeas \inst5|Registre_t4|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[7]~0_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N31
dffeas \inst5|Registre_t6|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[7]~0_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N30
cycloneive_lcell_comb \inst5|Mux_data_1|Mux0~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux0~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit7|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit7|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit7|int_q~q ),
	.datac(\inst5|Registre_t6|bit7|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux0~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N19
dffeas \inst5|Registre_t7|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[7]~0_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N0
cycloneive_lcell_comb \inst5|Mux_data_1|Mux0~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux0~1_combout  = (\inst5|Mux_data_1|Mux0~0_combout  & ((\inst5|Registre_t7|bit7|int_q~q ) # ((!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst5|Mux_data_1|Mux0~0_combout  & (((\inst5|Registre_t5|bit7|int_q~q  & 
// \inst2|IF_ID_Instruction_31_16|bit5|int_q~q ))))

	.dataa(\inst5|Mux_data_1|Mux0~0_combout ),
	.datab(\inst5|Registre_t7|bit7|int_q~q ),
	.datac(\inst5|Registre_t5|bit7|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux0~1 .lut_mask = 16'hD8AA;
defparam \inst5|Mux_data_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y62_N16
cycloneive_lcell_comb \inst5|Registre_t3|bit7|int_q~feeder (
// Equation(s):
// \inst5|Registre_t3|bit7|int_q~feeder_combout  = \inst31|b[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[7]~0_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t3|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t3|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t3|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y62_N17
dffeas \inst5|Registre_t3|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t3|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N16
cycloneive_lcell_comb \inst5|Registre_t2|bit7|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit7|int_q~feeder_combout  = \inst31|b[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[7]~0_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t2|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y65_N20
cycloneive_lcell_comb \inst5|comb~4 (
// Equation(s):
// \inst5|comb~4_combout  = (\inst36|PIPE_Rd|bit1|int_q~q  & (!\inst36|PIPE_Rd|bit0|int_q~q  & (\inst36|PIPE_REG_WRITE|int_q~q  & !\inst36|PIPE_Rd|bit2|int_q~q )))

	.dataa(\inst36|PIPE_Rd|bit1|int_q~q ),
	.datab(\inst36|PIPE_Rd|bit0|int_q~q ),
	.datac(\inst36|PIPE_REG_WRITE|int_q~q ),
	.datad(\inst36|PIPE_Rd|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|comb~4 .lut_mask = 16'h0020;
defparam \inst5|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y62_N17
dffeas \inst5|Registre_t2|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N19
dffeas \inst5|Registre_t0|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[7]~0_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N5
dffeas \inst5|Registre_t1|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[7]~0_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N4
cycloneive_lcell_comb \inst5|Mux_data_1|Mux0~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux0~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// ((\inst5|Registre_t1|bit7|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (\inst5|Registre_t0|bit7|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datab(\inst5|Registre_t0|bit7|int_q~q ),
	.datac(\inst5|Registre_t1|bit7|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux0~2 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N18
cycloneive_lcell_comb \inst5|Mux_data_1|Mux0~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux0~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux0~2_combout  & (\inst5|Registre_t3|bit7|int_q~q )) # (!\inst5|Mux_data_1|Mux0~2_combout  & ((\inst5|Registre_t2|bit7|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux0~2_combout ))))

	.dataa(\inst5|Registre_t3|bit7|int_q~q ),
	.datab(\inst5|Registre_t2|bit7|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux0~3 .lut_mask = 16'hAFC0;
defparam \inst5|Mux_data_1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N24
cycloneive_lcell_comb \inst5|Mux_data_1|Mux0~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux0~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux0~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datac(\inst5|Mux_data_1|Mux0~1_combout ),
	.datad(\inst5|Mux_data_1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux0~4 .lut_mask = 16'hF3C0;
defparam \inst5|Mux_data_1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N26
cycloneive_lcell_comb \inst33|PIPE_read_data_1|bit7|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_1|bit7|int_q~feeder_combout  = \inst5|Mux_data_1|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Mux_data_1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_1|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_read_data_1|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y62_N27
dffeas \inst33|PIPE_read_data_1|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_1|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit7|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N20
cycloneive_lcell_comb \inst22|Mux0~0 (
// Equation(s):
// \inst22|Mux0~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & (\inst35|PIPE_ALU_RESULT|bit7|int_q~q )) # (!\inst21|FORWARD_A[1]~1_combout  & ((\inst33|PIPE_read_data_1|bit7|int_q~q )))))

	.dataa(\inst35|PIPE_ALU_RESULT|bit7|int_q~q ),
	.datab(\inst21|FORWARD_A[1]~1_combout ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst33|PIPE_read_data_1|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst22|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux0~0 .lut_mask = 16'h0B08;
defparam \inst22|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N4
cycloneive_lcell_comb \inst22|Mux0~1 (
// Equation(s):
// \inst22|Mux0~1_combout  = (\inst22|Mux0~0_combout ) # ((\inst31|b[7]~0_combout  & \inst21|FORWARD_A~3_combout ))

	.dataa(\inst22|Mux0~0_combout ),
	.datab(\inst31|b[7]~0_combout ),
	.datac(gnd),
	.datad(\inst21|FORWARD_A~3_combout ),
	.cin(gnd),
	.combout(\inst22|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux0~1 .lut_mask = 16'hEEAA;
defparam \inst22|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N20
cycloneive_lcell_comb \inst15|Multiplexeur|Mux4~0 (
// Equation(s):
// \inst15|Multiplexeur|Mux4~0_combout  = (!\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q  & !\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q )

	.dataa(gnd),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux4~0 .lut_mask = 16'h0033;
defparam \inst15|Multiplexeur|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N14
cycloneive_lcell_comb \inst15|Multiplexeur|Mux4~1 (
// Equation(s):
// \inst15|Multiplexeur|Mux4~1_combout  = ((!\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q  & ((\inst15|Multiplexeur|Mux4~0_combout ) # (!\inst16|SEL_ALU [2])))) # (!\inst33|PIPE_ALU_OP_1|int_q~q )

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.datac(\inst16|SEL_ALU [2]),
	.datad(\inst15|Multiplexeur|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux4~1 .lut_mask = 16'h7757;
defparam \inst15|Multiplexeur|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N24
cycloneive_lcell_comb \inst15|Multiplexeur|Mux4~2 (
// Equation(s):
// \inst15|Multiplexeur|Mux4~2_combout  = (\inst16|SEL_ALU [2]) # ((\inst33|PIPE_ALU_OP_1|int_q~q  & (\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q  & !\inst15|Multiplexeur|Mux4~0_combout )))

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.datac(\inst16|SEL_ALU [2]),
	.datad(\inst15|Multiplexeur|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux4~2 .lut_mask = 16'hF0F8;
defparam \inst15|Multiplexeur|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N30
cycloneive_lcell_comb \inst15|ALU_soustraction|bit7|o_Sum~0 (
// Equation(s):
// \inst15|ALU_soustraction|bit7|o_Sum~0_combout  = \inst23|Mux0~combout  $ (((\inst22|Mux0~0_combout ) # ((\inst21|FORWARD_A~3_combout  & \inst31|b[7]~0_combout ))))

	.dataa(\inst22|Mux0~0_combout ),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(\inst31|b[7]~0_combout ),
	.datad(\inst23|Mux0~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit7|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit7|o_Sum~0 .lut_mask = 16'h15EA;
defparam \inst15|ALU_soustraction|bit7|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y62_N14
cycloneive_lcell_comb \inst5|Registre_t3|bit6|int_q~feeder (
// Equation(s):
// \inst5|Registre_t3|bit6|int_q~feeder_combout  = \inst31|b[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[6]~1_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t3|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t3|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t3|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y62_N15
dffeas \inst5|Registre_t3|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t3|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N30
cycloneive_lcell_comb \inst5|Registre_t2|bit6|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit6|int_q~feeder_combout  = \inst31|b[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst31|b[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst5|Registre_t2|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y62_N31
dffeas \inst5|Registre_t2|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N29
dffeas \inst5|Registre_t1|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[6]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N23
dffeas \inst5|Registre_t0|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[6]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N22
cycloneive_lcell_comb \inst5|Mux_data_2|Mux1~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux1~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit6|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit6|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit6|int_q~q ),
	.datac(\inst5|Registre_t0|bit6|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux1~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N28
cycloneive_lcell_comb \inst5|Mux_data_2|Mux1~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux1~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Mux_data_2|Mux1~2_combout  & (\inst5|Registre_t3|bit6|int_q~q )) # (!\inst5|Mux_data_2|Mux1~2_combout  & ((\inst5|Registre_t2|bit6|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst5|Mux_data_2|Mux1~2_combout ))))

	.dataa(\inst5|Registre_t3|bit6|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Registre_t2|bit6|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux1~3 .lut_mask = 16'hBBC0;
defparam \inst5|Mux_data_2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y66_N15
dffeas \inst5|Registre_t6|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[6]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y66_N21
dffeas \inst5|Registre_t4|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[6]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N20
cycloneive_lcell_comb \inst5|Mux_data_2|Mux1~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux1~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit6|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit6|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit6|int_q~q ),
	.datac(\inst5|Registre_t4|bit6|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux1~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N7
dffeas \inst5|Registre_t7|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[6]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N13
dffeas \inst5|Registre_t5|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[6]~1_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit6|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N6
cycloneive_lcell_comb \inst5|Mux_data_2|Mux1~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux1~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux1~0_combout  & (\inst5|Registre_t7|bit6|int_q~q )) # (!\inst5|Mux_data_2|Mux1~0_combout  & ((\inst5|Registre_t5|bit6|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (\inst5|Mux_data_2|Mux1~0_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Mux_data_2|Mux1~0_combout ),
	.datac(\inst5|Registre_t7|bit6|int_q~q ),
	.datad(\inst5|Registre_t5|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux1~1 .lut_mask = 16'hE6C4;
defparam \inst5|Mux_data_2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N8
cycloneive_lcell_comb \inst5|Mux_data_2|Mux1~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux1~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux1~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux1~3_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datab(\inst5|Mux_data_2|Mux1~3_combout ),
	.datac(gnd),
	.datad(\inst5|Mux_data_2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux1~4 .lut_mask = 16'hEE44;
defparam \inst5|Mux_data_2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N26
cycloneive_lcell_comb \inst33|PIPE_read_data_2|bit6|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_2|bit6|int_q~feeder_combout  = \inst5|Mux_data_2|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Mux_data_2|Mux1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_2|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_read_data_2|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y62_N27
dffeas \inst33|PIPE_read_data_2|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_2|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit6|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y62_N31
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit6|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit6|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N2
cycloneive_lcell_comb \inst23|Mux1~0 (
// Equation(s):
// \inst23|Mux1~0_combout  = (\inst23|Mux0~1_combout  & (((!\inst23|Mux0~2_combout )))) # (!\inst23|Mux0~1_combout  & ((\inst23|Mux0~2_combout  & ((\inst35|PIPE_ALU_RESULT|bit6|int_q~q ))) # (!\inst23|Mux0~2_combout  & (\inst31|b[6]~1_combout ))))

	.dataa(\inst31|b[6]~1_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit6|int_q~q ),
	.datac(\inst23|Mux0~1_combout ),
	.datad(\inst23|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux1~0 .lut_mask = 16'h0CFA;
defparam \inst23|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N30
cycloneive_lcell_comb \inst23|Mux1 (
// Equation(s):
// \inst23|Mux1~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux1~0_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q ))) # (!\inst23|Mux1~0_combout  & (\inst33|PIPE_read_data_2|bit6|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux1~0_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit6|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.datad(\inst23|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux1 .lut_mask = 16'hF388;
defparam \inst23|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N9
dffeas \inst5|Registre_t4|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[5]~7_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N27
dffeas \inst5|Registre_t6|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[5]~7_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N26
cycloneive_lcell_comb \inst5|Mux_data_1|Mux2~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux2~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit5|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit5|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit5|int_q~q ),
	.datac(\inst5|Registre_t6|bit5|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux2~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N3
dffeas \inst5|Registre_t7|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[5]~7_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N21
dffeas \inst5|Registre_t5|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[5]~7_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N20
cycloneive_lcell_comb \inst5|Mux_data_1|Mux2~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux2~1_combout  = (\inst5|Mux_data_1|Mux2~0_combout  & ((\inst5|Registre_t7|bit5|int_q~q ) # ((!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst5|Mux_data_1|Mux2~0_combout  & (((\inst5|Registre_t5|bit5|int_q~q  & 
// \inst2|IF_ID_Instruction_31_16|bit5|int_q~q ))))

	.dataa(\inst5|Mux_data_1|Mux2~0_combout ),
	.datab(\inst5|Registre_t7|bit5|int_q~q ),
	.datac(\inst5|Registre_t5|bit5|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux2~1 .lut_mask = 16'hD8AA;
defparam \inst5|Mux_data_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y62_N4
cycloneive_lcell_comb \inst5|Registre_t3|bit5|int_q~feeder (
// Equation(s):
// \inst5|Registre_t3|bit5|int_q~feeder_combout  = \inst31|b[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[5]~7_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t3|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t3|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t3|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y62_N5
dffeas \inst5|Registre_t3|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t3|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N27
dffeas \inst5|Registre_t0|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[5]~7_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N1
dffeas \inst5|Registre_t1|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[5]~7_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N0
cycloneive_lcell_comb \inst5|Mux_data_1|Mux2~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux2~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Registre_t1|bit5|int_q~q ) # (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// (\inst5|Registre_t0|bit5|int_q~q  & ((!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t0|bit5|int_q~q ),
	.datac(\inst5|Registre_t1|bit5|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux2~2 .lut_mask = 16'hAAE4;
defparam \inst5|Mux_data_1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N0
cycloneive_lcell_comb \inst5|Mux_data_1|Mux2~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux2~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux2~2_combout  & ((\inst5|Registre_t3|bit5|int_q~q ))) # (!\inst5|Mux_data_1|Mux2~2_combout  & (\inst5|Registre_t2|bit5|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux2~2_combout ))))

	.dataa(\inst5|Registre_t2|bit5|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datac(\inst5|Registre_t3|bit5|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux2~3 .lut_mask = 16'hF388;
defparam \inst5|Mux_data_1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N6
cycloneive_lcell_comb \inst5|Mux_data_1|Mux2~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux2~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux2~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datac(\inst5|Mux_data_1|Mux2~1_combout ),
	.datad(\inst5|Mux_data_1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux2~4 .lut_mask = 16'hF3C0;
defparam \inst5|Mux_data_1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y62_N17
dffeas \inst33|PIPE_read_data_1|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Mux_data_1|Mux2~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit5|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N2
cycloneive_lcell_comb \inst22|Mux2~0 (
// Equation(s):
// \inst22|Mux2~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & (\inst35|PIPE_ALU_RESULT|bit5|int_q~q )) # (!\inst21|FORWARD_A[1]~1_combout  & ((\inst33|PIPE_read_data_1|bit5|int_q~q )))))

	.dataa(\inst35|PIPE_ALU_RESULT|bit5|int_q~q ),
	.datab(\inst33|PIPE_read_data_1|bit5|int_q~q ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux2~0 .lut_mask = 16'h0A0C;
defparam \inst22|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N26
cycloneive_lcell_comb \inst22|Mux2~1 (
// Equation(s):
// \inst22|Mux2~1_combout  = (\inst22|Mux2~0_combout ) # ((\inst21|FORWARD_A~3_combout  & \inst31|b[5]~7_combout ))

	.dataa(gnd),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(\inst31|b[5]~7_combout ),
	.datad(\inst22|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux2~1 .lut_mask = 16'hFFC0;
defparam \inst22|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y66_N5
dffeas \inst5|Registre_t5|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[4]~6_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y66_N15
dffeas \inst5|Registre_t7|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[4]~6_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N11
dffeas \inst5|Registre_t6|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[4]~6_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y66_N25
dffeas \inst5|Registre_t4|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[4]~6_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N24
cycloneive_lcell_comb \inst5|Mux_data_2|Mux3~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux3~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit4|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit4|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit4|int_q~q ),
	.datac(\inst5|Registre_t4|bit4|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux3~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N14
cycloneive_lcell_comb \inst5|Mux_data_2|Mux3~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux3~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux3~0_combout  & ((\inst5|Registre_t7|bit4|int_q~q ))) # (!\inst5|Mux_data_2|Mux3~0_combout  & (\inst5|Registre_t5|bit4|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst5|Mux_data_2|Mux3~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t5|bit4|int_q~q ),
	.datac(\inst5|Registre_t7|bit4|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux3~1 .lut_mask = 16'hF588;
defparam \inst5|Mux_data_2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N12
cycloneive_lcell_comb \inst5|Registre_t3|bit4|int_q~feeder (
// Equation(s):
// \inst5|Registre_t3|bit4|int_q~feeder_combout  = \inst31|b[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t3|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t3|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t3|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N13
dffeas \inst5|Registre_t3|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t3|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N2
cycloneive_lcell_comb \inst5|Registre_t2|bit4|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit4|int_q~feeder_combout  = \inst31|b[4]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst31|b[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst5|Registre_t2|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N3
dffeas \inst5|Registre_t2|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N21
dffeas \inst5|Registre_t1|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[4]~6_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N3
dffeas \inst5|Registre_t0|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[4]~6_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit4|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N2
cycloneive_lcell_comb \inst5|Mux_data_2|Mux3~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux3~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit4|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit4|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit4|int_q~q ),
	.datac(\inst5|Registre_t0|bit4|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux3~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N30
cycloneive_lcell_comb \inst5|Mux_data_2|Mux3~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux3~3_combout  = (\inst5|Mux_data_2|Mux3~2_combout  & ((\inst5|Registre_t3|bit4|int_q~q ) # ((!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst5|Mux_data_2|Mux3~2_combout  & (((\inst5|Registre_t2|bit4|int_q~q  & 
// \inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst5|Registre_t3|bit4|int_q~q ),
	.datab(\inst5|Registre_t2|bit4|int_q~q ),
	.datac(\inst5|Mux_data_2|Mux3~2_combout ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux3~3 .lut_mask = 16'hACF0;
defparam \inst5|Mux_data_2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N6
cycloneive_lcell_comb \inst5|Mux_data_2|Mux3~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux3~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux3~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux3~3_combout )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst5|Mux_data_2|Mux3~1_combout ),
	.datad(\inst5|Mux_data_2|Mux3~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux3~4 .lut_mask = 16'hF5A0;
defparam \inst5|Mux_data_2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y62_N7
dffeas \inst33|PIPE_read_data_2|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Mux_data_2|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit4|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N16
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit4|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit4|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [4] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit4|int_q~0 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_Instruction_15_0|bit4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N17
dffeas \inst2|IF_ID_Instruction_15_0|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit4|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit4|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y62_N11
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit4|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N18
cycloneive_lcell_comb \inst23|Mux3~0 (
// Equation(s):
// \inst23|Mux3~0_combout  = (\inst23|Mux0~1_combout  & (((!\inst23|Mux0~2_combout )))) # (!\inst23|Mux0~1_combout  & ((\inst23|Mux0~2_combout  & ((\inst35|PIPE_ALU_RESULT|bit4|int_q~q ))) # (!\inst23|Mux0~2_combout  & (\inst31|b[4]~6_combout ))))

	.dataa(\inst31|b[4]~6_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit4|int_q~q ),
	.datac(\inst23|Mux0~1_combout ),
	.datad(\inst23|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux3~0 .lut_mask = 16'h0CFA;
defparam \inst23|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N10
cycloneive_lcell_comb \inst23|Mux3 (
// Equation(s):
// \inst23|Mux3~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux3~0_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q ))) # (!\inst23|Mux3~0_combout  & (\inst33|PIPE_read_data_2|bit4|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux3~0_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit4|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.datad(\inst23|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux3 .lut_mask = 16'hF388;
defparam \inst23|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N28
cycloneive_lcell_comb \inst5|Registre_t3|bit3|int_q~feeder (
// Equation(s):
// \inst5|Registre_t3|bit3|int_q~feeder_combout  = \inst31|b[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[3]~5_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t3|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t3|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t3|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N29
dffeas \inst5|Registre_t3|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t3|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N15
dffeas \inst5|Registre_t0|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[3]~5_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N13
dffeas \inst5|Registre_t1|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[3]~5_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N12
cycloneive_lcell_comb \inst5|Mux_data_1|Mux4~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux4~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Registre_t1|bit3|int_q~q ) # (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// (\inst5|Registre_t0|bit3|int_q~q  & ((!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t0|bit3|int_q~q ),
	.datac(\inst5|Registre_t1|bit3|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux4~2 .lut_mask = 16'hAAE4;
defparam \inst5|Mux_data_1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N0
cycloneive_lcell_comb \inst5|Registre_t2|bit3|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit3|int_q~feeder_combout  = \inst31|b[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[3]~5_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t2|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N1
dffeas \inst5|Registre_t2|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N10
cycloneive_lcell_comb \inst5|Mux_data_1|Mux4~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux4~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux4~2_combout  & (\inst5|Registre_t3|bit3|int_q~q )) # (!\inst5|Mux_data_1|Mux4~2_combout  & ((\inst5|Registre_t2|bit3|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux4~2_combout ))))

	.dataa(\inst5|Registre_t3|bit3|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datac(\inst5|Mux_data_1|Mux4~2_combout ),
	.datad(\inst5|Registre_t2|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux4~3 .lut_mask = 16'hBCB0;
defparam \inst5|Mux_data_1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N27
dffeas \inst5|Registre_t7|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[3]~5_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y66_N17
dffeas \inst5|Registre_t4|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[3]~5_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N3
dffeas \inst5|Registre_t6|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[3]~5_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N2
cycloneive_lcell_comb \inst5|Mux_data_1|Mux4~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux4~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit3|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit3|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit3|int_q~q ),
	.datac(\inst5|Registre_t6|bit3|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux4~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N16
cycloneive_lcell_comb \inst5|Mux_data_1|Mux4~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux4~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst5|Mux_data_1|Mux4~0_combout  & (\inst5|Registre_t7|bit3|int_q~q )) # (!\inst5|Mux_data_1|Mux4~0_combout  & ((\inst5|Registre_t5|bit3|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Mux_data_1|Mux4~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t7|bit3|int_q~q ),
	.datac(\inst5|Registre_t5|bit3|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux4~1 .lut_mask = 16'hDDA0;
defparam \inst5|Mux_data_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N12
cycloneive_lcell_comb \inst5|Mux_data_1|Mux4~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux4~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux4~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux4~3_combout ))

	.dataa(\inst5|Mux_data_1|Mux4~3_combout ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux4~4 .lut_mask = 16'hFA0A;
defparam \inst5|Mux_data_1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N18
cycloneive_lcell_comb \inst33|PIPE_read_data_1|bit3|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_1|bit3|int_q~feeder_combout  = \inst5|Mux_data_1|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Mux_data_1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_1|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_read_data_1|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N19
dffeas \inst33|PIPE_read_data_1|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_1|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit3|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N10
cycloneive_lcell_comb \inst22|Mux4~0 (
// Equation(s):
// \inst22|Mux4~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & (\inst35|PIPE_ALU_RESULT|bit3|int_q~q )) # (!\inst21|FORWARD_A[1]~1_combout  & ((\inst33|PIPE_read_data_1|bit3|int_q~q )))))

	.dataa(\inst35|PIPE_ALU_RESULT|bit3|int_q~q ),
	.datab(\inst33|PIPE_read_data_1|bit3|int_q~q ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux4~0 .lut_mask = 16'h0A0C;
defparam \inst22|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N14
cycloneive_lcell_comb \inst22|Mux4~1 (
// Equation(s):
// \inst22|Mux4~1_combout  = (\inst22|Mux4~0_combout ) # ((\inst31|b[3]~5_combout  & \inst21|FORWARD_A~3_combout ))

	.dataa(\inst31|b[3]~5_combout ),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(gnd),
	.datad(\inst22|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux4~1 .lut_mask = 16'hFF88;
defparam \inst22|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N15
dffeas \inst5|Registre_t3|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N31
dffeas \inst5|Registre_t0|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N25
dffeas \inst5|Registre_t1|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N24
cycloneive_lcell_comb \inst5|Mux_data_1|Mux5~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux5~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Registre_t1|bit2|int_q~q ) # (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// (\inst5|Registre_t0|bit2|int_q~q  & ((!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t0|bit2|int_q~q ),
	.datac(\inst5|Registre_t1|bit2|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux5~2 .lut_mask = 16'hAAE4;
defparam \inst5|Mux_data_1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N28
cycloneive_lcell_comb \inst5|Mux_data_1|Mux5~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux5~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux5~2_combout  & ((\inst5|Registre_t3|bit2|int_q~q ))) # (!\inst5|Mux_data_1|Mux5~2_combout  & (\inst5|Registre_t2|bit2|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux5~2_combout ))))

	.dataa(\inst5|Registre_t2|bit2|int_q~q ),
	.datab(\inst5|Registre_t3|bit2|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux5~3 .lut_mask = 16'hCFA0;
defparam \inst5|Mux_data_1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N31
dffeas \inst5|Registre_t7|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N29
dffeas \inst5|Registre_t5|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y66_N29
dffeas \inst5|Registre_t4|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N7
dffeas \inst5|Registre_t6|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[2]~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N6
cycloneive_lcell_comb \inst5|Mux_data_1|Mux5~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux5~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit2|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit2|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit2|int_q~q ),
	.datac(\inst5|Registre_t6|bit2|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux5~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N28
cycloneive_lcell_comb \inst5|Mux_data_1|Mux5~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux5~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst5|Mux_data_1|Mux5~0_combout  & (\inst5|Registre_t7|bit2|int_q~q )) # (!\inst5|Mux_data_1|Mux5~0_combout  & ((\inst5|Registre_t5|bit2|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Mux_data_1|Mux5~0_combout ))))

	.dataa(\inst5|Registre_t7|bit2|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datac(\inst5|Registre_t5|bit2|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux5~1 .lut_mask = 16'hBBC0;
defparam \inst5|Mux_data_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N14
cycloneive_lcell_comb \inst5|Mux_data_1|Mux5~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux5~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux5~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux5~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux_data_1|Mux5~3_combout ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux5~4 .lut_mask = 16'hFC0C;
defparam \inst5|Mux_data_1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N8
cycloneive_lcell_comb \inst33|PIPE_read_data_1|bit2|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_1|bit2|int_q~feeder_combout  = \inst5|Mux_data_1|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Mux_data_1|Mux5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_1|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_read_data_1|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N9
dffeas \inst33|PIPE_read_data_1|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_1|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit2|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N18
cycloneive_lcell_comb \inst22|Mux5~0 (
// Equation(s):
// \inst22|Mux5~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & ((\inst35|PIPE_ALU_RESULT|bit2|int_q~q ))) # (!\inst21|FORWARD_A[1]~1_combout  & (\inst33|PIPE_read_data_1|bit2|int_q~q ))))

	.dataa(\inst33|PIPE_read_data_1|bit2|int_q~q ),
	.datab(\inst35|PIPE_ALU_RESULT|bit2|int_q~q ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux5~0 .lut_mask = 16'h0C0A;
defparam \inst22|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N16
cycloneive_lcell_comb \inst22|Mux5~1 (
// Equation(s):
// \inst22|Mux5~1_combout  = (\inst22|Mux5~0_combout ) # ((\inst31|b[2]~4_combout  & \inst21|FORWARD_A~3_combout ))

	.dataa(gnd),
	.datab(\inst31|b[2]~4_combout ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst22|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux5~1 .lut_mask = 16'hFFC0;
defparam \inst22|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N5
dffeas \inst5|Registre_t4|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t4|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t4|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t4|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N23
dffeas \inst5|Registre_t6|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t6|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t6|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t6|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N22
cycloneive_lcell_comb \inst5|Mux_data_1|Mux6~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux6~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit1|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit1|int_q~q ),
	.datac(\inst5|Registre_t6|bit1|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux6~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y66_N11
dffeas \inst5|Registre_t7|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t7|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t7|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t7|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y66_N9
dffeas \inst5|Registre_t5|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N8
cycloneive_lcell_comb \inst5|Mux_data_1|Mux6~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux6~1_combout  = (\inst5|Mux_data_1|Mux6~0_combout  & ((\inst5|Registre_t7|bit1|int_q~q ) # ((!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst5|Mux_data_1|Mux6~0_combout  & (((\inst5|Registre_t5|bit1|int_q~q  & 
// \inst2|IF_ID_Instruction_31_16|bit5|int_q~q ))))

	.dataa(\inst5|Mux_data_1|Mux6~0_combout ),
	.datab(\inst5|Registre_t7|bit1|int_q~q ),
	.datac(\inst5|Registre_t5|bit1|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux6~1 .lut_mask = 16'hD8AA;
defparam \inst5|Mux_data_1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N21
dffeas \inst5|Registre_t3|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t3|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t3|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t3|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N7
dffeas \inst5|Registre_t0|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t0|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y64_N17
dffeas \inst5|Registre_t1|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t1|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t1|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t1|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N16
cycloneive_lcell_comb \inst5|Mux_data_1|Mux6~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux6~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// ((\inst5|Registre_t1|bit1|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (\inst5|Registre_t0|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datab(\inst5|Registre_t0|bit1|int_q~q ),
	.datac(\inst5|Registre_t1|bit1|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux6~2 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N18
cycloneive_lcell_comb \inst5|Mux_data_1|Mux6~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux6~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux6~2_combout  & ((\inst5|Registre_t3|bit1|int_q~q ))) # (!\inst5|Mux_data_1|Mux6~2_combout  & (\inst5|Registre_t2|bit1|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux6~2_combout ))))

	.dataa(\inst5|Registre_t2|bit1|int_q~q ),
	.datab(\inst5|Registre_t3|bit1|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux6~3 .lut_mask = 16'hCFA0;
defparam \inst5|Mux_data_1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N28
cycloneive_lcell_comb \inst5|Mux_data_1|Mux6~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux6~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux6~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datac(\inst5|Mux_data_1|Mux6~1_combout ),
	.datad(\inst5|Mux_data_1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux6~4 .lut_mask = 16'hF3C0;
defparam \inst5|Mux_data_1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y64_N21
dffeas \inst33|PIPE_read_data_1|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Mux_data_1|Mux6~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit1|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N20
cycloneive_lcell_comb \inst22|Mux6~0 (
// Equation(s):
// \inst22|Mux6~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & (\inst35|PIPE_ALU_RESULT|bit1|int_q~q )) # (!\inst21|FORWARD_A[1]~1_combout  & ((\inst33|PIPE_read_data_1|bit1|int_q~q )))))

	.dataa(\inst35|PIPE_ALU_RESULT|bit1|int_q~q ),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(\inst33|PIPE_read_data_1|bit1|int_q~q ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux6~0 .lut_mask = 16'h2230;
defparam \inst22|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N8
cycloneive_lcell_comb \inst22|Mux6~1 (
// Equation(s):
// \inst22|Mux6~1_combout  = (\inst22|Mux6~0_combout ) # ((\inst31|b[1]~2_combout  & \inst21|FORWARD_A~3_combout ))

	.dataa(\inst31|b[1]~2_combout ),
	.datab(\inst21|FORWARD_A~3_combout ),
	.datac(gnd),
	.datad(\inst22|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux6~1 .lut_mask = 16'hFF88;
defparam \inst22|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N28
cycloneive_lcell_comb \inst15|ALU_addition|bit1|o_CarryOut~0 (
// Equation(s):
// \inst15|ALU_addition|bit1|o_CarryOut~0_combout  = (\inst23|Mux6~2_combout  & ((\inst22|Mux6~1_combout ) # ((\inst22|Mux7~1_combout  & \inst23|Mux7~combout )))) # (!\inst23|Mux6~2_combout  & (\inst22|Mux7~1_combout  & (\inst23|Mux7~combout  & 
// \inst22|Mux6~1_combout )))

	.dataa(\inst23|Mux6~2_combout ),
	.datab(\inst22|Mux7~1_combout ),
	.datac(\inst23|Mux7~combout ),
	.datad(\inst22|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit1|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit1|o_CarryOut~0 .lut_mask = 16'hEA80;
defparam \inst15|ALU_addition|bit1|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N10
cycloneive_lcell_comb \inst15|ALU_addition|bit2|o_CarryOut~0 (
// Equation(s):
// \inst15|ALU_addition|bit2|o_CarryOut~0_combout  = (\inst23|Mux5~combout  & ((\inst22|Mux5~1_combout ) # (\inst15|ALU_addition|bit1|o_CarryOut~0_combout ))) # (!\inst23|Mux5~combout  & (\inst22|Mux5~1_combout  & 
// \inst15|ALU_addition|bit1|o_CarryOut~0_combout ))

	.dataa(\inst23|Mux5~combout ),
	.datab(gnd),
	.datac(\inst22|Mux5~1_combout ),
	.datad(\inst15|ALU_addition|bit1|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit2|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit2|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst15|ALU_addition|bit2|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N0
cycloneive_lcell_comb \inst15|ALU_addition|bit3|o_CarryOut~0 (
// Equation(s):
// \inst15|ALU_addition|bit3|o_CarryOut~0_combout  = (\inst23|Mux4~combout  & ((\inst22|Mux4~1_combout ) # (\inst15|ALU_addition|bit2|o_CarryOut~0_combout ))) # (!\inst23|Mux4~combout  & (\inst22|Mux4~1_combout  & 
// \inst15|ALU_addition|bit2|o_CarryOut~0_combout ))

	.dataa(\inst23|Mux4~combout ),
	.datab(gnd),
	.datac(\inst22|Mux4~1_combout ),
	.datad(\inst15|ALU_addition|bit2|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit3|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit3|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst15|ALU_addition|bit3|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N30
cycloneive_lcell_comb \inst15|ALU_addition|bit4|o_CarryOut~0 (
// Equation(s):
// \inst15|ALU_addition|bit4|o_CarryOut~0_combout  = (\inst22|Mux3~1_combout  & ((\inst23|Mux3~combout ) # (\inst15|ALU_addition|bit3|o_CarryOut~0_combout ))) # (!\inst22|Mux3~1_combout  & (\inst23|Mux3~combout  & 
// \inst15|ALU_addition|bit3|o_CarryOut~0_combout ))

	.dataa(\inst22|Mux3~1_combout ),
	.datab(gnd),
	.datac(\inst23|Mux3~combout ),
	.datad(\inst15|ALU_addition|bit3|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit4|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit4|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst15|ALU_addition|bit4|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N20
cycloneive_lcell_comb \inst15|ALU_addition|bit5|o_CarryOut~0 (
// Equation(s):
// \inst15|ALU_addition|bit5|o_CarryOut~0_combout  = (\inst22|Mux2~1_combout  & ((\inst15|ALU_addition|bit4|o_CarryOut~0_combout ) # (\inst23|Mux2~combout ))) # (!\inst22|Mux2~1_combout  & (\inst15|ALU_addition|bit4|o_CarryOut~0_combout  & 
// \inst23|Mux2~combout ))

	.dataa(gnd),
	.datab(\inst22|Mux2~1_combout ),
	.datac(\inst15|ALU_addition|bit4|o_CarryOut~0_combout ),
	.datad(\inst23|Mux2~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit5|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit5|o_CarryOut~0 .lut_mask = 16'hFCC0;
defparam \inst15|ALU_addition|bit5|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N26
cycloneive_lcell_comb \inst15|ALU_addition|bit7|o_Sum (
// Equation(s):
// \inst15|ALU_addition|bit7|o_Sum~combout  = \inst15|ALU_soustraction|bit7|o_Sum~0_combout  $ (((\inst22|Mux1~1_combout  & ((\inst23|Mux1~combout ) # (\inst15|ALU_addition|bit5|o_CarryOut~0_combout ))) # (!\inst22|Mux1~1_combout  & (\inst23|Mux1~combout  & 
// \inst15|ALU_addition|bit5|o_CarryOut~0_combout ))))

	.dataa(\inst15|ALU_soustraction|bit7|o_Sum~0_combout ),
	.datab(\inst22|Mux1~1_combout ),
	.datac(\inst23|Mux1~combout ),
	.datad(\inst15|ALU_addition|bit5|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit7|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit7|o_Sum .lut_mask = 16'h566A;
defparam \inst15|ALU_addition|bit7|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N14
cycloneive_lcell_comb \inst15|Multiplexeur|Mux0~3 (
// Equation(s):
// \inst15|Multiplexeur|Mux0~3_combout  = (\inst15|ALU_addition|bit7|o_Sum~combout  & (((!\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q  & !\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q )) # (!\inst33|PIPE_ALU_OP_1|int_q~q )))

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.datac(\inst15|ALU_addition|bit7|o_Sum~combout ),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux0~3 .lut_mask = 16'h5070;
defparam \inst15|Multiplexeur|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N20
cycloneive_lcell_comb \inst15|ALU_soustraction|bit1|o_CarryOut (
// Equation(s):
// \inst15|ALU_soustraction|bit1|o_CarryOut~combout  = (\inst22|Mux6~1_combout  & ((\inst22|Mux7~1_combout ) # ((!\inst23|Mux6~2_combout ) # (!\inst23|Mux7~combout )))) # (!\inst22|Mux6~1_combout  & (!\inst23|Mux6~2_combout  & ((\inst22|Mux7~1_combout ) # 
// (!\inst23|Mux7~combout ))))

	.dataa(\inst22|Mux7~1_combout ),
	.datab(\inst23|Mux7~combout ),
	.datac(\inst22|Mux6~1_combout ),
	.datad(\inst23|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit1|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit1|o_CarryOut .lut_mask = 16'hB0FB;
defparam \inst15|ALU_soustraction|bit1|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N2
cycloneive_lcell_comb \inst15|ALU_soustraction|bit2|o_CarryOut (
// Equation(s):
// \inst15|ALU_soustraction|bit2|o_CarryOut~combout  = (\inst23|Mux5~combout  & (\inst22|Mux5~1_combout  & \inst15|ALU_soustraction|bit1|o_CarryOut~combout )) # (!\inst23|Mux5~combout  & ((\inst22|Mux5~1_combout ) # 
// (\inst15|ALU_soustraction|bit1|o_CarryOut~combout )))

	.dataa(gnd),
	.datab(\inst23|Mux5~combout ),
	.datac(\inst22|Mux5~1_combout ),
	.datad(\inst15|ALU_soustraction|bit1|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit2|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit2|o_CarryOut .lut_mask = 16'hF330;
defparam \inst15|ALU_soustraction|bit2|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N24
cycloneive_lcell_comb \inst15|ALU_soustraction|bit3|o_CarryOut (
// Equation(s):
// \inst15|ALU_soustraction|bit3|o_CarryOut~combout  = (\inst23|Mux4~combout  & (\inst22|Mux4~1_combout  & \inst15|ALU_soustraction|bit2|o_CarryOut~combout )) # (!\inst23|Mux4~combout  & ((\inst22|Mux4~1_combout ) # 
// (\inst15|ALU_soustraction|bit2|o_CarryOut~combout )))

	.dataa(gnd),
	.datab(\inst23|Mux4~combout ),
	.datac(\inst22|Mux4~1_combout ),
	.datad(\inst15|ALU_soustraction|bit2|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit3|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit3|o_CarryOut .lut_mask = 16'hF330;
defparam \inst15|ALU_soustraction|bit3|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N4
cycloneive_lcell_comb \inst15|ALU_soustraction|bit4|o_CarryOut (
// Equation(s):
// \inst15|ALU_soustraction|bit4|o_CarryOut~combout  = (\inst22|Mux3~1_combout  & ((\inst15|ALU_soustraction|bit3|o_CarryOut~combout ) # (!\inst23|Mux3~combout ))) # (!\inst22|Mux3~1_combout  & (!\inst23|Mux3~combout  & 
// \inst15|ALU_soustraction|bit3|o_CarryOut~combout ))

	.dataa(\inst22|Mux3~1_combout ),
	.datab(\inst23|Mux3~combout ),
	.datac(gnd),
	.datad(\inst15|ALU_soustraction|bit3|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit4|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit4|o_CarryOut .lut_mask = 16'hBB22;
defparam \inst15|ALU_soustraction|bit4|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N22
cycloneive_lcell_comb \inst15|ALU_soustraction|bit5|o_CarryOut (
// Equation(s):
// \inst15|ALU_soustraction|bit5|o_CarryOut~combout  = (\inst23|Mux2~combout  & (\inst15|ALU_soustraction|bit4|o_CarryOut~combout  & \inst22|Mux2~1_combout )) # (!\inst23|Mux2~combout  & ((\inst15|ALU_soustraction|bit4|o_CarryOut~combout ) # 
// (\inst22|Mux2~1_combout )))

	.dataa(gnd),
	.datab(\inst23|Mux2~combout ),
	.datac(\inst15|ALU_soustraction|bit4|o_CarryOut~combout ),
	.datad(\inst22|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit5|o_CarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit5|o_CarryOut .lut_mask = 16'hF330;
defparam \inst15|ALU_soustraction|bit5|o_CarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N8
cycloneive_lcell_comb \inst15|ALU_soustraction|bit7|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit7|o_Sum~combout  = \inst15|ALU_soustraction|bit7|o_Sum~0_combout  $ (((\inst23|Mux1~combout  & (\inst22|Mux1~1_combout  & \inst15|ALU_soustraction|bit5|o_CarryOut~combout )) # (!\inst23|Mux1~combout  & ((\inst22|Mux1~1_combout 
// ) # (\inst15|ALU_soustraction|bit5|o_CarryOut~combout )))))

	.dataa(\inst23|Mux1~combout ),
	.datab(\inst22|Mux1~1_combout ),
	.datac(\inst15|ALU_soustraction|bit5|o_CarryOut~combout ),
	.datad(\inst15|ALU_soustraction|bit7|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit7|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit7|o_Sum .lut_mask = 16'h2BD4;
defparam \inst15|ALU_soustraction|bit7|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N16
cycloneive_lcell_comb \inst15|Multiplexeur|Mux0~2 (
// Equation(s):
// \inst15|Multiplexeur|Mux0~2_combout  = (\inst15|Multiplexeur|Mux4~1_combout  & ((\inst15|Multiplexeur|Mux4~2_combout  & ((!\inst15|ALU_soustraction|bit7|o_Sum~combout ))) # (!\inst15|Multiplexeur|Mux4~2_combout  & (\inst15|Multiplexeur|Mux0~3_combout )))) 
// # (!\inst15|Multiplexeur|Mux4~1_combout  & (!\inst15|Multiplexeur|Mux4~2_combout ))

	.dataa(\inst15|Multiplexeur|Mux4~1_combout ),
	.datab(\inst15|Multiplexeur|Mux4~2_combout ),
	.datac(\inst15|Multiplexeur|Mux0~3_combout ),
	.datad(\inst15|ALU_soustraction|bit7|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux0~2 .lut_mask = 16'h31B9;
defparam \inst15|Multiplexeur|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N4
cycloneive_lcell_comb \inst15|Multiplexeur|Mux0 (
// Equation(s):
// \inst15|Multiplexeur|Mux0~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst22|Mux0~1_combout  & ((\inst23|Mux0~combout ) # (!\inst15|Multiplexeur|Mux0~2_combout ))) # (!\inst22|Mux0~1_combout  & (\inst23|Mux0~combout  & 
// !\inst15|Multiplexeur|Mux0~2_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux0~2_combout ))))

	.dataa(\inst22|Mux0~1_combout ),
	.datab(\inst23|Mux0~combout ),
	.datac(\inst15|Multiplexeur|Mux7~0_combout ),
	.datad(\inst15|Multiplexeur|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux0 .lut_mask = 16'h8FE0;
defparam \inst15|Multiplexeur|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y65_N5
dffeas \inst35|PIPE_ALU_RESULT|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst15|Multiplexeur|Mux0~combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit7|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N12
cycloneive_lcell_comb \inst35|PIPE_read_data_2|bit1|int_q~feeder (
// Equation(s):
// \inst35|PIPE_read_data_2|bit1|int_q~feeder_combout  = \inst33|PIPE_read_data_2|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_read_data_2|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_read_data_2|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_read_data_2|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N13
dffeas \inst35|PIPE_read_data_2|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_read_data_2|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit1|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N26
cycloneive_lcell_comb \inst35|PIPE_read_data_2|bit2|int_q~feeder (
// Equation(s):
// \inst35|PIPE_read_data_2|bit2|int_q~feeder_combout  = \inst33|PIPE_read_data_2|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_read_data_2|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_read_data_2|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_read_data_2|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N27
dffeas \inst35|PIPE_read_data_2|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_read_data_2|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit2|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y63_N25
dffeas \inst35|PIPE_read_data_2|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_read_data_2|bit3|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit3|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N24
cycloneive_lcell_comb \inst35|PIPE_read_data_2|bit4|int_q~feeder (
// Equation(s):
// \inst35|PIPE_read_data_2|bit4|int_q~feeder_combout  = \inst33|PIPE_read_data_2|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_read_data_2|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_read_data_2|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_read_data_2|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y62_N25
dffeas \inst35|PIPE_read_data_2|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_read_data_2|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit4|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y62_N1
dffeas \inst35|PIPE_read_data_2|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_read_data_2|bit5|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit5|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y62_N13
dffeas \inst35|PIPE_read_data_2|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_read_data_2|bit6|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit6|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y63_N23
dffeas \inst35|PIPE_read_data_2|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_read_data_2|bit7|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_read_data_2|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_read_data_2|bit7|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_read_data_2|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y63_N0
cycloneive_ram_block \inst29|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst33|PIPE_MEM_WRITE|int_q~q ),
	.portare(\inst33|PIPE_MEM_READ|int_q~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst35|PIPE_read_data_2|bit7|int_q~q ,\inst35|PIPE_read_data_2|bit6|int_q~q ,\inst35|PIPE_read_data_2|bit5|int_q~q ,\inst35|PIPE_read_data_2|bit4|int_q~q ,\inst35|PIPE_read_data_2|bit3|int_q~q ,
\inst35|PIPE_read_data_2|bit2|int_q~q ,\inst35|PIPE_read_data_2|bit1|int_q~q ,\inst35|PIPE_read_data_2|bit0|int_q~q }),
	.portaaddr({\inst35|PIPE_ALU_RESULT|bit7|int_q~q ,\inst35|PIPE_ALU_RESULT|bit6|int_q~q ,\inst35|PIPE_ALU_RESULT|bit5|int_q~q ,\inst35|PIPE_ALU_RESULT|bit4|int_q~q ,\inst35|PIPE_ALU_RESULT|bit3|int_q~q ,\inst35|PIPE_ALU_RESULT|bit2|int_q~q ,
\inst35|PIPE_ALU_RESULT|bit1|int_q~q ,\inst35|PIPE_ALU_RESULT|bit0|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst29|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Fichier_pour_la_memoire_donees.txt";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated|ALTSYNCRAM";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst29|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: FF_X100_Y63_N9
dffeas \inst36|PIPE_read_data_from_memory|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst29|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit6|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y63_N2
cycloneive_lcell_comb \inst36|PIPE_ALU_RESULT|bit6|int_q~feeder (
// Equation(s):
// \inst36|PIPE_ALU_RESULT|bit6|int_q~feeder_combout  = \inst35|PIPE_ALU_RESULT|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst35|PIPE_ALU_RESULT|bit6|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst36|PIPE_ALU_RESULT|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst36|PIPE_ALU_RESULT|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y63_N3
dffeas \inst36|PIPE_ALU_RESULT|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_ALU_RESULT|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit6|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y63_N8
cycloneive_lcell_comb \inst31|b[6]~1 (
// Equation(s):
// \inst31|b[6]~1_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit6|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit6|int_q~q )))

	.dataa(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.datab(gnd),
	.datac(\inst36|PIPE_read_data_from_memory|bit6|int_q~q ),
	.datad(\inst36|PIPE_ALU_RESULT|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[6]~1 .lut_mask = 16'hF5A0;
defparam \inst31|b[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N14
cycloneive_lcell_comb \inst5|Mux_data_1|Mux1~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux1~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit6|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit6|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit6|int_q~q ),
	.datac(\inst5|Registre_t6|bit6|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux1~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N12
cycloneive_lcell_comb \inst5|Mux_data_1|Mux1~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux1~1_combout  = (\inst5|Mux_data_1|Mux1~0_combout  & ((\inst5|Registre_t7|bit6|int_q~q ) # ((!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst5|Mux_data_1|Mux1~0_combout  & (((\inst5|Registre_t5|bit6|int_q~q  & 
// \inst2|IF_ID_Instruction_31_16|bit5|int_q~q ))))

	.dataa(\inst5|Registre_t7|bit6|int_q~q ),
	.datab(\inst5|Mux_data_1|Mux1~0_combout ),
	.datac(\inst5|Registre_t5|bit6|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux1~1 .lut_mask = 16'hB8CC;
defparam \inst5|Mux_data_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N28
cycloneive_lcell_comb \inst5|Mux_data_1|Mux1~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux1~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Registre_t1|bit6|int_q~q ) # (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// (\inst5|Registre_t0|bit6|int_q~q  & ((!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t0|bit6|int_q~q ),
	.datac(\inst5|Registre_t1|bit6|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux1~2 .lut_mask = 16'hAAE4;
defparam \inst5|Mux_data_1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N12
cycloneive_lcell_comb \inst5|Mux_data_1|Mux1~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux1~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux1~2_combout  & (\inst5|Registre_t3|bit6|int_q~q )) # (!\inst5|Mux_data_1|Mux1~2_combout  & ((\inst5|Registre_t2|bit6|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux1~2_combout ))))

	.dataa(\inst5|Registre_t3|bit6|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datac(\inst5|Registre_t2|bit6|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux1~3 .lut_mask = 16'hBBC0;
defparam \inst5|Mux_data_1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N14
cycloneive_lcell_comb \inst5|Mux_data_1|Mux1~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux1~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux1~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datac(\inst5|Mux_data_1|Mux1~1_combout ),
	.datad(\inst5|Mux_data_1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux1~4 .lut_mask = 16'hF3C0;
defparam \inst5|Mux_data_1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N8
cycloneive_lcell_comb \inst33|PIPE_read_data_1|bit6|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_1|bit6|int_q~feeder_combout  = \inst5|Mux_data_1|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Mux_data_1|Mux1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_1|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_read_data_1|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y62_N9
dffeas \inst33|PIPE_read_data_1|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_1|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit6|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N24
cycloneive_lcell_comb \inst22|Mux1~0 (
// Equation(s):
// \inst22|Mux1~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & (\inst35|PIPE_ALU_RESULT|bit6|int_q~q )) # (!\inst21|FORWARD_A[1]~1_combout  & ((\inst33|PIPE_read_data_1|bit6|int_q~q )))))

	.dataa(\inst35|PIPE_ALU_RESULT|bit6|int_q~q ),
	.datab(\inst33|PIPE_read_data_1|bit6|int_q~q ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux1~0 .lut_mask = 16'h0A0C;
defparam \inst22|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y65_N22
cycloneive_lcell_comb \inst22|Mux1~1 (
// Equation(s):
// \inst22|Mux1~1_combout  = (\inst22|Mux1~0_combout ) # ((\inst21|FORWARD_A~3_combout  & \inst31|b[6]~1_combout ))

	.dataa(\inst21|FORWARD_A~3_combout ),
	.datab(\inst31|b[6]~1_combout ),
	.datac(gnd),
	.datad(\inst22|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux1~1 .lut_mask = 16'hFF88;
defparam \inst22|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N22
cycloneive_lcell_comb \inst15|ALU_soustraction|bit6|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit6|o_Sum~combout  = \inst23|Mux1~combout  $ (\inst22|Mux1~1_combout  $ (\inst15|ALU_soustraction|bit5|o_CarryOut~combout ))

	.dataa(gnd),
	.datab(\inst23|Mux1~combout ),
	.datac(\inst22|Mux1~1_combout ),
	.datad(\inst15|ALU_soustraction|bit5|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit6|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit6|o_Sum .lut_mask = 16'hC33C;
defparam \inst15|ALU_soustraction|bit6|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N12
cycloneive_lcell_comb \inst15|Multiplexeur|Mux1~0 (
// Equation(s):
// \inst15|Multiplexeur|Mux1~0_combout  = (!\inst16|SEL_ALU[0]~0_combout  & (\inst23|Mux1~combout  $ (\inst22|Mux1~1_combout  $ (\inst15|ALU_addition|bit5|o_CarryOut~0_combout ))))

	.dataa(\inst16|SEL_ALU[0]~0_combout ),
	.datab(\inst23|Mux1~combout ),
	.datac(\inst22|Mux1~1_combout ),
	.datad(\inst15|ALU_addition|bit5|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux1~0 .lut_mask = 16'h4114;
defparam \inst15|Multiplexeur|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N2
cycloneive_lcell_comb \inst15|Multiplexeur|Mux1~1 (
// Equation(s):
// \inst15|Multiplexeur|Mux1~1_combout  = (\inst15|Multiplexeur|Mux4~1_combout  & ((\inst15|Multiplexeur|Mux4~2_combout  & (!\inst15|ALU_soustraction|bit6|o_Sum~combout )) # (!\inst15|Multiplexeur|Mux4~2_combout  & ((\inst15|Multiplexeur|Mux1~0_combout ))))) 
// # (!\inst15|Multiplexeur|Mux4~1_combout  & (!\inst15|Multiplexeur|Mux4~2_combout ))

	.dataa(\inst15|Multiplexeur|Mux4~1_combout ),
	.datab(\inst15|Multiplexeur|Mux4~2_combout ),
	.datac(\inst15|ALU_soustraction|bit6|o_Sum~combout ),
	.datad(\inst15|Multiplexeur|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux1~1 .lut_mask = 16'h3B19;
defparam \inst15|Multiplexeur|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N28
cycloneive_lcell_comb \inst15|Multiplexeur|Mux1 (
// Equation(s):
// \inst15|Multiplexeur|Mux1~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst22|Mux1~1_combout  & ((\inst23|Mux1~combout ) # (!\inst15|Multiplexeur|Mux1~1_combout ))) # (!\inst22|Mux1~1_combout  & (\inst23|Mux1~combout  & 
// !\inst15|Multiplexeur|Mux1~1_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux1~1_combout ))))

	.dataa(\inst22|Mux1~1_combout ),
	.datab(\inst23|Mux1~combout ),
	.datac(\inst15|Multiplexeur|Mux7~0_combout ),
	.datad(\inst15|Multiplexeur|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux1 .lut_mask = 16'h8FE0;
defparam \inst15|Multiplexeur|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y65_N29
dffeas \inst35|PIPE_ALU_RESULT|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst15|Multiplexeur|Mux1~combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit6|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N22
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit5|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit5|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst29|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst36|PIPE_read_data_from_memory|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N23
dffeas \inst36|PIPE_read_data_from_memory|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit5|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N8
cycloneive_lcell_comb \inst36|PIPE_ALU_RESULT|bit5|int_q~feeder (
// Equation(s):
// \inst36|PIPE_ALU_RESULT|bit5|int_q~feeder_combout  = \inst35|PIPE_ALU_RESULT|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_ALU_RESULT|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_ALU_RESULT|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_ALU_RESULT|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N9
dffeas \inst36|PIPE_ALU_RESULT|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_ALU_RESULT|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit5|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N30
cycloneive_lcell_comb \inst31|b[5]~7 (
// Equation(s):
// \inst31|b[5]~7_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit5|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit5|int_q~q )))

	.dataa(\inst36|PIPE_read_data_from_memory|bit5|int_q~q ),
	.datab(\inst36|PIPE_ALU_RESULT|bit5|int_q~q ),
	.datac(gnd),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[5]~7 .lut_mask = 16'hAACC;
defparam \inst31|b[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N22
cycloneive_lcell_comb \inst5|Registre_t2|bit5|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit5|int_q~feeder_combout  = \inst31|b[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst31|b[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst5|Registre_t2|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y62_N23
dffeas \inst5|Registre_t2|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit5|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N26
cycloneive_lcell_comb \inst5|Mux_data_2|Mux2~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux2~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit5|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit5|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit5|int_q~q ),
	.datac(\inst5|Registre_t0|bit5|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux2~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N20
cycloneive_lcell_comb \inst5|Mux_data_2|Mux2~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux2~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Mux_data_2|Mux2~2_combout  & ((\inst5|Registre_t3|bit5|int_q~q ))) # (!\inst5|Mux_data_2|Mux2~2_combout  & (\inst5|Registre_t2|bit5|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst5|Mux_data_2|Mux2~2_combout ))))

	.dataa(\inst5|Registre_t2|bit5|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Registre_t3|bit5|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux2~3 .lut_mask = 16'hF388;
defparam \inst5|Mux_data_2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N8
cycloneive_lcell_comb \inst5|Mux_data_2|Mux2~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux2~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit5|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit5|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit5|int_q~q ),
	.datac(\inst5|Registre_t4|bit5|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux2~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N2
cycloneive_lcell_comb \inst5|Mux_data_2|Mux2~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux2~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux2~0_combout  & (\inst5|Registre_t7|bit5|int_q~q )) # (!\inst5|Mux_data_2|Mux2~0_combout  & ((\inst5|Registre_t5|bit5|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (\inst5|Mux_data_2|Mux2~0_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Mux_data_2|Mux2~0_combout ),
	.datac(\inst5|Registre_t7|bit5|int_q~q ),
	.datad(\inst5|Registre_t5|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux2~1 .lut_mask = 16'hE6C4;
defparam \inst5|Mux_data_2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N12
cycloneive_lcell_comb \inst5|Mux_data_2|Mux2~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux2~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux2~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux2~3_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datab(\inst5|Mux_data_2|Mux2~3_combout ),
	.datac(gnd),
	.datad(\inst5|Mux_data_2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux2~4 .lut_mask = 16'hEE44;
defparam \inst5|Mux_data_2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y62_N9
dffeas \inst33|PIPE_read_data_2|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Mux_data_2|Mux2~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit5|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y62_N23
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit5|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N20
cycloneive_lcell_comb \inst23|Mux2~0 (
// Equation(s):
// \inst23|Mux2~0_combout  = (\inst23|Mux0~1_combout  & (((!\inst23|Mux0~2_combout )))) # (!\inst23|Mux0~1_combout  & ((\inst23|Mux0~2_combout  & (\inst35|PIPE_ALU_RESULT|bit5|int_q~q )) # (!\inst23|Mux0~2_combout  & ((\inst31|b[5]~7_combout )))))

	.dataa(\inst35|PIPE_ALU_RESULT|bit5|int_q~q ),
	.datab(\inst31|b[5]~7_combout ),
	.datac(\inst23|Mux0~1_combout ),
	.datad(\inst23|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux2~0 .lut_mask = 16'h0AFC;
defparam \inst23|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N22
cycloneive_lcell_comb \inst23|Mux2 (
// Equation(s):
// \inst23|Mux2~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux2~0_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q ))) # (!\inst23|Mux2~0_combout  & (\inst33|PIPE_read_data_2|bit5|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux2~0_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit5|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.datad(\inst23|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux2 .lut_mask = 16'hF388;
defparam \inst23|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N14
cycloneive_lcell_comb \inst15|Multiplexeur|Mux2~0 (
// Equation(s):
// \inst15|Multiplexeur|Mux2~0_combout  = (!\inst16|SEL_ALU[0]~0_combout  & (\inst22|Mux2~1_combout  $ (\inst23|Mux2~combout  $ (\inst15|ALU_addition|bit4|o_CarryOut~0_combout ))))

	.dataa(\inst16|SEL_ALU[0]~0_combout ),
	.datab(\inst22|Mux2~1_combout ),
	.datac(\inst23|Mux2~combout ),
	.datad(\inst15|ALU_addition|bit4|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux2~0 .lut_mask = 16'h4114;
defparam \inst15|Multiplexeur|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N28
cycloneive_lcell_comb \inst15|ALU_soustraction|bit5|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit5|o_Sum~combout  = \inst22|Mux2~1_combout  $ (\inst23|Mux2~combout  $ (\inst15|ALU_soustraction|bit4|o_CarryOut~combout ))

	.dataa(\inst22|Mux2~1_combout ),
	.datab(gnd),
	.datac(\inst23|Mux2~combout ),
	.datad(\inst15|ALU_soustraction|bit4|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit5|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit5|o_Sum .lut_mask = 16'hA55A;
defparam \inst15|ALU_soustraction|bit5|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N16
cycloneive_lcell_comb \inst15|Multiplexeur|Mux2~1 (
// Equation(s):
// \inst15|Multiplexeur|Mux2~1_combout  = (\inst15|Multiplexeur|Mux4~2_combout  & (\inst15|Multiplexeur|Mux4~1_combout  & ((!\inst15|ALU_soustraction|bit5|o_Sum~combout )))) # (!\inst15|Multiplexeur|Mux4~2_combout  & (((\inst15|Multiplexeur|Mux2~0_combout )) 
// # (!\inst15|Multiplexeur|Mux4~1_combout )))

	.dataa(\inst15|Multiplexeur|Mux4~2_combout ),
	.datab(\inst15|Multiplexeur|Mux4~1_combout ),
	.datac(\inst15|Multiplexeur|Mux2~0_combout ),
	.datad(\inst15|ALU_soustraction|bit5|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux2~1 .lut_mask = 16'h51D9;
defparam \inst15|Multiplexeur|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N8
cycloneive_lcell_comb \inst15|Multiplexeur|Mux2 (
// Equation(s):
// \inst15|Multiplexeur|Mux2~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst23|Mux2~combout  & ((\inst22|Mux2~1_combout ) # (!\inst15|Multiplexeur|Mux2~1_combout ))) # (!\inst23|Mux2~combout  & (\inst22|Mux2~1_combout  & 
// !\inst15|Multiplexeur|Mux2~1_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux2~1_combout ))))

	.dataa(\inst15|Multiplexeur|Mux7~0_combout ),
	.datab(\inst23|Mux2~combout ),
	.datac(\inst22|Mux2~1_combout ),
	.datad(\inst15|Multiplexeur|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux2 .lut_mask = 16'hD5A8;
defparam \inst15|Multiplexeur|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y65_N9
dffeas \inst35|PIPE_ALU_RESULT|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst15|Multiplexeur|Mux2~combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit5|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N2
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit4|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit4|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst29|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_read_data_from_memory|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N3
dffeas \inst36|PIPE_read_data_from_memory|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit4|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N5
dffeas \inst36|PIPE_ALU_RESULT|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_ALU_RESULT|bit4|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit4|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N4
cycloneive_lcell_comb \inst31|b[4]~6 (
// Equation(s):
// \inst31|b[4]~6_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit4|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit4|int_q~q )))

	.dataa(gnd),
	.datab(\inst36|PIPE_read_data_from_memory|bit4|int_q~q ),
	.datac(\inst36|PIPE_ALU_RESULT|bit4|int_q~q ),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[4]~6 .lut_mask = 16'hCCF0;
defparam \inst31|b[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N10
cycloneive_lcell_comb \inst5|Mux_data_1|Mux3~0 (
// Equation(s):
// \inst5|Mux_data_1|Mux3~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & 
// ((\inst5|Registre_t6|bit4|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (\inst5|Registre_t4|bit4|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t4|bit4|int_q~q ),
	.datac(\inst5|Registre_t6|bit4|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux3~0 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y66_N4
cycloneive_lcell_comb \inst5|Mux_data_1|Mux3~1 (
// Equation(s):
// \inst5|Mux_data_1|Mux3~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & ((\inst5|Mux_data_1|Mux3~0_combout  & (\inst5|Registre_t7|bit4|int_q~q )) # (!\inst5|Mux_data_1|Mux3~0_combout  & ((\inst5|Registre_t5|bit4|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (((\inst5|Mux_data_1|Mux3~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datab(\inst5|Registre_t7|bit4|int_q~q ),
	.datac(\inst5|Registre_t5|bit4|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux3~1 .lut_mask = 16'hDDA0;
defparam \inst5|Mux_data_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N20
cycloneive_lcell_comb \inst5|Mux_data_1|Mux3~2 (
// Equation(s):
// \inst5|Mux_data_1|Mux3~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & 
// ((\inst5|Registre_t1|bit4|int_q~q ))) # (!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & (\inst5|Registre_t0|bit4|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datab(\inst5|Registre_t0|bit4|int_q~q ),
	.datac(\inst5|Registre_t1|bit4|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux3~2 .lut_mask = 16'hFA44;
defparam \inst5|Mux_data_1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N20
cycloneive_lcell_comb \inst5|Mux_data_1|Mux3~3 (
// Equation(s):
// \inst5|Mux_data_1|Mux3~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & ((\inst5|Mux_data_1|Mux3~2_combout  & (\inst5|Registre_t3|bit4|int_q~q )) # (!\inst5|Mux_data_1|Mux3~2_combout  & ((\inst5|Registre_t2|bit4|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & (((\inst5|Mux_data_1|Mux3~2_combout ))))

	.dataa(\inst5|Registre_t3|bit4|int_q~q ),
	.datab(\inst5|Registre_t2|bit4|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datad(\inst5|Mux_data_1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux3~3 .lut_mask = 16'hAFC0;
defparam \inst5|Mux_data_1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N30
cycloneive_lcell_comb \inst5|Mux_data_1|Mux3~4 (
// Equation(s):
// \inst5|Mux_data_1|Mux3~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (\inst5|Mux_data_1|Mux3~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & ((\inst5|Mux_data_1|Mux3~3_combout )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst5|Mux_data_1|Mux3~1_combout ),
	.datad(\inst5|Mux_data_1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_1|Mux3~4 .lut_mask = 16'hF5A0;
defparam \inst5|Mux_data_1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N16
cycloneive_lcell_comb \inst33|PIPE_read_data_1|bit4|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_1|bit4|int_q~feeder_combout  = \inst5|Mux_data_1|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Mux_data_1|Mux3~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_1|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_read_data_1|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N17
dffeas \inst33|PIPE_read_data_1|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_1|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_1|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_1|bit4|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_1|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N24
cycloneive_lcell_comb \inst22|Mux3~0 (
// Equation(s):
// \inst22|Mux3~0_combout  = (!\inst21|FORWARD_A~3_combout  & ((\inst21|FORWARD_A[1]~1_combout  & ((\inst35|PIPE_ALU_RESULT|bit4|int_q~q ))) # (!\inst21|FORWARD_A[1]~1_combout  & (\inst33|PIPE_read_data_1|bit4|int_q~q ))))

	.dataa(\inst33|PIPE_read_data_1|bit4|int_q~q ),
	.datab(\inst35|PIPE_ALU_RESULT|bit4|int_q~q ),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst21|FORWARD_A[1]~1_combout ),
	.cin(gnd),
	.combout(\inst22|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux3~0 .lut_mask = 16'h0C0A;
defparam \inst22|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N6
cycloneive_lcell_comb \inst22|Mux3~1 (
// Equation(s):
// \inst22|Mux3~1_combout  = (\inst22|Mux3~0_combout ) # ((\inst31|b[4]~6_combout  & \inst21|FORWARD_A~3_combout ))

	.dataa(\inst31|b[4]~6_combout ),
	.datab(gnd),
	.datac(\inst21|FORWARD_A~3_combout ),
	.datad(\inst22|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst22|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Mux3~1 .lut_mask = 16'hFFA0;
defparam \inst22|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N26
cycloneive_lcell_comb \inst15|Multiplexeur|Mux3~0 (
// Equation(s):
// \inst15|Multiplexeur|Mux3~0_combout  = (!\inst16|SEL_ALU[0]~0_combout  & (\inst23|Mux3~combout  $ (\inst15|ALU_addition|bit3|o_CarryOut~0_combout  $ (\inst22|Mux3~1_combout ))))

	.dataa(\inst16|SEL_ALU[0]~0_combout ),
	.datab(\inst23|Mux3~combout ),
	.datac(\inst15|ALU_addition|bit3|o_CarryOut~0_combout ),
	.datad(\inst22|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux3~0 .lut_mask = 16'h4114;
defparam \inst15|Multiplexeur|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N28
cycloneive_lcell_comb \inst15|ALU_soustraction|bit4|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit4|o_Sum~combout  = \inst23|Mux3~combout  $ (\inst15|ALU_soustraction|bit3|o_CarryOut~combout  $ (\inst22|Mux3~1_combout ))

	.dataa(gnd),
	.datab(\inst23|Mux3~combout ),
	.datac(\inst15|ALU_soustraction|bit3|o_CarryOut~combout ),
	.datad(\inst22|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit4|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit4|o_Sum .lut_mask = 16'hC33C;
defparam \inst15|ALU_soustraction|bit4|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N20
cycloneive_lcell_comb \inst15|Multiplexeur|Mux3~1 (
// Equation(s):
// \inst15|Multiplexeur|Mux3~1_combout  = (\inst15|Multiplexeur|Mux4~1_combout  & ((\inst15|Multiplexeur|Mux4~2_combout  & ((!\inst15|ALU_soustraction|bit4|o_Sum~combout ))) # (!\inst15|Multiplexeur|Mux4~2_combout  & (\inst15|Multiplexeur|Mux3~0_combout )))) 
// # (!\inst15|Multiplexeur|Mux4~1_combout  & (!\inst15|Multiplexeur|Mux4~2_combout ))

	.dataa(\inst15|Multiplexeur|Mux4~1_combout ),
	.datab(\inst15|Multiplexeur|Mux4~2_combout ),
	.datac(\inst15|Multiplexeur|Mux3~0_combout ),
	.datad(\inst15|ALU_soustraction|bit4|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux3~1 .lut_mask = 16'h31B9;
defparam \inst15|Multiplexeur|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N2
cycloneive_lcell_comb \inst15|Multiplexeur|Mux3 (
// Equation(s):
// \inst15|Multiplexeur|Mux3~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst22|Mux3~1_combout  & ((\inst23|Mux3~combout ) # (!\inst15|Multiplexeur|Mux3~1_combout ))) # (!\inst22|Mux3~1_combout  & (\inst23|Mux3~combout  & 
// !\inst15|Multiplexeur|Mux3~1_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux3~1_combout ))))

	.dataa(\inst15|Multiplexeur|Mux7~0_combout ),
	.datab(\inst22|Mux3~1_combout ),
	.datac(\inst23|Mux3~combout ),
	.datad(\inst15|Multiplexeur|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux3 .lut_mask = 16'hD5A8;
defparam \inst15|Multiplexeur|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N14
cycloneive_lcell_comb \inst35|PIPE_ALU_RESULT|bit4|int_q~feeder (
// Equation(s):
// \inst35|PIPE_ALU_RESULT|bit4|int_q~feeder_combout  = \inst15|Multiplexeur|Mux3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|Multiplexeur|Mux3~combout ),
	.cin(gnd),
	.combout(\inst35|PIPE_ALU_RESULT|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_ALU_RESULT|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y63_N15
dffeas \inst35|PIPE_ALU_RESULT|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_ALU_RESULT|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit4|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N18
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit3|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit3|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst29|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_read_data_from_memory|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N19
dffeas \inst36|PIPE_read_data_from_memory|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit3|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N25
dffeas \inst36|PIPE_ALU_RESULT|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_ALU_RESULT|bit3|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit3|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N24
cycloneive_lcell_comb \inst31|b[3]~5 (
// Equation(s):
// \inst31|b[3]~5_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit3|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit3|int_q~q )))

	.dataa(gnd),
	.datab(\inst36|PIPE_read_data_from_memory|bit3|int_q~q ),
	.datac(\inst36|PIPE_ALU_RESULT|bit3|int_q~q ),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[3]~5 .lut_mask = 16'hCCF0;
defparam \inst31|b[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y66_N17
dffeas \inst5|Registre_t5|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[3]~5_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit3|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N16
cycloneive_lcell_comb \inst5|Mux_data_2|Mux4~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux4~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit3|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit3|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit3|int_q~q ),
	.datac(\inst5|Registre_t4|bit3|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux4~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N26
cycloneive_lcell_comb \inst5|Mux_data_2|Mux4~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux4~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux4~0_combout  & ((\inst5|Registre_t7|bit3|int_q~q ))) # (!\inst5|Mux_data_2|Mux4~0_combout  & (\inst5|Registre_t5|bit3|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst5|Mux_data_2|Mux4~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t5|bit3|int_q~q ),
	.datac(\inst5|Registre_t7|bit3|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux4~1 .lut_mask = 16'hF588;
defparam \inst5|Mux_data_2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N14
cycloneive_lcell_comb \inst5|Mux_data_2|Mux4~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux4~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit0|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (\inst5|Registre_t1|bit3|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t0|bit3|int_q~q )))))

	.dataa(\inst5|Registre_t1|bit3|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Registre_t0|bit3|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux4~2 .lut_mask = 16'hEE30;
defparam \inst5|Mux_data_2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N6
cycloneive_lcell_comb \inst5|Mux_data_2|Mux4~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux4~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Mux_data_2|Mux4~2_combout  & (\inst5|Registre_t3|bit3|int_q~q )) # (!\inst5|Mux_data_2|Mux4~2_combout  & ((\inst5|Registre_t2|bit3|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst5|Mux_data_2|Mux4~2_combout ))))

	.dataa(\inst5|Registre_t3|bit3|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Registre_t2|bit3|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux4~3 .lut_mask = 16'hBBC0;
defparam \inst5|Mux_data_2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N24
cycloneive_lcell_comb \inst5|Mux_data_2|Mux4~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux4~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux4~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux4~3_combout )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst5|Mux_data_2|Mux4~1_combout ),
	.datad(\inst5|Mux_data_2|Mux4~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux4~4 .lut_mask = 16'hF5A0;
defparam \inst5|Mux_data_2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N16
cycloneive_lcell_comb \inst33|PIPE_read_data_2|bit3|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_2|bit3|int_q~feeder_combout  = \inst5|Mux_data_2|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Mux_data_2|Mux4~4_combout ),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_2|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_read_data_2|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N17
dffeas \inst33|PIPE_read_data_2|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_2|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit3|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N10
cycloneive_lcell_comb \inst23|Mux4~0 (
// Equation(s):
// \inst23|Mux4~0_combout  = (\inst23|Mux0~1_combout  & (((!\inst23|Mux0~2_combout )))) # (!\inst23|Mux0~1_combout  & ((\inst23|Mux0~2_combout  & ((\inst35|PIPE_ALU_RESULT|bit3|int_q~q ))) # (!\inst23|Mux0~2_combout  & (\inst31|b[3]~5_combout ))))

	.dataa(\inst31|b[3]~5_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit3|int_q~q ),
	.datac(\inst23|Mux0~1_combout ),
	.datad(\inst23|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux4~0 .lut_mask = 16'h0CFA;
defparam \inst23|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N0
cycloneive_lcell_comb \inst23|Mux4 (
// Equation(s):
// \inst23|Mux4~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux4~0_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ))) # (!\inst23|Mux4~0_combout  & (\inst33|PIPE_read_data_2|bit3|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux4~0_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit3|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.datad(\inst23|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux4 .lut_mask = 16'hF388;
defparam \inst23|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N22
cycloneive_lcell_comb \inst15|Multiplexeur|Mux4~3 (
// Equation(s):
// \inst15|Multiplexeur|Mux4~3_combout  = (!\inst16|SEL_ALU[0]~0_combout  & (\inst22|Mux4~1_combout  $ (\inst23|Mux4~combout  $ (\inst15|ALU_addition|bit2|o_CarryOut~0_combout ))))

	.dataa(\inst22|Mux4~1_combout ),
	.datab(\inst23|Mux4~combout ),
	.datac(\inst16|SEL_ALU[0]~0_combout ),
	.datad(\inst15|ALU_addition|bit2|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux4~3 .lut_mask = 16'h0906;
defparam \inst15|Multiplexeur|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N16
cycloneive_lcell_comb \inst15|ALU_soustraction|bit3|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit3|o_Sum~combout  = \inst23|Mux4~combout  $ (\inst22|Mux4~1_combout  $ (\inst15|ALU_soustraction|bit2|o_CarryOut~combout ))

	.dataa(gnd),
	.datab(\inst23|Mux4~combout ),
	.datac(\inst22|Mux4~1_combout ),
	.datad(\inst15|ALU_soustraction|bit2|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit3|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit3|o_Sum .lut_mask = 16'hC33C;
defparam \inst15|ALU_soustraction|bit3|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N12
cycloneive_lcell_comb \inst15|Multiplexeur|Mux4~4 (
// Equation(s):
// \inst15|Multiplexeur|Mux4~4_combout  = (\inst15|Multiplexeur|Mux4~1_combout  & ((\inst15|Multiplexeur|Mux4~2_combout  & ((!\inst15|ALU_soustraction|bit3|o_Sum~combout ))) # (!\inst15|Multiplexeur|Mux4~2_combout  & (\inst15|Multiplexeur|Mux4~3_combout )))) 
// # (!\inst15|Multiplexeur|Mux4~1_combout  & (!\inst15|Multiplexeur|Mux4~2_combout ))

	.dataa(\inst15|Multiplexeur|Mux4~1_combout ),
	.datab(\inst15|Multiplexeur|Mux4~2_combout ),
	.datac(\inst15|Multiplexeur|Mux4~3_combout ),
	.datad(\inst15|ALU_soustraction|bit3|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux4~4 .lut_mask = 16'h31B9;
defparam \inst15|Multiplexeur|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N18
cycloneive_lcell_comb \inst15|Multiplexeur|Mux4 (
// Equation(s):
// \inst15|Multiplexeur|Mux4~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst23|Mux4~combout  & ((\inst22|Mux4~1_combout ) # (!\inst15|Multiplexeur|Mux4~4_combout ))) # (!\inst23|Mux4~combout  & (\inst22|Mux4~1_combout  & 
// !\inst15|Multiplexeur|Mux4~4_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux4~4_combout ))))

	.dataa(\inst15|Multiplexeur|Mux7~0_combout ),
	.datab(\inst23|Mux4~combout ),
	.datac(\inst22|Mux4~1_combout ),
	.datad(\inst15|Multiplexeur|Mux4~4_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux4 .lut_mask = 16'hD5A8;
defparam \inst15|Multiplexeur|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N0
cycloneive_lcell_comb \inst35|PIPE_ALU_RESULT|bit3|int_q~feeder (
// Equation(s):
// \inst35|PIPE_ALU_RESULT|bit3|int_q~feeder_combout  = \inst15|Multiplexeur|Mux4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|Multiplexeur|Mux4~combout ),
	.cin(gnd),
	.combout(\inst35|PIPE_ALU_RESULT|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_ALU_RESULT|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y63_N1
dffeas \inst35|PIPE_ALU_RESULT|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_ALU_RESULT|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit3|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N10
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit2|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit2|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst29|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_read_data_from_memory|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N11
dffeas \inst36|PIPE_read_data_from_memory|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit2|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N13
dffeas \inst36|PIPE_ALU_RESULT|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_ALU_RESULT|bit2|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit2|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N12
cycloneive_lcell_comb \inst31|b[2]~4 (
// Equation(s):
// \inst31|b[2]~4_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit2|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit2|int_q~q )))

	.dataa(\inst36|PIPE_read_data_from_memory|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst36|PIPE_ALU_RESULT|bit2|int_q~q ),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[2]~4 .lut_mask = 16'hAAF0;
defparam \inst31|b[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N6
cycloneive_lcell_comb \inst5|Registre_t2|bit2|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit2|int_q~feeder_combout  = \inst31|b[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[2]~4_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t2|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N7
dffeas \inst5|Registre_t2|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit2|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N30
cycloneive_lcell_comb \inst5|Mux_data_2|Mux5~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux5~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit2|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit2|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit2|int_q~q ),
	.datac(\inst5|Registre_t0|bit2|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux5~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N14
cycloneive_lcell_comb \inst5|Mux_data_2|Mux5~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux5~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Mux_data_2|Mux5~2_combout  & ((\inst5|Registre_t3|bit2|int_q~q ))) # (!\inst5|Mux_data_2|Mux5~2_combout  & (\inst5|Registre_t2|bit2|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst5|Mux_data_2|Mux5~2_combout ))))

	.dataa(\inst5|Registre_t2|bit2|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Registre_t3|bit2|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux5~3 .lut_mask = 16'hF388;
defparam \inst5|Mux_data_2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N28
cycloneive_lcell_comb \inst5|Mux_data_2|Mux5~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux5~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit2|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit2|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit2|int_q~q ),
	.datac(\inst5|Registre_t4|bit2|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux5~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N30
cycloneive_lcell_comb \inst5|Mux_data_2|Mux5~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux5~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux5~0_combout  & ((\inst5|Registre_t7|bit2|int_q~q ))) # (!\inst5|Mux_data_2|Mux5~0_combout  & (\inst5|Registre_t5|bit2|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst5|Mux_data_2|Mux5~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t5|bit2|int_q~q ),
	.datac(\inst5|Registre_t7|bit2|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux5~1 .lut_mask = 16'hF588;
defparam \inst5|Mux_data_2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N22
cycloneive_lcell_comb \inst5|Mux_data_2|Mux5~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux5~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux5~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux5~3_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst5|Mux_data_2|Mux5~3_combout ),
	.datad(\inst5|Mux_data_2|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux5~4 .lut_mask = 16'hFA50;
defparam \inst5|Mux_data_2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N2
cycloneive_lcell_comb \inst33|PIPE_read_data_2|bit2|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_2|bit2|int_q~feeder_combout  = \inst5|Mux_data_2|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Mux_data_2|Mux5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_2|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_read_data_2|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N3
dffeas \inst33|PIPE_read_data_2|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_2|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit2|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N12
cycloneive_lcell_comb \inst23|Mux5~0 (
// Equation(s):
// \inst23|Mux5~0_combout  = (\inst23|Mux0~1_combout  & (((!\inst23|Mux0~2_combout )))) # (!\inst23|Mux0~1_combout  & ((\inst23|Mux0~2_combout  & ((\inst35|PIPE_ALU_RESULT|bit2|int_q~q ))) # (!\inst23|Mux0~2_combout  & (\inst31|b[2]~4_combout ))))

	.dataa(\inst31|b[2]~4_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit2|int_q~q ),
	.datac(\inst23|Mux0~1_combout ),
	.datad(\inst23|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux5~0 .lut_mask = 16'h0CFA;
defparam \inst23|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N14
cycloneive_lcell_comb \inst23|Mux5 (
// Equation(s):
// \inst23|Mux5~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux5~0_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ))) # (!\inst23|Mux5~0_combout  & (\inst33|PIPE_read_data_2|bit2|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux5~0_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit2|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.datad(\inst23|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux5 .lut_mask = 16'hF388;
defparam \inst23|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N8
cycloneive_lcell_comb \inst15|Multiplexeur|Mux5~0 (
// Equation(s):
// \inst15|Multiplexeur|Mux5~0_combout  = (!\inst16|SEL_ALU[0]~0_combout  & (\inst23|Mux5~combout  $ (\inst15|ALU_addition|bit1|o_CarryOut~0_combout  $ (\inst22|Mux5~1_combout ))))

	.dataa(\inst16|SEL_ALU[0]~0_combout ),
	.datab(\inst23|Mux5~combout ),
	.datac(\inst15|ALU_addition|bit1|o_CarryOut~0_combout ),
	.datad(\inst22|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux5~0 .lut_mask = 16'h4114;
defparam \inst15|Multiplexeur|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y65_N26
cycloneive_lcell_comb \inst15|ALU_soustraction|bit2|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit2|o_Sum~combout  = \inst22|Mux5~1_combout  $ (\inst23|Mux5~combout  $ (\inst15|ALU_soustraction|bit1|o_CarryOut~combout ))

	.dataa(gnd),
	.datab(\inst22|Mux5~1_combout ),
	.datac(\inst23|Mux5~combout ),
	.datad(\inst15|ALU_soustraction|bit1|o_CarryOut~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit2|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit2|o_Sum .lut_mask = 16'hC33C;
defparam \inst15|ALU_soustraction|bit2|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N6
cycloneive_lcell_comb \inst15|Multiplexeur|Mux5~1 (
// Equation(s):
// \inst15|Multiplexeur|Mux5~1_combout  = (\inst15|Multiplexeur|Mux4~2_combout  & (\inst15|Multiplexeur|Mux4~1_combout  & ((!\inst15|ALU_soustraction|bit2|o_Sum~combout )))) # (!\inst15|Multiplexeur|Mux4~2_combout  & (((\inst15|Multiplexeur|Mux5~0_combout )) 
// # (!\inst15|Multiplexeur|Mux4~1_combout )))

	.dataa(\inst15|Multiplexeur|Mux4~2_combout ),
	.datab(\inst15|Multiplexeur|Mux4~1_combout ),
	.datac(\inst15|Multiplexeur|Mux5~0_combout ),
	.datad(\inst15|ALU_soustraction|bit2|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux5~1 .lut_mask = 16'h51D9;
defparam \inst15|Multiplexeur|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N0
cycloneive_lcell_comb \inst15|Multiplexeur|Mux5 (
// Equation(s):
// \inst15|Multiplexeur|Mux5~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst23|Mux5~combout  & ((\inst22|Mux5~1_combout ) # (!\inst15|Multiplexeur|Mux5~1_combout ))) # (!\inst23|Mux5~combout  & (\inst22|Mux5~1_combout  & 
// !\inst15|Multiplexeur|Mux5~1_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux5~1_combout ))))

	.dataa(\inst23|Mux5~combout ),
	.datab(\inst15|Multiplexeur|Mux7~0_combout ),
	.datac(\inst22|Mux5~1_combout ),
	.datad(\inst15|Multiplexeur|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux5 .lut_mask = 16'hB3C8;
defparam \inst15|Multiplexeur|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y65_N21
dffeas \inst35|PIPE_ALU_RESULT|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|Multiplexeur|Mux5~combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit2|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N26
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit1|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit1|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst29|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_read_data_from_memory|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N27
dffeas \inst36|PIPE_read_data_from_memory|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit1|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N17
dffeas \inst36|PIPE_ALU_RESULT|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_ALU_RESULT|bit1|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit1|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N16
cycloneive_lcell_comb \inst31|b[1]~2 (
// Equation(s):
// \inst31|b[1]~2_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit1|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit1|int_q~q )))

	.dataa(\inst36|PIPE_read_data_from_memory|bit1|int_q~q ),
	.datab(gnd),
	.datac(\inst36|PIPE_ALU_RESULT|bit1|int_q~q ),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[1]~2 .lut_mask = 16'hAAF0;
defparam \inst31|b[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y64_N15
dffeas \inst5|Registre_t2|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[1]~2_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit1|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N6
cycloneive_lcell_comb \inst5|Mux_data_2|Mux6~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux6~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit1|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit1|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit1|int_q~q ),
	.datac(\inst5|Registre_t0|bit1|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux6~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N20
cycloneive_lcell_comb \inst5|Mux_data_2|Mux6~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux6~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Mux_data_2|Mux6~2_combout  & ((\inst5|Registre_t3|bit1|int_q~q ))) # (!\inst5|Mux_data_2|Mux6~2_combout  & (\inst5|Registre_t2|bit1|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst5|Mux_data_2|Mux6~2_combout ))))

	.dataa(\inst5|Registre_t2|bit1|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Registre_t3|bit1|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux6~3 .lut_mask = 16'hF388;
defparam \inst5|Mux_data_2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N4
cycloneive_lcell_comb \inst5|Mux_data_2|Mux6~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux6~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit1|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit1|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit1|int_q~q ),
	.datac(\inst5|Registre_t4|bit1|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux6~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N10
cycloneive_lcell_comb \inst5|Mux_data_2|Mux6~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux6~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux6~0_combout  & (\inst5|Registre_t7|bit1|int_q~q )) # (!\inst5|Mux_data_2|Mux6~0_combout  & ((\inst5|Registre_t5|bit1|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (\inst5|Mux_data_2|Mux6~0_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Mux_data_2|Mux6~0_combout ),
	.datac(\inst5|Registre_t7|bit1|int_q~q ),
	.datad(\inst5|Registre_t5|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux6~1 .lut_mask = 16'hE6C4;
defparam \inst5|Mux_data_2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N26
cycloneive_lcell_comb \inst5|Mux_data_2|Mux6~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux6~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux6~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux6~3_combout ))

	.dataa(\inst5|Mux_data_2|Mux6~3_combout ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst5|Mux_data_2|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux6~4 .lut_mask = 16'hEE22;
defparam \inst5|Mux_data_2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N0
cycloneive_lcell_comb \inst33|PIPE_read_data_2|bit1|int_q~feeder (
// Equation(s):
// \inst33|PIPE_read_data_2|bit1|int_q~feeder_combout  = \inst5|Mux_data_2|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Mux_data_2|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_read_data_2|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_read_data_2|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y64_N1
dffeas \inst33|PIPE_read_data_2|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_read_data_2|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit1|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N12
cycloneive_lcell_comb \inst23|Mux6~0 (
// Equation(s):
// \inst23|Mux6~0_combout  = (\inst21|FORWARD_B[0]~4_combout  & (((\inst21|FORWARD_A~4_combout ) # (\inst21|FORWARD_B~2_combout )))) # (!\inst21|FORWARD_B[0]~4_combout  & (\inst31|b[1]~2_combout  & (!\inst21|FORWARD_A~4_combout  & 
// !\inst21|FORWARD_B~2_combout )))

	.dataa(\inst31|b[1]~2_combout ),
	.datab(\inst21|FORWARD_B[0]~4_combout ),
	.datac(\inst21|FORWARD_A~4_combout ),
	.datad(\inst21|FORWARD_B~2_combout ),
	.cin(gnd),
	.combout(\inst23|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux6~0 .lut_mask = 16'hCCC2;
defparam \inst23|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N6
cycloneive_lcell_comb \inst23|Mux6~1 (
// Equation(s):
// \inst23|Mux6~1_combout  = (\inst21|FORWARD_B[0]~4_combout  & ((\inst23|Mux6~0_combout  & (\inst35|PIPE_ALU_RESULT|bit1|int_q~q )) # (!\inst23|Mux6~0_combout  & ((\inst33|PIPE_ALU_SRC|int_q~q ))))) # (!\inst21|FORWARD_B[0]~4_combout  & 
// (((\inst23|Mux6~0_combout ))))

	.dataa(\inst21|FORWARD_B[0]~4_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit1|int_q~q ),
	.datac(\inst33|PIPE_ALU_SRC|int_q~q ),
	.datad(\inst23|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst23|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux6~1 .lut_mask = 16'hDDA0;
defparam \inst23|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N22
cycloneive_lcell_comb \inst23|Mux6~2 (
// Equation(s):
// \inst23|Mux6~2_combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux6~1_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ))) # (!\inst23|Mux6~1_combout  & (\inst33|PIPE_read_data_2|bit1|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux6~1_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit1|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.datad(\inst23|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst23|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux6~2 .lut_mask = 16'hF388;
defparam \inst23|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N26
cycloneive_lcell_comb \inst15|ALU_soustraction|bit1|o_Sum (
// Equation(s):
// \inst15|ALU_soustraction|bit1|o_Sum~combout  = \inst22|Mux6~1_combout  $ (\inst23|Mux6~2_combout  $ (((\inst22|Mux7~1_combout ) # (!\inst23|Mux7~combout ))))

	.dataa(\inst22|Mux7~1_combout ),
	.datab(\inst22|Mux6~1_combout ),
	.datac(\inst23|Mux6~2_combout ),
	.datad(\inst23|Mux7~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_soustraction|bit1|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_soustraction|bit1|o_Sum .lut_mask = 16'h96C3;
defparam \inst15|ALU_soustraction|bit1|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N16
cycloneive_lcell_comb \inst15|ALU_addition|bit1|o_Sum (
// Equation(s):
// \inst15|ALU_addition|bit1|o_Sum~combout  = \inst22|Mux6~1_combout  $ (\inst23|Mux6~2_combout  $ (((\inst22|Mux7~1_combout  & \inst23|Mux7~combout ))))

	.dataa(\inst22|Mux7~1_combout ),
	.datab(\inst22|Mux6~1_combout ),
	.datac(\inst23|Mux6~2_combout ),
	.datad(\inst23|Mux7~combout ),
	.cin(gnd),
	.combout(\inst15|ALU_addition|bit1|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|ALU_addition|bit1|o_Sum .lut_mask = 16'h963C;
defparam \inst15|ALU_addition|bit1|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N18
cycloneive_lcell_comb \inst15|Multiplexeur|Mux6~3 (
// Equation(s):
// \inst15|Multiplexeur|Mux6~3_combout  = (\inst15|ALU_addition|bit1|o_Sum~combout  & (((!\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q  & !\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q )) # (!\inst33|PIPE_ALU_OP_1|int_q~q )))

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.datad(\inst15|ALU_addition|bit1|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux6~3 .lut_mask = 16'h5700;
defparam \inst15|Multiplexeur|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N10
cycloneive_lcell_comb \inst15|Multiplexeur|Mux6~2 (
// Equation(s):
// \inst15|Multiplexeur|Mux6~2_combout  = (\inst15|Multiplexeur|Mux4~2_combout  & (\inst15|Multiplexeur|Mux4~1_combout  & (!\inst15|ALU_soustraction|bit1|o_Sum~combout ))) # (!\inst15|Multiplexeur|Mux4~2_combout  & (((\inst15|Multiplexeur|Mux6~3_combout )) # 
// (!\inst15|Multiplexeur|Mux4~1_combout )))

	.dataa(\inst15|Multiplexeur|Mux4~2_combout ),
	.datab(\inst15|Multiplexeur|Mux4~1_combout ),
	.datac(\inst15|ALU_soustraction|bit1|o_Sum~combout ),
	.datad(\inst15|Multiplexeur|Mux6~3_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux6~2 .lut_mask = 16'h5D19;
defparam \inst15|Multiplexeur|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y65_N4
cycloneive_lcell_comb \inst15|Multiplexeur|Mux6 (
// Equation(s):
// \inst15|Multiplexeur|Mux6~combout  = (\inst15|Multiplexeur|Mux7~0_combout  & ((\inst23|Mux6~2_combout  & ((\inst22|Mux6~1_combout ) # (!\inst15|Multiplexeur|Mux6~2_combout ))) # (!\inst23|Mux6~2_combout  & (\inst22|Mux6~1_combout  & 
// !\inst15|Multiplexeur|Mux6~2_combout )))) # (!\inst15|Multiplexeur|Mux7~0_combout  & (((\inst15|Multiplexeur|Mux6~2_combout ))))

	.dataa(\inst23|Mux6~2_combout ),
	.datab(\inst15|Multiplexeur|Mux7~0_combout ),
	.datac(\inst22|Mux6~1_combout ),
	.datad(\inst15|Multiplexeur|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux6 .lut_mask = 16'hB3C8;
defparam \inst15|Multiplexeur|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y65_N31
dffeas \inst35|PIPE_ALU_RESULT|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst15|Multiplexeur|Mux6~combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit1|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N28
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit7|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit7|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst29|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_read_data_from_memory|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N29
dffeas \inst36|PIPE_read_data_from_memory|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit7|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N15
dffeas \inst36|PIPE_ALU_RESULT|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_ALU_RESULT|bit7|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit7|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N14
cycloneive_lcell_comb \inst31|b[7]~0 (
// Equation(s):
// \inst31|b[7]~0_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit7|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit7|int_q~q )))

	.dataa(gnd),
	.datab(\inst36|PIPE_read_data_from_memory|bit7|int_q~q ),
	.datac(\inst36|PIPE_ALU_RESULT|bit7|int_q~q ),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[7]~0 .lut_mask = 16'hCCF0;
defparam \inst31|b[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y66_N1
dffeas \inst5|Registre_t5|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst31|b[7]~0_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t5|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t5|bit7|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t5|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N12
cycloneive_lcell_comb \inst5|Mux_data_2|Mux0~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux0~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit7|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit7|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit7|int_q~q ),
	.datac(\inst5|Registre_t4|bit7|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux0~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N18
cycloneive_lcell_comb \inst5|Mux_data_2|Mux0~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux0~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux0~0_combout  & ((\inst5|Registre_t7|bit7|int_q~q ))) # (!\inst5|Mux_data_2|Mux0~0_combout  & (\inst5|Registre_t5|bit7|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst5|Mux_data_2|Mux0~0_combout ))))

	.dataa(\inst5|Registre_t5|bit7|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datac(\inst5|Registre_t7|bit7|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux0~1 .lut_mask = 16'hF388;
defparam \inst5|Mux_data_2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N18
cycloneive_lcell_comb \inst5|Mux_data_2|Mux0~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux0~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit7|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit7|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit7|int_q~q ),
	.datac(\inst5|Registre_t0|bit7|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux0~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N10
cycloneive_lcell_comb \inst5|Mux_data_2|Mux0~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux0~3_combout  = (\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Mux_data_2|Mux0~2_combout  & (\inst5|Registre_t3|bit7|int_q~q )) # (!\inst5|Mux_data_2|Mux0~2_combout  & ((\inst5|Registre_t2|bit7|int_q~q ))))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (((\inst5|Mux_data_2|Mux0~2_combout ))))

	.dataa(\inst5|Registre_t3|bit7|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst5|Mux_data_2|Mux0~2_combout ),
	.datad(\inst5|Registre_t2|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux0~3 .lut_mask = 16'hBCB0;
defparam \inst5|Mux_data_2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N0
cycloneive_lcell_comb \inst5|Mux_data_2|Mux0~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux0~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux0~1_combout )) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux0~3_combout )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.datab(\inst5|Mux_data_2|Mux0~1_combout ),
	.datac(gnd),
	.datad(\inst5|Mux_data_2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux0~4 .lut_mask = 16'hDD88;
defparam \inst5|Mux_data_2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N1
dffeas \inst33|PIPE_read_data_2|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|Mux_data_2|Mux0~4_combout ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_read_data_2|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_read_data_2|bit7|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_read_data_2|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X103_Y65_N5
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit7|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit7|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N2
cycloneive_lcell_comb \inst23|Mux0~3 (
// Equation(s):
// \inst23|Mux0~3_combout  = (\inst23|Mux0~2_combout  & (\inst35|PIPE_ALU_RESULT|bit7|int_q~q  & ((!\inst23|Mux0~1_combout )))) # (!\inst23|Mux0~2_combout  & (((\inst31|b[7]~0_combout ) # (\inst23|Mux0~1_combout ))))

	.dataa(\inst23|Mux0~2_combout ),
	.datab(\inst35|PIPE_ALU_RESULT|bit7|int_q~q ),
	.datac(\inst31|b[7]~0_combout ),
	.datad(\inst23|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst23|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux0~3 .lut_mask = 16'h55D8;
defparam \inst23|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N0
cycloneive_lcell_comb \inst23|Mux0 (
// Equation(s):
// \inst23|Mux0~combout  = (\inst23|Mux0~0_combout  & ((\inst23|Mux0~3_combout  & ((\inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q ))) # (!\inst23|Mux0~3_combout  & (\inst33|PIPE_read_data_2|bit7|int_q~q )))) # (!\inst23|Mux0~0_combout  & 
// (((\inst23|Mux0~3_combout ))))

	.dataa(\inst33|PIPE_read_data_2|bit7|int_q~q ),
	.datab(\inst23|Mux0~0_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.datad(\inst23|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst23|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Mux0 .lut_mask = 16'hF388;
defparam \inst23|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N18
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~0 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~0_combout  = (\inst23|Mux6~2_combout  & (((\inst23|Mux7~combout  & !\inst22|Mux7~1_combout )) # (!\inst22|Mux6~1_combout ))) # (!\inst23|Mux6~2_combout  & (\inst23|Mux7~combout  & (!\inst22|Mux7~1_combout  & 
// !\inst22|Mux6~1_combout )))

	.dataa(\inst23|Mux7~combout ),
	.datab(\inst23|Mux6~2_combout ),
	.datac(\inst22|Mux7~1_combout ),
	.datad(\inst22|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~0 .lut_mask = 16'h08CE;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N24
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~1 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~1_combout  = (\inst23|Mux5~combout  & ((\inst15|Comparateur_A_inf_B|out_a_inf_b~0_combout ) # (!\inst22|Mux5~1_combout ))) # (!\inst23|Mux5~combout  & (!\inst22|Mux5~1_combout  & 
// \inst15|Comparateur_A_inf_B|out_a_inf_b~0_combout ))

	.dataa(\inst23|Mux5~combout ),
	.datab(gnd),
	.datac(\inst22|Mux5~1_combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~0_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~1 .lut_mask = 16'hAF0A;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N2
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~2 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~2_combout  = (\inst23|Mux4~combout  & ((\inst15|Comparateur_A_inf_B|out_a_inf_b~1_combout ) # (!\inst22|Mux4~1_combout ))) # (!\inst23|Mux4~combout  & (!\inst22|Mux4~1_combout  & 
// \inst15|Comparateur_A_inf_B|out_a_inf_b~1_combout ))

	.dataa(\inst23|Mux4~combout ),
	.datab(gnd),
	.datac(\inst22|Mux4~1_combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~1_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~2 .lut_mask = 16'hAF0A;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y65_N8
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~3 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~3_combout  = (\inst22|Mux3~1_combout  & (\inst23|Mux3~combout  & \inst15|Comparateur_A_inf_B|out_a_inf_b~2_combout )) # (!\inst22|Mux3~1_combout  & ((\inst23|Mux3~combout ) # 
// (\inst15|Comparateur_A_inf_B|out_a_inf_b~2_combout )))

	.dataa(\inst22|Mux3~1_combout ),
	.datab(gnd),
	.datac(\inst23|Mux3~combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~2_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~3 .lut_mask = 16'hF550;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N6
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~4 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~4_combout  = (\inst22|Mux2~1_combout  & (\inst23|Mux2~combout  & \inst15|Comparateur_A_inf_B|out_a_inf_b~3_combout )) # (!\inst22|Mux2~1_combout  & ((\inst23|Mux2~combout ) # 
// (\inst15|Comparateur_A_inf_B|out_a_inf_b~3_combout )))

	.dataa(\inst22|Mux2~1_combout ),
	.datab(gnd),
	.datac(\inst23|Mux2~combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~3_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~4 .lut_mask = 16'hF550;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N20
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~5 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~5_combout  = (!\inst15|ALU_soustraction|bit7|o_Sum~0_combout  & ((\inst22|Mux1~1_combout  & (\inst23|Mux1~combout  & \inst15|Comparateur_A_inf_B|out_a_inf_b~4_combout )) # (!\inst22|Mux1~1_combout  & 
// ((\inst23|Mux1~combout ) # (\inst15|Comparateur_A_inf_B|out_a_inf_b~4_combout )))))

	.dataa(\inst15|ALU_soustraction|bit7|o_Sum~0_combout ),
	.datab(\inst22|Mux1~1_combout ),
	.datac(\inst23|Mux1~combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~4_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~5 .lut_mask = 16'h5110;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N18
cycloneive_lcell_comb \inst15|Comparateur_A_inf_B|out_a_inf_b~6 (
// Equation(s):
// \inst15|Comparateur_A_inf_B|out_a_inf_b~6_combout  = (\inst15|Comparateur_A_inf_B|out_a_inf_b~5_combout ) # ((\inst23|Mux0~combout  & !\inst22|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\inst23|Mux0~combout ),
	.datac(\inst22|Mux0~1_combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~5_combout ),
	.cin(gnd),
	.combout(\inst15|Comparateur_A_inf_B|out_a_inf_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~6 .lut_mask = 16'hFF0C;
defparam \inst15|Comparateur_A_inf_B|out_a_inf_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N24
cycloneive_lcell_comb \inst15|Multiplexeur|Mux7~3 (
// Equation(s):
// \inst15|Multiplexeur|Mux7~3_combout  = (\inst15|Multiplexeur|Mux7~2_combout ) # ((\inst16|SEL_ALU [2] & (\inst16|SEL_ALU[0]~0_combout  & \inst15|Comparateur_A_inf_B|out_a_inf_b~6_combout )))

	.dataa(\inst15|Multiplexeur|Mux7~2_combout ),
	.datab(\inst16|SEL_ALU [2]),
	.datac(\inst16|SEL_ALU[0]~0_combout ),
	.datad(\inst15|Comparateur_A_inf_B|out_a_inf_b~6_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux7~3 .lut_mask = 16'hEAAA;
defparam \inst15|Multiplexeur|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N10
cycloneive_lcell_comb \inst15|Multiplexeur|Mux7~4 (
// Equation(s):
// \inst15|Multiplexeur|Mux7~4_combout  = (\inst15|Multiplexeur|Mux7~1_combout ) # ((\inst15|Multiplexeur|Mux7~3_combout  & ((!\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ) # (!\inst33|PIPE_ALU_OP_1|int_q~q ))))

	.dataa(\inst33|PIPE_ALU_OP_1|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.datac(\inst15|Multiplexeur|Mux7~1_combout ),
	.datad(\inst15|Multiplexeur|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst15|Multiplexeur|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Multiplexeur|Mux7~4 .lut_mask = 16'hF7F0;
defparam \inst15|Multiplexeur|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y65_N26
cycloneive_lcell_comb \inst35|PIPE_ALU_RESULT|bit0|int_q~feeder (
// Equation(s):
// \inst35|PIPE_ALU_RESULT|bit0|int_q~feeder_combout  = \inst15|Multiplexeur|Mux7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|Multiplexeur|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst35|PIPE_ALU_RESULT|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_ALU_RESULT|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y65_N27
dffeas \inst35|PIPE_ALU_RESULT|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_ALU_RESULT|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_ALU_RESULT|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_ALU_RESULT|bit0|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_ALU_RESULT|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N6
cycloneive_lcell_comb \inst36|PIPE_read_data_from_memory|bit0|int_q~feeder (
// Equation(s):
// \inst36|PIPE_read_data_from_memory|bit0|int_q~feeder_combout  = \inst29|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst29|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst36|PIPE_read_data_from_memory|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_read_data_from_memory|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y63_N7
dffeas \inst36|PIPE_read_data_from_memory|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_read_data_from_memory|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_read_data_from_memory|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_read_data_from_memory|bit0|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_read_data_from_memory|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y63_N1
dffeas \inst36|PIPE_ALU_RESULT|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_ALU_RESULT|bit0|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_ALU_RESULT|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_ALU_RESULT|bit0|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_ALU_RESULT|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y63_N0
cycloneive_lcell_comb \inst31|b[0]~3 (
// Equation(s):
// \inst31|b[0]~3_combout  = (\inst36|PIPE_MEM_TO_REG|int_q~q  & (\inst36|PIPE_read_data_from_memory|bit0|int_q~q )) # (!\inst36|PIPE_MEM_TO_REG|int_q~q  & ((\inst36|PIPE_ALU_RESULT|bit0|int_q~q )))

	.dataa(\inst36|PIPE_read_data_from_memory|bit0|int_q~q ),
	.datab(gnd),
	.datac(\inst36|PIPE_ALU_RESULT|bit0|int_q~q ),
	.datad(\inst36|PIPE_MEM_TO_REG|int_q~q ),
	.cin(gnd),
	.combout(\inst31|b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst31|b[0]~3 .lut_mask = 16'hAAF0;
defparam \inst31|b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y64_N22
cycloneive_lcell_comb \inst5|Registre_t2|bit0|int_q~feeder (
// Equation(s):
// \inst5|Registre_t2|bit0|int_q~feeder_combout  = \inst31|b[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst31|b[0]~3_combout ),
	.cin(gnd),
	.combout(\inst5|Registre_t2|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Registre_t2|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst5|Registre_t2|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y64_N23
dffeas \inst5|Registre_t2|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst5|Registre_t2|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Registre_t2|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Registre_t2|bit0|int_q .is_wysiwyg = "true";
defparam \inst5|Registre_t2|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y64_N10
cycloneive_lcell_comb \inst5|Mux_data_2|Mux7~2 (
// Equation(s):
// \inst5|Mux_data_2|Mux7~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Registre_t1|bit0|int_q~q ) # ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & 
// (((\inst5|Registre_t0|bit0|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t1|bit0|int_q~q ),
	.datac(\inst5|Registre_t0|bit0|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux7~2 .lut_mask = 16'hAAD8;
defparam \inst5|Mux_data_2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y64_N8
cycloneive_lcell_comb \inst5|Mux_data_2|Mux7~3 (
// Equation(s):
// \inst5|Mux_data_2|Mux7~3_combout  = (\inst5|Mux_data_2|Mux7~2_combout  & (((\inst5|Registre_t3|bit0|int_q~q ) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst5|Mux_data_2|Mux7~2_combout  & (\inst5|Registre_t2|bit0|int_q~q  & 
// ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ))))

	.dataa(\inst5|Registre_t2|bit0|int_q~q ),
	.datab(\inst5|Registre_t3|bit0|int_q~q ),
	.datac(\inst5|Mux_data_2|Mux7~2_combout ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux7~3 .lut_mask = 16'hCAF0;
defparam \inst5|Mux_data_2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N0
cycloneive_lcell_comb \inst5|Mux_data_2|Mux7~0 (
// Equation(s):
// \inst5|Mux_data_2|Mux7~0_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & 
// (\inst5|Registre_t6|bit0|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & ((\inst5|Registre_t4|bit0|int_q~q )))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t6|bit0|int_q~q ),
	.datac(\inst5|Registre_t4|bit0|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux7~0 .lut_mask = 16'hEE50;
defparam \inst5|Mux_data_2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y66_N22
cycloneive_lcell_comb \inst5|Mux_data_2|Mux7~1 (
// Equation(s):
// \inst5|Mux_data_2|Mux7~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst5|Mux_data_2|Mux7~0_combout  & ((\inst5|Registre_t7|bit0|int_q~q ))) # (!\inst5|Mux_data_2|Mux7~0_combout  & (\inst5|Registre_t5|bit0|int_q~q )))) # 
// (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((\inst5|Mux_data_2|Mux7~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst5|Registre_t5|bit0|int_q~q ),
	.datac(\inst5|Registre_t7|bit0|int_q~q ),
	.datad(\inst5|Mux_data_2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux7~1 .lut_mask = 16'hF588;
defparam \inst5|Mux_data_2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N30
cycloneive_lcell_comb \inst5|Mux_data_2|Mux7~4 (
// Equation(s):
// \inst5|Mux_data_2|Mux7~4_combout  = (\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & ((\inst5|Mux_data_2|Mux7~1_combout ))) # (!\inst2|IF_ID_Instruction_31_16|bit2|int_q~q  & (\inst5|Mux_data_2|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\inst5|Mux_data_2|Mux7~3_combout ),
	.datac(\inst5|Mux_data_2|Mux7~1_combout ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst5|Mux_data_2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux_data_2|Mux7~4 .lut_mask = 16'hF0CC;
defparam \inst5|Mux_data_2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y64_N4
cycloneive_lcell_comb \inst26~0 (
// Equation(s):
// \inst26~0_combout  = (\inst5|Mux_data_2|Mux7~4_combout  & (\inst5|Mux_data_1|Mux7~4_combout  & (\inst5|Mux_data_1|Mux6~4_combout  $ (!\inst5|Mux_data_2|Mux6~4_combout )))) # (!\inst5|Mux_data_2|Mux7~4_combout  & (!\inst5|Mux_data_1|Mux7~4_combout  & 
// (\inst5|Mux_data_1|Mux6~4_combout  $ (!\inst5|Mux_data_2|Mux6~4_combout ))))

	.dataa(\inst5|Mux_data_2|Mux7~4_combout ),
	.datab(\inst5|Mux_data_1|Mux6~4_combout ),
	.datac(\inst5|Mux_data_1|Mux7~4_combout ),
	.datad(\inst5|Mux_data_2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst26~0 .lut_mask = 16'h8421;
defparam \inst26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N16
cycloneive_lcell_comb \inst26~2 (
// Equation(s):
// \inst26~2_combout  = (\inst5|Mux_data_2|Mux3~4_combout  & (\inst5|Mux_data_1|Mux3~4_combout  & (\inst5|Mux_data_1|Mux2~4_combout  $ (!\inst5|Mux_data_2|Mux2~4_combout )))) # (!\inst5|Mux_data_2|Mux3~4_combout  & (!\inst5|Mux_data_1|Mux3~4_combout  & 
// (\inst5|Mux_data_1|Mux2~4_combout  $ (!\inst5|Mux_data_2|Mux2~4_combout ))))

	.dataa(\inst5|Mux_data_2|Mux3~4_combout ),
	.datab(\inst5|Mux_data_1|Mux3~4_combout ),
	.datac(\inst5|Mux_data_1|Mux2~4_combout ),
	.datad(\inst5|Mux_data_2|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst26~2 .lut_mask = 16'h9009;
defparam \inst26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N4
cycloneive_lcell_comb \inst26~3 (
// Equation(s):
// \inst26~3_combout  = (\inst5|Mux_data_1|Mux1~4_combout  & (\inst5|Mux_data_2|Mux1~4_combout  & (\inst5|Mux_data_1|Mux0~4_combout  $ (!\inst5|Mux_data_2|Mux0~4_combout )))) # (!\inst5|Mux_data_1|Mux1~4_combout  & (!\inst5|Mux_data_2|Mux1~4_combout  & 
// (\inst5|Mux_data_1|Mux0~4_combout  $ (!\inst5|Mux_data_2|Mux0~4_combout ))))

	.dataa(\inst5|Mux_data_1|Mux1~4_combout ),
	.datab(\inst5|Mux_data_1|Mux0~4_combout ),
	.datac(\inst5|Mux_data_2|Mux1~4_combout ),
	.datad(\inst5|Mux_data_2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst26~3 .lut_mask = 16'h8421;
defparam \inst26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N28
cycloneive_lcell_comb \inst26~1 (
// Equation(s):
// \inst26~1_combout  = (\inst5|Mux_data_1|Mux4~4_combout  & (\inst5|Mux_data_2|Mux4~4_combout  & (\inst5|Mux_data_1|Mux5~4_combout  $ (!\inst5|Mux_data_2|Mux5~4_combout )))) # (!\inst5|Mux_data_1|Mux4~4_combout  & (!\inst5|Mux_data_2|Mux4~4_combout  & 
// (\inst5|Mux_data_1|Mux5~4_combout  $ (!\inst5|Mux_data_2|Mux5~4_combout ))))

	.dataa(\inst5|Mux_data_1|Mux4~4_combout ),
	.datab(\inst5|Mux_data_1|Mux5~4_combout ),
	.datac(\inst5|Mux_data_2|Mux5~4_combout ),
	.datad(\inst5|Mux_data_2|Mux4~4_combout ),
	.cin(gnd),
	.combout(\inst26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst26~1 .lut_mask = 16'h8241;
defparam \inst26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y62_N14
cycloneive_lcell_comb \inst26~4 (
// Equation(s):
// \inst26~4_combout  = (\inst26~0_combout  & (\inst26~2_combout  & (\inst26~3_combout  & \inst26~1_combout )))

	.dataa(\inst26~0_combout ),
	.datab(\inst26~2_combout ),
	.datac(\inst26~3_combout ),
	.datad(\inst26~1_combout ),
	.cin(gnd),
	.combout(\inst26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst26~4 .lut_mask = 16'h8000;
defparam \inst26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N24
cycloneive_lcell_comb inst27(
// Equation(s):
// \inst27~combout  = (\inst6|Jump~0_combout  & ((\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit12|int_q~q )) # (!\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & (\inst2|IF_ID_Instruction_31_16|bit12|int_q~q  & 
// \inst26~4_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.datac(\inst26~4_combout ),
	.datad(\inst6|Jump~0_combout ),
	.cin(gnd),
	.combout(\inst27~combout ),
	.cout());
// synopsys translate_off
defparam inst27.lut_mask = 16'h6200;
defparam inst27.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y63_N30
cycloneive_lcell_comb \inst2|IF_ID_PC|bit7|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit7|int_q~0_combout  = (\inst3|bit7|o_Sum~combout  & !\inst27~combout )

	.dataa(\inst3|bit7|o_Sum~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst27~combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit7|int_q~0 .lut_mask = 16'h00AA;
defparam \inst2|IF_ID_PC|bit7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y63_N31
dffeas \inst2|IF_ID_PC|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit7|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit7|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N16
cycloneive_lcell_comb \inst7|bit7|o_Sum~0 (
// Equation(s):
// \inst7|bit7|o_Sum~0_combout  = \inst2|IF_ID_Instruction_15_0|bit7|int_q~q  $ (\inst2|IF_ID_PC|bit7|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit7|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit7|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit7|o_Sum~0 .lut_mask = 16'h0FF0;
defparam \inst7|bit7|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N14
cycloneive_lcell_comb \inst3|bit3|o_Sum (
// Equation(s):
// \inst3|bit3|o_Sum~combout  = \inst3|bit2|o_CarryOut~0_combout  $ (\PC_PLUS_1[3]~input_o  $ (\inst|bit3|int_q~q ))

	.dataa(gnd),
	.datab(\inst3|bit2|o_CarryOut~0_combout ),
	.datac(\PC_PLUS_1[3]~input_o ),
	.datad(\inst|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst3|bit3|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit3|o_Sum .lut_mask = 16'hC33C;
defparam \inst3|bit3|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N20
cycloneive_lcell_comb \inst2|IF_ID_PC|bit3|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit3|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst3|bit3|o_Sum~combout  & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst3|bit3|o_Sum~combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit3|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_PC|bit3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y62_N21
dffeas \inst2|IF_ID_PC|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit3|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit3|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N10
cycloneive_lcell_comb \inst7|bit3|o_CarryOut~0 (
// Equation(s):
// \inst7|bit3|o_CarryOut~0_combout  = (\inst7|bit2|o_CarryOut~0_combout  & ((\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ) # (\inst2|IF_ID_PC|bit3|int_q~q ))) # (!\inst7|bit2|o_CarryOut~0_combout  & (\inst2|IF_ID_Instruction_15_0|bit3|int_q~q  & 
// \inst2|IF_ID_PC|bit3|int_q~q ))

	.dataa(\inst7|bit2|o_CarryOut~0_combout ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit3|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit3|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst7|bit3|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N18
cycloneive_lcell_comb \inst7|bit4|o_CarryOut~0 (
// Equation(s):
// \inst7|bit4|o_CarryOut~0_combout  = (\inst2|IF_ID_PC|bit4|int_q~q  & ((\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ) # (\inst7|bit3|o_CarryOut~0_combout ))) # (!\inst2|IF_ID_PC|bit4|int_q~q  & (\inst2|IF_ID_Instruction_15_0|bit4|int_q~q  & 
// \inst7|bit3|o_CarryOut~0_combout ))

	.dataa(\inst2|IF_ID_PC|bit4|int_q~q ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ),
	.datad(\inst7|bit3|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst7|bit4|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit4|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst7|bit4|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N6
cycloneive_lcell_comb \inst7|bit5|o_CarryOut~0 (
// Equation(s):
// \inst7|bit5|o_CarryOut~0_combout  = (\inst2|IF_ID_PC|bit5|int_q~q  & ((\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ) # (\inst7|bit4|o_CarryOut~0_combout ))) # (!\inst2|IF_ID_PC|bit5|int_q~q  & (\inst2|IF_ID_Instruction_15_0|bit5|int_q~q  & 
// \inst7|bit4|o_CarryOut~0_combout ))

	.dataa(\inst2|IF_ID_PC|bit5|int_q~q ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ),
	.datad(\inst7|bit4|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst7|bit5|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit5|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst7|bit5|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N2
cycloneive_lcell_comb \inst3|bit6|o_Sum (
// Equation(s):
// \inst3|bit6|o_Sum~combout  = \PC_PLUS_1[6]~input_o  $ (\inst|bit6|int_q~q  $ (\inst3|bit5|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\PC_PLUS_1[6]~input_o ),
	.datac(\inst|bit6|int_q~q ),
	.datad(\inst3|bit5|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit6|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit6|o_Sum .lut_mask = 16'hC33C;
defparam \inst3|bit6|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N0
cycloneive_lcell_comb \inst2|IF_ID_PC|bit6|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit6|int_q~0_combout  = (\inst3|bit6|o_Sum~combout  & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst3|bit6|o_Sum~combout ),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit6|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_PC|bit6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y62_N1
dffeas \inst2|IF_ID_PC|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit6|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit6|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N14
cycloneive_lcell_comb \inst7|bit7|o_Sum (
// Equation(s):
// \inst7|bit7|o_Sum~combout  = \inst7|bit7|o_Sum~0_combout  $ (((\inst2|IF_ID_Instruction_15_0|bit6|int_q~q  & ((\inst7|bit5|o_CarryOut~0_combout ) # (\inst2|IF_ID_PC|bit6|int_q~q ))) # (!\inst2|IF_ID_Instruction_15_0|bit6|int_q~q  & 
// (\inst7|bit5|o_CarryOut~0_combout  & \inst2|IF_ID_PC|bit6|int_q~q ))))

	.dataa(\inst7|bit7|o_Sum~0_combout ),
	.datab(\inst2|IF_ID_Instruction_15_0|bit6|int_q~q ),
	.datac(\inst7|bit5|o_CarryOut~0_combout ),
	.datad(\inst2|IF_ID_PC|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit7|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit7|o_Sum .lut_mask = 16'h566A;
defparam \inst7|bit7|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N6
cycloneive_lcell_comb \inst|bit7|int_q~0 (
// Equation(s):
// \inst|bit7|int_q~0_combout  = (\inst26~5_combout  & ((\inst7|bit7|o_Sum~combout ))) # (!\inst26~5_combout  & (\inst3|bit7|o_Sum~combout ))

	.dataa(\inst3|bit7|o_Sum~combout ),
	.datab(\inst7|bit7|o_Sum~combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit7|int_q~0 .lut_mask = 16'hCCAA;
defparam \inst|bit7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y62_N7
dffeas \inst|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit7|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit7|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit7|int_q .is_wysiwyg = "true";
defparam \inst|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N8
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit6|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit6|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [6] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit6|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_Instruction_15_0|bit6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y62_N9
dffeas \inst2|IF_ID_Instruction_15_0|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit6|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit6|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N22
cycloneive_lcell_comb \inst7|bit6|o_Sum (
// Equation(s):
// \inst7|bit6|o_Sum~combout  = \inst2|IF_ID_Instruction_15_0|bit6|int_q~q  $ (\inst7|bit5|o_CarryOut~0_combout  $ (\inst2|IF_ID_PC|bit6|int_q~q ))

	.dataa(gnd),
	.datab(\inst2|IF_ID_Instruction_15_0|bit6|int_q~q ),
	.datac(\inst7|bit5|o_CarryOut~0_combout ),
	.datad(\inst2|IF_ID_PC|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit6|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit6|o_Sum .lut_mask = 16'hC33C;
defparam \inst7|bit6|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y62_N4
cycloneive_lcell_comb \inst|bit6|int_q~0 (
// Equation(s):
// \inst|bit6|int_q~0_combout  = (\inst26~5_combout  & (\inst7|bit6|o_Sum~combout )) # (!\inst26~5_combout  & ((\inst3|bit6|o_Sum~combout )))

	.dataa(\inst7|bit6|o_Sum~combout ),
	.datab(\inst3|bit6|o_Sum~combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit6|int_q~0 .lut_mask = 16'hAACC;
defparam \inst|bit6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y62_N5
dffeas \inst|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit6|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit6|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit6|int_q .is_wysiwyg = "true";
defparam \inst|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N4
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit5|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit5|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [5] & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst6|Jump~1_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit5|int_q~0 .lut_mask = 16'h0030;
defparam \inst2|IF_ID_Instruction_15_0|bit5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N5
dffeas \inst2|IF_ID_Instruction_15_0|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit5|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit5|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N12
cycloneive_lcell_comb \inst7|bit5|o_Sum (
// Equation(s):
// \inst7|bit5|o_Sum~combout  = \inst2|IF_ID_PC|bit5|int_q~q  $ (\inst2|IF_ID_Instruction_15_0|bit5|int_q~q  $ (\inst7|bit4|o_CarryOut~0_combout ))

	.dataa(\inst2|IF_ID_PC|bit5|int_q~q ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ),
	.datad(\inst7|bit4|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst7|bit5|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit5|o_Sum .lut_mask = 16'hA55A;
defparam \inst7|bit5|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N2
cycloneive_lcell_comb \inst|bit5|int_q~0 (
// Equation(s):
// \inst|bit5|int_q~0_combout  = (\inst26~5_combout  & (\inst7|bit5|o_Sum~combout )) # (!\inst26~5_combout  & ((\inst3|bit5|o_Sum~combout )))

	.dataa(\inst7|bit5|o_Sum~combout ),
	.datab(\inst3|bit5|o_Sum~combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit5|int_q~0 .lut_mask = 16'hAACC;
defparam \inst|bit5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N3
dffeas \inst|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit5|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit5|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit5|int_q .is_wysiwyg = "true";
defparam \inst|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N6
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit10|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit10|int_q~0_combout  = (!\inst27~combout  & ((\inst12|SEL_MUX_ID~4_combout  & ((\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ))) # (!\inst12|SEL_MUX_ID~4_combout  & (\inst1|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\inst12|SEL_MUX_ID~4_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.datad(\inst27~combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit10|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit10|int_q~0 .lut_mask = 16'h00E4;
defparam \inst2|IF_ID_Instruction_31_16|bit10|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N7
dffeas \inst2|IF_ID_Instruction_31_16|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit10|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit10|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N2
cycloneive_lcell_comb \inst6|Jump~0 (
// Equation(s):
// \inst6|Jump~0_combout  = (!\inst2|IF_ID_Instruction_31_16|bit10|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit13|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit14|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit15|int_q~q )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit14|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst6|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Jump~0 .lut_mask = 16'h0001;
defparam \inst6|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N12
cycloneive_lcell_comb \inst26~5 (
// Equation(s):
// \inst26~5_combout  = (\inst6|Jump~0_combout  & (!\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & (\inst2|IF_ID_Instruction_31_16|bit12|int_q~q  & \inst26~4_combout )))

	.dataa(\inst6|Jump~0_combout ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.datad(\inst26~4_combout ),
	.cin(gnd),
	.combout(\inst26~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst26~5 .lut_mask = 16'h2000;
defparam \inst26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N12
cycloneive_lcell_comb \inst2|IF_ID_PC|bit4|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit4|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst3|bit4|o_Sum~combout  & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst3|bit4|o_Sum~combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit4|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_PC|bit4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y62_N13
dffeas \inst2|IF_ID_PC|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit4|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit4|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N22
cycloneive_lcell_comb \inst7|bit4|o_Sum (
// Equation(s):
// \inst7|bit4|o_Sum~combout  = \inst2|IF_ID_PC|bit4|int_q~q  $ (\inst2|IF_ID_Instruction_15_0|bit4|int_q~q  $ (\inst7|bit3|o_CarryOut~0_combout ))

	.dataa(\inst2|IF_ID_PC|bit4|int_q~q ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ),
	.datad(\inst7|bit3|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst7|bit4|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit4|o_Sum .lut_mask = 16'hA55A;
defparam \inst7|bit4|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N6
cycloneive_lcell_comb \inst|bit4|int_q~0 (
// Equation(s):
// \inst|bit4|int_q~0_combout  = (\inst26~5_combout  & (\inst7|bit4|o_Sum~combout )) # (!\inst26~5_combout  & ((\inst3|bit4|o_Sum~combout )))

	.dataa(\inst7|bit4|o_Sum~combout ),
	.datab(\inst3|bit4|o_Sum~combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit4|int_q~0 .lut_mask = 16'hAACC;
defparam \inst|bit4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y62_N7
dffeas \inst|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit4|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit4|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit4|int_q .is_wysiwyg = "true";
defparam \inst|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N8
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit2|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit2|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [2] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit2|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_15_0|bit2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N9
dffeas \inst2|IF_ID_Instruction_15_0|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit2|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit2|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N16
cycloneive_lcell_comb \inst3|bit2|o_Sum~0 (
// Equation(s):
// \inst3|bit2|o_Sum~0_combout  = \inst|bit2|int_q~q  $ (\PC_PLUS_1[2]~input_o  $ (\inst3|bit1|o_CarryOut~0_combout ))

	.dataa(\inst|bit2|int_q~q ),
	.datab(gnd),
	.datac(\PC_PLUS_1[2]~input_o ),
	.datad(\inst3|bit1|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst3|bit2|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit2|o_Sum~0 .lut_mask = 16'hA55A;
defparam \inst3|bit2|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N26
cycloneive_lcell_comb \inst2|IF_ID_PC|bit2|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit2|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst3|bit2|o_Sum~0_combout  & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(\inst3|bit2|o_Sum~0_combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit2|int_q~0 .lut_mask = 16'h0044;
defparam \inst2|IF_ID_PC|bit2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y62_N27
dffeas \inst2|IF_ID_PC|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit2|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit2|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N16
cycloneive_lcell_comb \inst7|bit2|o_CarryOut~0 (
// Equation(s):
// \inst7|bit2|o_CarryOut~0_combout  = (\inst7|bit1|o_CarryOut~0_combout  & ((\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ) # (\inst2|IF_ID_PC|bit2|int_q~q ))) # (!\inst7|bit1|o_CarryOut~0_combout  & (\inst2|IF_ID_Instruction_15_0|bit2|int_q~q  & 
// \inst2|IF_ID_PC|bit2|int_q~q ))

	.dataa(\inst7|bit1|o_CarryOut~0_combout ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit2|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit2|o_CarryOut~0 .lut_mask = 16'hFAA0;
defparam \inst7|bit2|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N30
cycloneive_lcell_comb \inst7|bit3|o_Sum (
// Equation(s):
// \inst7|bit3|o_Sum~combout  = \inst7|bit2|o_CarryOut~0_combout  $ (\inst2|IF_ID_Instruction_15_0|bit3|int_q~q  $ (\inst2|IF_ID_PC|bit3|int_q~q ))

	.dataa(\inst7|bit2|o_CarryOut~0_combout ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit3|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit3|o_Sum .lut_mask = 16'hA55A;
defparam \inst7|bit3|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y62_N2
cycloneive_lcell_comb \inst|bit3|int_q~0 (
// Equation(s):
// \inst|bit3|int_q~0_combout  = (\inst26~5_combout  & (\inst7|bit3|o_Sum~combout )) # (!\inst26~5_combout  & ((\inst3|bit3|o_Sum~combout )))

	.dataa(\inst7|bit3|o_Sum~combout ),
	.datab(\inst3|bit3|o_Sum~combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit3|int_q~0 .lut_mask = 16'hAACC;
defparam \inst|bit3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y62_N3
dffeas \inst|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit3|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit3|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit3|int_q .is_wysiwyg = "true";
defparam \inst|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N4
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit11|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit11|int_q~0_combout  = (!\inst27~combout  & ((\inst12|SEL_MUX_ID~4_combout  & ((\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ))) # (!\inst12|SEL_MUX_ID~4_combout  & (\inst1|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\inst12|SEL_MUX_ID~4_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datac(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datad(\inst27~combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit11|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit11|int_q~0 .lut_mask = 16'h00E4;
defparam \inst2|IF_ID_Instruction_31_16|bit11|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N5
dffeas \inst2|IF_ID_Instruction_31_16|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit11|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit11|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N24
cycloneive_lcell_comb \inst6|Jump~1 (
// Equation(s):
// \inst6|Jump~1_combout  = (\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit12|int_q~q  & \inst6|Jump~0_combout ))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.datac(gnd),
	.datad(\inst6|Jump~0_combout ),
	.cin(gnd),
	.combout(\inst6|Jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Jump~1 .lut_mask = 16'h2200;
defparam \inst6|Jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N24
cycloneive_lcell_comb \inst2|IF_ID_PC|bit1|int_q~0 (
// Equation(s):
// \inst2|IF_ID_PC|bit1|int_q~0_combout  = (\inst3|bit1|o_Sum~0_combout  & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(\inst3|bit1|o_Sum~0_combout ),
	.datab(gnd),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit1|int_q~0 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_PC|bit1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N25
dffeas \inst2|IF_ID_PC|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit1|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit1|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N28
cycloneive_lcell_comb \inst2|IF_ID_PC|bit0|int_q~2 (
// Equation(s):
// \inst2|IF_ID_PC|bit0|int_q~2_combout  = (!\inst6|Jump~1_combout  & (!\inst26~5_combout  & (\inst|bit0|int_q~q  $ (\PC_PLUS_1[0]~input_o ))))

	.dataa(\inst|bit0|int_q~q ),
	.datab(\PC_PLUS_1[0]~input_o ),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_PC|bit0|int_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit0|int_q~2 .lut_mask = 16'h0006;
defparam \inst2|IF_ID_PC|bit0|int_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N29
dffeas \inst2|IF_ID_PC|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_PC|bit0|int_q~2_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_PC|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_PC|bit0|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_PC|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N30
cycloneive_lcell_comb \inst7|bit1|o_CarryOut~0 (
// Equation(s):
// \inst7|bit1|o_CarryOut~0_combout  = (\inst2|IF_ID_Instruction_15_0|bit1|int_q~q  & ((\inst2|IF_ID_PC|bit1|int_q~q ) # ((\inst2|IF_ID_Instruction_15_0|bit0|int_q~q  & \inst2|IF_ID_PC|bit0|int_q~q )))) # (!\inst2|IF_ID_Instruction_15_0|bit1|int_q~q  & 
// (\inst2|IF_ID_PC|bit1|int_q~q  & (\inst2|IF_ID_Instruction_15_0|bit0|int_q~q  & \inst2|IF_ID_PC|bit0|int_q~q )))

	.dataa(\inst2|IF_ID_Instruction_15_0|bit1|int_q~q ),
	.datab(\inst2|IF_ID_PC|bit1|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit1|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit1|o_CarryOut~0 .lut_mask = 16'hE888;
defparam \inst7|bit1|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N22
cycloneive_lcell_comb \inst7|bit2|o_Sum~0 (
// Equation(s):
// \inst7|bit2|o_Sum~0_combout  = \inst7|bit1|o_CarryOut~0_combout  $ (\inst2|IF_ID_Instruction_15_0|bit2|int_q~q  $ (\inst2|IF_ID_PC|bit2|int_q~q ))

	.dataa(\inst7|bit1|o_CarryOut~0_combout ),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit2|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit2|o_Sum~0 .lut_mask = 16'hA55A;
defparam \inst7|bit2|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N2
cycloneive_lcell_comb \inst|bit2|int_q~0 (
// Equation(s):
// \inst|bit2|int_q~0_combout  = (\inst26~5_combout  & (\inst7|bit2|o_Sum~0_combout )) # (!\inst26~5_combout  & ((\inst3|bit2|o_Sum~0_combout )))

	.dataa(\inst7|bit2|o_Sum~0_combout ),
	.datab(\inst3|bit2|o_Sum~0_combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit2|int_q~0 .lut_mask = 16'hAACC;
defparam \inst|bit2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N3
dffeas \inst|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit2|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit2|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit2|int_q .is_wysiwyg = "true";
defparam \inst|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N12
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit1|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit1|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [1] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit1|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_Instruction_15_0|bit1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N13
dffeas \inst2|IF_ID_Instruction_15_0|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit1|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit1|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N20
cycloneive_lcell_comb \inst7|bit1|o_Sum~0 (
// Equation(s):
// \inst7|bit1|o_Sum~0_combout  = \inst2|IF_ID_Instruction_15_0|bit1|int_q~q  $ (\inst2|IF_ID_PC|bit1|int_q~q  $ (((\inst2|IF_ID_Instruction_15_0|bit0|int_q~q  & \inst2|IF_ID_PC|bit0|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_15_0|bit1|int_q~q ),
	.datab(\inst2|IF_ID_PC|bit1|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit1|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit1|o_Sum~0 .lut_mask = 16'h9666;
defparam \inst7|bit1|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N0
cycloneive_lcell_comb \inst|bit1|int_q~0 (
// Equation(s):
// \inst|bit1|int_q~0_combout  = (\inst26~5_combout  & ((\inst7|bit1|o_Sum~0_combout ))) # (!\inst26~5_combout  & (\inst3|bit1|o_Sum~0_combout ))

	.dataa(\inst3|bit1|o_Sum~0_combout ),
	.datab(\inst7|bit1|o_Sum~0_combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit1|int_q~0 .lut_mask = 16'hCCAA;
defparam \inst|bit1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N1
dffeas \inst|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit1|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit1|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit1|int_q .is_wysiwyg = "true";
defparam \inst|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N4
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit0|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit0|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [0] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit0|int_q~0 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_Instruction_15_0|bit0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N5
dffeas \inst2|IF_ID_Instruction_15_0|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit0|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit0|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N6
cycloneive_lcell_comb \inst7|bit0|o_Sum (
// Equation(s):
// \inst7|bit0|o_Sum~combout  = \inst2|IF_ID_Instruction_15_0|bit0|int_q~q  $ (\inst2|IF_ID_PC|bit0|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.datad(\inst2|IF_ID_PC|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst7|bit0|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|bit0|o_Sum .lut_mask = 16'h0FF0;
defparam \inst7|bit0|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N18
cycloneive_lcell_comb \inst3|bit0|o_Sum (
// Equation(s):
// \inst3|bit0|o_Sum~combout  = \PC_PLUS_1[0]~input_o  $ (\inst|bit0|int_q~q )

	.dataa(gnd),
	.datab(\PC_PLUS_1[0]~input_o ),
	.datac(\inst|bit0|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|bit0|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|bit0|o_Sum .lut_mask = 16'h3C3C;
defparam \inst3|bit0|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y62_N26
cycloneive_lcell_comb \inst|bit0|int_q~0 (
// Equation(s):
// \inst|bit0|int_q~0_combout  = (\inst26~5_combout  & (\inst7|bit0|o_Sum~combout )) # (!\inst26~5_combout  & ((\inst3|bit0|o_Sum~combout )))

	.dataa(\inst7|bit0|o_Sum~combout ),
	.datab(\inst3|bit0|o_Sum~combout ),
	.datac(gnd),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst|bit0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|bit0|int_q~0 .lut_mask = 16'hAACC;
defparam \inst|bit0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y62_N27
dffeas \inst|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst|bit0|int_q~0_combout ),
	.asdata(\inst2|IF_ID_Instruction_15_0|bit0|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|Jump~1_combout ),
	.ena(!\inst12|SEL_MUX_ID~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|bit0|int_q .is_wysiwyg = "true";
defparam \inst|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N6
cycloneive_lcell_comb \inst2|IF_ID_Instruction_31_16|bit1|int_q~1 (
// Equation(s):
// \inst2|IF_ID_Instruction_31_16|bit1|int_q~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & (!\inst26~5_combout  & !\inst6|Jump~1_combout ))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\inst26~5_combout ),
	.datad(\inst6|Jump~1_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_31_16|bit1|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit1|int_q~1 .lut_mask = 16'h000A;
defparam \inst2|IF_ID_Instruction_31_16|bit1|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N7
dffeas \inst2|IF_ID_Instruction_31_16|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_31_16|bit1|int_q~1_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_31_16|bit1|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_31_16|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N27
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit1|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N4
cycloneive_lcell_comb \inst12|SEL_MUX_ID~1 (
// Equation(s):
// \inst12|SEL_MUX_ID~1_combout  = (!\inst2|IF_ID_Instruction_31_16|bit4|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit1|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit3|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit2|int_q~q )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit4|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit1|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit3|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst12|SEL_MUX_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|SEL_MUX_ID~1 .lut_mask = 16'h0001;
defparam \inst12|SEL_MUX_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y62_N4
cycloneive_lcell_comb \inst12|SEL_MUX_ID~0 (
// Equation(s):
// \inst12|SEL_MUX_ID~0_combout  = (!\inst2|IF_ID_Instruction_31_16|bit8|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit7|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit6|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit9|int_q~q )))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit8|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit7|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit6|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit9|int_q~q ),
	.cin(gnd),
	.combout(\inst12|SEL_MUX_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|SEL_MUX_ID~0 .lut_mask = 16'h0001;
defparam \inst12|SEL_MUX_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N14
cycloneive_lcell_comb \inst12|SEL_MUX_ID~2 (
// Equation(s):
// \inst12|SEL_MUX_ID~2_combout  = (\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & (((!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & \inst12|SEL_MUX_ID~0_combout )))) # (!\inst2|IF_ID_Instruction_31_16|bit0|int_q~q  & ((\inst12|SEL_MUX_ID~1_combout ) # 
// ((!\inst2|IF_ID_Instruction_31_16|bit5|int_q~q  & \inst12|SEL_MUX_ID~0_combout ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit0|int_q~q ),
	.datab(\inst12|SEL_MUX_ID~1_combout ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit5|int_q~q ),
	.datad(\inst12|SEL_MUX_ID~0_combout ),
	.cin(gnd),
	.combout(\inst12|SEL_MUX_ID~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|SEL_MUX_ID~2 .lut_mask = 16'h4F44;
defparam \inst12|SEL_MUX_ID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N0
cycloneive_lcell_comb \inst12|SEL_MUX_ID~3 (
// Equation(s):
// \inst12|SEL_MUX_ID~3_combout  = (!\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q  & (!\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q  & (!\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q  & \inst33|PIPE_MEM_READ|int_q~q )))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.datab(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.datad(\inst33|PIPE_MEM_READ|int_q~q ),
	.cin(gnd),
	.combout(\inst12|SEL_MUX_ID~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|SEL_MUX_ID~3 .lut_mask = 16'h0100;
defparam \inst12|SEL_MUX_ID~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y65_N12
cycloneive_lcell_comb \inst12|SEL_MUX_ID~4 (
// Equation(s):
// \inst12|SEL_MUX_ID~4_combout  = (!\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q  & (\inst12|SEL_MUX_ID~2_combout  & (!\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q  & \inst12|SEL_MUX_ID~3_combout )))

	.dataa(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.datab(\inst12|SEL_MUX_ID~2_combout ),
	.datac(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.datad(\inst12|SEL_MUX_ID~3_combout ),
	.cin(gnd),
	.combout(\inst12|SEL_MUX_ID~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|SEL_MUX_ID~4 .lut_mask = 16'h0400;
defparam \inst12|SEL_MUX_ID~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N14
cycloneive_lcell_comb \inst11|mux_reg_write|b~0 (
// Equation(s):
// \inst11|mux_reg_write|b~0_combout  = (!\inst2|IF_ID_Instruction_31_16|bit13|int_q~q  & ((\inst2|IF_ID_Instruction_31_16|bit10|int_q~q  & (\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & \inst2|IF_ID_Instruction_31_16|bit15|int_q~q )) # 
// (!\inst2|IF_ID_Instruction_31_16|bit10|int_q~q  & (!\inst2|IF_ID_Instruction_31_16|bit11|int_q~q  & !\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ))))

	.dataa(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.datac(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst11|mux_reg_write|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_reg_write|b~0 .lut_mask = 16'h2001;
defparam \inst11|mux_reg_write|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y63_N28
cycloneive_lcell_comb \inst11|mux_reg_write|b~1 (
// Equation(s):
// \inst11|mux_reg_write|b~1_combout  = (!\inst12|SEL_MUX_ID~4_combout  & (!\inst2|IF_ID_Instruction_31_16|bit14|int_q~q  & (\inst11|mux_reg_write|b~0_combout  & !\inst2|IF_ID_Instruction_31_16|bit12|int_q~q )))

	.dataa(\inst12|SEL_MUX_ID~4_combout ),
	.datab(\inst2|IF_ID_Instruction_31_16|bit14|int_q~q ),
	.datac(\inst11|mux_reg_write|b~0_combout ),
	.datad(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst11|mux_reg_write|b~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|mux_reg_write|b~1 .lut_mask = 16'h0010;
defparam \inst11|mux_reg_write|b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y63_N29
dffeas \inst33|PIPE_REG_WRITE|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst11|mux_reg_write|b~1_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_REG_WRITE|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_REG_WRITE|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_REG_WRITE|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y65_N15
dffeas \inst35|PIPE_REG_WRITE|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_REG_WRITE|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_REG_WRITE|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_REG_WRITE|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_REG_WRITE|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y65_N28
cycloneive_lcell_comb \inst21|FORWARD_B[1]~3 (
// Equation(s):
// \inst21|FORWARD_B[1]~3_combout  = (!\inst21|FORWARD_A~4_combout  & !\inst21|FORWARD_B~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst21|FORWARD_A~4_combout ),
	.datad(\inst21|FORWARD_B~2_combout ),
	.cin(gnd),
	.combout(\inst21|FORWARD_B[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|FORWARD_B[1]~3 .lut_mask = 16'h000F;
defparam \inst21|FORWARD_B[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N6
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit15|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_31_16|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N7
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N12
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N13
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N22
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit14|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_31_16|bit14|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y62_N23
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y62_N29
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit14|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit13|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_31_16|bit13|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N17
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit13|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit12|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_31_16|bit12|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N3
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N14
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N15
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit11|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_31_16|bit11|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N3
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N24
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N25
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout  = \inst2|IF_ID_Instruction_31_16|bit10|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_31_16|bit10|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N28
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N29
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y62_N20
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y62_N21
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y65_N27
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit2|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y65_N23
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit1|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y22_N29
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit15|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N30
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N31
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N24
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N25
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N2
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N3
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N16
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N17
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y62_N18
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit10|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit10|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [10] & !\inst26~5_combout ))

	.dataa(\inst6|Jump~1_combout ),
	.datab(gnd),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit10|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit10|int_q~0 .lut_mask = 16'h0050;
defparam \inst2|IF_ID_Instruction_15_0|bit10|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y62_N19
dffeas \inst2|IF_ID_Instruction_15_0|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit10|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit10|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N0
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit10|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|IF_ID_Instruction_15_0|bit10|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N1
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N10
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N11
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N18
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit9|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit9|int_q~0_combout  = (!\inst6|Jump~1_combout  & (\inst1|altsyncram_component|auto_generated|q_a [9] & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst6|Jump~1_combout ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit9|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit9|int_q~0 .lut_mask = 16'h0030;
defparam \inst2|IF_ID_Instruction_15_0|bit9|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N19
dffeas \inst2|IF_ID_Instruction_15_0|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit9|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit9|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N18
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit9|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_15_0|bit9|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N19
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N1
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y62_N10
cycloneive_lcell_comb \inst2|IF_ID_Instruction_15_0|bit8|int_q~0 (
// Equation(s):
// \inst2|IF_ID_Instruction_15_0|bit8|int_q~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst6|Jump~1_combout  & !\inst26~5_combout ))

	.dataa(gnd),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst6|Jump~1_combout ),
	.datad(\inst26~5_combout ),
	.cin(gnd),
	.combout(\inst2|IF_ID_Instruction_15_0|bit8|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit8|int_q~0 .lut_mask = 16'h000C;
defparam \inst2|IF_ID_Instruction_15_0|bit8|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y62_N11
dffeas \inst2|IF_ID_Instruction_15_0|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst2|IF_ID_Instruction_15_0|bit8|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|IF_ID_Instruction_31_16|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|IF_ID_Instruction_15_0|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|IF_ID_Instruction_15_0|bit8|int_q .is_wysiwyg = "true";
defparam \inst2|IF_ID_Instruction_15_0|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N26
cycloneive_lcell_comb \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder (
// Equation(s):
// \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout  = \inst2|IF_ID_Instruction_15_0|bit8|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|IF_ID_Instruction_15_0|bit8|int_q~q ),
	.cin(gnd),
	.combout(\inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N27
dffeas \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q .is_wysiwyg = "true";
defparam \inst33|PIPE_INSTRUCTION_15_0|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y72_N13
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit8|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N11
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N8
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y28_N9
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N14
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y28_N15
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N20
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y28_N21
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N1
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst33|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y48_N24
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y48_N25
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N0
cycloneive_lcell_comb \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder (
// Equation(s):
// \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout  = \inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst33|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y72_N1
dffeas \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q .is_wysiwyg = "true";
defparam \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N8
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N9
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N4
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit14|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y62_N5
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit13|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit12|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N28
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N29
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y72_N3
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N6
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N7
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N6
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N7
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N3
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y72_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y72_N3
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N22
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y72_N23
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y62_N6
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y62_N7
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y65_N7
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit2|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y72_N0
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y72_N1
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y72_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y72_N3
dffeas \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_31_16|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_31_16|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N12
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit15|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N13
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit15|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit15|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y22_N11
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit14|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit14|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit14|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit14|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N20
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N21
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit13|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit13|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N26
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N27
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit12|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit12|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N20
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N21
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit11|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit11|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N22
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N23
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit10|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit10|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N8
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N9
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit9|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit9|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N24
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit8|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y72_N25
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y28_N3
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit6|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit6|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y28_N25
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit5|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst35|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit5|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N30
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y28_N31
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N10
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N11
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y72_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y72_N3
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y48_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y48_N3
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N2
cycloneive_lcell_comb \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder (
// Equation(s):
// \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout  = \inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst35|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y72_N3
dffeas \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_bar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|PIPE_INSTRUCTION_15_0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q .is_wysiwyg = "true";
defparam \inst36|PIPE_INSTRUCTION_15_0|bit0|int_q .power_up = "low";
// synopsys translate_on

assign REG_WRITE_EX_MEM = \REG_WRITE_EX_MEM~output_o ;

assign REG_WRITE_MEM_WB = \REG_WRITE_MEM_WB~output_o ;

assign PC_WRITE = \PC_WRITE~output_o ;

assign Forward_A[1] = \Forward_A[1]~output_o ;

assign Forward_A[0] = \Forward_A[0]~output_o ;

assign Forward_B[1] = \Forward_B[1]~output_o ;

assign Forward_B[0] = \Forward_B[0]~output_o ;

assign IF_ID_WRITE = \IF_ID_WRITE~output_o ;

assign ALU_res[7] = \ALU_res[7]~output_o ;

assign ALU_res[6] = \ALU_res[6]~output_o ;

assign ALU_res[5] = \ALU_res[5]~output_o ;

assign ALU_res[4] = \ALU_res[4]~output_o ;

assign ALU_res[3] = \ALU_res[3]~output_o ;

assign ALU_res[2] = \ALU_res[2]~output_o ;

assign ALU_res[1] = \ALU_res[1]~output_o ;

assign ALU_res[0] = \ALU_res[0]~output_o ;

assign data_memory[7] = \data_memory[7]~output_o ;

assign data_memory[6] = \data_memory[6]~output_o ;

assign data_memory[5] = \data_memory[5]~output_o ;

assign data_memory[4] = \data_memory[4]~output_o ;

assign data_memory[3] = \data_memory[3]~output_o ;

assign data_memory[2] = \data_memory[2]~output_o ;

assign data_memory[1] = \data_memory[1]~output_o ;

assign data_memory[0] = \data_memory[0]~output_o ;

assign entree_ALU_1[7] = \entree_ALU_1[7]~output_o ;

assign entree_ALU_1[6] = \entree_ALU_1[6]~output_o ;

assign entree_ALU_1[5] = \entree_ALU_1[5]~output_o ;

assign entree_ALU_1[4] = \entree_ALU_1[4]~output_o ;

assign entree_ALU_1[3] = \entree_ALU_1[3]~output_o ;

assign entree_ALU_1[2] = \entree_ALU_1[2]~output_o ;

assign entree_ALU_1[1] = \entree_ALU_1[1]~output_o ;

assign entree_ALU_1[0] = \entree_ALU_1[0]~output_o ;

assign entree_ALU_2[7] = \entree_ALU_2[7]~output_o ;

assign entree_ALU_2[6] = \entree_ALU_2[6]~output_o ;

assign entree_ALU_2[5] = \entree_ALU_2[5]~output_o ;

assign entree_ALU_2[4] = \entree_ALU_2[4]~output_o ;

assign entree_ALU_2[3] = \entree_ALU_2[3]~output_o ;

assign entree_ALU_2[2] = \entree_ALU_2[2]~output_o ;

assign entree_ALU_2[1] = \entree_ALU_2[1]~output_o ;

assign entree_ALU_2[0] = \entree_ALU_2[0]~output_o ;

assign Instruction_EX_MEM[31] = \Instruction_EX_MEM[31]~output_o ;

assign Instruction_EX_MEM[30] = \Instruction_EX_MEM[30]~output_o ;

assign Instruction_EX_MEM[29] = \Instruction_EX_MEM[29]~output_o ;

assign Instruction_EX_MEM[28] = \Instruction_EX_MEM[28]~output_o ;

assign Instruction_EX_MEM[27] = \Instruction_EX_MEM[27]~output_o ;

assign Instruction_EX_MEM[26] = \Instruction_EX_MEM[26]~output_o ;

assign Instruction_EX_MEM[25] = \Instruction_EX_MEM[25]~output_o ;

assign Instruction_EX_MEM[24] = \Instruction_EX_MEM[24]~output_o ;

assign Instruction_EX_MEM[23] = \Instruction_EX_MEM[23]~output_o ;

assign Instruction_EX_MEM[22] = \Instruction_EX_MEM[22]~output_o ;

assign Instruction_EX_MEM[21] = \Instruction_EX_MEM[21]~output_o ;

assign Instruction_EX_MEM[20] = \Instruction_EX_MEM[20]~output_o ;

assign Instruction_EX_MEM[19] = \Instruction_EX_MEM[19]~output_o ;

assign Instruction_EX_MEM[18] = \Instruction_EX_MEM[18]~output_o ;

assign Instruction_EX_MEM[17] = \Instruction_EX_MEM[17]~output_o ;

assign Instruction_EX_MEM[16] = \Instruction_EX_MEM[16]~output_o ;

assign Instruction_EX_MEM[15] = \Instruction_EX_MEM[15]~output_o ;

assign Instruction_EX_MEM[14] = \Instruction_EX_MEM[14]~output_o ;

assign Instruction_EX_MEM[13] = \Instruction_EX_MEM[13]~output_o ;

assign Instruction_EX_MEM[12] = \Instruction_EX_MEM[12]~output_o ;

assign Instruction_EX_MEM[11] = \Instruction_EX_MEM[11]~output_o ;

assign Instruction_EX_MEM[10] = \Instruction_EX_MEM[10]~output_o ;

assign Instruction_EX_MEM[9] = \Instruction_EX_MEM[9]~output_o ;

assign Instruction_EX_MEM[8] = \Instruction_EX_MEM[8]~output_o ;

assign Instruction_EX_MEM[7] = \Instruction_EX_MEM[7]~output_o ;

assign Instruction_EX_MEM[6] = \Instruction_EX_MEM[6]~output_o ;

assign Instruction_EX_MEM[5] = \Instruction_EX_MEM[5]~output_o ;

assign Instruction_EX_MEM[4] = \Instruction_EX_MEM[4]~output_o ;

assign Instruction_EX_MEM[3] = \Instruction_EX_MEM[3]~output_o ;

assign Instruction_EX_MEM[2] = \Instruction_EX_MEM[2]~output_o ;

assign Instruction_EX_MEM[1] = \Instruction_EX_MEM[1]~output_o ;

assign Instruction_EX_MEM[0] = \Instruction_EX_MEM[0]~output_o ;

assign Instruction_ID_EX[31] = \Instruction_ID_EX[31]~output_o ;

assign Instruction_ID_EX[30] = \Instruction_ID_EX[30]~output_o ;

assign Instruction_ID_EX[29] = \Instruction_ID_EX[29]~output_o ;

assign Instruction_ID_EX[28] = \Instruction_ID_EX[28]~output_o ;

assign Instruction_ID_EX[27] = \Instruction_ID_EX[27]~output_o ;

assign Instruction_ID_EX[26] = \Instruction_ID_EX[26]~output_o ;

assign Instruction_ID_EX[25] = \Instruction_ID_EX[25]~output_o ;

assign Instruction_ID_EX[24] = \Instruction_ID_EX[24]~output_o ;

assign Instruction_ID_EX[23] = \Instruction_ID_EX[23]~output_o ;

assign Instruction_ID_EX[22] = \Instruction_ID_EX[22]~output_o ;

assign Instruction_ID_EX[21] = \Instruction_ID_EX[21]~output_o ;

assign Instruction_ID_EX[20] = \Instruction_ID_EX[20]~output_o ;

assign Instruction_ID_EX[19] = \Instruction_ID_EX[19]~output_o ;

assign Instruction_ID_EX[18] = \Instruction_ID_EX[18]~output_o ;

assign Instruction_ID_EX[17] = \Instruction_ID_EX[17]~output_o ;

assign Instruction_ID_EX[16] = \Instruction_ID_EX[16]~output_o ;

assign Instruction_ID_EX[15] = \Instruction_ID_EX[15]~output_o ;

assign Instruction_ID_EX[14] = \Instruction_ID_EX[14]~output_o ;

assign Instruction_ID_EX[13] = \Instruction_ID_EX[13]~output_o ;

assign Instruction_ID_EX[12] = \Instruction_ID_EX[12]~output_o ;

assign Instruction_ID_EX[11] = \Instruction_ID_EX[11]~output_o ;

assign Instruction_ID_EX[10] = \Instruction_ID_EX[10]~output_o ;

assign Instruction_ID_EX[9] = \Instruction_ID_EX[9]~output_o ;

assign Instruction_ID_EX[8] = \Instruction_ID_EX[8]~output_o ;

assign Instruction_ID_EX[7] = \Instruction_ID_EX[7]~output_o ;

assign Instruction_ID_EX[6] = \Instruction_ID_EX[6]~output_o ;

assign Instruction_ID_EX[5] = \Instruction_ID_EX[5]~output_o ;

assign Instruction_ID_EX[4] = \Instruction_ID_EX[4]~output_o ;

assign Instruction_ID_EX[3] = \Instruction_ID_EX[3]~output_o ;

assign Instruction_ID_EX[2] = \Instruction_ID_EX[2]~output_o ;

assign Instruction_ID_EX[1] = \Instruction_ID_EX[1]~output_o ;

assign Instruction_ID_EX[0] = \Instruction_ID_EX[0]~output_o ;

assign Instruction_IF_ID[31] = \Instruction_IF_ID[31]~output_o ;

assign Instruction_IF_ID[30] = \Instruction_IF_ID[30]~output_o ;

assign Instruction_IF_ID[29] = \Instruction_IF_ID[29]~output_o ;

assign Instruction_IF_ID[28] = \Instruction_IF_ID[28]~output_o ;

assign Instruction_IF_ID[27] = \Instruction_IF_ID[27]~output_o ;

assign Instruction_IF_ID[26] = \Instruction_IF_ID[26]~output_o ;

assign Instruction_IF_ID[25] = \Instruction_IF_ID[25]~output_o ;

assign Instruction_IF_ID[24] = \Instruction_IF_ID[24]~output_o ;

assign Instruction_IF_ID[23] = \Instruction_IF_ID[23]~output_o ;

assign Instruction_IF_ID[22] = \Instruction_IF_ID[22]~output_o ;

assign Instruction_IF_ID[21] = \Instruction_IF_ID[21]~output_o ;

assign Instruction_IF_ID[20] = \Instruction_IF_ID[20]~output_o ;

assign Instruction_IF_ID[19] = \Instruction_IF_ID[19]~output_o ;

assign Instruction_IF_ID[18] = \Instruction_IF_ID[18]~output_o ;

assign Instruction_IF_ID[17] = \Instruction_IF_ID[17]~output_o ;

assign Instruction_IF_ID[16] = \Instruction_IF_ID[16]~output_o ;

assign Instruction_IF_ID[15] = \Instruction_IF_ID[15]~output_o ;

assign Instruction_IF_ID[14] = \Instruction_IF_ID[14]~output_o ;

assign Instruction_IF_ID[13] = \Instruction_IF_ID[13]~output_o ;

assign Instruction_IF_ID[12] = \Instruction_IF_ID[12]~output_o ;

assign Instruction_IF_ID[11] = \Instruction_IF_ID[11]~output_o ;

assign Instruction_IF_ID[10] = \Instruction_IF_ID[10]~output_o ;

assign Instruction_IF_ID[9] = \Instruction_IF_ID[9]~output_o ;

assign Instruction_IF_ID[8] = \Instruction_IF_ID[8]~output_o ;

assign Instruction_IF_ID[7] = \Instruction_IF_ID[7]~output_o ;

assign Instruction_IF_ID[6] = \Instruction_IF_ID[6]~output_o ;

assign Instruction_IF_ID[5] = \Instruction_IF_ID[5]~output_o ;

assign Instruction_IF_ID[4] = \Instruction_IF_ID[4]~output_o ;

assign Instruction_IF_ID[3] = \Instruction_IF_ID[3]~output_o ;

assign Instruction_IF_ID[2] = \Instruction_IF_ID[2]~output_o ;

assign Instruction_IF_ID[1] = \Instruction_IF_ID[1]~output_o ;

assign Instruction_IF_ID[0] = \Instruction_IF_ID[0]~output_o ;

assign Instruction_MEM_WB[31] = \Instruction_MEM_WB[31]~output_o ;

assign Instruction_MEM_WB[30] = \Instruction_MEM_WB[30]~output_o ;

assign Instruction_MEM_WB[29] = \Instruction_MEM_WB[29]~output_o ;

assign Instruction_MEM_WB[28] = \Instruction_MEM_WB[28]~output_o ;

assign Instruction_MEM_WB[27] = \Instruction_MEM_WB[27]~output_o ;

assign Instruction_MEM_WB[26] = \Instruction_MEM_WB[26]~output_o ;

assign Instruction_MEM_WB[25] = \Instruction_MEM_WB[25]~output_o ;

assign Instruction_MEM_WB[24] = \Instruction_MEM_WB[24]~output_o ;

assign Instruction_MEM_WB[23] = \Instruction_MEM_WB[23]~output_o ;

assign Instruction_MEM_WB[22] = \Instruction_MEM_WB[22]~output_o ;

assign Instruction_MEM_WB[21] = \Instruction_MEM_WB[21]~output_o ;

assign Instruction_MEM_WB[20] = \Instruction_MEM_WB[20]~output_o ;

assign Instruction_MEM_WB[19] = \Instruction_MEM_WB[19]~output_o ;

assign Instruction_MEM_WB[18] = \Instruction_MEM_WB[18]~output_o ;

assign Instruction_MEM_WB[17] = \Instruction_MEM_WB[17]~output_o ;

assign Instruction_MEM_WB[16] = \Instruction_MEM_WB[16]~output_o ;

assign Instruction_MEM_WB[15] = \Instruction_MEM_WB[15]~output_o ;

assign Instruction_MEM_WB[14] = \Instruction_MEM_WB[14]~output_o ;

assign Instruction_MEM_WB[13] = \Instruction_MEM_WB[13]~output_o ;

assign Instruction_MEM_WB[12] = \Instruction_MEM_WB[12]~output_o ;

assign Instruction_MEM_WB[11] = \Instruction_MEM_WB[11]~output_o ;

assign Instruction_MEM_WB[10] = \Instruction_MEM_WB[10]~output_o ;

assign Instruction_MEM_WB[9] = \Instruction_MEM_WB[9]~output_o ;

assign Instruction_MEM_WB[8] = \Instruction_MEM_WB[8]~output_o ;

assign Instruction_MEM_WB[7] = \Instruction_MEM_WB[7]~output_o ;

assign Instruction_MEM_WB[6] = \Instruction_MEM_WB[6]~output_o ;

assign Instruction_MEM_WB[5] = \Instruction_MEM_WB[5]~output_o ;

assign Instruction_MEM_WB[4] = \Instruction_MEM_WB[4]~output_o ;

assign Instruction_MEM_WB[3] = \Instruction_MEM_WB[3]~output_o ;

assign Instruction_MEM_WB[2] = \Instruction_MEM_WB[2]~output_o ;

assign Instruction_MEM_WB[1] = \Instruction_MEM_WB[1]~output_o ;

assign Instruction_MEM_WB[0] = \Instruction_MEM_WB[0]~output_o ;

assign RD_EX_MEM[4] = \RD_EX_MEM[4]~output_o ;

assign RD_EX_MEM[3] = \RD_EX_MEM[3]~output_o ;

assign RD_EX_MEM[2] = \RD_EX_MEM[2]~output_o ;

assign RD_EX_MEM[1] = \RD_EX_MEM[1]~output_o ;

assign RD_EX_MEM[0] = \RD_EX_MEM[0]~output_o ;

assign RD_MEM_WB[4] = \RD_MEM_WB[4]~output_o ;

assign RD_MEM_WB[3] = \RD_MEM_WB[3]~output_o ;

assign RD_MEM_WB[2] = \RD_MEM_WB[2]~output_o ;

assign RD_MEM_WB[1] = \RD_MEM_WB[1]~output_o ;

assign RD_MEM_WB[0] = \RD_MEM_WB[0]~output_o ;

assign RS_ID_EX[4] = \RS_ID_EX[4]~output_o ;

assign RS_ID_EX[3] = \RS_ID_EX[3]~output_o ;

assign RS_ID_EX[2] = \RS_ID_EX[2]~output_o ;

assign RS_ID_EX[1] = \RS_ID_EX[1]~output_o ;

assign RS_ID_EX[0] = \RS_ID_EX[0]~output_o ;

assign RT_ID_EX[4] = \RT_ID_EX[4]~output_o ;

assign RT_ID_EX[3] = \RT_ID_EX[3]~output_o ;

assign RT_ID_EX[2] = \RT_ID_EX[2]~output_o ;

assign RT_ID_EX[1] = \RT_ID_EX[1]~output_o ;

assign RT_ID_EX[0] = \RT_ID_EX[0]~output_o ;

endmodule
