#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  2 15:23:57 2019
# Process ID: 12848
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
source create_project.tcl
# set proj_name "RV32IM_PYNQ_Z2"
# if {[info exists ::create_path]} {
# 	set dest_dir $::create_path
# } else {
# 	set dest_dir [file normalize [file dirname [info script]]]
# }
# puts "INFO: Creating new project in $dest_dir"
INFO: Creating new project in /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# cd $dest_dir
# set part "xc7z020clg400-1"
# set brd_part "tul.com.tw:pynq-z2:part0:1.0"
# set origin_dir ".."
# set orig_proj_dir "[file normalize "$origin_dir/proj"]"
# set src_dir $origin_dir/src
# set repo_dir $origin_dir/repo
# set_param board.repoPaths "[file normalize "$repo_dir/board_files"]"
# create_project -force $proj_name $dest_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6545.172 ; gain = 170.031 ; free physical = 3803 ; free virtual = 20908
# set proj_dir [get_property directory [current_project]]
# set obj [get_projects $proj_name]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "part" $part $obj
# set_property "board_part" $brd_part $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "target_language" "Verilog" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet sources_2] ""]} {
#   create_fileset -srcset sources_2
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -srcset sim_1
# }
# set obj [get_filesets sources_1]
# add_files -quiet $src_dir/inc
# set_property "FILE_TYPE" "Verilog Header" [get_files -of_objects $obj]
# set obj [get_filesets sources_2]
# set_property "ip_repo_paths" "[file normalize $repo_dir]" $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/repo'.
# add_files -quiet $src_dir/hdl
# add_files -quiet [glob -nocomplain ../src/ip/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*.xcix]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xcix]
# add_files -fileset constrs_1 -quiet $src_dir/constraints
# add_files -fileset sim_1 -quiet $src_dir/sim
# add_files -quiet [glob -nocomplain ../src/others/*.hex]
# set obj [get_files *.hex]
# set_property "FILE_TYPE" "MEMORY INITIALIZATION FILES" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part $part -flow {Vivado Synthesis 2015} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2015" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" $part $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part $part -flow {Vivado Implementation 2015} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2015" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" $part $obj
# set_property "steps.opt_design.args.directive"   "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$proj_name"
INFO: Project created:RV32IM_PYNQ_Z2
# set bd_list [glob -nocomplain $src_dir/bd/*/*.bd]
# if {[llength $bd_list] != 0} {
#   add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $src_dir/bd/*/*.bd]
#   open_bd_design [glob -nocomplain $src_dir/bd/*/*.bd]
#   set design_name [get_bd_designs]
#   set file "$origin_dir/src/bd/$design_name/$design_name.bd"
#   set file [file normalize $file]
#   set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#   if { ![get_property "is_locked" $file_obj] } {
#     set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#   }
#  
#   # Generate the wrapper 
#   set design_name [get_bd_designs]
#   add_files -norecurse [make_wrapper -files [get_files $design_name.bd] -top -force]
# 
#   set obj [get_filesets sources_1]
#   set_property "top" "${design_name}_wrapper" $obj
# }
# set sdk_dir $origin_dir/sdk
# set hw_list [glob -nocomplain $sdk_dir/*hw_platform*]
# if {[llength $hw_list] != 0} {
#   foreach hw_plat $hw_list {
# 	file delete -force $hw_plat
#   }
# }
# delete_fileset sources_2
# set sdk_list [glob -nocomplain $sdk_dir/*]
# set sdk_list [lsearch -inline -all -not -exact $sdk_list "../sdk/.keep"]
# if {[llength $sdk_list] != 0} {
# 	exec xsct -eval "setws -switch ../sdk; importproject ../sdk"
# }
# set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {82.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {38.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.625} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.CLKOUT1_JITTER {166.534} CONFIG.CLKOUT1_PHASE_ERROR {182.328} CONFIG.CLKOUT2_JITTER {168.851} CONFIG.CLKOUT2_PHASE_ERROR {182.328}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clock_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clock_gen'...
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
launch_runs -jobs 2 cpu_clock_gen_synth_1
[Sat Nov  2 15:25:15 2019] Launched cpu_clock_gen_synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/cpu_clock_gen_synth_1/runme.log
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4ad58ba7a2d14a2087030b8179f96922 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=38.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov  2 15:25:59 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  2 15:25:59 2019...
run_program: Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 6924.469 ; gain = 0.000 ; free physical = 3360 ; free virtual = 20646
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4639882 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4639882 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4639882 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     196 x.x 0x00000000             sp <= 00003000
     197  8.0 0x00000004             sp <= 00003000
     198  3.3 0x00000008             sp <= 00002ffc
     199  2.7 0x0000000c             ra <= 00000010
     204  3.2 0x00000014             sp <= 00002fd4
     205  2.5 0x00000018             a5 <= 00002fd4
     206  2.3 0x0000001c             a4 <= 0000038f
     207  2.2 0x00000020               mem[00000fd4] <= 0000038f
     208  2.1 0x00000024             a1 <= 0000000a
     209  2.0 0x00000028             t1 <= 00000000
     210  1.9 0x0000002c             fp <= 000004d2
     211  1.8 0x00000030             s1 <= 00000224
     212  1.7 0x00000034             s2 <= 00001000
     213  1.7 0x00000038             s2 <= 00000911
     214  1.6 0x0000003c             s3 <= 000003b4
     215  1.6 0x00000040             s4 <= 00000306
     216  1.6 0x00000044             s5 <= 000001b0
     217  1.5 0x00000048             fp <= 00000b35
[        217] Error: wrong result written. Expected to write 0x00136864, but wrote 0x00000b35
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5400064 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 6950.195 ; gain = 25.727 ; free physical = 3249 ; free virtual = 20554
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4ad58ba7a2d14a2087030b8179f96922 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=38.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7172.348 ; gain = 0.000 ; free physical = 3276 ; free virtual = 20585
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4639882 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4639882 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4639882 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     196 x.x 0x00000000             sp <= 00003000
     197  8.0 0x00000004             sp <= 00003000
     198  3.3 0x00000008             sp <= 00002ffc
     199  2.7 0x0000000c             ra <= 00000010
     204  3.2 0x00000014             sp <= 00002fd4
     205  2.5 0x00000018             a5 <= 00002fd4
     206  2.3 0x0000001c             a4 <= 0000038f
     207  2.2 0x00000020               mem[00000fd4] <= 0000038f
     208  2.1 0x00000024             a1 <= 0000000a
     209  2.0 0x00000028             t1 <= 00000000
     210  1.9 0x0000002c             fp <= 000004d2
     211  1.8 0x00000030             s1 <= 00000224
     212  1.7 0x00000034             s2 <= 00001000
     213  1.7 0x00000038             s2 <= 00000911
     214  1.6 0x0000003c             s3 <= 000003b4
     215  1.6 0x00000040             s4 <= 00000306
     216  1.6 0x00000044             s5 <= 000001b0
     217  1.5 0x00000048             fp <= 00136864
     218  1.5 0x0000004c             s1 <= 002192f4
     219  1.5 0x00000050             s2 <= 000b3238
     220  1.4 0x00000054             s3 <= 00051a20
     221  1.4 0x00000058             s4 <= 00000000
     222  1.4 0x0000005c             s5 <= 00000000
     223  1.4 0x00000060             fp <= 0034fb58
     224  1.4 0x00000064             s2 <= ffd636e0
     225  1.3 0x00000068             s3 <= 0031e178
     226  1.3 0x0000006c             s4 <= 0034fb58
     227  1.3 0x00000070             s5 <= ffcb04a8
     228  1.3 0x00000074             fp <= 00568e4c
     229  1.3 0x00000078             s2 <= 0080576c
     230  1.3 0x0000007c             s3 <= 00676f34
     231  1.3 0x00000080             s4 <= 008b89a4
     232  1.3 0x00000084             s5 <= 008b89a4
     233  1.3 0x00000088             fp <= 0000038f
     235  1.3 0x0000008c             s2 <= 008053dd
     236  1.3 0x00000090             s3 <= 00676cbb
     237  1.3 0x00000094             s4 <= 008b8d33
     238  1.3 0x00000098             s5 <= 008b8615
     239  1.2 0x0000009c             fp <= 0000038f
     241  1.3 0x000000a0             s2 <= ff7fafb2
     242  1.3 0x000000a4             s3 <= 00676f34
     243  1.2 0x000000a8             s4 <= 008b90c2
     244  1.2 0x000000ac             s5 <= ff747d7a
     245  1.2 0x000000b0             fp <= 00219683
     246  1.2 0x000000b4             fp <= 00a1e6d1
     247  1.2 0x000000b8             s3 <= 00c689e5
     248  1.2 0x000000bc             s6 <= 00c379c5
     249  1.2 0x000000c0             s6 <= 0143ca13
     250  1.2 0x000000c4             s3 <= 018543f6
     251  1.2 0x000000c8             fp <= 00c379c5
     252  1.2 0x000000cc             fp <= 0143ca13
     253  1.2 0x000000d0             fp <= 01cf5ad5
     254  1.2 0x000000d4             s3 <= 004a1923
     255  1.2 0x000000d8             fp <= 01f0edc9
     256  1.2 0x000000dc             fp <= 02713e17
     257  1.2 0x000000e0             fp <= 02fcced9
     258  1.2 0x000000e4             s3 <= 02b6d7fa
     259  1.2 0x000000e8             s4 <= 0000038f
     261  1.2 0x000000ec             s1 <= 00219683
     262  1.2 0x000000f0             s2 <= ff7fac23
     263  1.2 0x000000f4             s3 <= 02b6d475
     264  1.2 0x000000f8             s4 <= 0000038f
     266  1.2 0x000000fc             s1 <= 00219a12
     267  1.2 0x00000100             s2 <= 0080576c
     268  1.2 0x00000104             s3 <= 02b6d7fa
     269  1.2 0x00000108             s5 <= 0000038f
     270  1.2 0x0000010c             t0 <= 00000000
     271  1.2 0x00000110             s1 <= 00219da1
     272  1.2 0x00000114             s2 <= 008053dd
     273  1.2 0x00000118             s3 <= 02b6d475
     274  1.2 0x0000011c             s5 <= 0000038f
     275  1.2 0x00000120             t0 <= 00000000
     276  1.1 0x00000124             s1 <= 0021a130
     277  1.1 0x00000128             s2 <= ff7fafb2
     278  1.1 0x0000012c             s3 <= 02b6d7fa
     279  1.1 0x00000130             t1 <= 00000001
     280  1.1 0x00000134               
     285  1.2 0x00000048             fp <= db61e360
     286  1.2 0x0000004c             s1 <= 0bcc11d4
     287  1.2 0x00000050             s2 <= a8aa92a6
     288  1.2 0x00000054             s3 <= 000ca9e1
     289  1.2 0x00000058             s4 <= 803c199d
     290  1.2 0x0000005c             s5 <= 67cda020
     291  1.2 0x00000060             fp <= e72df534
     292  1.2 0x00000064             s2 <= c17c9d72
     293  1.2 0x00000068             s3 <= e7215cd5
     294  1.2 0x0000006c             s4 <= 676a0ed1
     295  1.2 0x00000070             s5 <= 809faaec
     296  1.2 0x00000074             fp <= f2fa0708
     297  1.2 0x00000078             s2 <= 317d6996
     298  1.2 0x0000007c             s3 <= 15db5bdd
     299  1.2 0x00000080             s4 <= 5a6415d9
     300  1.1 0x00000084             s5 <= 725a5c1c
     301  1.1 0x00000088             fp <= 0000038f
     303  1.2 0x0000008c             s2 <= 317d6607
     304  1.2 0x00000090             s3 <= 15db5852
     305  1.2 0x00000094             s4 <= 5a641968
     306  1.1 0x00000098             s5 <= 725a588d
     307  1.1 0x0000009c             fp <= 0000038f
     309  1.2 0x000000a0             s2 <= ce829d88
     310  1.2 0x000000a4             s3 <= 15db5bdd
     311  1.2 0x000000a8             s4 <= 5a641cf7
     312  1.1 0x000000ac             s5 <= 8da5ab02
     313  1.1 0x000000b0             fp <= 0bcc1563
     314  1.1 0x000000b4             fp <= 3d4977db
     315  1.1 0x000000b8             s3 <= 28922c06
     316  1.1 0x000000bc             s6 <= 491589af
     317  1.1 0x000000c0             s6 <= 7a92ec27
     318  1.1 0x000000c4             s3 <= 5200c021
     319  1.1 0x000000c8             fp <= 491589af
     320  1.1 0x000000cc             fp <= 7a92ec27
     321  1.1 0x000000d0             fp <= d4f7091e
     322  1.1 0x000000d4             s3 <= 86f7c93f
     323  1.1 0x000000d8             fp <= e0c31af2
     324  1.1 0x000000dc             fp <= 12407d6a
     325  1.1 0x000000e0             fp <= 6ca49a61
     326  1.1 0x000000e4             s3 <= ea53535e
     327  1.1 0x000000e8             s4 <= 0000038f
     329  1.1 0x000000ec             s1 <= 0bcc1563
     330  1.1 0x000000f0             s2 <= ce8299f9
     331  1.1 0x000000f4             s3 <= ea5350d1
     332  1.1 0x000000f8             s4 <= 0000038f
     334  1.1 0x000000fc             s1 <= 0bcc18f2
     335  1.1 0x00000100             s2 <= 317d6996
     336  1.1 0x00000104             s3 <= ea53535e
     337  1.1 0x00000108             s5 <= 0000038f
     338  1.1 0x0000010c             t0 <= 00000000
     339  1.1 0x00000110             s1 <= 0bcc1c81
     340  1.1 0x00000114             s2 <= 317d6607
     341  1.1 0x00000118             s3 <= ea5350d1
     342  1.1 0x0000011c             s5 <= 0000038f
     343  1.1 0x00000120             t0 <= 00000000
     344  1.1 0x00000124             s1 <= 0bcc2010
     345  1.1 0x00000128             s2 <= ce829d88
     346  1.1 0x0000012c             s3 <= ea53535e
     347  1.1 0x00000130             t1 <= 00000002
     348  1.1 0x00000134               
     349  1.1 0x00000048             fp <= 9c3ad880
     350  1.1 0x0000004c             s1 <= 9020eff0
     351  1.1 0x00000050             s2 <= de85ab82
     352  1.1 0x00000054             s3 <= 000ca9e1
     353  1.1 0x00000058             s4 <= 30d65ec9
     354  1.1 0x0000005c             s5 <= 858cfb80
     355  1.1 0x00000060             fp <= 2c5bc870
     356  1.1 0x00000064             s2 <= b229e312
     357  1.1 0x00000068             s3 <= 2c576191
     358  1.1 0x0000006c             s4 <= 5d322739
     359  1.1 0x00000070             s5 <= 59313310
     360  1.1 0x00000074             fp <= bc7cb860
     361  1.1 0x00000078             s2 <= 0a52d54e
     362  1.1 0x0000007c             s3 <= 902bd9f1
     363  1.1 0x00000080             s4 <= 19aedf99
     364  1.1 0x00000084             s5 <= 634b8550
     365  1.1 0x00000088             fp <= 0000038f
     367  1.1 0x0000008c             s2 <= 0a52d1bf
     368  1.1 0x00000090             s3 <= 902bda7e
     369  1.1 0x00000094             s4 <= 19aee328
     370  1.1 0x00000098             s5 <= 634b81c1
     371  1.1 0x0000009c             fp <= 0000038f
     373  1.1 0x000000a0             s2 <= f5ad31d0
     374  1.1 0x000000a4             s3 <= 902bd9f1
     375  1.1 0x000000a8             s4 <= 19aee6b7
     376  1.1 0x000000ac             s5 <= 9cb481ce
     377  1.1 0x000000b0             fp <= 9020f37f
     378  1.1 0x000000b4             fp <= 9a73c1af
     379  1.1 0x000000b8             s3 <= 0a58185e
     380  1.1 0x000000bc             s6 <= 2a94b19f
     381  1.1 0x000000c0             s6 <= 34e77fcf
     382  1.1 0x000000c4             s3 <= 3ebf6791
     383  1.1 0x000000c8             fp <= 2a94b19f
     384  1.1 0x000000cc             fp <= 34e77fcf
     385  1.1 0x000000d0             fp <= 4e966686
     386  1.1 0x000000d4             s3 <= 70290117
     387  1.1 0x000000d8             fp <= deb75676
     388  1.1 0x000000dc             fp <= e90a24a6
     389  1.1 0x000000e0             fp <= 02b90b5d
     390  1.1 0x000000e4             s3 <= 72900a4a
     391  1.1 0x000000e8             s4 <= 0000038f
     393  1.1 0x000000ec             s1 <= 9020f37f
     394  1.1 0x000000f0             s2 <= f5ad2e41
     395  1.1 0x000000f4             s3 <= 729009c5
     396  1.1 0x000000f8             s4 <= 0000038f
     398  1.1 0x000000fc             s1 <= 9020f70e
     399  1.1 0x00000100             s2 <= 0a52d54e
     400  1.1 0x00000104             s3 <= 72900a4a
     401  1.1 0x00000108             s5 <= 0000038f
     402  1.1 0x0000010c             t0 <= 00000000
     403  1.1 0x00000110             s1 <= 9020fa9d
     404  1.1 0x00000114             s2 <= 0a52d1bf
     405  1.1 0x00000118             s3 <= 729009c5
     406  1.1 0x0000011c             s5 <= 0000038f
     407  1.1 0x00000120             t0 <= 00000000
     408  1.1 0x00000124             s1 <= 9020fe2c
     409  1.1 0x00000128             s2 <= f5ad31d0
     410  1.1 0x0000012c             s3 <= 72900a4a
     411  1.1 0x00000130             t1 <= 00000003
     412  1.1 0x00000134               
     413  1.1 0x00000048             fp <= 4b30efc0
     414  1.1 0x0000004c             s1 <= 6d028620
     415  1.1 0x00000050             s2 <= ae949d56
     416  1.1 0x00000054             s3 <= 000ca9e1
     417  1.1 0x00000058             s4 <= 43cfd1a1
     418  1.1 0x0000005c             s5 <= 69c21c40
     419  1.1 0x00000060             fp <= b83375e0
     420  1.1 0x00000064             s2 <= f6612776
     421  1.1 0x00000068             s3 <= b83fdc01
     422  1.1 0x0000006c             s4 <= fc034781
     423  1.1 0x00000070             s5 <= b18ea660
     424  1.1 0x00000074             fp <= 2535fc00
     425  1.1 0x00000078             s2 <= 2ed4d48a
     426  1.1 0x0000007c             s3 <= 9d0a2001
     427  1.1 0x00000080             s4 <= 21394381
     428  1.1 0x00000084             s5 <= 73a755a0
     429  1.1 0x00000088             fp <= 0000038f
     431  1.1 0x0000008c             s2 <= 2ed4d0fb
     432  1.1 0x00000090             s3 <= 9d0a238e
     433  1.1 0x00000094             s4 <= 21394710
     434  1.1 0x00000098             s5 <= 73a75211
     435  1.1 0x0000009c             fp <= 0000038f
     437  1.1 0x000000a0             s2 <= d12b3294
     438  1.1 0x000000a4             s3 <= 9d0a2001
     439  1.1 0x000000a8             s4 <= 21394a9f
     440  1.1 0x000000ac             s5 <= 8c58b17e
     441  1.1 0x000000b0             fp <= 6d0289af
     442  1.1 0x000000b4             fp <= 9bd7571b
     443  1.1 0x000000b8             s3 <= 06dd771a
     444  1.1 0x000000bc             s6 <= 08d9dd3b
     445  1.1 0x000000c0             s6 <= 37aeaaa7
     446  1.1 0x000000c4             s3 <= 3173ddbd
     447  1.1 0x000000c8             fp <= 08d9dd3b
     448  1.1 0x000000cc             fp <= 37aeaaa7
     449  1.1 0x000000d0             fp <= 58e7f546
     450  1.1 0x000000d4             s3 <= 699428fb
     451  1.1 0x000000d8             fp <= c5ea7b66
     452  1.1 0x000000dc             fp <= f4bf48d2
     453  1.1 0x000000e0             fp <= 15f89371
     454  1.1 0x000000e4             s3 <= 7c6cbb8a
     455  1.1 0x000000e8             s4 <= 0000038f
     457  1.1 0x000000ec             s1 <= 6d0289af
     458  1.1 0x000000f0             s2 <= d12b2f05
     459  1.1 0x000000f4             s3 <= 7c6cb805
     460  1.1 0x000000f8             s4 <= 0000038f
     462  1.1 0x000000fc             s1 <= 6d028d3e
     463  1.1 0x00000100             s2 <= 2ed4d48a
     464  1.1 0x00000104             s3 <= 7c6cbb8a
     465  1.1 0x00000108             s5 <= 0000038f
     466  1.1 0x0000010c             t0 <= 00000000
     467  1.1 0x00000110             s1 <= 6d0290cd
     468  1.1 0x00000114             s2 <= 2ed4d0fb
     469  1.1 0x00000118             s3 <= 7c6cb805
     470  1.1 0x0000011c             s5 <= 0000038f
     471  1.1 0x00000120             t0 <= 00000000
     472  1.1 0x00000124             s1 <= 6d02945c
     473  1.1 0x00000128             s2 <= d12b3294
     474  1.1 0x0000012c             s3 <= 7c6cbb8a
     475  1.1 0x00000130             t1 <= 00000004
     476  1.1 0x00000134               
     477  1.1 0x00000048             fp <= 8debbd30
     478  1.1 0x0000004c             s1 <= 55ab5fc8
     479  1.1 0x00000050             s2 <= c6ef6016
     480  1.1 0x00000054             s3 <= 000ca9e1
     481  1.1 0x00000058             s4 <= 26914849
     482  1.1 0x0000005c             s5 <= 070a4a50
     483  1.1 0x00000060             fp <= e3971cf8
     484  1.1 0x00000064             s2 <= e358431e
     485  1.1 0x00000068             s3 <= e39bb519
     486  1.1 0x0000006c             s4 <= 0a286541
     487  1.1 0x00000070             s5 <= 23732d58
     488  1.1 0x00000074             fp <= 39427cc0
     489  1.1 0x00000078             s2 <= 55ea39a2
     490  1.1 0x0000007c             s3 <= dad9c9d9
     491  1.1 0x00000080             s4 <= 436ae201
     492  1.1 0x00000084             s5 <= 15cf4f68
     493  1.1 0x00000088             fp <= 0000038f
     495  1.1 0x0000008c             s2 <= 55ea3613
     496  1.1 0x00000090             s3 <= dad9ca56
     497  1.1 0x00000094             s4 <= 436ae590
     498  1.1 0x00000098             s5 <= 15cf4bd9
     499  1.1 0x0000009c             fp <= 0000038f
     501  1.1 0x000000a0             s2 <= aa15cd7c
     502  1.1 0x000000a4             s3 <= dad9c9d9
     503  1.1 0x000000a8             s4 <= 436ae91f
     504  1.1 0x000000ac             s5 <= ea30b7b6
     505  1.1 0x000000b0             fp <= 55ab6357
     506  1.1 0x000000b4             fp <= ab9595db
     507  1.1 0x000000b8             s3 <= 714c5c02
     508  1.1 0x000000bc             s6 <= 0140f5a3
     509  1.1 0x000000c0             s6 <= 572b2827
     510  1.1 0x000000c4             s3 <= 26677425
     511  1.1 0x000000c8             fp <= 0140f5a3
     512  1.1 0x000000cc             fp <= 572b2827
     513  1.1 0x000000d0             fp <= 9a961146
     514  1.1 0x000000d4             s3 <= bcf16563
     515  1.1 0x000000d8             fp <= f041710e
     516  1.1 0x000000dc             fp <= 462ba392
     517  1.1 0x000000e0             fp <= 89968cb1
     518  1.1 0x000000e4             s3 <= 3567e9d2
     519  1.1 0x000000e8             s4 <= 0000038f
     521  1.1 0x000000ec             s1 <= 55ab6357
     522  1.1 0x000000f0             s2 <= aa15c9ed
     523  1.1 0x000000f4             s3 <= 3567ea5d
     524  1.1 0x000000f8             s4 <= 0000038f
     526  1.1 0x000000fc             s1 <= 55ab66e6
     527  1.1 0x00000100             s2 <= 55ea39a2
     528  1.1 0x00000104             s3 <= 3567e9d2
     529  1.1 0x00000108             s5 <= 0000038f
     530  1.1 0x0000010c             t0 <= 00000000
     531  1.1 0x00000110             s1 <= 55ab6a75
     532  1.1 0x00000114             s2 <= 55ea3613
     533  1.1 0x00000118             s3 <= 3567ea5d
     534  1.1 0x0000011c             s5 <= 0000038f
     535  1.1 0x00000120             t0 <= 00000000
     536  1.1 0x00000124             s1 <= 55ab6e04
     537  1.1 0x00000128             s2 <= aa15cd7c
     538  1.1 0x0000012c             s3 <= 3567e9d2
     539  1.1 0x00000130             t1 <= 00000005
     540  1.1 0x00000134               
     541  1.1 0x00000048             fp <= 74767df0
     542  1.1 0x0000004c             s1 <= b6cc6bb8
     543  1.1 0x00000050             s2 <= 0cc9124e
     544  1.1 0x00000054             s3 <= 000ca9e1
     545  1.1 0x00000058             s4 <= 3293e2c9
     546  1.1 0x0000005c             s5 <= f90aaf90
     547  1.1 0x00000060             fp <= 2b42e9a8
     548  1.1 0x00000064             s2 <= e18628a6
     549  1.1 0x00000068             s3 <= 2b4e4049
     550  1.1 0x0000006c             s4 <= 5dd6cc71
     551  1.1 0x00000070             s5 <= cdc7c5e8
     552  1.1 0x00000074             fp <= e20f5560
     553  1.1 0x00000078             s2 <= 00892cba
     554  1.1 0x0000007c             s3 <= c9411529
     555  1.1 0x00000080             s4 <= 3fe621d1
     556  1.1 0x00000084             s5 <= 14478f78
     557  1.1 0x00000088             fp <= 0000038f
     559  1.1 0x0000008c             s2 <= 0089292b
     560  1.1 0x00000090             s3 <= c94116a6
     561  1.1 0x00000094             s4 <= 3fe62560
     562  1.1 0x00000098             s5 <= 14478be9
     563  1.1 0x0000009c             fp <= 0000038f
     565  1.1 0x000000a0             s2 <= ff76da64
     566  1.1 0x000000a4             s3 <= c9411529
     567  1.1 0x000000a8             s4 <= 3fe628ef
     568  1.1 0x000000ac             s5 <= ebb877a6
     569  1.1 0x000000b0             fp <= b6cc6f47
     570  1.1 0x000000b4             fp <= b75594e3
     571  1.1 0x000000b8             s3 <= 7e1481ca
     572  1.1 0x000000bc             s6 <= 6e22009b
     573  1.1 0x000000c0             s6 <= 6eab2637
     574  1.1 0x000000c4             s3 <= 10bfa7fd
     575  1.1 0x000000c8             fp <= 6e22009b
     576  1.1 0x000000cc             fp <= 6eab2637
     577  1.1 0x000000d0             fp <= ae914f26
     578  1.1 0x000000d4             s3 <= be2ee8db
     579  1.1 0x000000d8             fp <= 655dbade
     580  1.1 0x000000dc             fp <= 65e6e07a
     581  1.1 0x000000e0             fp <= a5cd0969
     582  1.1 0x000000e4             s3 <= 1be3e1b2
     583  1.1 0x000000e8             s4 <= 0000038f
     585  1.1 0x000000ec             s1 <= b6cc6f47
     586  1.1 0x000000f0             s2 <= ff76d6d5
     587  1.1 0x000000f4             s3 <= 1be3e23d
     588  1.1 0x000000f8             s4 <= 0000038f
     590  1.1 0x000000fc             s1 <= b6cc72d6
     591  1.1 0x00000100             s2 <= 00892cba
     592  1.1 0x00000104             s3 <= 1be3e1b2
     593  1.1 0x00000108             s5 <= 0000038f
     594  1.1 0x0000010c             t0 <= 00000000
     595  1.1 0x00000110             s1 <= b6cc7665
     596  1.1 0x00000114             s2 <= 0089292b
     597  1.1 0x00000118             s3 <= 1be3e23d
     598  1.1 0x0000011c             s5 <= 0000038f
     599  1.1 0x00000120             t0 <= 00000000
     600  1.1 0x00000124             s1 <= b6cc79f4
     601  1.1 0x00000128             s2 <= ff76da64
     602  1.1 0x0000012c             s3 <= 1be3e1b2
     603  1.1 0x00000130             t1 <= 00000006
     604  1.1 0x00000134               
     605  1.1 0x00000048             fp <= ca316b50
     606  1.1 0x0000004c             s1 <= 4941bd88
     607  1.1 0x00000050             s2 <= 3ff0286e
     608  1.1 0x00000054             s3 <= 000ca9e1
     609  1.1 0x00000058             s4 <= d30cfdb9
     610  1.1 0x0000005c             s5 <= d4fbee30
     611  1.1 0x00000060             fp <= 137328d8
     612  1.1 0x00000064             s2 <= 2c7cff96
     613  1.0 0x00000068             s3 <= 137f8139
     614  1.0 0x0000006c             s4 <= e6802691
     615  1.0 0x00000070             s5 <= c188c558
     616  1.0 0x00000074             fp <= 5cb4e660
     617  1.0 0x00000078             s2 <= 3037e6ca
     618  1.0 0x0000007c             s3 <= 4fcb6759
     619  1.0 0x00000080             s4 <= 43350cf1
     620  1.0 0x00000084             s5 <= 9b2c2108
     621  1.0 0x00000088             fp <= 0000038f
     623  1.1 0x0000008c             s2 <= 3037e33b
     624  1.0 0x00000090             s3 <= 4fcb64d6
     625  1.0 0x00000094             s4 <= 43351080
     626  1.0 0x00000098             s5 <= 9b2c1d79
     627  1.0 0x0000009c             fp <= 0000038f
     629  1.1 0x000000a0             s2 <= cfc82054
     630  1.1 0x000000a4             s3 <= 4fcb6759
     631  1.1 0x000000a8             s4 <= 4335140f
     632  1.1 0x000000ac             s5 <= 64d3e616
     633  1.1 0x000000b0             fp <= 4941c117
     634  1.1 0x000000b4             fp <= 7979a0c3
     635  1.0 0x000000b8             s3 <= 36b2c79a
     636  1.0 0x000000bc             s6 <= c2bb5e4b
     637  1.0 0x000000c0             s6 <= f2f33df7
     638  1.0 0x000000c4             s3 <= c441fa6d
     639  1.0 0x000000c8             fp <= c2bb5e4b
     640  1.0 0x000000cc             fp <= f2f33df7
     641  1.0 0x000000d0             fp <= 36285206
     642  1.0 0x000000d4             s3 <= f269a86b
     643  1.0 0x000000d8             fp <= 7f6a0f8e
     644  1.0 0x000000dc             fp <= afa1ef3a
     645  1.0 0x000000e0             fp <= f2d70349
     646  1.0 0x000000e4             s3 <= 00beab22
     647  1.0 0x000000e8             s4 <= 0000038f
     649  1.0 0x000000ec             s1 <= 4941c117
     650  1.0 0x000000f0             s2 <= cfc81cc5
     651  1.0 0x000000f4             s3 <= 00bea8ad
     652  1.0 0x000000f8             s4 <= 0000038f
     654  1.1 0x000000fc             s1 <= 4941c4a6
     655  1.1 0x00000100             s2 <= 3037e6ca
     656  1.1 0x00000104             s3 <= 00beab22
     657  1.0 0x00000108             s5 <= 0000038f
     658  1.0 0x0000010c             t0 <= 00000000
     659  1.0 0x00000110             s1 <= 4941c835
     660  1.0 0x00000114             s2 <= 3037e33b
     661  1.0 0x00000118             s3 <= 00bea8ad
     662  1.0 0x0000011c             s5 <= 0000038f
     663  1.0 0x00000120             t0 <= 00000000
     664  1.0 0x00000124             s1 <= 4941cbc4
     665  1.0 0x00000128             s2 <= cfc82054
     666  1.0 0x0000012c             s3 <= 00beab22
     667  1.0 0x00000130             t1 <= 00000007
     668  1.0 0x00000134               
     669  1.0 0x00000048             fp <= f02f5c50
     670  1.0 0x0000004c             s1 <= 44846728
     671  1.0 0x00000050             s2 <= a682fdfe
     672  1.0 0x00000054             s3 <= 000ca9e1
     673  1.0 0x00000058             s4 <= 8f9981f9
     674  1.0 0x0000005c             s5 <= 46a12130
     675  1.0 0x00000060             fp <= 34b3c378
     676  1.0 0x00000064             s2 <= 71cf3a86
     677  1.0 0x00000068             s3 <= 34bf6a99
     678  1.0 0x0000006c             s4 <= c44d4571
     679  1.0 0x00000070             s5 <= 11ed5db8
     680  1.0 0x00000074             fp <= 79382aa0
     681  1.0 0x00000078             s2 <= 0768f01a
     682  1.0 0x0000007c             s3 <= 4d874039
     683  1.0 0x00000080             s4 <= 3d857011
     684  1.0 0x00000084             s5 <= 674acce8
     685  1.0 0x00000088             fp <= 0000038f
     687  1.0 0x0000008c             s2 <= 0768ec8b
     688  1.0 0x00000090             s3 <= 4d8743b6
     689  1.0 0x00000094             s4 <= 3d8573a0
     690  1.0 0x00000098             s5 <= 674ac959
     691  1.0 0x0000009c             fp <= 0000038f
     693  1.0 0x000000a0             s2 <= f8971704
     694  1.0 0x000000a4             s3 <= 4d874039
     695  1.0 0x000000a8             s4 <= 3d85772f
     696  1.0 0x000000ac             s5 <= 98b53a36
     697  1.0 0x000000b0             fp <= 44846ab7
     698  1.0 0x000000b4             fp <= 4bed53b3
     699  1.0 0x000000b8             s3 <= 066a138a
     700  1.0 0x000000bc             s6 <= 9071badb
     701  1.0 0x000000c0             s6 <= 97daa3d7
     702  1.0 0x000000c4             s3 <= 91b0b05d
     703  1.0 0x000000c8             fp <= 9071badb
     704  1.0 0x000000cc             fp <= 97daa3d7
     705  1.0 0x000000d0             fp <= d5601b06
     706  1.0 0x000000d4             s3 <= 44d0ab5b
     707  1.0 0x000000d8             fp <= 19e4822e
     708  1.0 0x000000dc             fp <= 214d6b2a
     709  1.0 0x000000e0             fp <= 5ed2e259
     710  1.0 0x000000e4             s3 <= 1a024902
     711  1.0 0x000000e8             s4 <= 0000038f
     713  1.0 0x000000ec             s1 <= 44846ab7
     714  1.0 0x000000f0             s2 <= f8971375
     715  1.0 0x000000f4             s3 <= 1a024a8d
     716  1.0 0x000000f8             s4 <= 0000038f
     718  1.0 0x000000fc             s1 <= 44846e46
     719  1.0 0x00000100             s2 <= 0768f01a
     720  1.0 0x00000104             s3 <= 1a024902
     721  1.0 0x00000108             s5 <= 0000038f
     722  1.0 0x0000010c             t0 <= 00000000
     723  1.0 0x00000110             s1 <= 448471d5
     724  1.0 0x00000114             s2 <= 0768ec8b
     725  1.0 0x00000118             s3 <= 1a024a8d
     726  1.0 0x0000011c             s5 <= 0000038f
     727  1.0 0x00000120             t0 <= 00000000
     728  1.0 0x00000124             s1 <= 44847564
     729  1.0 0x00000128             s2 <= f8971704
     730  1.0 0x0000012c             s3 <= 1a024902
     731  1.0 0x00000130             t1 <= 00000008
     732  1.0 0x00000134               
     733  1.0 0x00000048             fp <= 1699d190
     734  1.0 0x0000004c             s1 <= 9cc65208
     735  1.0 0x00000050             s2 <= 8e21ce1e
     736  1.0 0x00000054             s3 <= 000ca9e1
     737  1.0 0x00000058             s4 <= 630d0a19
     738  1.0 0x0000005c             s5 <= 503daff0
     739  1.0 0x00000060             fp <= b3602398
     740  1.0 0x00000064             s2 <= dac1aa86
     741  1.0 0x00000068             s3 <= b36c8a79
     742  1.0 0x0000006c             s4 <= 166d2db1
     743  1.0 0x00000070             s5 <= 9cdd8c58
     744  1.0 0x00000074             fp <= 502675a0
     745  1.0 0x00000078             s2 <= 7564cb1a
     746  1.0 0x0000007c             s3 <= e34affd9
     747  1.0 0x00000080             s4 <= 6693a351
     748  1.0 0x00000084             s5 <= b348e948
     749  1.0 0x00000088             fp <= 0000038f
     751  1.0 0x0000008c             s2 <= 7564c78b
     752  1.0 0x00000090             s3 <= e34afc56
     753  1.0 0x00000094             s4 <= 6693a6e0
     754  1.0 0x00000098             s5 <= b348e5b9
     755  1.0 0x0000009c             fp <= 0000038f
     757  1.0 0x000000a0             s2 <= 8a9b3c04
     758  1.0 0x000000a4             s3 <= e34affd9
     759  1.0 0x000000a8             s4 <= 6693aa6f
     760  1.0 0x000000ac             s5 <= 4cb71dd6
     761  1.0 0x000000b0             fp <= 9cc65597
     762  1.0 0x000000b4             fp <= 122b1993
     763  1.0 0x000000b8             s3 <= f161e64a
     764  1.0 0x000000bc             s6 <= aef16b9b
     765  1.0 0x000000c0             s6 <= 24562f97
     766  1.0 0x000000c4             s3 <= d537c9dd
     767  1.0 0x000000c8             fp <= aef16b9b
     768  1.0 0x000000cc             fp <= 24562f97
     769  1.0 0x000000d0             fp <= 8ae9da06
     770  1.0 0x000000d4             s3 <= 5fde13db
     771  1.0 0x000000d8             fp <= 27b02c0e
     772  1.0 0x000000dc             fp <= 9d14f00a
     773  1.0 0x000000e0             fp <= 03a89a79
     774  1.0 0x000000e4             s3 <= 5c7689a2
     775  1.0 0x000000e8             s4 <= 0000038f
     777  1.0 0x000000ec             s1 <= 9cc65597
     778  1.0 0x000000f0             s2 <= 8a9b3875
     779  1.0 0x000000f4             s3 <= 5c768a2d
     780  1.0 0x000000f8             s4 <= 0000038f
     782  1.0 0x000000fc             s1 <= 9cc65926
     783  1.0 0x00000100             s2 <= 7564cb1a
     784  1.0 0x00000104             s3 <= 5c7689a2
     785  1.0 0x00000108             s5 <= 0000038f
     786  1.0 0x0000010c             t0 <= 00000000
     787  1.0 0x00000110             s1 <= 9cc65cb5
     788  1.0 0x00000114             s2 <= 7564c78b
     789  1.0 0x00000118             s3 <= 5c768a2d
     790  1.0 0x0000011c             s5 <= 0000038f
     791  1.0 0x00000120             t0 <= 00000000
     792  1.0 0x00000124             s1 <= 9cc66044
     793  1.0 0x00000128             s2 <= 8a9b3c04
     794  1.0 0x0000012c             s3 <= 5c7689a2
     795  1.0 0x00000130             t1 <= 00000009
     796  1.0 0x00000134               
     797  1.0 0x00000048             fp <= e2d57110
     798  1.0 0x0000004c             s1 <= e3321e88
     799  1.0 0x00000050             s2 <= 09d3c77e
     800  1.0 0x00000054             s3 <= 000ca9e1
     801  1.0 0x00000058             s4 <= 4eb35a59
     802  1.0 0x0000005c             s5 <= 3707a070
     803  1.0 0x00000060             fp <= c6078f98
     804  1.0 0x00000064             s2 <= 43cc37e6
     805  1.0 0x00000068             s3 <= c60b2679
     806  1.0 0x0000006c             s4 <= 14bae9f1
     807  1.0 0x00000070             s5 <= 710010d8
     808  1.0 0x00000074             fp <= a939ae20
     809  1.0 0x00000078             s2 <= 656d763a
     810  1.0 0x0000007c             s3 <= 6f328859
     811  1.0 0x00000080             s4 <= bdf49811
     812  1.0 0x00000084             s5 <= 38399d48
     813  1.0 0x00000088             fp <= 0000038f
     815  1.0 0x0000008c             s2 <= 656d72ab
     816  1.0 0x00000090             s3 <= 6f328bd6
     817  1.0 0x00000094             s4 <= bdf49ba0
     818  1.0 0x00000098             s5 <= 383999b9
     819  1.0 0x0000009c             fp <= 0000038f
     821  1.0 0x000000a0             s2 <= 9a9290e4
     822  1.0 0x000000a4             s3 <= 6f328859
     823  1.0 0x000000a8             s4 <= bdf49f2f
     824  1.0 0x000000ac             s5 <= c7c669d6
     825  1.0 0x000000b0             fp <= e3322217
     826  1.0 0x000000b4             fp <= 489f9133
     827  1.0 0x000000b8             s3 <= 27ad196a
     828  1.0 0x000000bc             s6 <= 2bd1afbb
     829  1.0 0x000000c0             s6 <= 913f1ed7
     830  1.0 0x000000c4             s3 <= b69207bd
     831  1.0 0x000000c8             fp <= 2bd1afbb
     832  1.0 0x000000cc             fp <= 913f1ed7
     833  1.0 0x000000d0             fp <= 4f33be06
     834  1.0 0x000000d4             s3 <= f9a1b9bb
     835  1.0 0x000000d8             fp <= 3265dc8e
     836  1.0 0x000000dc             fp <= 97d34baa
     837  1.0 0x000000e0             fp <= 55c7ead9
     838  1.0 0x000000e4             s3 <= ac665362
     839  1.0 0x000000e8             s4 <= 0000038f
     841  1.0 0x000000ec             s1 <= e3322217
     842  1.0 0x000000f0             s2 <= 9a928d55
     843  1.0 0x000000f4             s3 <= ac6650ed
     844  1.0 0x000000f8             s4 <= 0000038f
     846  1.0 0x000000fc             s1 <= e33225a6
     847  1.0 0x00000100             s2 <= 656d763a
     848  1.0 0x00000104             s3 <= ac665362
     849  1.0 0x00000108             s5 <= 0000038f
     850  1.0 0x0000010c             t0 <= 00000000
     851  1.0 0x00000110             s1 <= e3322935
     852  1.0 0x00000114             s2 <= 656d72ab
     853  1.0 0x00000118             s3 <= ac6650ed
     854  1.0 0x0000011c             s5 <= 0000038f
     855  1.0 0x00000120             t0 <= 00000000
     856  1.0 0x00000124             s1 <= e3322cc4
     857  1.0 0x00000128             s2 <= 9a9290e4
     858  1.0 0x0000012c             s3 <= ac665362
     859  1.0 0x00000130             t1 <= 0000000a
     860  1.0 0x00000134               
     865  1.0 0x00000138             sp <= 00002ffc
     866  1.0 0x0000013c               
     871  1.1 0x00000010               
$finish called at time : 16174787 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7172.348 ; gain = 0.000 ; free physical = 3204 ; free virtual = 20520
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 7172.348 ; gain = 0.000 ; free physical = 3204 ; free virtual = 20520
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 7172.348 ; gain = 0.000 ; free physical = 3204 ; free virtual = 20520
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Sat Nov  2 15:30:11 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Sat Nov  2 15:30:11 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 7785.141 ; gain = 13.004 ; free physical = 2404 ; free virtual = 19925
Restored from archive | CPU: 0.440000 secs | Memory: 9.242157 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 7785.141 ; gain = 13.004 ; free physical = 2404 ; free virtual = 19925
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7785.141 ; gain = 0.000 ; free physical = 2405 ; free virtual = 19926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 7961.297 ; gain = 753.938 ; free physical = 2287 ; free virtual = 19815
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
[Sat Nov  2 15:33:59 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 15:38:27 2019...
