Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/a/d/adamy/Desktop/6.111/final_project/6111phone2/6111phone/randomness_tester_project/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/a/d/adamy/Desktop/6.111/final_project/6111phone2/6111phone/randomness_tester_project/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../../Lab4/Sources/lab4/display_16hex.v" in library work
Compiling verilog file "../ise/randomnessExtractor.v" in library work
Module <display_16hex> compiled
Compiling verilog file "my_labkit.v" in library work
Module <randomnessExtractor> compiled
Module <debounce> compiled
Module <lab5audio> compiled
Module <ac97> compiled
Module <ac97commands> compiled
Module <tone750hz> compiled
Module <labkit> compiled
Module <mybram> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work> with parameters.
	LOGSIZE = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <lab5audio> in library <work>.

Analyzing hierarchy for module <mybram> in library <work> with parameters.
	LOGSIZE = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <randomnessExtractor> in library <work> with parameters.
	BUFFER_LOGSIZE = "00000000000000000000000000001000"

Analyzing hierarchy for module <display_16hex> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
	LOGSIZE = 32'sb00000000000000000000000000000001
	WIDTH = 32'sb00000000000000000000000000001000
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <lab5audio> in library <work>.
Module <lab5audio> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <left_in_data> in unit <ac97>.
    Set user-defined property "INIT =  00000" for signal <right_in_data> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <command_valid> in unit <ac97commands>.
    Set user-defined property "INIT =  0000" for signal <state>.
    Set user-defined property "INIT =  0" for signal <command>.
Analyzing module <mybram> in library <work>.
	LOGSIZE = 32'sb00000000000000000000000000000001
	WIDTH = 32'sb00000000000000000000000000001000
Module <mybram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.
Analyzing module <randomnessExtractor> in library <work>.
	BUFFER_LOGSIZE = 32'sb00000000000000000000000000001000
Module <randomnessExtractor> is correct for synthesis.
 
Analyzing module <display_16hex> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "my_labkit.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 22.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <mybram>.
    Related source file is "my_labkit.v".
    Found 2x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <mybram> synthesized.


Synthesizing Unit <randomnessExtractor>.
    Related source file is "../ise/randomnessExtractor.v".
    Found 256-bit register for signal <buffer>.
    Found 8-bit up counter for signal <buffer_index_counter>.
    Found 1-bit register for signal <old_ready>.
    Summary:
	inferred   1 Counter(s).
	inferred 257 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Xor(s).
Unit <randomnessExtractor> synthesized.


Synthesizing Unit <display_16hex>.
    Related source file is "../../../../Lab4/Sources/lab4/display_16hex.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex> synthesized.


Synthesizing Unit <ac97>.
    Related source file is "my_labkit.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 191.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 194.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 202.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 200.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 200.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0000> created at line 189.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0001> created at line 192.
    Found 8-bit comparator greatequal for signal <l_left_data$cmp_ge0002> created at line 195.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 195.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0001> created at line 192.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0002> created at line 189.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0000> created at line 179.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0001> created at line 189.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0002> created at line 192.
    Found 8-bit comparator lessequal for signal <l_left_data$cmp_le0003> created at line 195.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 195.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0001> created at line 192.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0002> created at line 189.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 210.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 210.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 213.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 213.
    Summary:
	inferred   1 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "my_labkit.v".
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 4-bit up counter for signal <state>.
    Found 5-bit adder for signal <vol>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <lab5audio>.
    Related source file is "my_labkit.v".
WARNING:Xst:646 - Signal <right_in_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <left_in_data<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <audio_reset_b>.
    Found 18-bit register for signal <out_data>.
    Found 3-bit register for signal <ready_sync>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <lab5audio> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "my_labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:1780 - Signal <sendReadyAtNext> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sendAddr<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sendAddr<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <sampleReady> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <receiveReady> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <receiveData> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <receiveAddr<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <receiveAddr<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <playback> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <from_ac97_wide_data<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <filter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doutRB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <doutRA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buffer<255:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <old_vdown>.
    Found 1-bit register for signal <old_vup>.
    Found 2-bit up counter for signal <playbackAddr>.
    Found 1-bit register for signal <randomness_counter_going>.
    Found 1-bit register for signal <receivingToB>.
    Found 2-bit up counter for signal <recordAddr>.
    Found 2-bit register for signal <recordData>.
    Found 1-bit register for signal <recordingToB>.
    Found 1-bit register for signal <sendStart>.
    Found 5-bit updown counter for signal <volume>.
    Found 21-bit up counter for signal <wait_for_enough_randomness_counter>.
    Found 1-bit register for signal <writeR>.
    Summary:
	inferred   4 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <bufRA> of the block <mybram> are unconnected in block <labkit>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <bufRB> of the block <mybram> are unconnected in block <labkit>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2x8-bit single-port RAM                               : 2
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Adders/Subtractors                                   : 6
 10-bit addsub                                         : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 9-bit adder                                           : 3
# Counters                                             : 14
 10-bit up counter                                     : 1
 19-bit up counter                                     : 4
 2-bit up counter                                      : 2
 21-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 297
 1-bit register                                        : 282
 10-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 6
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 6
 1-bit 20-to-1 multiplexer                             : 3
 1-bit 256-to-1 multiplexer                            : 1
 1-bit 40-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <d16h/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <mybram>.
INFO:Xst - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mybram> synthesized (advanced).
WARNING:Xst:1426 - The value init of the FF/Latch l_left_v hinder the constant cleaning in the block ac97.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <command_5> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_7> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_13> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_14> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_16> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <command_0> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_8> 
INFO:Xst:2261 - The FF/Latch <command_4> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_12> 
INFO:Xst:2261 - The FF/Latch <command_2> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_10> 
INFO:Xst:2261 - The FF/Latch <command_1> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_9> 
WARNING:Xst:1426 - The value init of the FF/Latch randomness_counter_going hinder the constant cleaning in the block labkit.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <l_right_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_17> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_18> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <l_cmd_addr_12> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_9> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_8> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_7> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_6> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_5> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_4> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_3> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_2> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_1> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_0> (without init value) has a constant value of 0 in block <a>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <right_in_data_0> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_1> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_2> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_3> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_4> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_5> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_6> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_7> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_8> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_9> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_10> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_11> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_12> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_13> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_14> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_15> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_16> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_17> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_18> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <right_in_data_19> of sequential type is unconnected in block <ac97>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <benter>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <sw0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2x8-bit single-port block RAM                         : 2
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Adders/Subtractors                                   : 6
 10-bit addsub                                         : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 4
# Counters                                             : 14
 10-bit up counter                                     : 1
 19-bit up counter                                     : 4
 2-bit up counter                                      : 2
 21-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 470
 Flip-Flops                                            : 470
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 6
 1-bit 20-to-1 multiplexer                             : 3
 1-bit 256-to-1 multiplexer                            : 1
 1-bit 40-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <l_right_data_0> in Unit <ac97> is equivalent to the following FF/Latch, which will be removed : <l_right_data_1> 
INFO:Xst:2261 - The FF/Latch <out_data_0> in Unit <lab5audio> is equivalent to the following 9 FFs/Latches, which will be removed : <out_data_1> <out_data_2> <out_data_3> <out_data_4> <out_data_5> <out_data_6> <out_data_7> <out_data_8> <out_data_9> 
WARNING:Xst:1710 - FF/Latch <l_right_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_data_0> (without init value) has a constant value of 0 in block <lab5audio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sw0/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <sw0/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <benter/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <benter/new> of sequential type is unconnected in block <labkit>.
INFO:Xst:2697 - Unit <labkit> : the RAMs <bufPA/Mram_mem>, <bufPB/Mram_mem> are packed into the single block RAM <bufPA/Mram_mem1>
WARNING:Xst:2677 - Node <recordAddr_1> of sequential type is unconnected in block <labkit>.

Optimizing unit <labkit> ...

Optimizing unit <randomnessExtractor> ...

Optimizing unit <display_16hex> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...

Optimizing unit <lab5audio> ...
WARNING:Xst:1710 - FF/Latch <a/ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_3> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_4> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_5> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_6> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_10> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a/ac97/l_right_data_11> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <a/ac97/right_in_data_19> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_12> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_13> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_14> 
INFO:Xst:2261 - The FF/Latch <a/ac97/l_cmd_data_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <a/ac97/l_cmd_data_16> 
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 1.
FlipFlop a/ac97/bit_count_3 has been replicated 1 time(s)
FlipFlop d16h/char_index_0 has been replicated 1 time(s)
FlipFlop d16h/char_index_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <d16h/control_30>.
	Found 7-bit shift register for signal <d16h/control_22>.
	Found 7-bit shift register for signal <d16h/control_14>.
	Found 7-bit shift register for signal <d16h/control_6>.
	Found 12-bit shift register for signal <a/ac97/left_in_data_12>.
	Found 2-bit shift register for signal <a/ready_sync_1>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 485
 Flip-Flops                                            : 485
# Shift Registers                                      : 6
 12-bit shift register                                 : 1
 2-bit shift register                                  : 1
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1300
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 81
#      LUT2                        : 314
#      LUT2_L                      : 1
#      LUT3                        : 255
#      LUT3_D                      : 3
#      LUT3_L                      : 5
#      LUT4                        : 193
#      LUT4_D                      : 5
#      LUT4_L                      : 16
#      MUXCY                       : 108
#      MUXF5                       : 116
#      MUXF6                       : 49
#      MUXF7                       : 23
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 501
#      FD                          : 19
#      FDE                         : 344
#      FDE_1                       : 9
#      FDR                         : 18
#      FDRE                        : 80
#      FDRS                        : 15
#      FDS                         : 5
#      FDSE                        : 11
# RAMS                             : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 7
#      SRL16                       : 2
#      SRL16E                      : 4
#      SRL16E_1                    : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 246
#      IBUF                        : 6
#      OBUF                        : 240
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      493  out of  33792     1%  
 Number of Slice Flip Flops:            501  out of  67584     0%  
 Number of 4 input LUTs:                908  out of  67584     1%  
    Number used as logic:               901
    Number used as Shift registers:       7
 Number of IOs:                         576
 Number of bonded IOBs:                 247  out of    684    36%  
 Number of BRAMs:                         1  out of    144     0%  
 Number of GCLKs:                         3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUF+BUFG              | 398   |
d16h/clock1                        | BUFG                   | 45    |
ac97_bit_clock                     | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.333ns (Maximum Frequency: 96.777MHz)
   Minimum input arrival time before clock: 3.540ns
   Maximum output required time after clock: 7.424ns
   Maximum combinational path delay: 5.887ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 7.857ns (frequency: 127.269MHz)
  Total number of paths / destination ports: 136954 / 856
-------------------------------------------------------------------------
Delay:               7.857ns (Levels of Logic = 9)
  Source:            re/buffer_index_counter_0 (FF)
  Destination:       re/buffer_0 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: re/buffer_index_counter_0 to re/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            145   0.568   1.665  re/buffer_index_counter_0 (re/buffer_index_counter_0)
     LUT3:I0->O            1   0.439   0.000  re/Mmux__COND_10_11 (re/Mmux__COND_10_11)
     MUXF5:I1->O           1   0.436   0.000  re/Mmux__COND_10_10_f5 (re/Mmux__COND_10_10_f5)
     MUXF6:I1->O           1   0.447   0.000  re/Mmux__COND_10_9_f6 (re/Mmux__COND_10_9_f6)
     MUXF7:I1->O           1   0.447   0.000  re/Mmux__COND_10_8_f7 (re/Mmux__COND_10_8_f7)
     MUXF8:I1->O           1   0.447   0.726  re/Mmux__COND_10_7_f8 (re/Mmux__COND_10_7_f8)
     LUT3:I1->O            1   0.439   0.000  re/Mmux__COND_10_4 (re/Mmux__COND_10_4)
     MUXF5:I1->O           1   0.436   0.000  re/Mmux__COND_10_3_f5 (re/Mmux__COND_10_3_f5)
     MUXF6:I1->O           1   0.447   0.551  re/Mmux__COND_10_2_f6 (re/_COND_10)
     LUT3:I2->O          256   0.439   0.000  re/_COND_1139 (re/_COND_11)
     FDE:D                     0.370          re/buffer_2
    ----------------------------------------
    Total                      7.857ns (4.915ns logic, 2.942ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd16h/clock1'
  Clock period: 10.250ns (frequency: 97.561MHz)
  Total number of paths / destination ports: 3002 / 77
-------------------------------------------------------------------------
Delay:               10.250ns (Levels of Logic = 11)
  Source:            d16h/char_index_0_1 (FF)
  Destination:       d16h/disp_data_out (FF)
  Source Clock:      d16h/clock1 rising
  Destination Clock: d16h/clock1 rising

  Data Path: d16h/char_index_0_1 to d16h/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.568   1.122  d16h/char_index_0_1 (d16h/char_index_0_1)
     LUT3:I2->O            1   0.439   0.000  d16h/Mmux_nibble_51 (d16h/Mmux_nibble_51)
     MUXF5:I1->O           1   0.436   0.000  d16h/Mmux_nibble_4_f5_0 (d16h/Mmux_nibble_4_f51)
     MUXF6:I1->O           1   0.447   0.000  d16h/Mmux_nibble_3_f6_0 (d16h/Mmux_nibble_3_f61)
     MUXF7:I1->O          29   0.447   1.365  d16h/Mmux_nibble_2_f7_0 (d16h/nibble<1>)
     LUT4:I0->O            2   0.439   0.735  d16h/Mrom_dots1311 (d16h/Mrom_dots12)
     LUT3:I2->O            1   0.439   0.000  d16h/Mmux__varindex0000_16 (d16h/Mmux__varindex0000_16)
     MUXF5:I0->O           1   0.436   0.000  d16h/Mmux__varindex0000_14_f5 (d16h/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           1   0.447   0.551  d16h/Mmux__varindex0000_12_f6 (d16h/Mmux__varindex0000_12_f6)
     LUT3:I2->O            1   0.439   0.558  d16h/disp_data_out_mux000032 (d16h/disp_data_out_mux000032)
     LUT4_L:I3->LO         1   0.439   0.134  d16h/disp_data_out_mux000078 (d16h/disp_data_out_mux000078)
     LUT4:I2->O            1   0.439   0.000  d16h/disp_data_out_mux0000169 (d16h/disp_data_out_mux0000)
     FDE:D                     0.370          d16h/disp_data_out
    ----------------------------------------
    Total                     10.250ns (5.785ns logic, 4.465ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bit_clock'
  Clock period: 10.333ns (frequency: 96.777MHz)
  Total number of paths / destination ports: 1658 / 98
-------------------------------------------------------------------------
Delay:               5.166ns (Levels of Logic = 3)
  Source:            a/ac97/bit_count_6 (FF)
  Destination:       a/ac97/Mshreg_left_in_data_12 (FF)
  Source Clock:      ac97_bit_clock rising
  Destination Clock: ac97_bit_clock falling

  Data Path: a/ac97/bit_count_6 to a/ac97/Mshreg_left_in_data_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.568   1.186  a/ac97/bit_count_6 (a/ac97/bit_count_6)
     LUT4:I1->O            1   0.439   0.552  a/ac97/left_in_data_and000024 (a/ac97/left_in_data_and000024)
     LUT4_L:I2->LO         1   0.439   0.134  a/ac97/left_in_data_and000026 (a/ac97/left_in_data_and000026)
     LUT4:I2->O           10   0.439   0.885  a/ac97/left_in_data_and000049 (a/ac97/left_in_data_and0000)
     SRL16E_1:CE               0.525          a/ac97/Mshreg_left_in_data_12
    ----------------------------------------
    Total                      5.166ns (2.410ns logic, 2.757ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              3.540ns (Levels of Logic = 2)
  Source:            button_down (PAD)
  Destination:       bdown/count_0 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_down to bdown/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.955  button_down_IBUF (button_down_IBUF)
     LUT3:I1->O           20   0.439   1.041  bdown/count_or00001 (bdown/count_or0000)
     FDRE:R                    0.280          bdown/count_0
    ----------------------------------------
    Total                      3.540ns (1.544ns logic, 1.996ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.712ns (Levels of Logic = 1)
  Source:            ac97_sdata_in (PAD)
  Destination:       a/ac97/left_in_data_0 (FF)
  Destination Clock: ac97_bit_clock falling

  Data Path: ac97_sdata_in to a/ac97/left_in_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  ac97_sdata_in_IBUF (ac97_sdata_in_IBUF)
     FDE_1:D                   0.370          a/ac97/left_in_data_0
    ----------------------------------------
    Total                      1.712ns (1.195ns logic, 0.517ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd16h/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            d16h/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      d16h/clock1 rising

  Data Path: d16h/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  d16h/disp_rs (d16h/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.654ns (Levels of Logic = 1)
  Source:            a/ac97/left_in_data_18 (FF)
  Destination:       analyzer3_data<14> (PAD)
  Source Clock:      ac97_bit_clock falling

  Data Path: a/ac97/left_in_data_18 to analyzer3_data<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.568   0.725  a/ac97/left_in_data_18 (a/ac97/left_in_data_18)
     OBUF:I->O                 4.361          analyzer3_data_14_OBUF (analyzer3_data<14>)
    ----------------------------------------
    Total                      5.654ns (4.929ns logic, 0.725ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 29 / 12
-------------------------------------------------------------------------
Offset:              7.424ns (Levels of Logic = 2)
  Source:            a/ready_sync_1 (FF)
  Destination:       analyzer3_clock (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: a/ready_sync_1 to analyzer3_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.568   1.056  a/ready_sync_1 (a/ready_sync_1)
     LUT2:I0->O           16   0.439   1.000  a/ready1 (analyzer3_clock_OBUF)
     OBUF:I->O                 4.361          analyzer3_clock_OBUF (analyzer3_clock)
    ----------------------------------------
    Total                      7.424ns (5.368ns logic, 2.056ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.887ns (Levels of Logic = 2)
  Source:            clock_27mhz (PAD)
  Destination:       analyzer1_clock (PAD)

  Data Path: clock_27mhz to analyzer1_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.701  clock_27mhz_IBUF (analyzer1_clock_OBUF1)
     OBUF:I->O                 4.361          analyzer1_clock_OBUF (analyzer1_clock)
    ----------------------------------------
    Total                      5.887ns (5.186ns logic, 0.701ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 18.45 secs
 
--> 


Total memory usage is 498916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  449 (   0 filtered)
Number of infos    :   26 (   0 filtered)

