

Implementation tool: Xilinx Vivado v.2019.2
Project:             fyp
Solution:            solution1
Device target:       xc7a35t-cpg236-1
Report date:         Sun Nov 08 21:13:58 +0530 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            167
FF:             202
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.123
Timing met
