#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 22 17:47:34 2016
# Process ID: 31031
# Current directory: /home/josefonseca/Documents/thesis/verilog/sigmoid
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/sigmoid/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/sigmoid/vivado.jou
#-----------------------------------------------------------
start_gui
create_project sigm_synth /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse /home/josefonseca/Documents/thesis/verilog/sigmoid/sigmoid.v
file mkdir /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.srcs/constrs_1/new
close [ open /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.srcs/constrs_1/new/sigm.xdc w ]
add_files -fileset constrs_1 /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.srcs/constrs_1/new/sigm.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1
[Wed Jun 22 17:50:59 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 17:50:59 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:02:00 . Memory (MB): peak = 5857.719 ; gain = 56.438 ; free physical = 2632 ; free virtual = 8598
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 17:51:38 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 17:51:38 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 17:54:28 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 17:54:28 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 17:54:55 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 17:54:55 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 17:56:50 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 17:56:50 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 17:58:56 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 17:58:56 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 18:01:28 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 18:01:28 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 18:03:00 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 18:03:00 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 22:08:24 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 22:08:24 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 22:12:06 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 22:12:06 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 23:57:01 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 23:57:01 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Jun 22 23:59:26 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Wed Jun 22 23:59:26 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 00:19:52 2016...
