#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 13 09:22:37 2021
# Process ID: 12216
# Current directory: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11728 C:\Users\Simone Ragoni\alice\CtpReadout\ctp_readout2\ctp_readout2.xpr
# Log file: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/vivado.log
# Journal file: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 737.605 ; gain = 140.723
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcku040-ffva1156-2-e
Top: top_tc_statemachine
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 872.074 ; gain = 65.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_tc_statemachine' [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:53]
	Parameter g_NUM_BITS_ON_GBT_WORD bound to: 76 - type: integer 
	Parameter bits_to_get bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'packer' declared at 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:37' bound to instance 'input_data_packer' of component 'packer' [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:196]
INFO: [Synth 8-638] synthesizing module 'packer' [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:55]
	Parameter bits_to_get bound to: 76 - type: integer 
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:90]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:107]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:109]
WARNING: [Synth 8-614] signal 'clk_en_i' is read in the process but is not in the sensitivity list [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element store_count_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element write_flag_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element new_store_count_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'packer' (1#1) [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:55]
INFO: [Synth 8-3491] module 'tc_fifo' declared at 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/.Xil/Vivado-12216-DESKTOP-T9I20SI/realtime/tc_fifo_stub.vhdl:5' bound to instance 'tc_fifo_inst' of component 'tc_fifo' [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:216]
INFO: [Synth 8-638] synthesizing module 'tc_fifo' [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/.Xil/Vivado-12216-DESKTOP-T9I20SI/realtime/tc_fifo_stub.vhdl:23]
INFO: [Synth 8-3491] module 'tc_statemachine' declared at 'C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:18' bound to instance 'tc_state_machine' of component 'tc_statemachine' [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:250]
INFO: [Synth 8-638] synthesizing module 'tc_statemachine' [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:59]
WARNING: [Synth 8-614] signal 'data_i' is read in the process but is not in the sensitivity list [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:482]
WARNING: [Synth 8-614] signal 'empty_fifo' is read in the process but is not in the sensitivity list [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:482]
WARNING: [Synth 8-6014] Unused sequential element trgmaskedpre_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:389]
WARNING: [Synth 8-6014] Unused sequential element trgmaskedorpre_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:395]
WARNING: [Synth 8-6014] Unused sequential element TTVALID_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:408]
WARNING: [Synth 8-6014] Unused sequential element s_last_ttype_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:854]
WARNING: [Synth 8-6014] Unused sequential element s_last_orbit_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:855]
WARNING: [Synth 8-6014] Unused sequential element s_last_bc_reg was removed.  [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:856]
WARNING: [Synth 8-3848] Net i_ev_size in module/entity tc_statemachine does not have driver. [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'tc_statemachine' (2#1) [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/tc_statemachine.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'top_tc_statemachine' (3#1) [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:53]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[118]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[117]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[116]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[115]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[114]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[113]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[112]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[111]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[110]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[109]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[108]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[107]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[106]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[105]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[104]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[103]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[102]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[101]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[100]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[99]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[98]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[97]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[96]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[95]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[94]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[93]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[92]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[91]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[90]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[89]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[88]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[87]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[86]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[85]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[84]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[83]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[82]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[81]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_i[80]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[31]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[30]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[29]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[28]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[27]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[26]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[25]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[24]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[23]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[22]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[21]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[20]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[19]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[18]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[17]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[16]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[15]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[14]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[13]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[12]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[11]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[10]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[9]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[8]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[7]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[6]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[5]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[4]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[3]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[2]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[1]
WARNING: [Synth 8-3331] design tc_statemachine has unconnected port trg_mask_i[0]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[119]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[118]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[117]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[116]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[115]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[114]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[113]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[112]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[111]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[110]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[109]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[108]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[107]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[106]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[105]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[104]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[103]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[102]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[101]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[100]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[99]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[98]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[97]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[96]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[95]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[94]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[93]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[92]
WARNING: [Synth 8-3331] design packer has unconnected port trg_i[91]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 921.051 ; gain = 114.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 921.051 ; gain = 114.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 921.051 ; gain = 114.883
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/ip/tc_fifo/tc_fifo.dcp' for cell 'tc_fifo_inst'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/ip/tc_fifo/tc_fifo.xdc] for cell 'tc_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/ip/tc_fifo/tc_fifo.xdc] for cell 'tc_fifo_inst/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.328 ; gain = 833.160
21 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1639.328 ; gain = 833.160
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jan 19 18:50:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jan 21 17:28:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:29:58 on Jan 21,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Compiling module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 17:29:58 on Jan 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:29:58 on Jan 21,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(157): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 17:29:58 on Jan 21,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# child process exited abnormally
# Error in macro ./TC_statemachine_tb_compile.do line 24
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:29:58 on Jan 21,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(157): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 17:29:58 on Jan 21,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hd..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../ctp_readout2.srcs/sources_1/new/packer.vhd" \
# "../../../../../hdl/tc_s..."
QuestaSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:01:33 ; elapsed = 00:25:56 . Memory (MB): peak = 1704.336 ; gain = 48.723
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:01:33 ; elapsed = 00:25:57 . Memory (MB): peak = 1704.336 ; gain = 48.723
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:46:13 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 09:46:13 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:46:13 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(157): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 09:46:13 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# child process exited abnormally
# Error in macro ./TC_statemachine_tb_compile.do line 24
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:46:13 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(157): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 09:46:13 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hd..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../ctp_readout2.srcs/sources_1/new/packer.vhd" \
# "../../../../../hdl/tc_s..."
QuestaSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.336 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.336 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:50:14 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 09:50:15 on Jan 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:50:15 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 66.
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(157): (vcom-1272) Length of expected is 68; length of actual is 66.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 09:50:15 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# child process exited abnormally
# Error in macro ./TC_statemachine_tb_compile.do line 24
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:50:15 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 66.
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(157): (vcom-1272) Length of expected is 68; length of actual is 66.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 09:50:15 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hd..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../ctp_readout2.srcs/sources_1/new/packer.vhd" \
# "../../../../../hdl/tc_s..."
QuestaSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1708.797 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1708.797 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:51:03 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 09:51:03 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:51:03 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 09:51:03 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:51:03 on Jan 22,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:51:03 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:51:05 on Jan 22,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading module tc_fifo
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading module xpm.xpm_cdc_gray
# -- Loading module xpm.xpm_cdc_single
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Optimizing 31 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing module tc_fifo(fast)
# -- Optimizing module glbl(fast)
# -- Optimizing architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Optimizing architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# -- Optimizing architecture FIFO36E2_V of FIFO36E2
# -- Optimizing architecture FIFO18E2_V of FIFO18E2
# -- Optimizing package body VPKG
# -- Optimizing package VPKG
# -- Optimizing package VCOMPONENTS
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture FIFO18E1_V of FIFO18E1
# -- Optimizing architecture FIFO36E1_V of FIFO36E1
# -- Optimizing architecture Behavioral of packer
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 09:51:08 on Jan 22,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '4' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=7568)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.797 ; gain = 0.000
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:40:36 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:40:36 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:40:36 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 10:40:37 on Jan 22,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
# child process exited abnormally
# Error in macro ./TC_statemachine_tb_compile.do line 24
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:40:36 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# ** Warning: ../../../../../hdl/top_tc_statemachine.vhd(197): (vcom-1272) Length of expected is 68; length of actual is 48.
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 10:40:37 on Jan 22,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hd..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../ctp_readout2.srcs/sources_1/new/packer.vhd" \
# "../../../../../hdl/tc_s..."
QuestaSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1754.996 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1754.996 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jan 22 10:41:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:43:08 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:43:08 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:43:08 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 10:43:08 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./TC_statemachine_tb_compile.do line 24
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:43:08 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 10:43:08 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hd..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../ctp_readout2.srcs/sources_1/new/packer.vhd" \
# "../../../../../hdl/tc_s..."
QuestaSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1758.359 ; gain = 2.238
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:22 . Memory (MB): peak = 1758.359 ; gain = 2.238
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:44:40 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:44:40 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:44:40 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 10:44:40 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./TC_statemachine_tb_compile.do line 24
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:44:40 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# ** Error (suppressible): ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(153): (vcom-1272) Length of expected is 68; length of actual is 67.
# ** Error: ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd(171): VHDL Compiler exiting
# End time: 10:44:40 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hd..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../ctp_readout2.srcs/sources_1/new/packer.vhd" \
# "../../../../../hdl/tc_s..."
QuestaSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1758.359 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1758.359 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:45:24 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:45:24 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:45:24 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 10:45:24 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:45:24 on Jan 22,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:45:24 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:45:25 on Jan 22,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 10:45:26 on Jan 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=2008)
set_property -name {questa.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/top_tc_statemachine.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sources_1/new/packer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd:]
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:49:39 on Jan 22,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:49:39 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:49:39 on Jan 22,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 10:49:39 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:49:39 on Jan 22,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:49:39 on Jan 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:49:40 on Jan 22,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 10:49:41 on Jan 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=5492)
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 22 10:55:05 2021...
