Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 19 13:42:15 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clkdiv_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mySeg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.462        0.000                      0                   43        0.157        0.000                      0                   43       49.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.462        0.000                      0                   43        0.157        0.000                      0                   43       49.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.462ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.077%)  route 1.803ns (71.923%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.993     7.710    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.834 r  mySeg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     7.834    mySeg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.603   105.026    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.275   105.301    
                         clock uncertainty           -0.035   105.265    
    SLICE_X1Y90          FDPE (Setup_fdpe_C_D)        0.031   105.296    mySeg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.296    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 97.462    

Slack (MET) :             97.465ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.704ns (28.133%)  route 1.798ns (71.867%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.988     7.705    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.829 r  mySeg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.829    mySeg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.603   105.026    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.275   105.301    
                         clock uncertainty           -0.035   105.265    
    SLICE_X1Y90          FDPE (Setup_fdpe_C_D)        0.029   105.294    mySeg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.294    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 97.465    

Slack (MET) :             97.478ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.732ns (28.871%)  route 1.803ns (71.129%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.993     7.710    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.152     7.862 r  mySeg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     7.862    mySeg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.603   105.026    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.275   105.301    
                         clock uncertainty           -0.035   105.265    
    SLICE_X1Y90          FDPE (Setup_fdpe_C_D)        0.075   105.340    mySeg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.340    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                 97.478    

Slack (MET) :             97.485ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.730ns (28.872%)  route 1.798ns (71.128%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.988     7.705    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.150     7.855 r  mySeg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.855    mySeg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.603   105.026    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.275   105.301    
                         clock uncertainty           -0.035   105.265    
    SLICE_X1Y90          FDPE (Setup_fdpe_C_D)        0.075   105.340    mySeg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.340    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 97.485    

Slack (MET) :             97.606ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.704ns (29.738%)  route 1.663ns (70.262%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.853     7.570    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.694 r  mySeg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     7.694    mySeg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.604   105.027    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.278   105.305    
                         clock uncertainty           -0.035   105.269    
    SLICE_X1Y92          FDPE (Setup_fdpe_C_D)        0.031   105.300    mySeg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.300    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 97.606    

Slack (MET) :             97.609ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.704ns (29.801%)  route 1.658ns (70.199%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 f  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.848     7.565    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I0_O)        0.124     7.689 r  mySeg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.689    mySeg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.604   105.027    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.278   105.305    
                         clock uncertainty           -0.035   105.269    
    SLICE_X1Y92          FDPE (Setup_fdpe_C_D)        0.029   105.298    mySeg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.298    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 97.609    

Slack (MET) :             97.629ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.730ns (30.565%)  route 1.658ns (69.435%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.724     5.327    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  mySeg7x16/i_data_store_reg[0]/Q
                         net (fo=1, routed)           0.811     6.593    mySeg7x16/i_data_store_reg_n_0_[0]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     6.717 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.848     7.565    mySeg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I4_O)        0.150     7.715 r  mySeg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.715    mySeg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.604   105.027    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.278   105.305    
                         clock uncertainty           -0.035   105.269    
    SLICE_X1Y92          FDPE (Setup_fdpe_C_D)        0.075   105.344    mySeg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.344    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                 97.629    

Slack (MET) :             97.715ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.261    clkdiv_reg_n_0_[1]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clkdiv_reg[8]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clkdiv_reg[12]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clkdiv_reg[16]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.614 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.614    clkdiv_reg[20]_i_1_n_7
    SLICE_X3Y93          FDCE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.605   105.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  clkdiv_reg[20]/C
                         clock pessimism              0.275   105.303    
                         clock uncertainty           -0.035   105.267    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   105.329    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                        105.329    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 97.715    

Slack (MET) :             97.717ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.261    clkdiv_reg_n_0_[1]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clkdiv_reg[8]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clkdiv_reg[12]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.611 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.611    clkdiv_reg[16]_i_1_n_6
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.604   105.027    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.275   105.302    
                         clock uncertainty           -0.035   105.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   105.328    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                        105.328    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 97.717    

Slack (MET) :             97.738ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 105.027 - 100.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.261    clkdiv_reg_n_0_[1]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clkdiv_reg[0]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clkdiv_reg[4]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clkdiv_reg[8]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clkdiv_reg[12]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.590 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.590    clkdiv_reg[16]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.604   105.027    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.275   105.302    
                         clock uncertainty           -0.035   105.266    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   105.328    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                        105.328    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 97.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mySeg7x16/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.979%)  route 0.076ns (29.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mySeg7x16/i_data_store_reg[2]/Q
                         net (fo=7, routed)           0.076     1.739    mySeg7x16/i_data_store_reg_n_0_[2]
    SLICE_X1Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  mySeg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.784    mySeg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y92          FDPE (Hold_fdpe_C_D)         0.092     1.627    mySeg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mySeg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.187ns (53.855%)  route 0.160ns (46.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mySeg7x16/i_data_store_reg[1]/Q
                         net (fo=7, routed)           0.160     1.824    mySeg7x16/i_data_store_reg_n_0_[1]
    SLICE_X1Y92          LUT5 (Prop_lut5_I3_O)        0.046     1.870 r  mySeg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    mySeg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y92          FDPE (Hold_fdpe_C_D)         0.107     1.642    mySeg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mySeg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.721%)  route 0.160ns (46.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    mySeg7x16/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  mySeg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  mySeg7x16/i_data_store_reg[1]/Q
                         net (fo=7, routed)           0.160     1.824    mySeg7x16/i_data_store_reg_n_0_[1]
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  mySeg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mySeg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    mySeg7x16/clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y92          FDPE (Hold_fdpe_C_D)         0.091     1.626    mySeg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    clkdiv_reg_n_0_[11]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y90          FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    clkdiv_reg_n_0_[15]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    clkdiv_reg[12]_i_1_n_4
    SLICE_X3Y91          FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.772    clkdiv_reg_n_0_[19]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    clkdiv_reg[16]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.105     1.627    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.771    clkdiv_reg_n_0_[3]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clkdiv_reg[0]_i_1_n_4
    SLICE_X3Y88          FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.771    clkdiv_reg_n_0_[7]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clkdiv_reg[4]_i_1_n_4
    SLICE_X3Y89          FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    mySeg7x16/clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  mySeg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  mySeg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.800    mySeg7x16/cnt_reg_n_0_[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  mySeg7x16/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    mySeg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X2Y88          FDCE                                         r  mySeg7x16/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    mySeg7x16/clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  mySeg7x16/cnt_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.134     1.655    mySeg7x16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    mySeg7x16/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  mySeg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  mySeg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.800    mySeg7x16/cnt_reg_n_0_[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  mySeg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    mySeg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X2Y89          FDCE                                         r  mySeg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    mySeg7x16/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  mySeg7x16/cnt_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.134     1.655    mySeg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y88     clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y90     clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y90     clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y91     clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y91     clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y91     clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y91     clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y92     clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y92     clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y93     clkdiv_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y88     clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y90     clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y90     clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y88     clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y88     clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y88     clkdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y89     clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y89     clkdiv_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y89     clkdiv_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y91     clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y91     clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y91     clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y91     clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y92     clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y92     clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y92     clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y92     clkdiv_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y91     mySeg7x16/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y91     mySeg7x16/cnt_reg[13]/C



