// Seed: 86662567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wand id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_6#(.id_5(1)) = id_5 / id_4;
  reg id_7;
  localparam id_8 = -1;
  assign id_2 = 1;
  wire id_9;
  always @(posedge (id_2) or posedge 1) id_7 = #1 id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd83,
    parameter id_4 = 32'd19
) (
    _id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout reg id_3;
  input wire _id_2;
  inout wire _id_1;
  initial begin : LABEL_0
    id_3 <= (-1 ? id_4 : 1 | id_2);
    id_3 <= 1;
  end
  wire [id_2 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire  [ id_2  ==  id_1 : 1  ==  -1] id_6;
  logic [id_4  %  id_2  ==  id_4 : 1] id_7;
endmodule
