Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun  6 23:23:31 2025
| Host         : hegelty_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (25)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: db1/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db2/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db3/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db4/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db5/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db6/btn_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.714        0.000                      0                  252        0.117        0.000                      0                  252        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.714        0.000                      0                  252        0.117        0.000                      0                  252        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 db1/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.890ns (22.387%)  route 3.086ns (77.613%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  db1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.811     6.474    db1/cnt_reg[12]
    SLICE_X7Y50          LUT4 (Prop_lut4_I2_O)        0.124     6.598 f  db1/cnt[0]_i_13/O
                         net (fo=2, routed)           0.582     7.180    db1/cnt[0]_i_13_n_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  db1/cnt[0]_i_7/O
                         net (fo=2, routed)           0.728     8.032    db1/cnt[0]_i_7_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  db1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.964     9.120    db1/cnt[0]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.518    14.859    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[4]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169    14.835    db1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 db1/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.890ns (22.387%)  route 3.086ns (77.613%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  db1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.811     6.474    db1/cnt_reg[12]
    SLICE_X7Y50          LUT4 (Prop_lut4_I2_O)        0.124     6.598 f  db1/cnt[0]_i_13/O
                         net (fo=2, routed)           0.582     7.180    db1/cnt[0]_i_13_n_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  db1/cnt[0]_i_7/O
                         net (fo=2, routed)           0.728     8.032    db1/cnt[0]_i_7_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  db1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.964     9.120    db1/cnt[0]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.518    14.859    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[5]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169    14.835    db1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 db1/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.890ns (22.387%)  route 3.086ns (77.613%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  db1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.811     6.474    db1/cnt_reg[12]
    SLICE_X7Y50          LUT4 (Prop_lut4_I2_O)        0.124     6.598 f  db1/cnt[0]_i_13/O
                         net (fo=2, routed)           0.582     7.180    db1/cnt[0]_i_13_n_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  db1/cnt[0]_i_7/O
                         net (fo=2, routed)           0.728     8.032    db1/cnt[0]_i_7_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  db1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.964     9.120    db1/cnt[0]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.518    14.859    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[6]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169    14.835    db1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 db1/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.890ns (22.387%)  route 3.086ns (77.613%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  db1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.811     6.474    db1/cnt_reg[12]
    SLICE_X7Y50          LUT4 (Prop_lut4_I2_O)        0.124     6.598 f  db1/cnt[0]_i_13/O
                         net (fo=2, routed)           0.582     7.180    db1/cnt[0]_i_13_n_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  db1/cnt[0]_i_7/O
                         net (fo=2, routed)           0.728     8.032    db1/cnt[0]_i_7_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  db1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.964     9.120    db1/cnt[0]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.518    14.859    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X6Y49          FDCE (Setup_fdce_C_CE)      -0.169    14.835    db1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 db3/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.078ns (27.760%)  route 2.805ns (72.240%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  db3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  db3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.822     6.422    db3/cnt_reg[12]
    SLICE_X6Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.546 f  db3/cnt[0]_i_13__1/O
                         net (fo=2, routed)           0.823     7.369    db3/cnt[0]_i_13__1_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.150     7.519 r  db3/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.286     7.805    db3/cnt[0]_i_5__1_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.348     8.153 r  db3/cnt[0]_i_1__1/O
                         net (fo=20, routed)          0.874     9.027    db3/cnt[0]_i_1__1_n_0
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[0]/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.205    14.880    db3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 db3/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.078ns (27.760%)  route 2.805ns (72.240%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  db3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  db3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.822     6.422    db3/cnt_reg[12]
    SLICE_X6Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.546 f  db3/cnt[0]_i_13__1/O
                         net (fo=2, routed)           0.823     7.369    db3/cnt[0]_i_13__1_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.150     7.519 r  db3/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.286     7.805    db3/cnt[0]_i_5__1_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.348     8.153 r  db3/cnt[0]_i_1__1/O
                         net (fo=20, routed)          0.874     9.027    db3/cnt[0]_i_1__1_n_0
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[1]/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.205    14.880    db3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 db3/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.078ns (27.760%)  route 2.805ns (72.240%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  db3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  db3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.822     6.422    db3/cnt_reg[12]
    SLICE_X6Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.546 f  db3/cnt[0]_i_13__1/O
                         net (fo=2, routed)           0.823     7.369    db3/cnt[0]_i_13__1_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.150     7.519 r  db3/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.286     7.805    db3/cnt[0]_i_5__1_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.348     8.153 r  db3/cnt[0]_i_1__1/O
                         net (fo=20, routed)          0.874     9.027    db3/cnt[0]_i_1__1_n_0
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[2]/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.205    14.880    db3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 db3/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.078ns (27.760%)  route 2.805ns (72.240%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  db3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  db3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.822     6.422    db3/cnt_reg[12]
    SLICE_X6Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.546 f  db3/cnt[0]_i_13__1/O
                         net (fo=2, routed)           0.823     7.369    db3/cnt[0]_i_13__1_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.150     7.519 r  db3/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.286     7.805    db3/cnt[0]_i_5__1_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.348     8.153 r  db3/cnt[0]_i_1__1/O
                         net (fo=20, routed)          0.874     9.027    db3/cnt[0]_i_1__1_n_0
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508    14.849    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  db3/cnt_reg[3]/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y51          FDCE (Setup_fdce_C_CE)      -0.205    14.880    db3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 db3/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.078ns (28.847%)  route 2.659ns (71.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  db3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  db3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.822     6.422    db3/cnt_reg[12]
    SLICE_X6Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.546 f  db3/cnt[0]_i_13__1/O
                         net (fo=2, routed)           0.823     7.369    db3/cnt[0]_i_13__1_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.150     7.519 r  db3/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.286     7.805    db3/cnt[0]_i_5__1_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.348     8.153 r  db3/cnt[0]_i_1__1/O
                         net (fo=20, routed)          0.728     8.881    db3/cnt[0]_i_1__1_n_0
    SLICE_X7Y55          FDCE                                         r  db3/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.848    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  db3/cnt_reg[16]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y55          FDCE (Setup_fdce_C_CE)      -0.205    14.879    db3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 db3/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.078ns (28.847%)  route 2.659ns (71.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  db3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  db3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.822     6.422    db3/cnt_reg[12]
    SLICE_X6Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.546 f  db3/cnt[0]_i_13__1/O
                         net (fo=2, routed)           0.823     7.369    db3/cnt[0]_i_13__1_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I0_O)        0.150     7.519 r  db3/cnt[0]_i_5__1/O
                         net (fo=1, routed)           0.286     7.805    db3/cnt[0]_i_5__1_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.348     8.153 r  db3/cnt[0]_i_1__1/O
                         net (fo=20, routed)          0.728     8.881    db3/cnt[0]_i_1__1_n_0
    SLICE_X7Y55          FDCE                                         r  db3/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.848    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  db3/cnt_reg[17]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y55          FDCE (Setup_fdce_C_CE)      -0.205    14.879    db3/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    db1/cnt_reg[7]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  db1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    db1/cnt[4]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.943 r  db1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    db1/cnt_reg[4]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.997 r  db1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    db1/cnt_reg[8]_i_1_n_7
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.880    db1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    db1/cnt_reg[7]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  db1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    db1/cnt[4]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.943 r  db1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    db1/cnt_reg[4]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.010 r  db1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    db1/cnt_reg[8]_i_1_n_5
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.880    db1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 db6/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db6/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  db6/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db6/cnt_reg[11]/Q
                         net (fo=2, routed)           0.170     1.788    db6/cnt_reg[11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  db6/cnt[8]_i_2__4/O
                         net (fo=1, routed)           0.000     1.833    db6/cnt[8]_i_2__4_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.948 r  db6/cnt_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    db6/cnt_reg[8]_i_1__4_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  db6/cnt_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.003    db6/cnt_reg[12]_i_1__4_n_7
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.851    db6/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    db1/cnt_reg[7]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  db1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    db1/cnt[4]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.943 r  db1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    db1/cnt_reg[4]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.033 r  db1/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    db1/cnt_reg[8]_i_1_n_6
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.880    db1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.690%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    db1/cnt_reg[7]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  db1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    db1/cnt[4]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.943 r  db1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    db1/cnt_reg[4]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.035 r  db1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    db1/cnt_reg[8]_i_1_n_4
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  db1/cnt_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.880    db1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    db1/cnt_reg[7]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  db1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    db1/cnt[4]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.943 r  db1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    db1/cnt_reg[4]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.984 r  db1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    db1/cnt_reg[8]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.037 r  db1/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    db1/cnt_reg[12]_i_1_n_7
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.134     1.880    db1/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 db6/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db6/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  db6/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db6/cnt_reg[11]/Q
                         net (fo=2, routed)           0.170     1.788    db6/cnt_reg[11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  db6/cnt[8]_i_2__4/O
                         net (fo=1, routed)           0.000     1.833    db6/cnt[8]_i_2__4_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.948 r  db6/cnt_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    db6/cnt_reg[8]_i_1__4_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  db6/cnt_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.014    db6/cnt_reg[12]_i_1__4_n_5
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.851    db6/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 db1/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  db1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  db1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.148     1.789    db1/cnt_reg[7]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  db1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    db1/cnt[4]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.943 r  db1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    db1/cnt_reg[4]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.984 r  db1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    db1/cnt_reg[8]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.050 r  db1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.050    db1/cnt_reg[12]_i_1_n_5
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  db1/cnt_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.134     1.880    db1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 db5/btn_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.274ns (49.271%)  route 0.282ns (50.729%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     1.479    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db5/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  db5/btn_sync_reg/Q
                         net (fo=24, routed)          0.282     1.925    db5/btn_sync_reg_n_0
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.970 r  db5/cnt[0]_i_11__3/O
                         net (fo=1, routed)           0.000     1.970    db5/cnt[0]_i_11__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.035 r  db5/cnt_reg[0]_i_2__3/O[1]
                         net (fo=1, routed)           0.000     2.035    db5/cnt_reg[0]_i_2__3_n_6
    SLICE_X0Y50          FDCE                                         r  db5/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.864     1.992    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  db5/cnt_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.853    db5/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db6/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db6/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.574%)  route 0.171ns (30.426%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  db6/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db6/cnt_reg[11]/Q
                         net (fo=2, routed)           0.170     1.788    db6/cnt_reg[11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  db6/cnt[8]_i_2__4/O
                         net (fo=1, routed)           0.000     1.833    db6/cnt[8]_i_2__4_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.948 r  db6/cnt_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    db6/cnt_reg[8]_i_1__4_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  db6/cnt_reg[12]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.039    db6/cnt_reg[12]_i_1__4_n_6
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[13]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.851    db6/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50    db1/btn_meta_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y49    db1/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50    db1/btn_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y48    db1/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50    db1/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50    db1/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    db1/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    db1/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    db1/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_meta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_meta_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49    db1/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49    db1/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48    db1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48    db1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    db1/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    db1/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_meta_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_meta_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49    db1/btn_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49    db1/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_sync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    db1/btn_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48    db1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y48    db1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    db1/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    db1/cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.393ns  (logic 4.960ns (40.025%)  route 7.432ns (59.975%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  JA[6] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[6]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  JA_IBUF[6]_inst/O
                         net (fo=4, routed)           7.432     8.886    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.393 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.393    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 4.966ns (40.901%)  route 7.176ns (59.099%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  JA[5] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  JA_IBUF[5]_inst/O
                         net (fo=5, routed)           7.176     8.628    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.143 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.143    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.587ns  (logic 4.958ns (42.793%)  route 6.628ns (57.207%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  JA[4] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[4]_inst/O
                         net (fo=5, routed)           6.628     8.078    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.587 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.587    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 4.954ns (42.856%)  route 6.606ns (57.144%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JA_IBUF[2]_inst/O
                         net (fo=5, routed)           6.606     8.059    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.560 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.560    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 4.944ns (43.463%)  route 6.431ns (56.537%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  JA[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  JA_IBUF[3]_inst/O
                         net (fo=2, routed)           6.431     7.866    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.375 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.375    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.236ns  (logic 4.953ns (44.080%)  route 6.283ns (55.920%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  JA_IBUF[7]_inst/O
                         net (fo=2, routed)           6.283     7.736    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.236 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.236    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.781ns  (logic 4.991ns (46.292%)  route 5.790ns (53.708%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA_IBUF[1]_inst/O
                         net (fo=5, routed)           5.790     7.252    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.781 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.781    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 4.955ns (46.812%)  route 5.630ns (53.188%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=5, routed)           5.630     7.080    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.585 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.585    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff2/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.386ns  (logic 4.409ns (42.457%)  route 5.976ns (57.543%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff2/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.524     0.524 f  game_inst/ff2/jk_ff/q_reg/Q
                         net (fo=31, routed)          3.414     3.938    game_inst/ff2/jk_ff/q_reg_0
    SLICE_X65Y34         LUT3 (Prop_lut3_I0_O)        0.152     4.090 r  game_inst/ff2/jk_ff/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.563     6.652    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.386 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.386    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff1/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 4.184ns (41.480%)  route 5.902ns (58.520%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE                         0.000     0.000 r  game_inst/ff1/jk_ff/q_reg/C
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.524     0.524 f  game_inst/ff1/jk_ff/q_reg/Q
                         net (fo=32, routed)          3.634     4.158    game_inst/ff3/jk_ff/seg[1]_1
    SLICE_X65Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.282 r  game_inst/ff3/jk_ff/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.268     6.550    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.086 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.086    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff0/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.212ns (45.718%)  route 0.252ns (54.282%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.252     0.419    game_inst/ff1/jk_ff/q_reg_7
    SLICE_X2Y48          LUT6 (Prop_lut6_I2_O)        0.045     0.464 r  game_inst/ff1/jk_ff/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.464    game_inst/ff0/jk_ff/q_reg_9
    SLICE_X2Y48          FDPE                                         r  game_inst/ff0/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff3/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.212ns (43.925%)  route 0.271ns (56.075%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.271     0.438    game_inst/ff1/jk_ff/q_reg_7
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.045     0.483 r  game_inst/ff1/jk_ff/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.483    game_inst/ff3/jk_ff/q_reg_1
    SLICE_X2Y49          FDCE                                         r  game_inst/ff3/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff2/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.212ns (34.675%)  route 0.399ns (65.325%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.399     0.566    game_inst/ff1/jk_ff/q_reg_7
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.045     0.611 r  game_inst/ff1/jk_ff/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.611    game_inst/ff2/jk_ff/q_reg_6
    SLICE_X2Y49          FDCE                                         r  game_inst/ff2/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff2/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff1/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.257ns (36.964%)  route 0.438ns (63.036%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff2/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  game_inst/ff2/jk_ff/q_reg/Q
                         net (fo=31, routed)          0.219     0.386    game_inst/ff1/jk_ff/an[0]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.045     0.431 r  game_inst/ff1/jk_ff/q_i_4/O
                         net (fo=4, routed)           0.220     0.650    game_inst/ff2/jk_ff/q_reg_9
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.045     0.695 r  game_inst/ff2/jk_ff/q_i_1/O
                         net (fo=1, routed)           0.000     0.695    game_inst/ff1/jk_ff/q_reg_6
    SLICE_X2Y48          FDCE                                         r  game_inst/ff1/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff0/jk_ff/q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.051ns  (logic 0.210ns (19.926%)  route 0.842ns (80.074%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.842     1.051    game_inst/ff0/jk_ff/btnC_IBUF
    SLICE_X2Y48          FDPE                                         f  game_inst/ff0/jk_ff/q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff1/jk_ff/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.051ns  (logic 0.210ns (19.926%)  route 0.842ns (80.074%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.842     1.051    game_inst/ff1/jk_ff/btnC_IBUF
    SLICE_X2Y48          FDCE                                         f  game_inst/ff1/jk_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff2/jk_ff/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.210ns (18.795%)  route 0.905ns (81.205%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.905     1.115    game_inst/ff2/jk_ff/btnC_IBUF
    SLICE_X2Y49          FDCE                                         f  game_inst/ff2/jk_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff3/jk_ff/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.210ns (18.795%)  route 0.905ns (81.205%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.905     1.115    game_inst/ff3/jk_ff/btnC_IBUF
    SLICE_X2Y49          FDCE                                         f  game_inst/ff3/jk_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.336ns  (logic 1.477ns (44.271%)  route 1.859ns (55.729%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.420     0.587    game_inst/ff1/jk_ff/q_reg_7
    SLICE_X4Y42          LUT4 (Prop_lut4_I2_O)        0.044     0.631 r  game_inst/ff1/jk_ff/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.439     2.070    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.336 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.336    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.424ns (42.567%)  route 1.921ns (57.433%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          1.425     1.592    game_inst/ff3/jk_ff/q_reg_0
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.637 r  game_inst/ff3/jk_ff/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.496     2.133    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.345 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.345    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db3/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff1/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.451ns  (logic 1.118ns (25.117%)  route 3.333ns (74.883%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.557     5.078    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  db3/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  db3/btn_state_reg/Q
                         net (fo=27, routed)          1.535     7.131    game_inst/ff0/jk_ff/player_clk[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.150     7.281 r  game_inst/ff0/jk_ff/q_i_10/O
                         net (fo=2, routed)           1.145     8.426    game_inst/ff0/jk_ff/btn_state_reg
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.326     8.752 f  game_inst/ff0/jk_ff/q_i_6/O
                         net (fo=1, routed)           0.653     9.405    game_inst/ff2/jk_ff/q_reg_10
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     9.529 r  game_inst/ff2/jk_ff/q_i_1/O
                         net (fo=1, routed)           0.000     9.529    game_inst/ff1/jk_ff/q_reg_6
    SLICE_X2Y48          FDCE                                         r  game_inst/ff1/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db3/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff3/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.143ns  (logic 1.118ns (26.983%)  route 3.025ns (73.017%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.557     5.078    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  db3/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  db3/btn_state_reg/Q
                         net (fo=27, routed)          1.535     7.131    game_inst/ff0/jk_ff/player_clk[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.150     7.281 r  game_inst/ff0/jk_ff/q_i_10/O
                         net (fo=2, routed)           0.614     7.895    game_inst/ff1/jk_ff/q_reg_11
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.326     8.221 r  game_inst/ff1/jk_ff/q_i_4/O
                         net (fo=4, routed)           0.876     9.097    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.124     9.221 r  game_inst/ff1/jk_ff/q_i_1__2/O
                         net (fo=1, routed)           0.000     9.221    game_inst/ff3/jk_ff/q_reg_1
    SLICE_X2Y49          FDCE                                         r  game_inst/ff3/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db3/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff2/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 1.118ns (27.770%)  route 2.908ns (72.230%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.557     5.078    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  db3/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  db3/btn_state_reg/Q
                         net (fo=27, routed)          1.535     7.131    game_inst/ff0/jk_ff/player_clk[2]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.150     7.281 r  game_inst/ff0/jk_ff/q_i_10/O
                         net (fo=2, routed)           0.614     7.895    game_inst/ff1/jk_ff/q_reg_11
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.326     8.221 r  game_inst/ff1/jk_ff/q_i_4/O
                         net (fo=4, routed)           0.759     8.980    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.124     9.104 r  game_inst/ff1/jk_ff/q_i_1__1/O
                         net (fo=1, routed)           0.000     9.104    game_inst/ff2/jk_ff/q_reg_6
    SLICE_X2Y49          FDCE                                         r  game_inst/ff2/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db3/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff0/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.886ns  (logic 0.890ns (22.902%)  route 2.996ns (77.098%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.557     5.078    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  db3/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.518     5.596 r  db3/btn_state_reg/Q
                         net (fo=27, routed)          1.330     6.926    game_inst/ff0/jk_ff/player_clk[2]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.050 r  game_inst/ff0/jk_ff/q_i_8/O
                         net (fo=1, routed)           0.856     7.907    game_inst/ff0/jk_ff/q_i_8_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124     8.031 r  game_inst/ff0/jk_ff/q_i_3/O
                         net (fo=1, routed)           0.809     8.840    game_inst/ff1/jk_ff/q_reg_8
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     8.964 r  game_inst/ff1/jk_ff/q_i_1__0/O
                         net (fo=1, routed)           0.000     8.964    game_inst/ff0/jk_ff/q_reg_9
    SLICE_X2Y48          FDPE                                         r  game_inst/ff0/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db6/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff1/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.231ns (30.192%)  route 0.534ns (69.808%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  db6/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db6/btn_state_reg/Q
                         net (fo=28, routed)          0.313     1.931    game_inst/ff0/jk_ff/player_clk[5]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.045     1.976 f  game_inst/ff0/jk_ff/q_i_6/O
                         net (fo=1, routed)           0.221     2.197    game_inst/ff2/jk_ff/q_reg_10
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.045     2.242 r  game_inst/ff2/jk_ff/q_i_1/O
                         net (fo=1, routed)           0.000     2.242    game_inst/ff1/jk_ff/q_reg_6
    SLICE_X2Y48          FDCE                                         r  game_inst/ff1/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db6/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff2/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.231ns (28.665%)  route 0.575ns (71.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  db6/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db6/btn_state_reg/Q
                         net (fo=28, routed)          0.341     1.959    game_inst/ff1/jk_ff/player_clk[3]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.004 r  game_inst/ff1/jk_ff/q_i_2/O
                         net (fo=2, routed)           0.234     2.238    game_inst/ff1/jk_ff/q_i_2_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.283 r  game_inst/ff1/jk_ff/q_i_1__1/O
                         net (fo=1, routed)           0.000     2.283    game_inst/ff2/jk_ff/q_reg_6
    SLICE_X2Y49          FDCE                                         r  game_inst/ff2/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff0/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.231ns (27.858%)  route 0.598ns (72.142%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  db1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db1/btn_state_reg/Q
                         net (fo=28, routed)          0.376     1.995    game_inst/ff1/jk_ff/player_clk[0]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     2.040 r  game_inst/ff1/jk_ff/q_i_4/O
                         net (fo=4, routed)           0.222     2.261    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.045     2.306 r  game_inst/ff1/jk_ff/q_i_1__0/O
                         net (fo=1, routed)           0.000     2.306    game_inst/ff0/jk_ff/q_reg_9
    SLICE_X2Y48          FDPE                                         r  game_inst/ff0/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff3/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.231ns (25.423%)  route 0.678ns (74.577%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.594     1.477    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  db1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  db1/btn_state_reg/Q
                         net (fo=28, routed)          0.376     1.995    game_inst/ff1/jk_ff/player_clk[0]
    SLICE_X3Y49          LUT6 (Prop_lut6_I2_O)        0.045     2.040 r  game_inst/ff1/jk_ff/q_i_4/O
                         net (fo=4, routed)           0.301     2.341    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.045     2.386 r  game_inst/ff1/jk_ff/q_i_1__2/O
                         net (fo=1, routed)           0.000     2.386    game_inst/ff3/jk_ff/q_reg_1
    SLICE_X2Y49          FDCE                                         r  game_inst/ff3/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[3]
                            (input port)
  Destination:            db1/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.551ns  (logic 1.435ns (25.854%)  route 4.116ns (74.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  JA[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  JA_IBUF[3]_inst/O
                         net (fo=2, routed)           4.116     5.551    db1/led_OBUF[0]
    SLICE_X7Y50          FDCE                                         r  db1/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508     4.849    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  db1/btn_meta_reg/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            db2/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.259ns  (logic 1.452ns (27.613%)  route 3.807ns (72.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  JA_IBUF[7]_inst/O
                         net (fo=2, routed)           3.807     5.259    db2/led_OBUF[0]
    SLICE_X9Y53          FDCE                                         r  db2/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.781    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y53          FDCE                                         r  db2/btn_meta_reg/C

Slack:                    inf
  Source:                 JB[3]
                            (input port)
  Destination:            db3/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.448ns (28.450%)  route 3.643ns (71.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  JB[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[3]
    B16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  JB_IBUF[3]_inst/O
                         net (fo=1, routed)           3.643     5.091    db3/JB_IBUF[0]
    SLICE_X8Y53          FDCE                                         r  db3/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.781    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  db3/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 1.441ns (28.668%)  route 3.586ns (71.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.586     5.027    db6/btnC_IBUF
    SLICE_X5Y50          FDCE                                         f  db6/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508     4.849    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 1.441ns (28.668%)  route 3.586ns (71.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.586     5.027    db6/btnC_IBUF
    SLICE_X5Y50          FDCE                                         f  db6/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508     4.849    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 1.441ns (28.668%)  route 3.586ns (71.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.586     5.027    db6/btnC_IBUF
    SLICE_X5Y50          FDCE                                         f  db6/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508     4.849    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 1.441ns (28.668%)  route 3.586ns (71.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.586     5.027    db6/btnC_IBUF
    SLICE_X5Y50          FDCE                                         f  db6/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.508     4.849    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  db6/cnt_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.462%)  route 3.451ns (70.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.451     4.892    db5/btnC_IBUF
    SLICE_X0Y54          FDCE                                         f  db5/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.509     4.850    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  db5/cnt_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.462%)  route 3.451ns (70.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.451     4.892    db5/btnC_IBUF
    SLICE_X0Y54          FDCE                                         f  db5/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.509     4.850    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  db5/cnt_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.441ns (29.462%)  route 3.451ns (70.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         3.451     4.892    db5/btnC_IBUF
    SLICE_X0Y54          FDCE                                         f  db5/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.509     4.850    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y54          FDCE                                         r  db5/cnt_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC[3]
                            (input port)
  Destination:            db5/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.227ns (24.593%)  route 0.697ns (75.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  JC[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  JC_IBUF[3]_inst/O
                         net (fo=1, routed)           0.697     0.924    db5/JC_IBUF[0]
    SLICE_X2Y47          FDCE                                         r  db5/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db5/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/btn_meta_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.636%)  route 0.759ns (78.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.759     0.968    db5/btnC_IBUF
    SLICE_X2Y47          FDCE                                         f  db5/btn_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db5/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/btn_sync_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.636%)  route 0.759ns (78.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.759     0.968    db5/btnC_IBUF
    SLICE_X2Y47          FDCE                                         f  db5/btn_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db5/btn_sync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/btn_meta_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.636%)  route 0.759ns (78.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.759     0.968    db6/btnC_IBUF
    SLICE_X2Y47          FDCE                                         f  db6/btn_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db6/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/btn_sync_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.636%)  route 0.759ns (78.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.759     0.968    db6/btnC_IBUF
    SLICE_X2Y47          FDCE                                         f  db6/btn_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db6/btn_sync_reg/C

Slack:                    inf
  Source:                 JC[7]
                            (input port)
  Destination:            db6/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.214ns (21.785%)  route 0.768ns (78.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  JC[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  JC_IBUF[7]_inst/O
                         net (fo=1, routed)           0.768     0.982    db6/JC_IBUF[0]
    SLICE_X2Y47          FDCE                                         r  db6/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.994    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  db6/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.210ns (19.354%)  route 0.873ns (80.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.873     1.083    db6/btnC_IBUF
    SLICE_X5Y47          FDCE                                         f  db6/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  db6/cnt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.210ns (19.354%)  route 0.873ns (80.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.873     1.083    db6/btnC_IBUF
    SLICE_X5Y47          FDCE                                         f  db6/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  db6/cnt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.210ns (19.354%)  route 0.873ns (80.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.873     1.083    db6/btnC_IBUF
    SLICE_X5Y47          FDCE                                         f  db6/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  db6/cnt_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.210ns (19.354%)  route 0.873ns (80.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.873     1.083    db6/btnC_IBUF
    SLICE_X5Y47          FDCE                                         f  db6/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.865     1.992    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  db6/cnt_reg[3]/C





