   1              		.file	"mss_ddr.c"
   2              		.option nopic
   3              		.attribute arch, "rv64i2p0_m2p0_a2p0_f2p0_d2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.delay,"ax",@progbits
  10              		.align	1
  12              	delay:
  13              	.LFB23:
  14              		.file 1 "../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h"
   1:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*******************************************************************************
   2:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
   3:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
   4:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * SPDX-License-Identifier: MIT
   5:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
   6:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * MPFS HAL Embedded Software
   7:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
   8:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
   9:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  10:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*******************************************************************************
  11:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @file mss_nwc_init.h
  12:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @author Microchip-FPGA Embedded Systems Solutions
  13:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @brief defines for mss_nwc_init.c
  14:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *
  15:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
  16:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  17:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*=========================================================================*//**
  18:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @page MPFS MSS NWC configuration
  19:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  20:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @section intro_sec Introduction
  21:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  22:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   The MPFS microcontroller subsystem (MSS) includes a number of hard core
  23:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   components physically located in the north west corner of the MSS on the die.
  24:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  25:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  26:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @section Items located in the north west corner
  27:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  28:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   MSS PLL
  29:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   SGMII
  30:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   DDR phy
  31:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   MSSIO
  32:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  33:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  34:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   @section Flow diagram
  35:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   ==============================================================================
  36:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   todo: remove, added line here as test *****
  37:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****   Simplified flow diagram
  38:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-----------------+
  39:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |     start       |
  40:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |  NWC setup      |
  41:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  42:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       v
  43:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-----------------+
  44:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |   set SCB access|
  45:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |   Parameters    |
  46:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  47:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  48:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  49:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Release APB NWC |
  50:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Turn on APB clk |
  51:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  52:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  53:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  54:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Set Dynamic     |
  55:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | enable bits     |
  56:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------++--------+
  57:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  58:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  59:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup signals   |
  60:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | DCE,CORE_UP,    |
  61:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Flash_Valid,    |
  62:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | MSS_IO_EN       |
  63:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  64:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  65:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  66:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup SGMII     |
  67:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |                 |
  68:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  69:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  70:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  71:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup DDR       |
  72:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |                 |
  73:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  74:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  75:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  76:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               | Setup MSSIO     |
  77:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |                 |
  78:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------+---------+
  79:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                                       |
  80:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-------v---------+
  81:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               |    Finished     |
  82:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****                               +-----------------+
  83:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  84:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  *//*=========================================================================*/
  85:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #ifndef __MSS_NWC_INIT_H_
  86:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define __MSS_NWC_INIT_H_ 1
  87:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  88:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  89:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #include <stddef.h>
  90:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #include <stdint.h>
  91:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #include "../encoding.h"
  92:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  93:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #ifdef __cplusplus
  94:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** extern "C" {
  95:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #endif
  96:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
  97:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_500_NS            ((uint32_t)(0.0000005 * LIBERO_SETTING_MSS_COREPLEX_CPU_CLK)
  98:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_1_MICRO           ((uint32_t)(DELAY_CYCLES_500_NS * 2U))
  99:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_5_MICRO           ((uint32_t)(DELAY_CYCLES_500_NS * 10U))
 100:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_50_MICRO          ((uint32_t)(DELAY_CYCLES_500_NS * 100U))
 101:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_150_MICRO         ((uint32_t)(DELAY_CYCLES_500_NS * 300U))
 102:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_250_MICRO         ((uint32_t)(DELAY_CYCLES_500_NS * 500U))
 103:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_500_MICRO         ((uint32_t)(DELAY_CYCLES_500_NS * 1000U))
 104:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_2MS               ((uint32_t)(DELAY_CYCLES_500_NS * 4000U))
 105:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** #define DELAY_CYCLES_100MS             ((uint32_t)(DELAY_CYCLES_2MS * 50U))
 106:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 107:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /***************************************************************************//**
 108:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 109:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
 110:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** typedef enum {
 111:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     DDR_BOOT_PROGRESS      = 0x00      //!< DDR_BOOT_PROGRESS
 112:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** } MSS_REPORT_STATUS;
 113:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 114:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** /*-------------------------------------------------------------------------*//**
 115:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * delay()
 116:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * Simple wait delay based on mcycles count
 117:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  * @param n Number of mcycles to wait.
 118:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****  */
 119:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** static inline void delay(uint32_t n)
 120:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** {
  15              		.loc 1 120 1
  16              		.cfi_startproc
  17              	.LVL0:
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  18              		.loc 1 121 5
  19              	.LBB51:
  20              		.loc 1 121 36
  21              		.loc 1 121 36
  22              	.LBE51:
 120:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  23              		.loc 1 120 1 is_stmt 0
  24 0000 4111     		addi	sp,sp,-16
  25              		.cfi_def_cfa_offset 16
  26              	.LBB52:
  27              		.loc 1 121 36
  28              	 #APP
  29              	# 121 "../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h" 1
 122              	    while (rdcycle() < cycles_end)
  30              		csrr a5, cycle
  31              	# 0 "" 2
  32              	.LVL1:
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  33              		.loc 1 121 36 is_stmt 1
  34              	 #NO_APP
  35              	.LBE52:
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  36              		.loc 1 121 46 is_stmt 0
  37 0006 0215     		slli	a0,a0,32
  38              	.LVL2:
  39 0008 0191     		srli	a0,a0,32
  40 000a 3E95     		add	a0,a0,a5
 121:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     volatile uint64_t cycles_end = rdcycle() + n ;
  41              		.loc 1 121 23
  42 000c 2AE4     		sd	a0,8(sp)
  43              		.loc 1 122 5 is_stmt 1
  44              	.LVL3:
  45              	.L2:
 123:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
 124:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** 
 125:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     }
  46              		.loc 1 125 5 discriminator 1
  47              	.LBB53:
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  48              		.loc 1 122 12 discriminator 1
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  49              		.loc 1 122 12 discriminator 1
  50              	 #APP
  51              	# 122 "../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h" 1
  52              		csrr a5, cycle
  53              	# 0 "" 2
  54              	.LVL4:
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  55              		.loc 1 122 12 discriminator 1
  56              	 #NO_APP
  57              	.LBE53:
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  58              		.loc 1 122 22 is_stmt 0 discriminator 1
  59 0012 2267     		ld	a4,8(sp)
 122:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h ****     {
  60              		.loc 1 122 11 discriminator 1
  61 0014 E3EDE7FE 		bgtu	a4,a5,.L2
 126:../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h **** }
  62              		.loc 1 126 1
  63 0018 4101     		addi	sp,sp,16
  64              		.cfi_def_cfa_offset 0
  65 001a 8280     		jr	ra
  66              		.cfi_endproc
  67              	.LFE23:
  69              		.section	.text.mode_register_masked_write_x5,"ax",@progbits
  70              		.align	1
  72              	mode_register_masked_write_x5:
  73              	.LFB41:
  74              		.file 2 "../src/platform/mpfs_hal/common/nwc/mss_ddr.c"
   1:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
   2:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
   3:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
   4:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * SPDX-License-Identifier: MIT
   5:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
   6:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MPFS HAL Embedded Software
   7:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
   8:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
   9:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
  10:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
  11:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @file mss_ddr.h
  12:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @author Microchip-FPGA Embedded Systems Solutions
  13:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @brief DDR related code
  14:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
  15:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
  16:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //#define PRINT_CA_VREF_WINDOW "1"
  17:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define MOVE_CK
  18:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define MANUAL_ADDCMD_TRAINIG
  19:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //#define FABRIC_NOISE_TEST
  20:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include <string.h>
  21:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include <stdio.h>
  22:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "mpfs_hal/mss_hal.h"
  23:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "mss_nwc_init.h"
  24:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SUPPORT
  25:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "mss_ddr_debug.h"
  26:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "simulation.h"
  27:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FABRIC_NOISE_TEST
  28:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #include "drivers/mss_gpio/mss_gpio.h"
  29:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
  30:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
  31:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
  32:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Local Defines
  33:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
  34:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* This string is updated if any change to ddr driver */
  35:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define DDR_DRIVER_VERSION_STRING   "0.4.018"
  36:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* Version     |  Comment                                                     */
  37:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.018     |  Corrected error introduced for DDR3 in 0.4.14               */
  38:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.017     |  made SW_TRAING_BCLK_SCLK_OFFSET seperate for each mem type  */
  39:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.016     |  DDR3-Added support for DDR3L removed in v0.3.027            */
  40:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Corrected dpc value update during write leveling            */
  41:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.015     |  Added some debug feedback in verify state.                  */
  42:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.014     |  Tidy-up, replace some majic numbers.No functional change.   */
  43:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.013     |  ddr3- Corrected dpc value update during write leveling      */
  44:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.012     |  ADD_CMD_CLK_MOVE_ORDER 0,1,2 for 1333Mhz, 1,2,0 for 1600MHz */
  45:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  LIBERO_SETTING_RPC_156_VALUE 1 for 1333Mhz, 6 for 1600MHz   */
  46:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.011     |  ADD_CMD_CLK_MOVE_ORDER changed from 0,1,2 to 1,2,0          */
  47:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.010     |  LIBERO_SETTING_RPC_156_VALUE default changed from 1 to 6    */
  48:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.009     |  vrgen, modify during write leveling for DDR3 corrected      */
  49:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.008     |  DQ/DQS push order has been parameterised                    */
  50:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.007     |  Corrected write_latency print message                       */
  51:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.006     |  Refactored delay() routine, skips extra checking in write   */
  52:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  calibration once a failure has occured to shorten training  */
  53:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  time.                                                       */
  54:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.005     |  When LIBERO_FAST_START, now slects random as opposed to     */
  55:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  counting pattern.                                           */
  56:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.004     |  Upadted tip_register_status() to show dual ranks            */
  57:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.003     |  Added FAST_START option - can reduce post training checks   */
  58:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.002     |  Added stat recording ddr training time                      */
  59:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.001     |  Fixed DDR3 DDR_1333_MHZ define to match Libero gen version  */
  60:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.4.000     |  corrected incorrect offset introduced in last commit        */
  61:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.030     |  Added setting of rpc136, required for board tuning to pass  */
  62:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  DQ/DQS Window when too small. Moves test start from the     */
  63:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  starting edge.                                              */
  64:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.029     |  LIBERO_SETTING_REFCLK_DDR3_1067_NUM_OFFSETS changed 2 to 1  */
  65:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.028     |  ddr3_address_cmd_training() routine added                   */
  66:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.027     |  ddr3 mod- vrgen, modify during write leveling               */
  67:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.026     |  SW_TRAING_BCLK_SCLK_OFFSET changed from 0 to 5              */
  68:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.025     |  LPDDR4@1600 ref clk offsets 4,3,2,4 changed to 3,4,2,5      */
  69:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.024     |  lpddr4_manual_training() improved                           */
  70:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.023     |  Changing the common mode of the Receiver to low common mode */
  71:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.022     |  DDR_VERIFY_PATTERN_IN_CACHE added tests                     */
  72:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.021     |  Turn off ODT during write leveling                          */
  73:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.020     |  added for retrain reset                                     */
  74:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.019     |  SAR122487 training not converging at 125C Min condition on  */
  75:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  rev-c devices.                                              */
  76:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.018     |  SAR121393 relates to DDR3 robustness when ECC not being used*/
  77:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Note: DDR3 with no ECC only affected varient                */
  78:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.017     |  Removed some warnings, some tidy-up, removed sweep code     */
  79:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  as not being used.                                          */
  80:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  restriced INIT_AUTOINIT_DISABLE=0x1; in DDR_TRAINING_RESET  */
  81:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  state to lpddr4 only, as only in lpddr4 DCT version         */
  82:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  and causes issue for DDR3                                   */
  83:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.016     |  Multiple LPDDR4 updates.                                    */
  84:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.015     |  REFCLK change for LPDDR3, rpc168 = 0x0U for LPDDR3          */
  85:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.014     |  DDR3 WPU/WPD overridden, REFCLK (0,1) -> (7,0)              */
  86:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.013     |  DDR4 refclk offsets updated by dct                          */
  87:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.012     |  DDR Controller reset toggled on start-up, DDR refclk        */
  88:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  default offsets updated                                     */
  89:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.011     |  Update to DDR4 ADD CMD sweep @800 <0,7,1> to <7,0>          */
  90:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.010     |  Update to LPDDR4 ADD CMD sweep values <5,4,6,3> to <1,5,1,5>*/
  91:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.009     |  Corrected refclk_offset used for lower frequecies           */
  92:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  See function: ddr_manual_addcmd_refclk_offset()             */
  93:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.008     |  Removed weak rand() function, which continually returned 0  */
  94:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.007     |  Updated DDR3 add cmd offsets                                */
  95:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Updated DDR4 add cmd offsets                                */
  96:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.006     |  modified debug printing after failure                       */
  97:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.005     |  modified addcmd offsets DDR3/DDR3L @ 1333 = 0,1             */
  98:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  DDR3/DDR3L to 0,1                                           */
  99:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Also some ADD CMD training improvments from Jaswanth        */
 100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.004     |  Removed dq setting before claibration for DDR3/4 and lpddr3 */
 101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  Some tidy up                                                */
 102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.003     |  Modified latency sweep from 0-8 to 0-3. Speeded u[p MCC test*/
 103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  when faulure                                                */
 104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.002     |  Move refclk offset outside manual training loop             */
 105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.001     |  wip - adding in manual add cmd training                     */
 106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.3.000     |  wip - adding in manual add cmd training                     */
 107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.003     |  Updated SEG setup to match Libero 12.7, Removed warnings,   */
 108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  shortened timeout in mtc_test                               */
 109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.002     |  MTC_test() update -added more tests                         */
 110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.001     |  Reverted ADDCMD training command                            */
 111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.2.000     |  RPC166 now does short retrain by default                    */
 112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.009     |  Removed AXI overrides. Agreed better placed in              */
 113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  mss_sw_config.h util until corrected in configurator v3.0   */
 114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.008     |  Added manual addcmd traing for all variants                 */
 115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.007     |  Added some updates from SVG and DCT. Also overrides AXI     */
 116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*             |  ranges if incorrectly set (Liber0 v12.5 and Liber0 v12.6    */
 117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.006     |  Added tuning for rpc166, read lane FIFO alignement          */
 118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.005     |  Added parameter to modify rpc166, lane out of sync on read  */
 119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.004     |  Corrected default RPC220 setting so dq/dqs window centred   */
 120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.003     |  refclk_phase correctly masked during bclk sclk sw training  */
 121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.002     |  Reset modified- corrects softreset on retry issue  (1.8.x)  */
 122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.1.001     |  Reset modified- corrects softreset on retry issue  (1.7.2)  */
 123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.016     |  Added #define DDR_FULL_32BIT_NC_CHECK_EN to mss_ddr.h       */
 124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.016     |  updated mss_ddr_debug.c with additio of 32-bit write test   */
 125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.015     |  DDR3L - Use Software Bclk Sclk training                     */
 126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.014     |  DDR3 and DDR update to sync with SVG proven golden version  */
 127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.013     |  Added code to turn off DM if DDR4 and using ECC             */
 128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* 0.0.012     |  Added support for turning off unused I/O from Libero        */
 129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*
 131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Calibration data records calculated write calibration values during training
 132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** mss_ddr_calibration calib_data;
 134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** mss_ddr_diag    ddr_diag;
 135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* rx lane FIFO used for tuning  */
 137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t rpc_166_fifo_offset;
 139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* auto tunes rpc156 when enabled */
 142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
 143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t rpc_156_dqdqs_init_offset = LIBERO_SETTING_MIN_RPC_156_VALUE;
 144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*
 147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * This string is used as a quick sanity check of write/read to DDR.
 148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * The memory test core is used for more comprehensive testing during and
 149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * post calibration
 150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
 152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static const uint32_t test_string[] = {
 153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         0x12345678,23211234,0x35675678,0x4456789,0x56789123,0x65432198,\
 154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         0x45673214,0xABCD1234,0x99999999,0xaaaaaaaa,0xbbbbbbbb,0xcccccccc,\
 155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         0xdddddddd,0xeeeeeeee,0x12121212,0x12345678};
 156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * external functions
 160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* Use to record instance of errors during calibration */
 163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t ddr_error_count;
 164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Local function declarations
 167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef ZQ_CAL
 169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t zq_cal(void);
 170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write(uint32_t address);
 172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write_x5(uint32_t address);
 173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t ddr_setup(void);
 174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void init_ddrc(void);
 175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t write_calibration_using_mtc(uint8_t num_of_lanes_to_calibrate);
 176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*static uint8_t mode_register_write(uint32_t MR_ADDR, uint32_t MR_DATA);*/
 177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t MTC_test(uint8_t mask, uint64_t start_address, uint32_t size, MTC_PATTERN pattern, M
 178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
 179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t FPGA_VREFDQ_calibration_using_mtc(void);
 180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t VREFDQ_calibration_using_mtc(void);
 181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
 183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t rw_sanity_chk(uint64_t * address, uint32_t count);
 184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mtc_sanity_check(uint64_t start_address);
 185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SET_VREF_LPDDR4_MODE_REGS
 187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mode_register_write(uint32_t MR_ADDR, uint32_t MR_DATA);
 188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MODE_WRITE1_USED
 190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_write1(uint32_t address, uint32_t data);
 191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
 193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t memory_tests(void);
 194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr_off_mode(void);
 196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_mode_reg_and_vs_bits(uint32_t dpc_bits);
 197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_rpc_regs(DDR_TYPE ddr_type);
 198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t get_num_lanes(void);
 199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void load_dq(uint8_t lane);
 200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t use_software_bclk_sclk_training(DDR_TYPE ddr_type);
 201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t bclk_sclk_offset(DDR_TYPE ddr_type);
 202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void config_ddr_io_pull_up_downs_rpc_bits(DDR_TYPE ddr_type);
 203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
 204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t ddr_manual_addcmd_refclk_offset(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index);
 205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void lpddr4_manual_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t retry_
 207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void non_lpddr4_address_cmd_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32
 208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr3_address_cmd_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t ret
 209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * External function declarations
 212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** extern mss_uart_instance_t *g_debug_uart;
 215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_DDRCFG
 216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** void debug_read_ddrcfg(void);
 217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FABRIC_NOISE_TEST
 221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t fabric_noise_en = 1;
 222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t fabric_noise_en_log = 1;
 223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t num_of_noise_blocks_en = 3; /* do not set less than 1 */
 224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t noise_ena = 0x0;
 225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Instance definitions
 229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*******************************************************************************
 232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Public Functions - API
 233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  ******************************************************************************/
 234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
 237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr_state_machine(DDR_SS_COMMAND)
 238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * call this routine if you do not require the state machine
 239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
 240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
 241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint32_t  ddr_state_machine(DDR_SS_COMMAND command)
 243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_SM_STATES ddr_state;
 245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t return_status;
 246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if (command == DDR_SS__INIT)
 247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         ddr_state = DDR_STATE_INIT;
 249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK0(100U + ddr_state);
 251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(ddr_state);
 252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_state)
 253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
 255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_STATE_INIT:
 256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_state = DDR_STATE_TRAINING;
 257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             return_status = 0U;
 258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_STATE_TRAINING:
 261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * We stay in this state until finished training/fail training
 263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             return_status = ddr_setup();
 265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_STATE_MONITOR:
 268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 1. Periodically check DDR access
 270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 2. Run any tests, as directed
 271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //            return_status = ddr_monitor();
 273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000UL + return_status);
 276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (return_status);
 277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
 281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr_setup(DDR_TYPE ddr_type)
 282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * call this routine if you do not require the state machine
 283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
 284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
 285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
 286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t ddr_setup(void)
 287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_TRAINING_SM ddr_training_state = DDR_TRAINING_INIT;
 289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t error;
 290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t timeout;
 291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t addr_cmd_value;
 293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t bclk_sclk_offset_value;
 294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_vrgen_v_value;
 295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_vrgen_h_value;
 296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_vrgen_vs_value;
 297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t retry_count;
 299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t write_latency;
 300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t tip_cfg_params;
 301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_bits;
 302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint64_t training_start_cycle;
 303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint8_t num_rpc_166_retires = 0U;
 305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
 307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint8_t refclk_offset;
 308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static  uint8_t refclk_sweep_index =0xFU;
 309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t bclk_answer = 0U;
 311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_TYPE ddr_type;
 312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t ret_status = 0U;
 313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t number_of_lanes_to_calibrate;
 314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     ddr_type = LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_MASK;
 316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK0(200U + ddr_training_state);
 318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0U);
 319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_training_state)
 321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_INIT:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             training_start_cycle = rdcycle();
 324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits = LIBERO_SETTING_DPC_BITS ;
 326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency = LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
 327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
 331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             refclk_offset = LIBERO_SETTING_MAX_MANUAL_REF_CLK_PHASE_OFFSET + 1U;
 332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count = 0U;
 334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&ddr_diag,0U,sizeof(ddr_diag));
 337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count = 0U;
 338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r Start training. TIP_CFG_PARAMS:"\
 340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     , LIBERO_SETTING_TIP_CFG_PARAMS);
 341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CHECK_FOR_OFFMODE;
 343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM2_VERIFY:
 345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM2_VERIFY: ",addr_cmd_value);
 347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_VERIFY:
 351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_VERIFY: ",addr_cmd_value);
 353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_DQ_DQS:
 357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_DQ_DQS: ",addr_cmd_value);
 359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_RDGATE:
 363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_RDGATE: ",addr_cmd_value);
 365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_WRLVL:
 369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_WRLVL: ",addr_cmd_value);
 371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_ADDCMD:
 375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r SM_ADDCMD: ",addr_cmd_value);
 377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_SM_BCLKSCLK:
 381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r BCLKSCLK_SWY: ",addr_cmd_value);
 383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_BCLKSCLK_SW:
 387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r BCLKSCLK_SW: ",addr_cmd_value);
 389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_FULL_32BIT_NC_CHECK:
 393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r 32BIT_NC_CHECK: ",addr_cmd_value);
 395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_32BIT_CACHE_CHECK:
 399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r 32BIT_CACHE_CHECK: ",addr_cmd_value);
 401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_MIN_LATENCY:
 405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r MIN_LATENCY: ",addr_cmd_value);
 407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_START_CHECK:
 411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r START_CHECK: ",addr_cmd_value);
 413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_PLL_LOCK:
 417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r PLL LOCK FAIL: ",addr_cmd_value);
 419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL_DDR_SANITY_CHECKS:
 423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r DDR_SANITY_CHECKS FAIL: ",\
 425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 addr_cmd_value);
 426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FAIL;
 427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FAIL:
 431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 tip_register_status (g_debug_uart);
 434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r ************************************************
 435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_5_MICRO);
 441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_2MS);
 443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count++;
 444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.num_retrains = retry_count;
 445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r DDR_TRAINING_FAIL: ",\
 447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         ddr_training_state);
 448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r Retry Count: ", retry_count);
 449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Init */
 451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count = 0U;
 452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset controller */
 456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x0U;
 457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_start.training_start = 0x0U;
 458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CHECK_FOR_OFFMODE;
 460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_CHECK_FOR_OFFMODE:
 463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * check if we are in off mode
 465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_type == DDR_OFF_MODE)
 467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_off_mode();
 469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ret_status |= DDR_SETUP_DONE;
 470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 return (ret_status);
 471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
 473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
 475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * set initial conditions
 476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
 477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* enable fabric noise */
 478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FABRIC_NOISE_TEST
 479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                if(fabric_noise_en)
 480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                {
 481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SYSREG->SOFT_RESET_CR &= 0x00U;
 482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SYSREG->SUBBLK_CLOCK_CR = 0xffffffffUL;
 483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SYSREG->GPIO_INTERRUPT_FAB_CR = 0x00000000UL;
 484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_init();
 485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority_Threshold(0);
 486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     __enable_irq();
 487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* bit0-bit15 used to enable noise logic in steps of 5%
 488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 16 noise logic reset
 489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 17 clkmux sel
 490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 18 pll powerdown
 491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       bit 19 external io enable for GCLKINT */
 492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT0_or_GPIO2_BIT0_PLIC_0, 4U);
 493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT1_or_GPIO2_BIT1_PLIC_1, 4U);
 494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT2_or_GPIO2_BIT2_PLIC_2, 4U);
 495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT3_or_GPIO2_BIT3_PLIC_3, 4U);
 496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT4_or_GPIO2_BIT4_PLIC_4, 4U);
 497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT5_or_GPIO2_BIT5_PLIC_5, 4U);
 498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT6_or_GPIO2_BIT6_PLIC_6, 4U);
 499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT7_or_GPIO2_BIT7_PLIC_7, 4U);
 500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT8_or_GPIO2_BIT8_PLIC_8, 4U);
 501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT9_or_GPIO2_BIT9_PLIC_9, 4U);
 502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT10_or_GPIO2_BIT10_PLIC_10, 4U);
 503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT11_or_GPIO2_BIT11_PLIC_11, 4U);
 504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT12_or_GPIO2_BIT12_PLIC_12, 4U);
 505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO0_BIT13_or_GPIO2_BIT13_PLIC_13, 4U);
 506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT0_or_GPIO2_BIT14_PLIC_14, 4U);
 507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT1_or_GPIO2_BIT15_PLIC_15, 4U);
 508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT2_or_GPIO2_BIT16_PLIC_16, 4U);
 509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT3_or_GPIO2_BIT17_PLIC_17, 4U);
 510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT4_or_GPIO2_BIT18_PLIC_18, 4U);
 511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     PLIC_SetPriority(GPIO1_BIT5_or_GPIO2_BIT19_PLIC_19, 4U);
 512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_init(GPIO2_LO);
 514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_config_all(GPIO2_LO, MSS_GPIO_OUTPUT_MODE);
 515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_set_outputs(GPIO2_LO, 0x00000UL);      /* bits 15:0 - 0, noise logic  
 516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_5_MICRO);
 517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*MSS_GPIO_set_outputs(GPIO2_LO, 0x00FFFUL);*/    /* bits 12:0 - 1,  56% enable
 518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     noise_ena = (1 << num_of_noise_blocks_en) - 1;
 519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_GPIO_set_outputs(GPIO2_LO, noise_ena);      /* num_of_noise_blocks_en * 4.7
 520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     fabric_noise_en = 0;
 521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif /* FABRIC_NOISE_TEST */
 523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 write_latency = DDR_CAL_MIN_LATENCY;
 524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_SET_MODE_VS_BITS;
 525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SET_MODE_VS_BITS:
 529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r dpc_bits: ",\
 531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                       dpc_bits);
 532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Set the training mode
 535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             set_ddr_mode_reg_and_vs_bits(dpc_bits);
 537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_type == LPDDR4)
 539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             	/* vrgen, modify during write leveling,  turns off ODT */
 541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
 542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_D
 543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = 0x0;
 544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if ((ddr_type == DDR3)||(ddr_type == DDR3L))
 546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* vrgen, modify during write leveling */
 548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS = dpc_bits | (DPC_VRGEN_H_DDR3_WR_LVL_VAL<<DDR
 549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FLASH_REGS;
 551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FLASH_REGS:
 554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * flash registers with RPC values
 556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   Enable DDR IO decoders
 557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   Note :
 558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *      rpc sequence:
 559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *          power-up -> mss_boot -> re-flash nv_map -> override
 560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *      any changes (to fix issues)
 561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
 562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   SOFT_RESET_  bit 0 == periph soft reset, auto cleared
 563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_DRIVER.SOFT_RESET_DECODER_DRIVER = 1U;
 565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT=1U;
 566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO = 1U;
 567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CORRECT_RPC;
 568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        case DDR_TRAINING_CORRECT_RPC:
 571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * correct some rpc registers, which were incorrectly set in mode
 573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * setting
 574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             set_ddr_rpc_regs(ddr_type);
 576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SOFT_RESET;
 577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SOFT_RESET:
 579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Set soft reset on IP to load RPC to SCB regs (dynamic mode)
 581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Bring the DDR bank controller out of reset
 582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CALIBRATE_IO;
 585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_CALIBRATE_IO:
 587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Calibrate DDR I/O here, once all RPC settings correct
 589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_pvt_calibration();
 591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r PCODE = ",\
 593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (CFG_DDR_SGMII_PHY->IOC_REG2.IOC_REG2 & 0x7FU));
 594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r NCODE = ", \
 595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (((CFG_DDR_SGMII_PHY->IOC_REG2.IOC_REG2) >> 7U) & 0x7FU));
 596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r addr_cmd_value: ",\
 597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                 addr_cmd_value);
 598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r bclk_sclk_offset_value: ",\
 599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                     bclk_sclk_offset_value);
 600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r dpc_vrgen_v_value: ",\
 601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                dpc_vrgen_v_value);
 602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r dpc_vrgen_h_value: ",\
 603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                dpc_vrgen_h_value);
 604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r dpc_vrgen_vs_value: ",\
 605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                dpc_vrgen_vs_value);
 606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CONFIG_PLL;
 608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_CONFIG_PLL:
 610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Configure the DDR PLL
 612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_pll_config(SCB_UPDATE);
 614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             timeout = 0xFFFF;
 615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_VERIFY_PLL_LOCK;
 616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_VERIFY_PLL_LOCK:
 618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Verify DDR PLL lock
 620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_pll_lock_scb() == 0U)
 622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_SETUP_SEGS;
 624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(--timeout == 0U)
 626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_PLL_LOCK;
 628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SETUP_SEGS:
 631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Configure Segments- address mapping,  CFG0/CFG1
 633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             setup_ddr_segments(DEFAULT_SEG_SETUP);
 635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * enable the  DDRC
 637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Turn on DDRC clock */
 639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SUBBLK_CLOCK_CR |= SUBBLK_CLOCK_CR_DDRC_MASK;
 640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Remove soft reset */
 641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   |= (uint32_t)SOFT_RESET_CR_DDRC_MASK;
 642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SETUP_DDRC;
 644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SETUP_DDRC:
 646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * set-up DDRC
 648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Configuration taken from the user.
 649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 init_ddrc();
 652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_RESET;
 653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_RESET:
 656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Assert training reset
 658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  reset pin is bit [1]
 659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * and load skip setting
 660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* leave in reset */
 662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /* To verify if separate reset required for DDR4 - believe it is not */
 663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef SPECIAL_TRAINIG_RESET
 664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000002U;
 665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef     SOFT_RESET_PRE_TAG_172
 666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (ddr_type == LPDDR4)
 667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //ALISTER 7/16/21
 669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE=0x1;
 670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000000U;
 673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000001U;
 675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif      /* !SOFT_RESET_PRE_TAG_172 */
 676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
 677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Disable CKE */
 678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Assert FORCE_RESET */
 681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_5_MICRO);
 683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* release reset to memory here, set INIT_FORCE_RESET to 0 */
 684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_2MS); /* 2MS */
 686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Enable CKE */
 688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_50_MICRO);
 690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset pin is bit [1] */
 692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000002U;
 693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_ROTATE_CLK;
 696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_ROTATE_CLK:
 698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Rotate bclk90 by 90 deg
 700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
 701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt = 0x00000004U;
 702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*expert mode enabling */
 703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000002U;
 704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*   */
 705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU; /* loading */
 706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU;
 709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U; /* increment */
 712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t d=0;d< \
 713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_TIP_CONFIG_PARAMS_BCLK_VCOPHS_OFFSET;d++)
 714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x67U;
 716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* setting load delay lines */
 722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_mv_rd_dly_reg.expert_dlycnt_mv_rd_dly_reg\
 723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0x1FU;
 724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* write w DFICFG_REG mv_rd_dly 0x00000000 #
 730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                tip_apb_write(12'h89C, 32'h0);   mv_rd_dly  */
 731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_mv_rd_dly_reg.expert_dlycnt_mv_rd_dly_reg \
 732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0x0U;
 733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* DQ */
 746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*    dfi_training_complete_shim = 1'b1
 747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   dfi_wrlvl_en_shim = 1'b1 */
 748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shi
 749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* DQS
 759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * dfi_wrlvl_en_shim = 1'b1 */
 760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shi
 761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shi
 771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause       =\
 775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* expert mode disabling */
 778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en                 =\
 779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SET_TRAINING_PARAMETERS;
 781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SET_TRAINING_PARAMETERS:
 783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * SET TRAINING PARAMETERS
 785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
 786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * TIP STATIC PARAMETERS 0
 787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
 788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  30:22   Number of VCO Phase offsets between BCLK and SCLK
 789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  21:13   Number of VCO Phase offsets between BCLK and SCLK
 790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  12:6    Number of VCO Phase offsets between BCLK and SCLK
 791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  5:3     Number of VCO Phase offsets between BCLK and SCLK
 792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  2:0  Number of VCO Phase offsets between REFCLK and ADDCMD bits
 793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r tip_cfg_params: ",\
 797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 tip_cfg_params);
 798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->tip_cfg_params.tip_cfg_params =\
 801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 tip_cfg_params;
 802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
 803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(use_software_bclk_sclk_training(ddr_type) == 1U)
 805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Initiate software training
 808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef     SOFT_RESET_PRE_TAG_172
 810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
 812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_BCLKSCLK_SW;
 814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
 816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Initiate IP training and wait for dfi_init_complete
 819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*asserting training_reset */
 821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (!((ddr_type == DDR3)||(ddr_type == DDR3L)))
 822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->training_reset.training_reset =\
 824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0x00000000U;
 825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
 827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  =\
 829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                    0x00000001U;
 830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_START;
 832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_BCLKSCLK_SW:
 837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * We have chosen to use software bclk sclk sweep instead of IP
 839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
 840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              
 841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t bclk_phase, bclk90_phase,refclk_phase;
 843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 bclk_answer = 0U;
 844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * BEGIN MANUAL BCLKSCLK TRAINING
 847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t rx_previous=0x3U;
 849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t rx_current=0U;
 850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_count[8U]={0U,0U,0U,0U,0U,0U,0U,0U};
 851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_index=0U;
 852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*UPPER LIMIT MUST BE MULTIPLE OF 8 */
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for (uint32_t i=0U; i<(8U * 100); i++)
 855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase   = ( i    & 0x07UL ) << 8U;
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * LOAD BCLK90 PHASE
 861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          */
 862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         * No pause required, causes an issue
 868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         */
 869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         * SAMPLE RX_BCLK
 872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         */
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_current = ((CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_l
 874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if ((rx_current & (~rx_previous)) != 0x00000000UL)
 876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             answer_index=i&0x07U;
 878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* increment the answer count for this index */
 879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             answer_count[answer_index]++;
 880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_previous = rx_current;
 883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t max=0U;
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t j=0U;j<8U;j++)
 885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* sweep through found answers and select the most common */
 887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (answer_count[j] > max)
 888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 bclk_answer = j;
 890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 max=answer_count[j];
 891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_MANUAL_ADDCMD_TRAINING_SW;
 896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****           case DDR_MANUAL_ADDCMD_TRAINING_SW:
 899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
 901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * APPLY OFFSET & LOAD THE PHASE
 902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * bclk_sclk_offset_value
 903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * BCLK_SCLK_OFFSET_BASE
 904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
 905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase = ((bclk_answer+bclk_sclk_offset(ddr_type))    & 0x07UL ) << 8U;
 907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart,  "\n\r bclk_phase ", bclk_phase);
 915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart,  "\n\r bclk_sclk_offset value ", bclk_sclk_offset(
 916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET Store DRV & VREF initial values (to be re-applied after CA training) */
 918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_drv=CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV;
 919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET DRIVE TO MAX */
 922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     { /* vref training begins */
 923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t dpc_bits_new;
 924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t vref_answer;
 925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t transition_a5_min_last = 129U;
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->rpc145.rpc145 = ca_indly;//TEMPORARY
 930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t break_loop=1;
 932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t in_window=0;
 933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer=128;
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t vref=5;vref <30;vref++) //begin vref training
 935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5_max=0;
 937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5_min=128;
 938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t rx_a5_last,rx_a5;
 939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5;
 940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t range_a5=0;
 941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(transition_a5_min_last > 128U)
 943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 transition_a5_min_last=128U;
 945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             //SET VREF HERE
 949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              //ADDCMD Training improvement , adds delay on A9 loopback path - Sugge
 958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              //CFG_DDR_SGMII_PHY->rpc145.rpc145 = 0x8U;
 959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t deltat = 128UL;
 961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             for (uint32_t j = 0; j<20 ; j++)
 963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 //LOAD INDLY
 966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direc
 967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 //LOAD OUTDLY
 972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direc
 973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                // rx_a5_last=0x0;
 978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 rx_a5_last=0xF;
 979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 transition_a5=0;
 980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 deltat=128;
 981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 delay(DELAY_CYCLES_500_NS);
 982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 for (uint32_t i=0; i < (128-ca_indly);i++)
 984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     delay(DELAY_CYCLES_500_NS);
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_ad
 990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 != 0){
 992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        if (((i - transition_a5) > 8) ){ //was 8 ////////////
 993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                            break;
 994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        }
 995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     }
 996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 ==0) {
 998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          // if ( ((rx_a5 ^ rx_a5_last) & (~rx_a5) )  ){
 999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
1000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              transition_a5 = i;
1001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          }
1002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          else{
1003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          rx_a5_last=rx_a5;
1004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          }
1005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      }
1006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      else {
1007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          if ((i - transition_a5) == 4)  //was 4 ////////////
1008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              //if (rx_a5!=rx_a5_last) //IF rx_ca not stable after 4
1009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                             // if(!((rx_a5 ^ rx_a5_last) & (~rx_a5) ))
1010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
1011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              {
1012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  transition_a5=0; //Continue looking for transition
1013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  rx_a5_last=rx_a5;
1014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              }
1015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      }
1016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }//delay loop ends here
1020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if (transition_a5 !=0)
1021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 > transition_a5_max)
1023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     {
1024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         transition_a5_max = transition_a5;
1025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     }
1026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     if (transition_a5 < transition_a5_min)
1027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     {
1028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         transition_a5_min = transition_a5;
1030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     }
1031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }//Sample loop ends here
1033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             range_a5=transition_a5_max-transition_a5_min;
1034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (transition_a5_min < 10){
1035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break_loop=0;
1036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (range_a5 <=5)
1040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 //(min(transition_a5_min - transition_a5_min_last,transition_a5_min
1042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if (transition_a5_min > transition_a5_min_last)
1043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     deltat=transition_a5_min-transition_a5_min_last;
1045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 else
1047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     deltat=transition_a5_min_last-transition_a5_min;
1049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if (deltat <=5)
1051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     in_window=(in_window<<1)|1;
1053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             else
1056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 in_window=(in_window<<1)|0;
1058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  "\n\r ca_indly ", ca_indly);
1062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " vref ", vref);
1063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " a5_dly_max:", transition_a5_max);
1064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " a5_dly_min:", transition_a5_min);
1065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " a5_dly_min_last:", transition_a5_min_la
1066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " range_a5:", range_a5);
1067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " deltat:", deltat);
1068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " in_window:", in_window);
1069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  " vref_answer:", vref_answer);
1070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(vref_answer==128)
1072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
1074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
1075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     vref_answer=vref; //ALISTER CHANGE
1076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef PRINT_CA_VREF_WINDOW
1077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     break;
1078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
1080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             transition_a5_min_last=transition_a5_min;
1082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (break_loop)
1084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break;
1086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (vref_answer!=128U)
1090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  "\n\r vref_answer found", vref_answer);
1092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         else
1094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (void)uprint32(g_debug_uart,  "\n\r CA_VREF training failed! ", vref_an
1096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
1100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* SET VREF HERE */
1101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
1102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if(vref_answer == 128U)
1103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer = 0x10U;
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
1106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         else
1108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer = vref_answer;
1110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
1111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
1114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
1115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
1116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_MICRO);
1117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }/* end vref_training; */
1119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((ddr_type == DDR3)||(ddr_type == DDR3L))
1121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         ddr3_address_cmd_training(ddr_type, &refclk_sweep_index, retry_count, &bclk
1123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else if (ddr_type != LPDDR4)
1125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         non_lpddr4_address_cmd_training(ddr_type, &refclk_sweep_index, &bclk_phase,
1127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }   /* END MANUAL BCLKSCLK TRAINING */
1128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else /* LPDDR4 */
1129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* PRE_INITIALIZATION when using LPDDR4 */
1131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         refclk_phase =(0x7U)<<2U;
1132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
1134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
1135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
1136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
1137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
1138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                             
1140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (void)uprint32(g_debug_uart,  "\n\r Returning FPGA CA VREF & CA drive to user s
1142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET VREF BACK TO CONFIGURED VALUE */
1144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
1145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
1146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=\
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U)
1149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
1150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
1151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
1152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET CA DRV BACK TO CONFIGURED VALUE */
1153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc1_DRV.rpc1_DRV=ca_drv; //return ca_drv to original value
1154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_START;
1155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_BCLKSCLK_SW;
1160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_START:
1163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->training_skip.training_skip      =\
1165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         LIBERO_SETTING_TRAINING_SKIP_SETTING;
1166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((ddr_type == DDR3)||(ddr_type == DDR3L)||(ddr_type == LPDDR3)||(ddr_type == LPD
1167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* RX_MD_CLKN */
1169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc168.rpc168 = 0x0U;
1170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 
1172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_TRAINING_IP_SM_START_DELAY
1173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* release reset to training */
1176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->training_reset.training_reset    = 0x00000000U;
1177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef IP_SM_START_TRAINING_PAUSE
1178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0xffU;
1179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
1181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x0000003FU;
1182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
1183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00U;
1185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_5_MICRO);
1186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
1190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000000U;
1191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* kick off training- DDRC, set dfi_init_start */
1192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   =\
1193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
1194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000000U;
1195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000001U;
1196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_START_CHECK;
1199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
1202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r\n\r ADDCMD_OFFSET ", refclk_offset);
1203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_START_CHECK:
1207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef RENODE_DEBUG
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if((DDRCFG->DFI.STAT_DFI_INIT_COMPLETE.STAT_DFI_INIT_COMPLETE\
1209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
1210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef LANE_ALIGNMENT_RESET_REQUIRED
1213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->lane_alignment_fifo_control.lane_alignment_fifo_control = 0x00U;
1214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->lane_alignment_fifo_control.lane_alignment_fifo_control = 0x02U;
1215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(ddr_type == LPDDR4)
1217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     lpddr4_manual_training(ddr_type, &refclk_sweep_index, retry_count, &refclk_offs
1219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 } /* end of LPDDR4 exclusive */
1220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, \
1223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         "\n\r\n\r pll_phadj_after_hw_training ",\
1224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         MSS_SCB_DDR_PLL->PLL_DIV_2_3);
1225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, \
1226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         "\n\r\n\r pll_phadj_after_hw_training ",\
1227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         MSS_SCB_DDR_PLL->PLL_DIV_0_1);
1228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(LIBERO_SETTING_TRAINING_SKIP_SETTING & BCLK_SCLK_BIT)
1231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
1233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_BCLKSCLK;
1237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_START_CHECK;
1243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_BCLKSCLK:
1246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(CFG_DDR_SGMII_PHY->training_status.training_status & BCLK_SCLK_BIT)
1247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
1250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_BCLKSCLK;
1254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_ADDCMD:
1258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & ADDCMD_BIT)
1259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFFF;
1261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_WRLVL;
1262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & ADDCMD_BIT)
1264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFFF;
1266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_WRLVL;
1267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
1271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * Typically this can fail for two
1272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * reasons:
1273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * 1. ADD/CMD not being received
1274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * We need to sweep:
1275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * ADDCMD_OFFSET [0:3]   RW value
1276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *  sweep->  0x2 -> 4 -> C -> 0
1277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * 2. DQ not received
1278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * We need to sweep:
1279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * LIBERO_SETTING_DPC_BITS
1280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *  DPC_VRGEN_H [4:6]   value= 0x8->0xC
1281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *
1282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * */
1283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_ADDCMD;
1284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_WRLVL:
1287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //END VREFTRN
1288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & WRLVL_BIT)
1289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
1292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & WRLVL_BIT)
1294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFFF;
1296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
1297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_WRLVL;
1301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_RDGATE:
1304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              /* vrgen, revert temp change during write leveling for lpddr4,  
1305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 turn back on ODT */
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS = dpc_bits ;
1307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
1308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* end addition 11th Feb 22 */
1309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & RDGATE_BIT)
1310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
1313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & RDGATE_BIT)
1315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
1318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_RDGATE;
1322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_DQ_DQS:
1325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_TRAINING_SKIP_SETTING & DQ_DQS_BIT)
1326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
1329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(CFG_DDR_SGMII_PHY->training_status.training_status & DQ_DQS_BIT)
1331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 timeout = 0xFFFF;
1333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
1334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(--timeout == 0U)
1336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM_DQ_DQS;
1338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_IP_SM_VERIFY:
1342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((DDRCFG->DFI.STAT_DFI_TRAINING_COMPLETE.STAT_DFI_TRAINING_COMPLETE & 0x01U) == 0x01
1343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  /*
1345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   * Step 15:
1346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   * check worked for each lane
1347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   */
1348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  uint32_t lane_sel, t_status = 0U;
1349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  for (lane_sel=0U; lane_sel< \
1350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_DATA_LANES_USED; lane_sel++)
1351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
1352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(1000U);
1353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
1354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(1001U);
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      CFG_DDR_SGMII_PHY->lane_select.lane_select =\
1356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
1357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
1358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /*
1359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * verify cmd address results
1360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       *  rejects if not acceptable
1361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * */
1362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t ca_status[8]= {\
1364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
1365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>8U)&0xFFU), \
1366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>16U)&0xFFU),\
1367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>24U)&0xFFU),\
1368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1)&0xFFU),\
1369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>8U)&0xFFU),\
1370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>16U)&0xFFU),\
1371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>24U)&0xFFU)};
1372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t low_ca_dly_count = 0U;
1373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t last = 0U;
1374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t decrease_count = 0U;
1375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(uint32_t i =0U; i<8U;i++)
1376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(ca_status[i] < 5U)
1378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 low_ca_dly_count++;
1380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(ca_status[i]<=last)
1382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 decrease_count++;
1384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             last = ca_status[i];
1386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if(ca_status[0]<= ca_status[7U])
1388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             decrease_count++;
1390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if((LIBERO_SETTING_TRAINING_SKIP_SETTING & ADDCMD_BIT) != ADDCMD_BIT)
1392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* Retrain if abnormal CA training result detected */
1394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(low_ca_dly_count > ABNORMAL_RETRAIN_CA_DLY_DECREASE_COUNT)
1395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 t_status = t_status | 0x01U;
1397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL ABNORMAL_RETR
1399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      low_ca_dly_count);
1400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* Retrain if abnormal CA training result detected */
1403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if(decrease_count > ABNORMAL_RETRAIN_CA_DECREASE_COUNT)
1404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 t_status = t_status | 0x02U;
1406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL ABNORMAL_RETR
1408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     decrease_count);
1409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that gate training passed without error  */
1414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      t_status = t_status |\
1415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
1416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
1417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that DQ/DQS training passed without error */
1418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(CFG_DDR_SGMII_PHY->dq_dqs_err_done.dq_dqs_err_done != 8U)
1419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          t_status = t_status | 0x01U;
1421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL dq_dqs_err_done : ",
1423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->dq_dqs_err_done.dq_dqs_err_done);
1424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that DQ/DQS calculated window is above 5 taps. */
1427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(CFG_DDR_SGMII_PHY->dqdqs_status2.dqdqs_status2 < \
1428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         DQ_DQS_NUM_TAPS)
1429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          t_status = t_status | 0x01U;
1431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          /*
1432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           * Increment startin value to push past starting edge
1433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           */
1434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
1435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rpc_156_dqdqs_init_offset <= LIBERO_SETTING_MAX_RPC_156_VALUE)
1436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
1437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rpc_156_dqdqs_init_offset++;
1438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
1439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          (void)uprint32(g_debug_uart, \
1442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  "\n\r\n\r Filtering failures DQDQS Windows is too 
1443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
1444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          (void)uprint32(g_debug_uart, \
1445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  "\n\r\n\r rpc_156_dqdqs_init_offset = ",rpc_156_dq
1446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define DCT_EXTRA_CHECKS
1451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DCT_EXTRA_CHECKS  
1452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      uint32_t temp = 0U, gt_clk_sel = (CFG_DDR_SGMII_PHY->gt_clk_sel.gt_clk_sel & 3
1453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_d
1454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
1456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 0)
1457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
1458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              t_status = t_status | 0x01U;
1459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel :
1461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      gt_clk_sel);
1462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
1464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>8U)&0xFFU) == 0U)
1466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
1468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 1)
1469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
1470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  t_status = t_status | 0x01U;
1471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel :
1473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      gt_clk_sel);
1474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
1476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>16U)&0xFFU) == 0U)
1478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
1480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 2)
1481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
1482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  t_status = t_status | 0x01U;
1483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel :
1485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      gt_clk_sel);
1486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
1488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       }
1489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly>>24U)&0xFFU) == 0U)
1490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          temp++;
1492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 3)
1493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
1494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              t_status = t_status | 0x01U;
1495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              (void)uprint32(g_debug_uart, "\n\r\n\r SM_VERIFY FAIL gt_clk_sel : ",\
1497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                   gt_clk_sel);
1498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
1500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(temp > 1)
1502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          t_status = t_status | 0x01U;
1504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
1507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef RENODE_DEBUG
1508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  t_status = 0U;  /* Dummy success -move on to
1509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     next stage */
1510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  if(t_status == 0U)
1512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
1513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(21U);
1514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /*
1515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * We can now set vref on the memory
1516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * mode register for lpddr4
1517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * May include other modes, and include a sweep
1518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       * Alister looking into this and will revert.
1519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       */
1520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if (ddr_type == LPDDR4)
1521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
1522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SET_VREF_LPDDR4_MODE_REGS
1523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          mode_register_write(DDR_MODE_REG_VREF,\
1524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              DDR_MODE_REG_VREF_VALUE);
1525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
1527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      ddr_training_state = DDR_TRAINING_SET_FINAL_MODE;
1528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
1529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  else /* fail, try again */
1530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
1531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(20U);
1532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      ddr_training_state = DDR_TRAINING_FAIL_SM_VERIFY;
1533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
1534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              }
1535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_SM2_VERIFY;
1538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_SET_FINAL_MODE:
1543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Set final mode register value.
1545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE =\
1547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_DDRPHY_MODE;
1548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r DDR FINAL_MODE: ",\
1550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     LIBERO_SETTING_DDRPHY_MODE);
1551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_CFG_DDR_SGMII_PHY
1552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)print_reg_array(g_debug_uart ,
1553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   (uint32_t *)CFG_DDR_SGMII_PHY,\
1554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           (sizeof(CFG_DDR_SGMII_PHY_TypeDef)/4U));
1555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_DDRCFG
1557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             debug_read_ddrcfg();
1558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 tip_register_status (g_debug_uart);
1563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r ************************************************
1564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION;
1568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_WRITE_CALIBRATION:
1571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Does the following in the DDRC need to be checked??
1573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * DDRCFG->DFI.STAT_DFI_TRAINING_COMPLETE.STAT_DFI_TRAINING_COMPLETE;
1574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *
1575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             number_of_lanes_to_calibrate = get_num_lanes();
1577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Now start the write calibration as training has been successful
1579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Setting expert mode */
1581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
1582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if((ddr_type == DDR3)||(ddr_type == DDR3L)) /* Changing WPU and WPD */
1585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* only run when ECC is on - sar121393 */
1587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK)
1588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = 0x00000F80UL;
1590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = 0x00000000UL;
1591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = 0x00000000UL;
1592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = 0x00000000UL;
1593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = 0x00000000UL;
1594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (ddr_type == LPDDR4)
1597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SWEEP_DQ_DELAY
1599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint8_t lane;
1600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t dly_firstpass=0xFF;
1601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t dly_right_edge=20U;
1602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t pass=0U;
1603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++) //load DQ
1604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         load_dq(lane);
1606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_50_MICRO);
1609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for (uint32_t dq_dly=0U;dq_dly < 20U ; dq_dly=dq_dly+1U){
1610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc220.rpc220 = dq_dly; //set DQ load value
1611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++) //load DQ
1612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             load_dq(lane);
1614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         SIM_FEEDBACK1(1U);
1616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          delay(DELAY_CYCLES_50_MICRO);
1618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         pass =\
1619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             write_calibration_using_mtc(\
1620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                   number_of_lanes_to_calibrate);
1621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "\n\r    dq_dly ",\
1623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     dq_dly);
1624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "    pass ",\
1625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     pass);
1626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "    wr calib result ",\
1627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                             calib_data.write_cal.lane_calib_result);
1628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (dly_firstpass != 0xFFU)
1630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (pass !=0U)
1632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 dly_right_edge=dq_dly;
1634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break;
1635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (dly_firstpass ==0xFFU)
1638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (pass==0U)
1640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
1641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 dly_firstpass=dq_dly;
1642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
1643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(dly_firstpass == 0xFFU)
1647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         error = 1U;
1649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
1651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc220.rpc220 = (dly_firstpass + dly_right_edge)/2U;
1653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "\n\r    dq_dly_answer ",\
1655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->rpc220.rpc220);
1656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         //(void)uprint32(g_debug_uart, "    vrefdq_answer ", (vref_firstpass + vref
1657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, "    wr calib result ",\
1658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 calib_data.write_cal.lane_calib_result);
1659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++) //load DQ
1661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             load_dq(lane);
1663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_50_MICRO);
1665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         error =\
1666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 write_calibration_using_mtc(\
1667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         number_of_lanes_to_calibrate);
1668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else /* alternate calibration */
1670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(ddr_type == LPDDR4)
1671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint8_t lane;
1673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* Changed default value to centre dq/dqs on window */
1674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc220.rpc220 = 0xCUL;
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
1676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
1677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             load_dq(lane);
1678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
1679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     error = write_calibration_using_mtc(number_of_lanes_to_calibrate);
1681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif  /* end of alternate calibration */
1682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(2U);
1686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     error =\
1687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                       write_calibration_using_mtc(number_of_lanes_to_calibrate);
1688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(error)
1691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_error_count++;
1693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(106U);
1694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r wr calib result ",\
1701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.lane_calib_result);
1702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_SWEEP_CHECK;
1704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if(error == MTC_TIMEOUT_ERROR)
1706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 0U;
1708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
1709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 0U;
1713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION_RETRY;
1714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_WRITE_CALIBRATION_RETRY:
1718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Clear write calibration data
1720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
1722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Try the next offset
1724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency = DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT;
1726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency++;
1727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (write_latency > DDR_CAL_MAX_LATENCY)
1728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 write_latency = DDR_CAL_MIN_LATENCY;
1730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_MIN_LATENCY;
1731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT =\
1735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         write_latency;
1736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r wr write latency ",\
1738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 write_latency);
1739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION;
1741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_SWEEP_CHECK:
1745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_SANITY_CHECKS;
1746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_SANITY_CHECKS:
1749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *  Now start the write calibration if training successful
1751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r\n\r DDR SANITY_CHECKS: ",\
1754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         error);
1755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
1759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = memory_tests();
1760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_MTC_CHECK;
1765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
1769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_MTC_CHECK:
1773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint64_t start_address = 0x0000000000000000ULL;
1775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t size = ONE_MB_MTC;  /* Number of reads for each iteration 2**size*/
1776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint8_t mask;
1777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (get_num_lanes() <= 3U)
1778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     mask = 0x3U;
1780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     mask = 0xFU;
1784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIA
1786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Read using different patterns */
1787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 0U;
1788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
1789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x02) == 0U)
1790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTI
1791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &
1792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
1793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
1794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIAL
1795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &erro
1796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQUE
1797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUEN
1798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x01) == 0U)
1800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_RANDOM, 
1801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_RANDOM, &erro
1802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_RANDOM, &er
1803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
1804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_RANDOM, &e
1805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_RANDOM, &error);
1806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_RANDO
1807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_RANDOM
1808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r Passed MTC full check ", error);
1814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_NC_CHECK;
1816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r Failed MTC full check ", error);
1821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_32BIT_NC_CHECK:
1827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
1828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * write and read back test from drr, non cached access
1829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
1830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (DDR_FULL_32BIT_NC_CHECK_EN == 1)
1832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x08) == 0U)
1833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_NON_CACHE,\
1834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES,\
1835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          SW_CONFIG_PATTERN);
1836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
1837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_NON_CACHE,\
1838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES_FAST_START,\
1839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          SW_CONFIG_PATTERN_FAST_START);
1840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_CACHE_CHECK;
1847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_FULL_32BIT_NC_CHECK;
1851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_32BIT_CACHE_CHECK:
1854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (DDR_FULL_32BIT_CACHED_CHECK_EN == 1)
1855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = ddr_read_write_fn((uint64_t*)LIBERO_SETTING_DDR_32_CACHE,\
1856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     SW_CFG_NUM_READS_WRITES,\
1857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     SW_CONFIG_PATTERN);
1858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SKIP_VERIFY_PATTERN_IN_CACHE
1862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_WRC_CHECK;
1863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
1864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_LOAD_PATTERN_TO_CACHE;
1865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_32BIT_CACHE_CHECK;
1870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_LOAD_PATTERN_TO_CACHE:
1873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             load_ddr_pattern(LIBERO_SETTING_DDR_32_CACHE, SIZE_OF_PATTERN_TEST*2, SIZE_OF_PATTERN_O
1874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_VERIFY_PATTERN_IN_CACHE;
1877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_VERIFY_PATTERN_IN_CACHE:
1884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
1885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x04) == 0U)
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
1888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r\n\r wr write latency ",\
1893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT);
1894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
1895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r rpc_166_fifo_offset: ",\
1896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rpc_166_fifo_offset);
1897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_32BIT_WRC_CHECK;
1900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
1904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
1906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r rpc_166_fifo_offset: ",\
1907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         rpc_166_fifo_offset);
1908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef NOT_A_FULL_RETRAIN
1911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
1912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* this fails post tests */
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(num_rpc_166_retires < NUM_RPC_166_VALUES)
1914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires++;
1916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
1918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rpc_166_fifo_offset = MIN_RPC_166_VALUE;
1920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* try again here DDR_LOAD_PATTERN_TO_CACHE */
1922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires = 0U;
1926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
1927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
1928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
1930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
1931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* PAUSE to reset fifo (loads new RXPTR value).*/
1932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_
1933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x1U;
1934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
1935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0000003EU ;
1936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
1937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x00000000U;
1938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
1939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_50_MICRO);
1940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //END PAUSE
1941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
1942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(num_rpc_166_retires < NUM_RPC_166_VALUES)
1943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires++;
1945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
1946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
1947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
1948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rpc_166_fifo_offset = MIN_RPC_166_VALUE;
1949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
1950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* try again here DDR_LOAD_PATTERN_TO_CACHE */
1951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
1953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
1954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     num_rpc_166_retires = 0U;
1955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
1956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
1957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
1958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else       /* (TUNE_RPC_166_VALUE == 0) */
1961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
1963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_32BIT_WRC_CHECK:
1966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_64BIT_NC_CHECK;
1969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_64BIT_NC_CHECK:
1976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_64BIT_CACHE_CHECK;
1979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_64BIT_CACHE_CHECK:
1986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_FULL_64BIT_WRC_CHECK;
1989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
1991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
1993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
1994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
1995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_FULL_64BIT_WRC_CHECK:
1996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
1997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
1998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_VREFDQ_CALIB;
1999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
2001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL;
2003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
2006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_VREFDQ_CALIB:
2008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
2009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
2011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = VREFDQ_calibration_using_mtc();
2013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error != 0U)
2014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FPGA_VREFDQ_CALIB;
2019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
2020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FPGA_VREFDQ_CALIB:
2022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef FPGA_VREFDQ_CALIB
2023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
2025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = FPGA_VREFDQ_calibration_using_mtc();
2027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error != 0U)
2028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FINISH_CHECK;
2033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
2034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FINISH_CHECK:
2036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              *   return status
2038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.train_time = (uint64_t)(rdcycle() - training_start_cycle) / (LIBERO_SETTING_MS
2040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
2041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r ddr train time (ms): ", (uint32_t)ddr_diag.train_tim
2042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart, "\n\r Number of retrains: ", ddr_diag.num_retrains);
2043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 tip_register_status (g_debug_uart);
2045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uprint(g_debug_uart, "\n\r\n\r DDR_TRAINING_PASS: ");
2046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_DDRCFG
2047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 debug_read_ddrcfg();
2048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(ddr_error_count > 0)
2053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ret_status |= DDR_SETUP_FAIL;
2055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
2057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
2059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * Configure Segments- address mapping,  CFG0/CFG1
2060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
2061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 setup_ddr_segments(LIBERO_SEG_SETUP);
2062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ret_status |= DDR_SETUP_DONE;
2064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FINISHED;
2065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
2066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
2068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_FINISHED:
2069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****               break;
2070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     } /* end of case statement */
2071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (ret_status);
2073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
2077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * get_num_lanes(void)
2078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return number of lanes used, 2(16 bit), 3(16 bit + ecc), 4(32 bit) or 5
2079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Note: Lane 4 always used when ECC enabled, even for x16
2080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t get_num_lanes(void)
2082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lanes;
2084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Check width, 16bit or 32bit bit supported, 1 => 32 bit */
2085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_BUS_WIDTH_MASK) ==\
2086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_BUS_WIDTH_4_LANE)
2087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lanes = 4U;
2089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lanes = 2U;
2093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Check if using ECC, add a lane */
2095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK) ==\
2096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_ECC_ON)
2097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lanes++;
2099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return lanes;
2101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * set_ddr_mode_reg_and_vs_bits()
2107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_mode_reg_and_vs_bits(uint32_t dpc_bits)
2110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_TYPE ddr_type = LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_MASK;
2112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * R1.6
2114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Write DDR phy mode reg (eg DDR3)
2115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * When we write to the mode register, an ip state machine copies default
2116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * values for the particular mode chosen to RPC registers associated with
2117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * DDR in the MSS custom block.
2118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * ( Note: VS bits are not include in the copy so we set below )
2119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * The RPC register values are transferred to the SCB registers in a
2120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * subsequent step.
2121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Set VS bits
2124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Select VS bits for DDR mode selected  --- set dynamic pc bit settings to
2125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * allow editing of RPC registers
2126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * pvt calibration etc
2127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *
2128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [19]         dpc_move_en_v   enable dynamic control of vrgen circuit for
2129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              ADDCMD pins
2130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [18]         dpc_vrgen_en_v  enable vref generator for ADDCMD pins
2131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [17:12]      dpc_vrgen_v     reference voltage ratio setting for ADDCMD
2132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              pins
2133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [11:11]      dpc_move_en_h   enable dynamic control of vrgen circuit for
2134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              DQ/DQS pins
2135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [10:10]      dpc_vrgen_en_h  enable vref generator for DQ/DQS pins
2136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [9:4]        dpc_vrgen_h     reference voltage ratio setting for DQ/DQS
2137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *              pins
2138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * [3:0]        dpc_vs          bank voltage select for pvt calibration
2139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRPHY_MODE setting from MSS configurator
2142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRMODE              :3;
2143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ECC                  :1;
2144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CRC                  :1;
2145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Bus_width            :3;
2146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DMI_DBI              :1;
2147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_drive             :2;
2148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_drive            :2;
2149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_drive        :2;
2150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Clock_out_drive      :2;
2151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_termination       :2;
2152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_termination      :2;
2153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_input_pin_termination :2;
2154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             preset_odt_clk       :2;
2155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Power_down           :1;
2156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rank                 :1;
2157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Command_Address_Pipe :2;
2158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
2159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if ((ddr_type == DDR4) &&\
2161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK) ==\
2162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     DDRPHY_MODE_ECC_ON)
2163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
2165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * For ECC on when DDR4, and data mask on during training, training
2166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * will not pass
2167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This will eventually be handled by the configurator
2168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * DM will not be allowed for DDR4 with ECC
2169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
2170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
2171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              (LIBERO_SETTING_DDRPHY_MODE  & DMI_DBI_MASK );
2172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
2174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
2176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                      LIBERO_SETTING_DDRPHY_MODE;
2177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay((uint32_t) 100U);
2179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS        = dpc_bits;
2180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * set_ddr_rpc_regs()
2187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
2188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_ddr_rpc_regs(DDR_TYPE ddr_type)
2190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Write DDR phy mode reg (eg DDR3)
2193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * When we write to the mode register, an ip state machine copies default
2194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * values for the particular mode chossen
2195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * to RPC registers associated with DDR in the MSS custom block.
2196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * The RPC register values are transferred to the SCB registers in a
2197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * subsequent step.
2198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *
2199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Question:
2200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Select VS bits (eg DDR3 ) (vs bits not included in mode setup - should
2201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * be??)
2202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Small wait while state machine transfer takes place required here.
2203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * (status bit required?)
2204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *
2205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRPHY_MODE setting from MSS configurator
2208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRMODE              :3;
2209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ECC                  :1;
2210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CRC                  :1;
2211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Bus_width            :3;
2212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DMI_DBI              :1;
2213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_drive             :2;
2214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_drive            :2;
2215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_drive        :2;
2216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Clock_out_drive      :2;
2217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQ_termination       :2;
2218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DQS_termination      :2;
2219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ADD_CMD_input_pin_termination :2;
2220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             preset_odt_clk       :2;
2221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Power_down           :1;
2222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             rank                 :1;
2223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Command_Address_Pipe :2;
2224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         switch (ddr_type)
2227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             default:
2229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR_OFF_MODE:
2230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Below have already been set  */
2231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc95.rpc95 = 0x07;  */    /* addcmd I/O*/
2232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc96.rpc96 = 0x07;  */    /* clk */
2233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc97.rpc97 = 0x07;  */    /* dq */
2234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x07;  */    /* dqs */
2235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
2236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 15:14 connect to ibufmx DQ/DQS/DM
2237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 13:12 connect to ibufmx CA/CK
2238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
2239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0U;
2240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
2241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR3L:
2242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR3:
2243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Required when rank x 2 */
2244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_RANK_MASK) ==\
2245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         DDRPHY_MODE_TWO_RANKS)
2246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->spio253.spio253 = 1U;
2248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * firmware set this to 3'b100 for all cases except when we
2253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * are in OFF mode (DDR3,DDR4,LPDDR3,LPDDR4).
2254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
2256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
2258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    SAR xxxx
2259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 15:14 connect to ibufmx DQ/DQS/DM
2260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  *    bits 13:12 connect to ibufmx CA/CK
2261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
2262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0U;
2263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
2264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case DDR4:
2265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Sar 108017
2268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC setting is wrong for DDR4/LPDDR3, needs to
2269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * be overwritten in embedded SW for E51
2270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC is set to 001 for DQ/DQS/DBI bits in
2272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * DDR3/LPDDR4, this enables termination to VSS.
2273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * This needs to be switched to VDDI termination.
2275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * To do this, we do APB register writes to override
2277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the following PC bits:
2278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dq=010
2279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dqs=010
2280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc10_ODT.rpc10_ODT = 2U;
2282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc11_ODT.rpc11_ODT = 2U;
2283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * SAR 108218
2285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * The firmware should set this to 3'b100 for
2286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * all cases except when we are in OFF mode (DDR3,DDR4,
2287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * LPDDR3,LPDDR4).
2288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
2290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 15:14 connect to ibufmx DQ/DQS/DM
2292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 13:12 connect to ibufmx CA/CK
2293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0x0U;
2295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
2297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case LPDDR3:
2298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Sar 108017
2301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC setting is wrong for DDR4/LPDDR3, needs to be
2302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * overwritten in embedded SW for E51
2303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * ODT_STATIC is set to 001 for DQ/DQS/DBI bits in
2305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * DDR3/LPDDR4, this enables termination to VSS.
2306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * This needs to be switched to VDDI termination.
2308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *
2309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * To do this, we should do APB register writes to override
2310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the following PC bits:
2311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dq=010
2312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * odt_static_dqs=010
2313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc10_ODT.rpc10_ODT = 2U;
2315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc11_ODT.rpc11_ODT = 2U;
2316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * SAR 108218
2318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * I've reviewed the results, and the ibufmd bit should be
2319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * fixed in firmware for ibufmd_dqs. Malachy please have
2320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the firmware set this to 3'b100 for all cases except
2321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * when we are in OFF mode (DDR3,DDR4,LPDDR3,LPDDR4).
2322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
2324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    SAR xxxx
2326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 15:14 connect to ibufmx DQ/DQS/DM
2327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 13:12 connect to ibufmx CA/CK
2328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0U;
2330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
2332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             case LPDDR4:
2333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
2334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * We need to be able to implement different physical
2336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * configurations of LPDDR4, given the twindie architecture.
2337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * These are not fully decoded by the APB decoder (we dont
2338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * have all the options).
2339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Basically we want to support:
2340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Hook the CA buses from the 2 die up in parallel on the
2341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * same FPGA pins
2342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Hook the CA buses from the 2 die up in parallel using
2343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * the mirrored FPGA pins (IE CA_A/CA_B)
2344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Some combination of the 2, ie duplicate the clocks but
2345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * not the CA, duplicate the clocks and command, but not
2346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * address, etc.
2347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* OVRT_EN_ADDCMD1 (default 0xF00), register named ovrt11 */
2349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9
2350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * If this define is not present, indicates older
2352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * Libero core (pre 2.0.109)
2353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      * So we run this code
2354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->ovrt10.ovrt10 =\
2356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
2357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
2358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* Use pull-ups to set the CMD/ADD ODT */
2359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc245.rpc245 =\
2360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0x00000000U;
2361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc237.rpc237 =\
2363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             0xffffffff;
2364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
2365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* OVRT_EN_ADDCMD2 (default 0xE06U), register named ovrt12 */
2367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->ovrt11.ovrt11 =\
2368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
2369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* Required when rank x 2 */
2371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_RANK_MASK) ==\
2372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             DDRPHY_MODE_TWO_RANKS)
2373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
2374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->spio253.spio253 = 1;
2375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
2376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
2378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
2379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * SAR 108218
2380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * I've reviewed the results, and the ibufmd bit should be
2381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * fixed in firmware for ibufmd_dqs. Malachy please have the
2382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * firmware set this to 3'b100 for all cases except when we
2383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          * are in OFF mode (DDR3,DDR4,LPDDR3,LPDDR4).
2384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          */
2385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x04U;
2386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
2387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /*
2388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    SAR xxxx
2389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 15:14 connect to ibufmx DQ/DQS/DM
2390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      *    bits 13:12 connect to ibufmx CA/CK
2391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      */
2392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->rpc226.rpc226 = 0x14U;
2393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0xA000U;
2394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* for Skew debug at 125C MIN TTHH18->Changing the common mode of the Receiver 
2395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        to low common mode to improve IO Performance of LPDDR4 */
2396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->SPARE0.SPARE0 = 0xA000U;
2397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
2399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
2400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef TUNE_RPC_156_DQDQS_INIT_VALUE
2404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->rpc156.rpc156 = rpc_156_dqdqs_init_offset;
2405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
2406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->rpc156.rpc156 = LIBERO_SETTING_RPC_156_VALUE;
2407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
2410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
2411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                "\n\r\n\r CFG_DDR_SGMII_PHY->rpc156.rpc156 = ",CFG_DDR_SGMII_PHY->rpc156.rpc156);
2412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
2415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
2416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                "\n\r\n\r Spare bit value: ",CFG_DDR_SGMII_PHY->SPARE0.SPARE0);
2417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * sar107009 found by Paul in Crevin,
2422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * This has been fixed in tag g5_mss_ddrphy_apb tag 2.9.130
2423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * todo: remove this software workaround as no longer required
2424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
2425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Default of rpc27 should be 2, currently is 0
2426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * We will set to 2 for the moment with software.
2427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
2428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc27.rpc27 = 0x2U;
2429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Default of rpc27 Issue see by Paul/Alister 10th June
2431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * tb_top.duv_wrapper.u_design.mss_custom.gbank6.tip.gapb.\
2432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *                      MAIN.u_apb_mss_decoder_io.rpc203_spare_iog_dqsn
2433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
2434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc203.rpc203 = 0U;
2435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
2440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * We'll have to pass that one in via E51, meaning APB writes to
2441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * addresses:
2442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 7384   rpc1_ODT       ODT_CA
2443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 7388   rpc2_ODT       RPC_ODT_CLK
2444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 738C   rpc3_ODT       ODT_DQ
2445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x2000 7390   rpc4_ODT       ODT_DQS
2446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
2447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * todo: replace with Libero settings below, once values verified
2448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
2449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc1_ODT.rpc1_ODT = LIBERO_SETTING_RPC_ODT_ADDCMD;
2450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc2_ODT.rpc2_ODT = LIBERO_SETTING_RPC_ODT_CLK;
2451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
2452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc4_ODT.rpc4_ODT = LIBERO_SETTING_RPC_ODT_DQS;
2453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * bclk_sel_clkn - selects bclk sclk training clock
2457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
2458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc19.rpc19 = 0x01U;     /* bclk_sel_clkn */
2459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * add cmd - selects bclk sclk training clock
2461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
2462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc20.rpc20 = 0x00U;     /* bclk_sel_clkp */
2463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
2468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****           *  Each lane has its own FIFO. This paramater adjusts offset for all lanes.
2469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****           */
2470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
2471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc166.rpc166 = rpc_166_fifo_offset;
2472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  Override RPC bits for weak PU and PD's
2477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  Set over-ride bit for unused I/O
2478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     config_ddr_io_pull_up_downs_rpc_bits(ddr_type);
2480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
2483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   Info on OFF modes:
2484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   OFF MODE from reset- I/O not being used
2486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         MSSIO from reset- non default values
2487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Needs non default values to completely go completely OFF
2488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Drive bits and ibuff mode
2489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Ciaran to define what need to be done
2490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****               SAR107676
2491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDR - by default put to DDR4 mode so needs active intervention
2492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Bills sac spec (DDR PHY SAC spec section 6.1)
2493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Mode register set to 7
2494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Ibuff mode set to 7 (rx turned off)
2495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             P-Code/ N-code of no relevance as not used
2496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Disable DDR PLL
2497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                Will be off from reset- no need
2498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             Need to reflash
2499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDR APB ( three resets - soft reset bit 0 to 1)
2500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 Drive odt etc
2501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        SGMII - from reset nothing to be done
2502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            See Jeff's spread sheet- default values listed
2503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            Extn clock off also defined in spread sheet
2504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
2508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  ddr_off_mode(void)
2509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  Assumed in Dynamic mode.
2510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  i.e.
2511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  SCB dynamic enable bit is high
2512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  MSS core_up = 1
2513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  dce[0,1,2] 0,0,0
2514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  flash valid = 1
2515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  IP:
2516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  DECODER_DRIVER, ODT, IO all out of reset
2517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  DDR PHY off mode that I took from version 1.58 of the DDR SAC spec.
2519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  1.  DDR PHY OFF mode (not used at all).
2520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  1.  Set the DDR_MODE register to 7
2521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  This will disable all the drive and ODT to 0, as well as set all WPU bits.
2522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  2.  Set the RPC_IBUF_MD_* registers to 7
2523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  This will disable all receivers.
2524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  3.  Set the REG_POWERDOWN_B register to 0
2525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  This will disable the DDR PLL
2526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void ddr_off_mode(void)
2529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * DDR PLL is not turn on on reset- so no need to do anything
2532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * set the mode register to 7 => off mode
2535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * From the DDRPHY training firmware spec.:
2536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * If the DDR interface is unused, the firmware will have to write 3'b111
2537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * into the APB_DDR_MODE register. This will disable all the DRIVERs, ODT
2538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * and INPUT  receivers.
2539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * By default, WPD will be applied to all pads.
2540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * If a user wants to apply WPU, this will have to be applied through
2542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * firmware, by changing all RPC_WPU_*=0, and RPC_WPD_*=1, via APB register
2543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * writes.
2544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * Unused IO within an interface will automatically be shut off, as unused
2546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * DQ/DM/DQS/and CA buffers and odt are automatically disabled by the
2547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * decode, and put into WPD mode.
2548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * Again, if the user wants to change this to WPU, the will have to write
2549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * RPC_WPU_*=0 and RPC_WPD_*=1 to override the default.
2550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /* Note: DMI_DBI [8:1]   needs to be 0 (off) during training */
2553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->DDRPHY_MODE.DDRPHY_MODE  =\
2554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              (LIBERO_SETTING_DDRPHY_MODE_OFF /* & DMI_DBI_MASK */);
2555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * VS for off mode
2557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS        =\
2559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              LIBERO_SETTING_DPC_BITS_OFF_MODE;
2560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Toggle decoder here
2563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  bit 0 == PERIPH   soft reset, auto cleared
2564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_DRIVER.SOFT_RESET_DECODER_DRIVER= 1U;
2566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT      = 1U;
2567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO        = 1U;
2568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * set ibuff mode to 7 in off mode
2571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *
2572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc95.rpc95 = 0x07;     /* addcmd I/O*/
2574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc96.rpc96 = 0x07;     /* clk */
2575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc97.rpc97 = 0x07;     /* dq */
2576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->rpc98.rpc98 = 0x07;     /* dqs */
2577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * Default  WPU, modify If user wants Weak Pull Up
2580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      /*
2582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       * UNUSED_SPACE0
2583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *     bits 15:14 connect to ibufmx DQ/DQS/DM
2584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *     bits 13:12 connect to ibufmx CA/CK
2585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       *    todo: Do we need to add Pu/PD option for off mode to Libero setting?
2586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       */
2587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] = 0x0000U;
2588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      *  REG_POWERDOWN_B on PLL turn-off, in case was turned on.
2591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     ddr_pll_config_scb_turn_off();
2593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return;
2594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Number of tests which write and read from DDR
2599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Tests data path through the cache and through AXI4 switch.
2600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
2602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t memory_tests(void)
2603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t shift_walking_one = 4U;
2605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000U;
2606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t error = 0U;
2607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(199U);
2608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg1 reg 2, datapath through AXI4 switch
2610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U) /* 28 => 1G, as 2**28 == 256K and this is
2612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                       mult by (4 lanes) */
2613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0xC0000000U + (0x1U<<shift_walking_one));
2616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(200U);
2622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(500U);
2626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg1 reg 3, datapath through AXI4 switch
2628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U) //28 => 1G
2631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x1400000000U + (0x1U<<shift_walking_one));
2634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(208U);
2640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* check upper bound */
2643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(shift_walking_one >= 4U)
2644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             start_address = (uint64_t)(0x1400000000U + \
2646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (((0x1U<<(shift_walking_one +1)) - 1U) -0x0F) );
2647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error)
2650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 SIM_FEEDBACK1(201U);
2653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify mtc
2660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(600U);
2662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U) //28 => 1G
2664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x1U<<shift_walking_one);
2667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = mtc_sanity_check(start_address);
2668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(203U);
2673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* check upper bound */
2676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(shift_walking_one >= 4U)
2677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              start_address = (uint64_t)((((0x1U<<(shift_walking_one +1)) - 1U)\
2679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      -0x0F) );
2680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              error = mtc_sanity_check(start_address);
2681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              if(error)
2683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              {
2684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  ddr_error_count++;
2685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  SIM_FEEDBACK1(204U);
2686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              }
2687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg0 reg 0, datapath through cache
2693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(700U);
2695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 27U) //28 => 1G
2697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x80000000U + (0x1U<<shift_walking_one));
2700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(206U);
2706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift_walking_one++;
2708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Verify seg0 reg 1, datapath through cache,
2712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if 0 /* issue with cache setup for 64 address width, need to checkout */
2714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(800U);
2715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     shift_walking_one = 4U;
2716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(shift_walking_one <= 28U)  //28 => 1G (0x10000000(address) * 4 (32bits wide))
2717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SIM_FEEDBACK1(shift_walking_one);
2719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         start_address = (uint64_t)(0x1000000000U + (0x1U<<shift_walking_one));
2720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error = rw_sanity_chk((uint64_t *)start_address , (uint32_t)0x5U);
2721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(error)
2723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_error_count++;
2725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(207U);
2726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(299U);
2731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (error);
2732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * rw_sanity_chk()
2737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * writes and verifies reads back from DDR
2738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Uses values defined in the test_string[]
2739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param address
2740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param count
2741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return non zero if error
2742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
2744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t rw_sanity_chk(uint64_t * address, uint32_t count)
2745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     volatile uint64_t *DDR_word_ptr;
2747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t value;
2748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t error = 0U;
2749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* DDR memory address from E51 - 0xC0000000 is non cache access */
2750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_word_ptr =  address;
2751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     volatile uint32_t i = 0x0U;
2753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * First fill
2756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(i < count)
2758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         *DDR_word_ptr = test_string[i & 0xfU];
2760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         value = *DDR_word_ptr;
2762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if( value != test_string[i & 0xfU])
2764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             value = *DDR_word_ptr;
2766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if( value != test_string[i & 0xfU])
2767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 1;
2770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         ++i;
2773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDR_word_ptr = DDR_word_ptr + 1U;
2774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Recheck read, if first read successful
2777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(error == 0)
2779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* DDR memory address from E51 - 0xC0000000 is non cache access */
2781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDR_word_ptr =  address;
2782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         i = 0x0U;
2783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         while(i < count)
2784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if( *DDR_word_ptr != test_string[i & 0xfU])
2786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
2787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_error_count++;
2788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 1;
2789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
2790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ++i;
2791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDR_word_ptr = DDR_word_ptr + 1U;
2792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return error;
2795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Memory test Core sanity check
2800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param start_address
2801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return non zero if error
2802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_SANITY_CHECKS_EN
2804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mtc_sanity_check(uint64_t start_address)
2805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t result;
2807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t size = 4U;
2808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     result = MTC_test((0xFU), start_address, size );
2809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return result;
2810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * load_dq(lane)
2817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set dyn_ovr_dlycnt_dq_load* = 0
2818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set expert_dfi_status_override_to_shim = 0x7
2819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set expert_mode_en = 0x21
2820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set dyn_ovr_dlycnt_dq_load* = 1
2821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set dyn_ovr_dlycnt_dq_load* = 0
2822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *      set expert_mode_en = 0x8
2823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param lane
2825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void load_dq(uint8_t lane)
2827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 0
2829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
2832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = \
2836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
2837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                 & (uint32_t)~0x0FU);
2838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_dfi_status_override_to_shim = 0x7
2840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x07
2841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x21
2842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x21U;
2843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 1
2844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 =\
2847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0xFFU << (lane * 8U));
2848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 |=\
2852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0FU;
2853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 0
2855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 = 0U;
2856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0 = 0U;
2859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = \
2863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1\
2864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                              & (uint32_t)~0x0FU);
2865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x8
2867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
2868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  increment_dq()
2872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_move* = 0
2873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_direction* = 1
2874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set expert_dfi_status_override_to_shim = 0x7
2875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set expert_mode_en = 0x21
2876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     #to increment multiple times loop the move=0/1 multiple times
2878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_move* = 1
2879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set dyn_ovr_dlycnt_dq_move* = 0
2880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     #
2881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *     set expert_mode_en = 0x8
2882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param lane
2883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param move_count
2884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SW_CONFIG_LPDDR_WR_CALIB_FN
2886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void increment_dq(uint8_t lane, uint32_t move_count)
2887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_move* = 0
2889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
2892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = \
2896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
2897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    & ~0x0FU);
2898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_direction* = 1
2900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
2901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg0.expert_dlycnt_direction_reg0\
2903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             = (0xFFU << (lane * 8U));
2904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
2906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* only four lines, use 0xFU */
2908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 |= 0xFU;
2909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*   set expert_dfi_status_override_to_shim = 0x7 */
2911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x07
2912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*  set expert_mode_en = 0x21 */
2913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x21U;
2914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*  #to increment multiple times loop the move=0/1 multiple times */
2915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     move_count = move_count + move_count + move_count;
2916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while(move_count)
2917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //   set dyn_ovr_dlycnt_dq_move* = 1
2919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(lane < 4U)
2920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0\
2922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = (0xFFU << (lane * 8U));
2923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
2925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1\
2927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 |= 0x0FU;
2928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //   set dyn_ovr_dlycnt_dq_move* = 0
2930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0 = 0U;
2931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(lane < 4U)
2932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg0.expert_dlycnt_move_reg0\
2934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0U;
2935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
2937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
2938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = \
2939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     (CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 & ~0x0FU);
2940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
2941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         move_count--;
2942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    /* set expert_mode_en = 0x8 */
2944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
2945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
2947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_write_calib(uint8_t user_lanes)
2952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t temp = 0U;
2954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lane_to_set;
2955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t shift = 0U;
2956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Calculate the calibrated value and write back
2959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.write_cal.lane_calib_result = 0U;
2961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (lane_to_set = 0x00U;\
2962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set<user_lanes /*USER_TOTAL_LANES_USED */; lane_to_set++)
2963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
2964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         temp = calib_data.write_cal.lower[lane_to_set];
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 calib_data.write_cal.lane_calib_result | (temp << (shift));
2967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
2968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
2969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
2971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * bit 3  must be set if we want to use the
2972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * expert_wrcalib
2973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * register
2974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
2975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000008U;
2976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000);
2978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lane_calib_result);
2979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000);
2980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* set the calibrated value */
2982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib =\
2983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.write_cal.lane_calib_result;
2984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
2985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
2987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
2988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param lane_to_set
2989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
2990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SW_CONFIG_LPDDR_WR_CALIB_FN
2991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_calc_dq_delay_offset(uint8_t lane_to_set)
2992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
2993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t move_count;
2994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     load_dq(lane_to_set); /* set to start */
2996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
2997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* shift by 1 to divide by two */
2998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     move_count = ((calib_data.dq_cal.upper[lane_to_set] -\
2999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.dq_cal.lower[lane_to_set]  ) >> 1U) +\
3000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.dq_cal.lower[lane_to_set];
3001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     increment_dq(lane_to_set, move_count);
3003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  @param user_lanes
3010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SW_CONFIG_LPDDR_WR_CALIB_FN
3012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void set_calib_values(uint8_t user_lanes)
3013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lane_to_set;
3015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t move_count;
3016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (lane_to_set = 0x00U;\
3018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set< user_lanes ; lane_to_set++)
3019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         set_calc_dq_delay_offset(lane_to_set);
3021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* and set the write calibration calculated */
3024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     set_write_calib(user_lanes);
3025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * write_calibration_using_mtc
3031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   Use Memory Test Core plugged in to the front end of the DDR controller to
3032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   perform lane-based writes and read backs and increment write calibration
3033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   offset for each lane until data match occurs. The Memory Test Core is the
3034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   basis for all training.
3035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param number_of_lanes_to_calibrate
3037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
3038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t \
3040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     write_calibration_using_mtc(uint8_t number_of_lanes_to_calibrate)
3041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t laneToTest;
3043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t result = 0U;
3044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t cal_data;
3045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000ULL;
3046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t size = ONE_MB_MTC;  /* Number of reads for each iteration 2**size*/
3047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.write_cal.status_lower = 0U;
3049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * bit 3  must be set if we want to use the
3051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * expert_wrcalib
3052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * register
3053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000008U;
3055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * training carried out here- sweeping write calibration offset from 0 to F
3058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Explanation: A register, expert_wrcalib, is described in MSS DDR TIP
3059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Register Map [1], and its purpose is to delay--by X number of memory clock
3060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * cycles--the write data, write data mask, and write output enable with the
3061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * respect to the address and command for each lane.
3062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (cal_data=0x00000U;cal_data<0xfffffU;cal_data=cal_data+0x11111U)
3064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         (void)uprint32(g_debug_uart, "\n\rCalibration offset used:",cal_data &0xFUL);
3067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_wrcalib.expert_wrcalib = cal_data;
3069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (laneToTest = 0x00U; laneToTest<number_of_lanes_to_calibrate;\
3071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 laneToTest++)
3072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * read once to flush MTC. During write calibration the first MTC read
3075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * must be discarded as it is unreliable after a series of bad writes.
3076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint8_t mask = (uint8_t)(1U<<laneToTest);
3078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, 
3079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Read using different patterns */
3080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(result == 0U)
3081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL
3083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENT
3084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, 
3085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL
3086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_A
3087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIA
3088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &res
3089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQU
3090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUE
3091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(result == 0U) /* if passed for this lane */
3094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if((calib_data.write_cal.status_lower & (0x01U<<laneToTest)) \
3096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
3097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
3098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.lower[laneToTest]  = (cal_data & 0xFU);
3099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.status_lower |= (0x01U<<laneToTest);
3100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
3101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /*
3102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  * Check the result
3103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  */
3104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\rLane passed:",laneToTest);
3106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, " All lanes status:",calib_data.write_cal.status_lower
3107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t laneToCheck;
3109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (laneToCheck = 0x00U;\
3110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     laneToCheck<number_of_lanes_to_calibrate; laneToCheck++)
3111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(((calib_data.write_cal.status_lower) &\
3113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
3114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
3115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         result = 1U; /* not finished, still looking */
3116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
3117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
3118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
3119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(result == 0U) /* if true, we are good for all lanes, can stop
3120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     looking */
3121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
3122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(0xF7000000);
3123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     break;
3124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
3125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
3127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\rLane failed:",laneToTest);
3130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, " All lanes status:",calib_data.write_cal.status_lower
3131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         } /* end laneToTest */
3135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(result == 0U) /* if true, we are good for all lanes, can stop */
3136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {                /* looking */
3137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SIM_FEEDBACK1(0xF8000000);
3138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
3139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }  /* end cal_data */
3141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x01000000);
3143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[0]);
3144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x02000000);
3145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[1]);
3146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x03000000);
3147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[2]);
3148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x04000000);
3149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[3]);
3150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x05000000);
3151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[4]);
3152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x06000000);
3153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[5]);
3154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x07000000);
3155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* if calibration successful, calculate and set the value */
3157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(result == 0U)
3158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* and set the write calibration which has been calculated */
3160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         set_write_calib(number_of_lanes_to_calibrate);
3161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x08000000);
3164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(result);
3165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x08000000);
3166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (uint8_t)result;
3167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
3171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MODE register write
3172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param MR_ADDR
3173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param MR_DATA
3174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return fail/pass
3175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef SET_VREF_LPDDR4_MODE_REGS
3177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t mode_register_write(uint32_t MR_ADDR, uint32_t MR_DATA)
3178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t test = 0xFFFFU;
3180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t result = 0U;
3181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *
3183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE        = 0x01;
3185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR          = MR_ADDR ;
3186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * next:
3188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * write desired VREF calibration range (0=Range 1, 1=Range 2) to bit 6
3189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * of MR6
3190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * write 0x00 to bits 5:0 of MR6 (base calibration value)
3191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA    = MR_DATA;
3193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK = 0U;
3194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ    = 0x01U;
3196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK & 0x01U) == 0U) /* wait for ack-
3197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                           to confirm register is written */
3198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        test--;
3200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        if(test-- == 0U)
3201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        {
3202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            result = 1U;
3203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****            break;
3204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****        }
3205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return result;
3207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define VREF_INVALID 0x01U
3211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * FPGA_VREFDQ_calibration_using_mtc(void)
3213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * vary DQ voltage and set optimum DQ voltage
3214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
3215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
3217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
3219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * todo: Test once initial board verification complete
3220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t FPGA_VREFDQ_calibration_using_mtc(void)
3222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t laneToTest, result = 0U;
3224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t mask;
3225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t vRef;
3226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000ULL;
3227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t size = 4U;
3228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Step 2a. FPGA VREF (Local VREF training)
3231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Train FPGA VREF using the vrgen_h and vrgen_v registers
3232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * To manipulate the FPGA VREF value, firmware must write to the
3236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * DPC_BITS register, located at physical address 0x2000 7184.
3237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Full documentation for this register can be found in
3238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * DFICFG Register Map [4].
3239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * See DPC_BITS definition in .h file
3242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
3243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* CFG_DDR_SGMII_PHY->DPC_BITS.bitfield.dpc_vrgen_h; */
3244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* CFG_DDR_SGMII_PHY->DPC_BITS.bitfield.dpc_vrgen_v; */
3245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * training carried out here- sweeping write calibration offset from 0 to F
3250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Explanation: A register, expert_wrcalib, is described in MSS DDR TIP
3251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Register Map [1], and its purpose is to delay--by X number of memory
3252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * clock cycles--the write data, write data mask, and write output enable
3253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * with the respect to the address and command for each lane.
3254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.vref_result = 0U;
3256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.lower = VREF_INVALID;
3257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.upper = VREF_INVALID;
3258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.status_lower = 0x00U;
3259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.fpga_vref.status_upper = 0x00U;
3260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mask = 0xFU;        /* todo: obtain data width from user parameters */
3261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t count = 0U;
3262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* each bit .25% of VDD ?? */
3263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (vRef=(0x1U<<4U);vRef<(0x1fU<<4U);vRef=vRef+(0x1U<<4U))
3264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                           (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (~(0x1U<<10U)));
3268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                   (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (~(0x1fU<<4U))) | vRef;
3270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. So lines below
3272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * rather than above used */
3273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits &\
3275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (~(0x1U<<10U)));
3276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits &\
3277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (~(0x1fU<<4U))) | vRef;
3278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* read one to flush MTC -  this is required */
3281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* Read twice, two different patterns will be used */
3283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result |= MTC_test(1U<<laneToTest, start_address, size);
3285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if((result == 0U)&&(calib_data.fpga_vref.lower == VREF_INVALID))
3286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.lower = vRef;
3288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.upper = vRef;
3289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.status_lower = 0x01;
3290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if((result == 0U)&&(calib_data.fpga_vref.lower != VREF_INVALID))
3292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.upper = vRef;
3294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.fpga_vref.status_upper = 0x01;
3295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if(calib_data.fpga_vref.upper != VREF_INVALID)
3297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break; /* we are finished */
3299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
3301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* nothing to do */
3303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(calib_data.fpga_vref.upper != VREF_INVALID) /* we found lower/upper */
3307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * now set vref
3310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * calculate optimal VREF calibration value =
3311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *                              (left side + right side) / 2
3312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * */
3313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         vRef = ((calib_data.fpga_vref.lower + calib_data.fpga_vref.upper)>>1U);
3314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (0x1fU<<4U)) | vRef;
3316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. */
3317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits &\
3318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0x1fU<<4U)) | vRef;
3319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
3321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = 1U; /* failed to get good data at any voltage level */
3323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   return result;
3326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef VREFDQ_CALIB
3331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This step is optional
3333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * todo: Test once initial board verification complete
3334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define MEM_VREF_INVALID 0xFFFFFFFFU
3336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * VREFDQ_calibration_using_mtc
3339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * In order to write to mode registers, the E51 must use the INIT_* interface
3340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * at the front end of the DDR controller,
3341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * which is available via a series of control registers described in the DDR
3342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * CSR APB Register Map.
3343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
3345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t VREFDQ_calibration_using_mtc(void)
3347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t laneToTest, result = 0U;
3349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t mask;
3350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t vRef;
3351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x00000000C0000000ULL;
3352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t size = 4U;
3353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Step 2a. FPGA VREF (Local VREF training)
3356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Train FPGA VREF using the vrgen_h and vrgen_v registers
3357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE    = 0x01U;
3363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR      = 6U ;
3364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * next:
3366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * write desired VREF calibration range (0=Range 1, 1=Range 2) to bit 6
3367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * of MR6
3368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * write 0x00 to bits 5:0 of MR6 (base calibration value)
3369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA  = 0U;
3371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK = (0x01U <<6U) |\
3372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0x3FU) ;
3373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ   = 0x01U;
3375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK & 0x01U) == 0U) /* wait for ack-
3376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                to confirm register is written */
3377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * training carried out here- sweeping write calibration offset from 0 to F
3384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Explanation: A register, expert_wrcalib, is described in MSS DDR TIP
3385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Register Map [1], and its purpose is to delay--by X number of memory clock
3386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * cycles--the write data, write data mask, and write output enable with the
3387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * respect to the address and command for each lane.
3388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.vref_result = 0U;
3390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.lower = MEM_VREF_INVALID;
3391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.upper = MEM_VREF_INVALID;
3392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.status_lower = 0x00U;
3393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     calib_data.mem_vref.status_upper = 0x00U;
3394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mask = 0xFU;    /* todo: obtain data width from user paramaters */
3395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (vRef=(0x1U<<4U);vRef<0x3fU;vRef=(vRef+0x1U))
3397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * We change the value in the RPC register, but we will lso need to
3400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * change SCB as will not be reflected without a soft reset
3401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (0x1fU<<4U)) | vRef;
3404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. */
3405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits\
3406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             & (0x1fU<<4U)) | vRef;
3407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* read one to flush MTC -  this is required */
3409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* Read twice, two different patterns will be used */
3411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = MTC_test(1U<<laneToTest, start_address, size);
3412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result |= MTC_test(1U<<laneToTest, start_address, size);
3413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if((result == 0U)&&(calib_data.mem_vref.lower == MEM_VREF_INVALID))
3414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.lower = vRef;
3416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.upper = vRef;
3417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.status_lower = 0x01;
3418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if((result == 0U)&&(calib_data.mem_vref.lower != MEM_VREF_INVALID))
3420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.upper = vRef;
3422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.mem_vref.status_lower = 0x01;
3423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else if(calib_data.mem_vref.upper != MEM_VREF_INVALID)
3425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break; /* we are finished */
3427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
3429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* continue */
3431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(calib_data.mem_vref.upper != MEM_VREF_INVALID) /* we found lower/upper */
3436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * now set vref
3439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * calculate optimal VREF calibration value =
3440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         *                                    (left side + right side) / 2
3441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * */
3442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         vRef = ((calib_data.mem_vref.lower + calib_data.mem_vref.lower)>1U);
3443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS =\
3444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & (0x1fU<<4U)) | vRef;
3445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* need to set via the SCB, otherwise reset required. */
3446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->dpc_bits = (IOSCB_BANKCONT_DDR->dpc_bits & (0x1fU<<4U)) | vRef;
3447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
3449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         result = 1U; /* failed to get good data at any voltage level */
3451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return result;
3454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MTC_test
3459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * test memory using the NWL memory test core
3460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * There are numerous options
3461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * todo: Add user input as to option to use?
3462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param laneToTest
3463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param mask0
3464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param mask1   some lane less DQ as only used for parity
3465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param start_address
3466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param size = x, where x is used as power of two 2**x e.g. 256K => x == 18
3467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return pass/fail
3468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t MTC_test(uint8_t mask, uint64_t start_address, uint32_t size, MTC_PATTERN data_patte
3470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if((*error & MTC_TIMEOUT_ERROR) == MTC_TIMEOUT_ERROR)
3472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         return (uint8_t)*error;
3474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Write Calibration - first configure memory test */
3476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *  write calibration
3479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *  configure common memory test interface by writing registers:
3480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *  MT_STOP_ON_ERROR, MT_DATA_PATTERN, MT_ADDR_PATTERN, MT_ADDR_BITS
3481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* see MTC user guide */
3483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_STOP_ON_ERROR.MT_STOP_ON_ERROR = 0U;
3484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* make sure off, will turn on later. */
3485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x00U;
3486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * MT_DATA_PATTERN
3488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x00 => Counting pattern
3490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x01 => walking 1's
3491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x02 => pseudo random
3492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x03 => no repeating pseudo random
3493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x04 => alt 1's and 0's
3494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x05 => alt 5's and A's
3495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x06 => User specified
3496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x07 => pseudo random 16-bit
3497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x08 => pseudo random 8-bit
3498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * 0x09- 0x0f reserved
3499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             * Added changing pattern so write pattern is different, read back
3504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             * can not pass on previously written data
3505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             */
3506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_DATA_PATTERN.MT_DATA_PATTERN = data_pattern;
3507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(add_pattern == MTC_ADD_RANDOM)
3509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
3511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * MT_ADDR_PATTERN
3512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 0x00 => Count in pattern
3513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 0x01 => Pseudo Random Pattern
3514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * 0x02 => Arbiatry Pattern Gen (user defined ) - Using RAMS
3515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
3516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ADDR_PATTERN.MT_ADDR_PATTERN = 1U;
3517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
3519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ADDR_PATTERN.MT_ADDR_PATTERN = 0U;
3521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(add_pattern != MTC_ADD_RANDOM)
3525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * Set the starting address and number to test
3528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *
3529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * MT_START_ADDR
3530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *   Starting address
3531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * MT_ADRESS_BITS
3532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          *   Length to test = 2 ** MT_ADRESS_BITS
3533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
3534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_0.MT_START_ADDR_0   =\
3535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(start_address & 0xFFFFFFFFUL);
3536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* The address here is as see from DDR controller => start at 0x0*/
3537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_1.MT_START_ADDR_1   =\
3538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)((start_address >> 32U));
3539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
3541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_0.MT_START_ADDR_0   = 0U;
3543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_1.MT_START_ADDR_1   = 0U;
3544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MEM_TEST.MT_ADDR_BITS.MT_ADDR_BITS        =\
3546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             size; /* 2 power 24 => 256k to do- make user programmable */
3547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * FOR each DQ lane
3551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *  set error mask registers MT_ERROR_MASK_* to mask out
3552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *    all error bits but the ones for the current DQ lane
3553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *    WHILE timeout counter is less than a threshold
3554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        perform memory test by writing MT_EN or MT_EN_SINGLE
3555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        wait for memory test completion by polling MT_DONE_ACK
3556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        read back memory test error status from MT_ERROR_STS
3557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *       IF no error detected
3558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *          exit loop
3559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *        ELSE
3560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *          increment write calibration offset for current DQ lane
3561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *          by writing EXPERT_WRCALIB
3562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *    ENDWHILE
3563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *  ENDFOR
3564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
3566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * MT_ERROR_MASK
3568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * All bits set in this field mask corresponding bits in data fields
3569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * i.e. mt_error and mt_error_hold will not be set for errors in
3570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * those fields
3571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *
3572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Structure of 144 bits same as DFI bus
3573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 36 bits per lane ( 8 physical * 4) + (1ECC * 4) = 36
3574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *
3575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * If we wrote out the following pattern from software:
3576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x12345678
3577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x87654321
3578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x56789876
3579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * 0x43211234
3580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * We should see:
3581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *      NNNN_YXXX_XXX3_4YXX_XXXX_76YX_XXXX_X21Y_XXXX_XX78
3582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *      N: not used
3583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *      Y:
3584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 = 0xFFFFFFFFU;
3586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 = 0xFFFFFFFFU;
3587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 = 0xFFFFFFFFU;
3588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 = 0xFFFFFFFFU;
3589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 = 0xFFFFFFFFU;
3590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x1U)
3592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFF00U;
3594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
3595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFF00FFU;
3596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFF00FFFU;
3597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
3598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x2U)
3600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFF00FFU;
3602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFF00FFFU;
3603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFF00FFFFU;
3604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xF00FFFFFU;
3605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
3606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x4U)
3608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFF00FFFFU;
3610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xF00FFFFFU;
3611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0x00FFFFFFU;
3612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0x0FFFFFFFU;
3613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFF0U;
3614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x8U)
3616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0x00FFFFFFU;
3618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0x0FFFFFFFU;
3619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFFF0U;
3620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFFF00U;
3621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFF00FU;
3622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (mask & 0x10U)
3624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_0.MT_ERROR_MASK_0 &= 0xFFFFFFFFU;
3626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFFFF0U;
3627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFF0FU;
3628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFF0FFU;
3629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFF0FFFU;
3630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * MT_EN
3634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * Enables memory test
3635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * If asserted at end of memory test, will keep going
3636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN.MT_EN = 0U;
3638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * MT_EN_SINGLE
3640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * Will not repeat if this is set
3641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x00U;
3643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x01U;
3644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
3645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * MT_DONE_ACK
3646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         * Set when test completes
3647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         */
3648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         volatile uint64_t something_to_do = 0U;
3649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef UNITTEST
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         while (( DDRCFG->MEM_TEST.MT_DONE_ACK.MT_DONE_ACK & 0x01U) == 0U)
3651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
3652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             something_to_do++;
3653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(something_to_do > 0xFFFFFFUL)
3654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
3655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
3656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\rmtc test error:",MTC_TIMEOUT_ERROR);
3657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 return (MTC_TIMEOUT_ERROR);
3659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
3660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef RENODE_DEBUG
3661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
3662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
3665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
3666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
3667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
3668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * MT_ERROR_STS
3669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * Return the error status
3670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     * todo:Check NWL data and detail error states here
3671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     */
3672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (DDRCFG->MEM_TEST.MT_ERROR_STS.MT_ERROR_STS & 0x01U);
3674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
3676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /***************************************************************************//**
3679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Setup DDRC
3680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * These settings come from config tool
3681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
3682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
3683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #define _USE_SETTINGS_USED_IN_DDR3_FULL_CHIP_TEST
3684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
3685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void init_ddrc(void)
3686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
3687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_MANUAL_ADDRESS_MAP.CFG_MANUAL_ADDRESS_MAP =\
3688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MANUAL_ADDRESS_MAP;
3689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_CHIPADDR_MAP.CFG_CHIPADDR_MAP =\
3690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CHIPADDR_MAP;
3691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_CIDADDR_MAP.CFG_CIDADDR_MAP =\
3692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CIDADDR_MAP;
3693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_LOW.CFG_MB_AUTOPCH_COL_BIT_POS_LOW =\
3694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_LOW;
3695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH.CFG_MB_AUTOPCH_COL_BIT_POS_HIGH =\
3696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH;
3697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_0.CFG_BANKADDR_MAP_0 =\
3698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_0;
3699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_BANKADDR_MAP_1.CFG_BANKADDR_MAP_1 =\
3700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_1;
3701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_0.CFG_ROWADDR_MAP_0 =\
3702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_0;
3703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_1.CFG_ROWADDR_MAP_1 =\
3704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_1;
3705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_2.CFG_ROWADDR_MAP_2 =\
3706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_2;
3707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_ROWADDR_MAP_3.CFG_ROWADDR_MAP_3 =\
3708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_3;
3709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_0.CFG_COLADDR_MAP_0 =\
3710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_0;
3711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_1.CFG_COLADDR_MAP_1 =\
3712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_1;
3713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ADDR_MAP.CFG_COLADDR_MAP_2.CFG_COLADDR_MAP_2 =\
3714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_2;
3715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_VRCG_ENABLE.CFG_VRCG_ENABLE =\
3716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_ENABLE;
3717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_VRCG_DISABLE.CFG_VRCG_DISABLE =\
3718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_DISABLE;
3719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_WRITE_LATENCY_SET.CFG_WRITE_LATENCY_SET =\
3720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
3721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_THERMAL_OFFSET.CFG_THERMAL_OFFSET =\
3722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_THERMAL_OFFSET;
3723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_SOC_ODT.CFG_SOC_ODT = LIBERO_SETTING_CFG_SOC_ODT;
3724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CK.CFG_ODTE_CK = LIBERO_SETTING_CFG_ODTE_CK;
3725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CS.CFG_ODTE_CS = LIBERO_SETTING_CFG_ODTE_CS;
3726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTD_CA.CFG_ODTD_CA = LIBERO_SETTING_CFG_ODTD_CA;
3727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_LPDDR4_FSP_OP.CFG_LPDDR4_FSP_OP =\
3728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LPDDR4_FSP_OP;
3729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_GENERATE_REFRESH_ON_SRX.CFG_GENERATE_REFRESH_ON_SRX =\
3730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GENERATE_REFRESH_ON_SRX;
3731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_DBI_CL.CFG_DBI_CL = LIBERO_SETTING_CFG_DBI_CL;
3732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_NON_DBI_CL.CFG_NON_DBI_CL =\
3733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NON_DBI_CL;
3734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.INIT_FORCE_WRITE_DATA_0.INIT_FORCE_WRITE_DATA_0 =\
3735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_DATA_0;
3736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WRITE_CRC.CFG_WRITE_CRC =\
3737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_CRC;
3738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_MPR_READ_FORMAT.CFG_MPR_READ_FORMAT =\
3739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MPR_READ_FORMAT;
3740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WR_CMD_LAT_CRC_DM.CFG_WR_CMD_LAT_CRC_DM =\
3741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CMD_LAT_CRC_DM;
3742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_FINE_GRAN_REF_MODE.CFG_FINE_GRAN_REF_MODE =\
3743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_FINE_GRAN_REF_MODE;
3744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_TEMP_SENSOR_READOUT.CFG_TEMP_SENSOR_READOUT =\
3745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_SENSOR_READOUT;
3746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_PER_DRAM_ADDR_EN.CFG_PER_DRAM_ADDR_EN =\
3747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PER_DRAM_ADDR_EN;
3748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_GEARDOWN_MODE.CFG_GEARDOWN_MODE =\
3749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GEARDOWN_MODE;
3750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WR_PREAMBLE.CFG_WR_PREAMBLE =\
3751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_PREAMBLE;
3752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RD_PREAMBLE.CFG_RD_PREAMBLE =\
3753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMBLE;
3754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RD_PREAMB_TRN_MODE.CFG_RD_PREAMB_TRN_MODE =\
3755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TRN_MODE;
3756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_SR_ABORT.CFG_SR_ABORT = LIBERO_SETTING_CFG_SR_ABORT;
3757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CS_TO_CMDADDR_LATENCY.CFG_CS_TO_CMDADDR_LATENCY =\
3758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CS_TO_CMDADDR_LATENCY;
3759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_INT_VREF_MON.CFG_INT_VREF_MON =\
3760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INT_VREF_MON;
3761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_TEMP_CTRL_REF_MODE.CFG_TEMP_CTRL_REF_MODE =\
3762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_MODE;
3763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_TEMP_CTRL_REF_RANGE.CFG_TEMP_CTRL_REF_RANGE =\
3764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_RANGE;
3765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_MAX_PWR_DOWN_MODE.CFG_MAX_PWR_DOWN_MODE =\
3766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAX_PWR_DOWN_MODE;
3767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_READ_DBI.CFG_READ_DBI = LIBERO_SETTING_CFG_READ_DBI;
3768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WRITE_DBI.CFG_WRITE_DBI =\
3769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_DBI;
3770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_DATA_MASK.CFG_DATA_MASK =\
3771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_MASK;
3772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CA_PARITY_PERSIST_ERR.CFG_CA_PARITY_PERSIST_ERR =\
3773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_PERSIST_ERR;
3774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RTT_PARK.CFG_RTT_PARK = LIBERO_SETTING_CFG_RTT_PARK;
3775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ODT_INBUF_4_PD.CFG_ODT_INBUF_4_PD =\
3776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_INBUF_4_PD;
3777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CA_PARITY_ERR_STATUS.CFG_CA_PARITY_ERR_STATUS =\
3778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_ERR_STATUS;
3779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CRC_ERROR_CLEAR.CFG_CRC_ERROR_CLEAR =\
3780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CRC_ERROR_CLEAR;
3781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CA_PARITY_LATENCY.CFG_CA_PARITY_LATENCY =\
3782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_LATENCY;
3783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CCD_S.CFG_CCD_S = LIBERO_SETTING_CFG_CCD_S;
3784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CCD_L.CFG_CCD_L = LIBERO_SETTING_CFG_CCD_L;
3785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_ENABLE.CFG_VREFDQ_TRN_ENABLE =\
3786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_ENABLE;
3787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_RANGE.CFG_VREFDQ_TRN_RANGE =\
3788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_RANGE;
3789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_VALUE.CFG_VREFDQ_TRN_VALUE =\
3790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_VALUE;
3791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_S.CFG_RRD_S = LIBERO_SETTING_CFG_RRD_S;
3792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_L.CFG_RRD_L = LIBERO_SETTING_CFG_RRD_L;
3793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S.CFG_WTR_S = LIBERO_SETTING_CFG_WTR_S;
3794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_L.CFG_WTR_L = LIBERO_SETTING_CFG_WTR_L;
3795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S_CRC_DM.CFG_WTR_S_CRC_DM =\
3796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_S_CRC_DM;
3797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_L_CRC_DM.CFG_WTR_L_CRC_DM =\
3798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_L_CRC_DM;
3799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WR_CRC_DM.CFG_WR_CRC_DM =\
3800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CRC_DM;
3801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC1.CFG_RFC1 = LIBERO_SETTING_CFG_RFC1;
3802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC2.CFG_RFC2 = LIBERO_SETTING_CFG_RFC2;
3803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC4.CFG_RFC4 = LIBERO_SETTING_CFG_RFC4;
3804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_NIBBLE_DEVICES.CFG_NIBBLE_DEVICES =\
3805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NIBBLE_DEVICES;
3806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_0.CFG_BIT_MAP_INDEX_CS0_0 =\
3807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_0;
3808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS0_1.CFG_BIT_MAP_INDEX_CS0_1 =\
3809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_1;
3810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS1_0.CFG_BIT_MAP_INDEX_CS1_0 =\
3811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_0;
3812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS1_1.CFG_BIT_MAP_INDEX_CS1_1 =\
3813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_1;
3814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS2_0.CFG_BIT_MAP_INDEX_CS2_0 =\
3815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_0;
3816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS2_1.CFG_BIT_MAP_INDEX_CS2_1 =\
3817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_1;
3818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS3_0.CFG_BIT_MAP_INDEX_CS3_0 =\
3819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_0;
3820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS3_1.CFG_BIT_MAP_INDEX_CS3_1 =\
3821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_1;
3822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS4_0.CFG_BIT_MAP_INDEX_CS4_0 =\
3823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_0;
3824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS4_1.CFG_BIT_MAP_INDEX_CS4_1 =\
3825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_1;
3826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS5_0.CFG_BIT_MAP_INDEX_CS5_0 =\
3827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_0;
3828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS5_1.CFG_BIT_MAP_INDEX_CS5_1 =\
3829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_1;
3830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS6_0.CFG_BIT_MAP_INDEX_CS6_0 =\
3831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_0;
3832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS6_1.CFG_BIT_MAP_INDEX_CS6_1 =\
3833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_1;
3834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS7_0.CFG_BIT_MAP_INDEX_CS7_0 =\
3835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_0;
3836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS7_1.CFG_BIT_MAP_INDEX_CS7_1 =\
3837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_1;
3838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS8_0.CFG_BIT_MAP_INDEX_CS8_0 =\
3839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_0;
3840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS8_1.CFG_BIT_MAP_INDEX_CS8_1 =\
3841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_1;
3842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS9_0.CFG_BIT_MAP_INDEX_CS9_0 =\
3843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_0;
3844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS9_1.CFG_BIT_MAP_INDEX_CS9_1 =\
3845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_1;
3846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS10_0.CFG_BIT_MAP_INDEX_CS10_0 =\
3847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_0;
3848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS10_1.CFG_BIT_MAP_INDEX_CS10_1 =\
3849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_1;
3850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS11_0.CFG_BIT_MAP_INDEX_CS11_0 =\
3851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_0;
3852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS11_1.CFG_BIT_MAP_INDEX_CS11_1 =\
3853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_1;
3854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS12_0.CFG_BIT_MAP_INDEX_CS12_0 =\
3855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_0;
3856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS12_1.CFG_BIT_MAP_INDEX_CS12_1 =\
3857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_1;
3858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS13_0.CFG_BIT_MAP_INDEX_CS13_0 =\
3859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_0;
3860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS13_1.CFG_BIT_MAP_INDEX_CS13_1 =\
3861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_1;
3862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS14_0.CFG_BIT_MAP_INDEX_CS14_0 =\
3863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_0;
3864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS14_1.CFG_BIT_MAP_INDEX_CS14_1 =\
3865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_1;
3866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS15_0.CFG_BIT_MAP_INDEX_CS15_0 =\
3867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_0;
3868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_BIT_MAP_INDEX_CS15_1.CFG_BIT_MAP_INDEX_CS15_1 =\
3869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_1;
3870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_NUM_LOGICAL_RANKS_PER_3DS.CFG_NUM_LOGICAL_RANKS_PER_3DS =\
3871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_LOGICAL_RANKS_PER_3DS;
3872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR1.CFG_RFC_DLR1 = LIBERO_SETTING_CFG_RFC_DLR1;
3873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR2.CFG_RFC_DLR2 = LIBERO_SETTING_CFG_RFC_DLR2;
3874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR4.CFG_RFC_DLR4 = LIBERO_SETTING_CFG_RFC_DLR4;
3875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_DLR.CFG_RRD_DLR = LIBERO_SETTING_CFG_RRD_DLR;
3876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_FAW_DLR.CFG_FAW_DLR = LIBERO_SETTING_CFG_FAW_DLR;
3877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ADVANCE_ACTIVATE_READY.CFG_ADVANCE_ACTIVATE_READY =\
3878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADVANCE_ACTIVATE_READY;
3879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N =\
3880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CTRLR_SOFT_RESET_N;
3881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LOOKAHEAD_PCH.CFG_LOOKAHEAD_PCH =\
3882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_PCH;
3883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LOOKAHEAD_ACT.CFG_LOOKAHEAD_ACT =\
3884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_ACT;
3885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE =\
3886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_AUTOINIT_DISABLE;
3887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET =\
3888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_RESET;
3889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_GEARDOWN_EN.INIT_GEARDOWN_EN =\
3890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_GEARDOWN_EN;
3891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE =\
3892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DISABLE_CKE;
3893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = LIBERO_SETTING_INIT_CS;
3894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PRECHARGE_ALL.INIT_PRECHARGE_ALL =\
3895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PRECHARGE_ALL;
3896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_REFRESH.INIT_REFRESH = LIBERO_SETTING_INIT_REFRESH;
3897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ =\
3898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_REQ;
3899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BL.CFG_BL = LIBERO_SETTING_CFG_BL;
3900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = LIBERO_SETTING_CTRLR_INIT;
3901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_REF_EN.CFG_AUTO_REF_EN =\
3902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_REF_EN;
3903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RAS.CFG_RAS = LIBERO_SETTING_CFG_RAS;
3904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD.CFG_RCD = LIBERO_SETTING_CFG_RCD;
3905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RRD.CFG_RRD = LIBERO_SETTING_CFG_RRD;
3906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RP.CFG_RP = LIBERO_SETTING_CFG_RP;
3907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RC.CFG_RC = LIBERO_SETTING_CFG_RC;
3908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_FAW.CFG_FAW = LIBERO_SETTING_CFG_FAW;
3909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RFC.CFG_RFC = LIBERO_SETTING_CFG_RFC;
3910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTP.CFG_RTP = LIBERO_SETTING_CFG_RTP;
3911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WR.CFG_WR = LIBERO_SETTING_CFG_WR;
3912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WTR.CFG_WTR = LIBERO_SETTING_CFG_WTR;
3913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR.CFG_PASR = LIBERO_SETTING_CFG_PASR;
3914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XP.CFG_XP = LIBERO_SETTING_CFG_XP;
3915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSR.CFG_XSR = LIBERO_SETTING_CFG_XSR;
3916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CL.CFG_CL = LIBERO_SETTING_CFG_CL;
3917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_WRITE.CFG_READ_TO_WRITE =\
3918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE;
3919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_WRITE.CFG_WRITE_TO_WRITE =\
3920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE;
3921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_READ.CFG_READ_TO_READ =\
3922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ;
3923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_READ.CFG_WRITE_TO_READ =\
3924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ;
3925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_WRITE_ODT.CFG_READ_TO_WRITE_ODT =\
3926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE_ODT;
3927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_WRITE_ODT.CFG_WRITE_TO_WRITE_ODT =\
3928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE_ODT;
3929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_READ_ODT.CFG_READ_TO_READ_ODT =\
3930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ_ODT;
3931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WRITE_TO_READ_ODT.CFG_WRITE_TO_READ_ODT =\
3932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ_ODT;
3933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MIN_READ_IDLE.CFG_MIN_READ_IDLE =\
3934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIN_READ_IDLE;
3935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRD.CFG_MRD = LIBERO_SETTING_CFG_MRD;
3936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BT.CFG_BT = LIBERO_SETTING_CFG_BT;
3937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DS.CFG_DS = LIBERO_SETTING_CFG_DS;
3938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_QOFF.CFG_QOFF = LIBERO_SETTING_CFG_QOFF;
3939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT.CFG_RTT = LIBERO_SETTING_CFG_RTT;
3940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DLL_DISABLE.CFG_DLL_DISABLE =\
3941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DLL_DISABLE;
3942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_REF_PER.CFG_REF_PER = LIBERO_SETTING_CFG_REF_PER;
3943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_STARTUP_DELAY.CFG_STARTUP_DELAY =\
3944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARTUP_DELAY;
3945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEM_COLBITS.CFG_MEM_COLBITS =\
3946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_COLBITS;
3947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEM_ROWBITS.CFG_MEM_ROWBITS =\
3948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_ROWBITS;
3949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEM_BANKBITS.CFG_MEM_BANKBITS =\
3950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_BANKBITS;
3951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS0.CFG_ODT_RD_MAP_CS0 =\
3952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS0;
3953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS1.CFG_ODT_RD_MAP_CS1 =\
3954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS1;
3955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS2.CFG_ODT_RD_MAP_CS2 =\
3956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS2;
3957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS3.CFG_ODT_RD_MAP_CS3 =\
3958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS3;
3959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS4.CFG_ODT_RD_MAP_CS4 =\
3960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS4;
3961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS5.CFG_ODT_RD_MAP_CS5 =\
3962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS5;
3963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS6.CFG_ODT_RD_MAP_CS6 =\
3964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS6;
3965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_MAP_CS7.CFG_ODT_RD_MAP_CS7 =\
3966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS7;
3967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS0.CFG_ODT_WR_MAP_CS0 =\
3968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS0;
3969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS1.CFG_ODT_WR_MAP_CS1 =\
3970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS1;
3971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS2.CFG_ODT_WR_MAP_CS2 =\
3972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS2;
3973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS3.CFG_ODT_WR_MAP_CS3 =\
3974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS3;
3975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS4.CFG_ODT_WR_MAP_CS4 =\
3976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS4;
3977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS5.CFG_ODT_WR_MAP_CS5 =\
3978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS5;
3979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS6.CFG_ODT_WR_MAP_CS6 =\
3980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS6;
3981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_MAP_CS7.CFG_ODT_WR_MAP_CS7 =\
3982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS7;
3983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_TURN_ON.CFG_ODT_RD_TURN_ON =\
3984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_ON;
3985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_TURN_ON.CFG_ODT_WR_TURN_ON =\
3986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_ON;
3987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_RD_TURN_OFF.CFG_ODT_RD_TURN_OFF =\
3988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_OFF;
3989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_WR_TURN_OFF.CFG_ODT_WR_TURN_OFF =\
3990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_OFF;
3991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_EMR3.CFG_EMR3 = LIBERO_SETTING_CFG_EMR3;
3992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T.CFG_TWO_T = LIBERO_SETTING_CFG_TWO_T;
3993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T_SEL_CYCLE.CFG_TWO_T_SEL_CYCLE =\
3994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TWO_T_SEL_CYCLE;
3995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_REGDIMM.CFG_REGDIMM = LIBERO_SETTING_CFG_REGDIMM;
3996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MOD.CFG_MOD = LIBERO_SETTING_CFG_MOD;
3997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XS.CFG_XS = LIBERO_SETTING_CFG_XS;
3998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSDLL.CFG_XSDLL = LIBERO_SETTING_CFG_XSDLL;
3999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XPR.CFG_XPR = LIBERO_SETTING_CFG_XPR;
4000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AL_MODE.CFG_AL_MODE = LIBERO_SETTING_CFG_AL_MODE;
4001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CWL.CFG_CWL = LIBERO_SETTING_CFG_CWL;
4002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BL_MODE.CFG_BL_MODE = LIBERO_SETTING_CFG_BL_MODE;
4003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TDQS.CFG_TDQS = LIBERO_SETTING_CFG_TDQS;
4004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT_WR.CFG_RTT_WR = LIBERO_SETTING_CFG_RTT_WR;
4005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LP_ASR.CFG_LP_ASR = LIBERO_SETTING_CFG_LP_ASR;
4006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_SR.CFG_AUTO_SR = LIBERO_SETTING_CFG_AUTO_SR;
4007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_SRT.CFG_SRT = LIBERO_SETTING_CFG_SRT;
4008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ADDR_MIRROR.CFG_ADDR_MIRROR =\
4009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADDR_MIRROR;
4010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_TYPE.CFG_ZQ_CAL_TYPE =\
4011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_TYPE;
4012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_PER.CFG_ZQ_CAL_PER =\
4013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_PER;
4014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN =\
4015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_ZQ_CAL_EN;
4016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MEMORY_TYPE.CFG_MEMORY_TYPE =\
4017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEMORY_TYPE;
4018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ONLY_SRANK_CMDS.CFG_ONLY_SRANK_CMDS =\
4019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ONLY_SRANK_CMDS;
4020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_NUM_RANKS.CFG_NUM_RANKS =\
4021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_RANKS;
4022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_QUAD_RANK.CFG_QUAD_RANK =\
4023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_QUAD_RANK;
4024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_EARLY_RANK_TO_WR_START.CFG_EARLY_RANK_TO_WR_START =\
4025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_WR_START;
4026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_EARLY_RANK_TO_RD_START.CFG_EARLY_RANK_TO_RD_START =\
4027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_RD_START;
4028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR_BANK.CFG_PASR_BANK =\
4029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PASR_BANK;
4030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR_SEG.CFG_PASR_SEG = LIBERO_SETTING_CFG_PASR_SEG;
4031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE =\
4032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MRR_MODE;
4033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ =\
4034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_W_REQ;
4035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR = LIBERO_SETTING_INIT_MR_ADDR;
4036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA =\
4037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_DATA;
4038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK =\
4039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_MASK;
4040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_NOP.INIT_NOP = LIBERO_SETTING_INIT_NOP;
4041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_INIT_DURATION.CFG_INIT_DURATION =\
4042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INIT_DURATION;
4043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQINIT_CAL_DURATION.CFG_ZQINIT_CAL_DURATION =\
4044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQINIT_CAL_DURATION;
4045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_L_DURATION.CFG_ZQ_CAL_L_DURATION =\
4046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_L_DURATION;
4047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_S_DURATION.CFG_ZQ_CAL_S_DURATION =\
4048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_S_DURATION;
4049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_R_DURATION.CFG_ZQ_CAL_R_DURATION =\
4050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_R_DURATION;
4051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRR.CFG_MRR = LIBERO_SETTING_CFG_MRR;
4052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRW.CFG_MRW = LIBERO_SETTING_CFG_MRW;
4053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_POWERDOWN.CFG_ODT_POWERDOWN =\
4054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_POWERDOWN;
4055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WL.CFG_WL = LIBERO_SETTING_CFG_WL;
4056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RL.CFG_RL = LIBERO_SETTING_CFG_RL;
4057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CAL_READ_PERIOD.CFG_CAL_READ_PERIOD =\
4058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CAL_READ_PERIOD;
4059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_NUM_CAL_READS.CFG_NUM_CAL_READS =\
4060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_CAL_READS;
4061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_SELF_REFRESH.INIT_SELF_REFRESH =\
4062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_SELF_REFRESH;
4063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_POWER_DOWN.INIT_POWER_DOWN =\
4064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_POWER_DOWN;
4065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_WRITE.INIT_FORCE_WRITE =\
4066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE;
4067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_WRITE_CS.INIT_FORCE_WRITE_CS =\
4068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_CS;
4069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_INIT_DISABLE.CFG_CTRLR_INIT_DISABLE =\
4070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_INIT_DISABLE;
4071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RDIMM_COMPLETE.INIT_RDIMM_COMPLETE =\
4072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RDIMM_COMPLETE;
4073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RDIMM_LAT.CFG_RDIMM_LAT =\
4074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_LAT;
4075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RDIMM_BSIDE_INVERT.CFG_RDIMM_BSIDE_INVERT =\
4076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_BSIDE_INVERT;
4077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LRDIMM.CFG_LRDIMM = LIBERO_SETTING_CFG_LRDIMM;
4078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MEMORY_RESET_MASK.INIT_MEMORY_RESET_MASK =\
4079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MEMORY_RESET_MASK;
4080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RD_PREAMB_TOGGLE.CFG_RD_PREAMB_TOGGLE =\
4081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TOGGLE;
4082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RD_POSTAMBLE.CFG_RD_POSTAMBLE =\
4083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_POSTAMBLE;
4084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PU_CAL.CFG_PU_CAL = LIBERO_SETTING_CFG_PU_CAL;
4085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DQ_ODT.CFG_DQ_ODT = LIBERO_SETTING_CFG_DQ_ODT;
4086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CA_ODT.CFG_CA_ODT = LIBERO_SETTING_CFG_CA_ODT;
4087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQLATCH_DURATION.CFG_ZQLATCH_DURATION =\
4088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQLATCH_DURATION;
4089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_SELECT.INIT_CAL_SELECT =\
4090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_SELECT;
4091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_R_REQ.INIT_CAL_L_R_REQ =\
4092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_R_REQ;
4093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_B_SIZE.INIT_CAL_L_B_SIZE =\
4094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_B_SIZE;
4095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RWFIFO.INIT_RWFIFO = LIBERO_SETTING_INIT_RWFIFO;
4096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RD_DQCAL.INIT_RD_DQCAL =\
4097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RD_DQCAL;
4098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_START_DQSOSC.INIT_START_DQSOSC =\
4099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_START_DQSOSC;
4100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_STOP_DQSOSC.INIT_STOP_DQSOSC =\
4101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_STOP_DQSOSC;
4102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START =\
4103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_START;
4104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WR_POSTAMBLE.CFG_WR_POSTAMBLE =\
4105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_POSTAMBLE;
4106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_ADDR_0.INIT_CAL_L_ADDR_0 =\
4107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_0;
4108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CAL_L_ADDR_1.INIT_CAL_L_ADDR_1 =\
4109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_1;
4110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLUPD_TRIG.CFG_CTRLUPD_TRIG =\
4111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_TRIG;
4112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLUPD_START_DELAY.CFG_CTRLUPD_START_DELAY =\
4113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_START_DELAY;
4114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_CTRLUPD_MAX.CFG_DFI_T_CTRLUPD_MAX =\
4115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRLUPD_MAX;
4116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_SEL.CFG_CTRLR_BUSY_SEL =\
4117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SEL;
4118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_VALUE.CFG_CTRLR_BUSY_VALUE =\
4119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_VALUE;
4120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_TURN_OFF_DELAY.CFG_CTRLR_BUSY_TURN_OFF_DELAY =\
4121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_TURN_OFF_DELAY;
4122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW.CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW =\
4123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW;
4124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_RESTART_HOLDOFF.CFG_CTRLR_BUSY_RESTART_HOLDOFF =\
4125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_RESTART_HOLDOFF;
4126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PARITY_RDIMM_DELAY.CFG_PARITY_RDIMM_DELAY =\
4127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PARITY_RDIMM_DELAY;
4128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CTRLR_BUSY_ENABLE.CFG_CTRLR_BUSY_ENABLE =\
4129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_ENABLE;
4130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ASYNC_ODT.CFG_ASYNC_ODT =\
4131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ASYNC_ODT;
4132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQ_CAL_DURATION.CFG_ZQ_CAL_DURATION =\
4133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_DURATION;
4134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRRI.CFG_MRRI = LIBERO_SETTING_CFG_MRRI;
4135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ODT_FORCE_EN.INIT_ODT_FORCE_EN =\
4136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_EN;
4137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ODT_FORCE_RANK.INIT_ODT_FORCE_RANK =\
4138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_RANK;
4139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PHYUPD_ACK_DELAY.CFG_PHYUPD_ACK_DELAY =\
4140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PHYUPD_ACK_DELAY;
4141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MIRROR_X16_BG0_BG1.CFG_MIRROR_X16_BG0_BG1 =\
4142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIRROR_X16_BG0_BG1;
4143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PDA_MR_W_REQ.INIT_PDA_MR_W_REQ =\
4144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_MR_W_REQ;
4145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PDA_NIBBLE_SELECT.INIT_PDA_NIBBLE_SELECT =\
4146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_NIBBLE_SELECT;
4147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH.CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH =\
4148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH;
4149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CKSRE.CFG_CKSRE = LIBERO_SETTING_CFG_CKSRE;
4150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CKSRX.CFG_CKSRX = LIBERO_SETTING_CFG_CKSRX;
4151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD_STAB.CFG_RCD_STAB = LIBERO_SETTING_CFG_RCD_STAB;
4152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_CTRL_DELAY.CFG_DFI_T_CTRL_DELAY =\
4153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRL_DELAY;
4154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_DRAM_CLK_ENABLE.CFG_DFI_T_DRAM_CLK_ENABLE =\
4155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_DRAM_CLK_ENABLE;
4156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_IDLE_TIME_TO_SELF_REFRESH.CFG_IDLE_TIME_TO_SELF_REFRESH =\
4157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_SELF_REFRESH;
4158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_IDLE_TIME_TO_POWER_DOWN.CFG_IDLE_TIME_TO_POWER_DOWN =\
4159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_POWER_DOWN;
4160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BURST_RW_REFRESH_HOLDOFF.CFG_BURST_RW_REFRESH_HOLDOFF =\
4161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BURST_RW_REFRESH_HOLDOFF;
4162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BG_INTERLEAVE.CFG_BG_INTERLEAVE =\
4163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BG_INTERLEAVE;
4164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_REFRESH_DURING_PHY_TRAINING.CFG_REFRESH_DURING_PHY_TRAINING =\
4165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REFRESH_DURING_PHY_TRAINING;
4166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P0.CFG_STARVE_TIMEOUT_P0 =\
4167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P0;
4168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P1.CFG_STARVE_TIMEOUT_P1 =\
4169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P1;
4170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P2.CFG_STARVE_TIMEOUT_P2 =\
4171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P2;
4172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P3.CFG_STARVE_TIMEOUT_P3 =\
4173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P3;
4174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P4.CFG_STARVE_TIMEOUT_P4 =\
4175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P4;
4176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P5.CFG_STARVE_TIMEOUT_P5 =\
4177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P5;
4178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P6.CFG_STARVE_TIMEOUT_P6 =\
4179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P6;
4180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MPFE.CFG_STARVE_TIMEOUT_P7.CFG_STARVE_TIMEOUT_P7 =\
4181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P7;
4182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_REORDER_EN.CFG_REORDER_EN =\
4183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_EN;
4184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_REORDER_QUEUE_EN.CFG_REORDER_QUEUE_EN =\
4185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_QUEUE_EN;
4186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_INTRAPORT_REORDER_EN.CFG_INTRAPORT_REORDER_EN =\
4187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INTRAPORT_REORDER_EN;
4188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_MAINTAIN_COHERENCY.CFG_MAINTAIN_COHERENCY =\
4189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAINTAIN_COHERENCY;
4190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_Q_AGE_LIMIT.CFG_Q_AGE_LIMIT =\
4191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_Q_AGE_LIMIT;
4192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_RO_CLOSED_PAGE_POLICY.CFG_RO_CLOSED_PAGE_POLICY =\
4193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_CLOSED_PAGE_POLICY;
4194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_REORDER_RW_ONLY.CFG_REORDER_RW_ONLY =\
4195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_RW_ONLY;
4196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->REORDER.CFG_RO_PRIORITY_EN.CFG_RO_PRIORITY_EN =\
4197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_PRIORITY_EN;
4198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->RMW.CFG_DM_EN.CFG_DM_EN = LIBERO_SETTING_CFG_DM_EN;
4199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->RMW.CFG_RMW_EN.CFG_RMW_EN = LIBERO_SETTING_CFG_RMW_EN;
4200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_CORRECTION_EN.CFG_ECC_CORRECTION_EN =\
4201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_CORRECTION_EN;
4202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_BYPASS.CFG_ECC_BYPASS = LIBERO_SETTING_CFG_ECC_BYPASS;
4203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.INIT_WRITE_DATA_1B_ECC_ERROR_GEN.INIT_WRITE_DATA_1B_ECC_ERROR_GEN =\
4204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_1B_ECC_ERROR_GEN;
4205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.INIT_WRITE_DATA_2B_ECC_ERROR_GEN.INIT_WRITE_DATA_2B_ECC_ERROR_GEN =\
4206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_2B_ECC_ERROR_GEN;
4207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_1BIT_INT_THRESH.CFG_ECC_1BIT_INT_THRESH =\
4208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_1BIT_INT_THRESH;
4209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->READ_CAPT.INIT_READ_CAPTURE_ADDR.INIT_READ_CAPTURE_ADDR =\
4210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_READ_CAPTURE_ADDR;
4211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_ERROR_GROUP_SEL.CFG_ERROR_GROUP_SEL =\
4212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ERROR_GROUP_SEL;
4213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_DATA_SEL.CFG_DATA_SEL = LIBERO_SETTING_CFG_DATA_SEL;
4214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MODE.CFG_TRIG_MODE = LIBERO_SETTING_CFG_TRIG_MODE;
4215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_POST_TRIG_CYCS.CFG_POST_TRIG_CYCS =\
4216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_POST_TRIG_CYCS;
4217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MASK.CFG_TRIG_MASK = LIBERO_SETTING_CFG_TRIG_MASK;
4218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_EN_MASK.CFG_EN_MASK = LIBERO_SETTING_CFG_EN_MASK;
4219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_ADDR.MTC_ACQ_ADDR = LIBERO_SETTING_MTC_ACQ_ADDR;
4220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MT_ADDR_0.CFG_TRIG_MT_ADDR_0 =\
4221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_0;
4222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MT_ADDR_1.CFG_TRIG_MT_ADDR_1 =\
4223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_1;
4224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_0.CFG_TRIG_ERR_MASK_0 =\
4225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_0;
4226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_1.CFG_TRIG_ERR_MASK_1 =\
4227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_1;
4228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_2.CFG_TRIG_ERR_MASK_2 =\
4229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_2;
4230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_3.CFG_TRIG_ERR_MASK_3 =\
4231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_3;
4232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_ERR_MASK_4.CFG_TRIG_ERR_MASK_4 =\
4233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_4;
4234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_WR_DATA_0.MTC_ACQ_WR_DATA_0 =\
4235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_0;
4236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_WR_DATA_1.MTC_ACQ_WR_DATA_1 =\
4237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_1;
4238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_WR_DATA_2.MTC_ACQ_WR_DATA_2 =\
4239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_2;
4240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_PRE_TRIG_CYCS.CFG_PRE_TRIG_CYCS =\
4241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PRE_TRIG_CYCS;
4242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_DATA_SEL_FIRST_ERROR.CFG_DATA_SEL_FIRST_ERROR =\
4243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_SEL_FIRST_ERROR;
4244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DYN_WIDTH_ADJ.CFG_DQ_WIDTH.CFG_DQ_WIDTH =\
4245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DQ_WIDTH;
4246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DYN_WIDTH_ADJ.CFG_ACTIVE_DQ_SEL.CFG_ACTIVE_DQ_SEL =\
4247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ACTIVE_DQ_SEL;
4248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->CA_PAR_ERR.INIT_CA_PARITY_ERROR_GEN_REQ.INIT_CA_PARITY_ERROR_GEN_REQ =\
4249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_REQ;
4250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->CA_PAR_ERR.INIT_CA_PARITY_ERROR_GEN_CMD.INIT_CA_PARITY_ERROR_GEN_CMD =\
4251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_CMD;
4252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_T_RDDATA_EN.CFG_DFI_T_RDDATA_EN =\
4253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_RDDATA_EN;
4254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_T_PHY_RDLAT.CFG_DFI_T_PHY_RDLAT =\
4255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_RDLAT;
4256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_T_PHY_WRLAT.CFG_DFI_T_PHY_WRLAT =\
4257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_WRLAT;
4258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_PHYUPD_EN.CFG_DFI_PHYUPD_EN =\
4259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_PHYUPD_EN;
4260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_LP_DATA_REQ.INIT_DFI_LP_DATA_REQ =\
4261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_DATA_REQ;
4262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_LP_CTRL_REQ.INIT_DFI_LP_CTRL_REQ =\
4263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_CTRL_REQ;
4264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_LP_WAKEUP.INIT_DFI_LP_WAKEUP =\
4265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_WAKEUP;
4266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.INIT_DFI_DRAM_CLK_DISABLE.INIT_DFI_DRAM_CLK_DISABLE =\
4267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_DRAM_CLK_DISABLE;
4268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_DATA_BYTE_DISABLE.CFG_DFI_DATA_BYTE_DISABLE =\
4269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_DATA_BYTE_DISABLE;
4270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_LVL_SEL.CFG_DFI_LVL_SEL =\
4271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_SEL;
4272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_LVL_PERIODIC.CFG_DFI_LVL_PERIODIC =\
4273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PERIODIC;
4274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.CFG_DFI_LVL_PATTERN.CFG_DFI_LVL_PATTERN =\
4275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PATTERN;
4276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START =\
4277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_DFI_INIT_START;
4278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI1_0.CFG_AXI_START_ADDRESS_AXI1_0 =\
4279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_0;
4280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI1_1.CFG_AXI_START_ADDRESS_AXI1_1 =\
4281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_1;
4282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI2_0.CFG_AXI_START_ADDRESS_AXI2_0 =\
4283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_0;
4284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_START_ADDRESS_AXI2_1.CFG_AXI_START_ADDRESS_AXI2_1 =\
4285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_1;
4286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_0.CFG_AXI_END_ADDRESS_AXI1_0 =\
4287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_0;
4288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI1_1.CFG_AXI_END_ADDRESS_AXI1_1 =\
4289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_1;
4290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI2_0.CFG_AXI_END_ADDRESS_AXI2_0 =\
4291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_0;
4292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_END_ADDRESS_AXI2_1.CFG_AXI_END_ADDRESS_AXI2_1 =\
4293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_1;
4294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI1_0.CFG_MEM_START_ADDRESS_AXI1_0 =\
4295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_0;
4296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI1_1.CFG_MEM_START_ADDRESS_AXI1_1 =\
4297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_1;
4298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI2_0.CFG_MEM_START_ADDRESS_AXI2_0 =\
4299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_0;
4300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_MEM_START_ADDRESS_AXI2_1.CFG_MEM_START_ADDRESS_AXI2_1 =\
4301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_1;
4302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_ENABLE_BUS_HOLD_AXI1.CFG_ENABLE_BUS_HOLD_AXI1 =\
4303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI1;
4304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_ENABLE_BUS_HOLD_AXI2.CFG_ENABLE_BUS_HOLD_AXI2 =\
4305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI2;
4306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->AXI_IF.CFG_AXI_AUTO_PCH.CFG_AXI_AUTO_PCH =\
4307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_AUTO_PCH;
4308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RESET_CONTROL.PHY_RESET_CONTROL =\
4309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RESET_CONTROL;
4310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RESET_CONTROL.PHY_RESET_CONTROL =\
4311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         (LIBERO_SETTING_PHY_RESET_CONTROL & ~0x8000UL);
4312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_PC_RANK.PHY_PC_RANK = LIBERO_SETTING_PHY_PC_RANK;
4313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RANKS_TO_TRAIN.PHY_RANKS_TO_TRAIN =\
4314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RANKS_TO_TRAIN;
4315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_WRITE_REQUEST.PHY_WRITE_REQUEST =\
4316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_REQUEST;
4317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_READ_REQUEST.PHY_READ_REQUEST =\
4318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_READ_REQUEST;
4319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_WRITE_LEVEL_DELAY.PHY_WRITE_LEVEL_DELAY =\
4320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_LEVEL_DELAY;
4321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_GATE_TRAIN_DELAY.PHY_GATE_TRAIN_DELAY =\
4322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_GATE_TRAIN_DELAY;
4323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_EYE_TRAIN_DELAY.PHY_EYE_TRAIN_DELAY =\
4324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_EYE_TRAIN_DELAY;
4325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_EYE_PAT.PHY_EYE_PAT = LIBERO_SETTING_PHY_EYE_PAT;
4326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_START_RECAL.PHY_START_RECAL =\
4327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_START_RECAL;
4328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_CLR_DFI_LVL_PERIODIC.PHY_CLR_DFI_LVL_PERIODIC =\
4329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_CLR_DFI_LVL_PERIODIC;
4330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_TRAIN_STEP_ENABLE.PHY_TRAIN_STEP_ENABLE =\
4331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_TRAIN_STEP_ENABLE;
4332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_LPDDR_DQ_CAL_PAT.PHY_LPDDR_DQ_CAL_PAT =\
4333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_LPDDR_DQ_CAL_PAT;
4334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_INDPNDT_TRAINING.PHY_INDPNDT_TRAINING =\
4335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_INDPNDT_TRAINING;
4336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_ENCODED_QUAD_CS.PHY_ENCODED_QUAD_CS =\
4337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_ENCODED_QUAD_CS;
4338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_HALF_CLK_DLY_ENABLE.PHY_HALF_CLK_DLY_ENABLE =\
4339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_HALF_CLK_DLY_ENABLE;
4340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * setup_ddr_segments(void)
4346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * setup segment registers- translated DDR address as user requires
4347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** void setup_ddr_segments(SEG_SETUP option)
4349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(option == DEFAULT_SEG_SETUP)
4351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[0].raw = (INIT_SETTING_SEG0_0 & 0x7FFFUL);
4353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (INIT_SETTING_SEG0_1 & 0x7FFFUL);
4354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[2].raw = (INIT_SETTING_SEG1_2 & 0x7FFFUL);
4355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (INIT_SETTING_SEG1_3 & 0x7FFFUL);
4356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[4].raw = (INIT_SETTING_SEG1_4 & 0x7FFFUL);
4357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (INIT_SETTING_SEG1_5 & 0x7FFFUL);
4358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else
4360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[0].raw = (LIBERO_SETTING_SEG0_0 & 0x7FFFUL);
4362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (LIBERO_SETTING_SEG0_1 & 0x7FFFUL);
4363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[2].raw = (LIBERO_SETTING_SEG1_2 & 0x7FFFUL);
4364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (LIBERO_SETTING_SEG1_3 & 0x7FFFUL);
4365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[4].raw = (LIBERO_SETTING_SEG1_4 & 0x7FFFUL);
4366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (LIBERO_SETTING_SEG1_5 & 0x7FFFUL);
4367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
4369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * disable ddr blocker
4370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * Is cleared at reset. When written to '1' disables the blocker function
4371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * allowing the L2 cache controller to access the DDRC. Once written to '1'
4372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * the register cannot be written to 0, only an MSS reset will clear the
4373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      * register
4374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****      */
4375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SEG[0].u[7].raw = 0x01U;
4376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * use_software_bclk_sclk_training()
4380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return returns 1U if required, otherwise 0U
4382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t use_software_bclk_sclk_training(DDR_TYPE ddr_type)
4384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t result = 0U;
4386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
4387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_OFF_MODE:
4390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
4392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
4393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3:
4395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
4396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
4398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
4399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR3:
4401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
4402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR4:
4404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = 1U;
4405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return(result);
4408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * bclk_sclk_offset()
4412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
4414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t bclk_sclk_offset(DDR_TYPE ddr_type)
4416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t result = 0U;
4418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
4419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_OFF_MODE:
4422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_LPDDR4;
4423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
4425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_DDR3L;
4426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3:
4428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_DDR3;
4429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
4431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_DDR4;
4432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR3:
4434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_LPDDR3;
4435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR4:
4437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = LIBERO_SETTING_SW_TRAING_BCLK_SCLK_OFFSET_LPDDR4;
4438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return(result);
4441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * config_ddr_io_pull_up_downs_rpc_bits()
4445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * This function overrides the RPC bits related to weak pull up and
4447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * weak pull downs. It also sets the override bit if the I/O is disabled.
4448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * The settings come fro m Libero
4449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Note: If LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9 is not present, indicates older
4451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Libero core (pre 2.0.109)
4452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * Post 2.0.109 version of Libero MSS core, weak pull up and pull down
4453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * settings come from Libero, along with setting unused MSS DDR I/O to
4454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * override.
4455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void config_ddr_io_pull_up_downs_rpc_bits(DDR_TYPE ddr_type)
4458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(ddr_type == LPDDR4) /* we will add other variants here once verified */
4460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9
4462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set over-rides (associated bit set to 1 if I/O not being used */
4463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt9.ovrt9   = LIBERO_SETTING_RPC_EN_ADDCMD0_OVRT9;
4464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt10.ovrt10 = LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
4465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt11.ovrt11 = LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
4466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = LIBERO_SETTING_RPC_EN_DATA0_OVRT12;
4467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = LIBERO_SETTING_RPC_EN_DATA1_OVRT13;
4468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = LIBERO_SETTING_RPC_EN_DATA2_OVRT14;
4469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = LIBERO_SETTING_RPC_EN_DATA3_OVRT15;
4470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = LIBERO_SETTING_RPC_EN_ECC_OVRT16;
4471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpu state- note: associated I/O bit 1=> off, 0=> on */
4472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc235.rpc235 = LIBERO_SETTING_RPC235_WPD_ADD_CMD0;
4473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc236.rpc236 = LIBERO_SETTING_RPC236_WPD_ADD_CMD1;
4474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc237.rpc237 = LIBERO_SETTING_RPC237_WPD_ADD_CMD2;
4475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc238.rpc238 = LIBERO_SETTING_RPC238_WPD_DATA0;
4476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc239.rpc239 = LIBERO_SETTING_RPC239_WPD_DATA1;
4477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc240.rpc240 = LIBERO_SETTING_RPC240_WPD_DATA2;
4478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc241.rpc241 = LIBERO_SETTING_RPC241_WPD_DATA3;
4479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc242.rpc242 = LIBERO_SETTING_RPC242_WPD_ECC;
4480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpd state- note: associated I/O bit 1=> off, 0=> on */
4481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc243.rpc243 = LIBERO_SETTING_RPC243_WPU_ADD_CMD0;
4482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc244.rpc244 = LIBERO_SETTING_RPC244_WPU_ADD_CMD1;
4483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc245.rpc245 = LIBERO_SETTING_RPC245_WPU_ADD_CMD2;
4484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc246.rpc246 = LIBERO_SETTING_RPC246_WPU_DATA0;
4485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc247.rpc247 = LIBERO_SETTING_RPC247_WPU_DATA1;
4486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc248.rpc248 = LIBERO_SETTING_RPC248_WPU_DATA2;
4487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc249.rpc249 = LIBERO_SETTING_RPC249_WPU_DATA3;
4488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc250.rpc250 = LIBERO_SETTING_RPC250_WPU_ECC;
4489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DDR_DIAGNOSTICS /* todo: add support for diagnostics below during board bring-up */
4494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*-------------------------------------------------------------------------*//**
4496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   The MSS_DDR_status() function is used to return status information to the
4497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   user.
4498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   TODO: Define number of request inputs
4500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    @param option
4502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     This option chooses status data we wish returned
4503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    @param return_data
4505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     Returned data here. This must be within a defined range.
4506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     todo:Detail on the sharing of data will be system dependent.
4507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     AMP/SMU detail to be finalized at time of writing
4508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   @return
4510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     Returns 0 on success.
4511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     TODO: Define error codes.
4512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   Example:
4514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     The call to MSS_DDR_status(DDR_TYPE, return_data) will return 0 if
4515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     successful and the DDR type in the first four bytes of the ret_mem area.
4516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     @code
4517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_DDR_status( DDR_TYPE, ret_mem );
4518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     @endcode
4519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint8_t
4521:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** MSS_DDR_status
4522:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** (
4523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t option, uint32_t *return_data
4524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** )
4525:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4526:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   uint8_t error = 0U;
4527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4528:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   switch (option)
4529:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   {
4530:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     case USR_OPTION_tip_register_dump:
4531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* todo: WIP
4532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * add commands here */
4533:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       break;
4534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4535:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     default:
4536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       break;
4538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   }
4539:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4540:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   return error;
4541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4544:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /*-------------------------------------------------------------------------*//**
4545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * MSS_DDR_user_commands commands from the user
4546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4547:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param command
4548:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   User command
4549:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param extra_command_data
4550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   extra data from user for particular command
4551:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param return_data
4552:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   data returned via supplied pointer
4553:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
4554:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *   status 0 => success
4555:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *
4556:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  *  Example:
4557:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       The call to
4558:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       MSS_DDR_user_commands(USR_CMD_INC_DELAY_CYCLES_LINE, 0x01 , return_data)
4559:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       will return 0 id successful and the
4560:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDR type in the first four bytes of the ret_mem area.
4561:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       @code
4562:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       MSS_DDR_user_commands(USR_CMD_INC_DELAY_CYCLES_LINE, 0x01 , return_data);
4563:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       @endcode
4564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** uint8_t
4566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** MSS_DDR_user_commands
4567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** (
4568:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t command, uint32_t *extra_command_data, uint32_t *return_data,  \
4569:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t return_size
4570:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** )
4571:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4572:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   uint8_t error = 0U;
4573:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   uint32_t *reg_address;
4574:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   switch (command)
4576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****   {
4577:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     case USR_CMD_GET_DDR_STATUS:
4578:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       break;
4579:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_MODE_SETTING:
4580:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_W_CALIBRATION:
4582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             config_copy(return_data, &calib_data, sizeof(calib_data));
4583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_GREEN_ZONE:
4585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQ WINDOW MEASUREMENT */
4586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQS WINDOW MEASUREMENT */
4587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ VREF WINDOW MAX MEASUREMENT */
4588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_GET_REG:
4592:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * First check if address valid
4594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             config_copy(reg_address, extra_command_data, 4U);
4596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             reg_address = (uint32_t *)((uint32_t)reg_address &\
4597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(0xFFFFFFFCUL));
4598:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((reg_address >=\
4599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 &CFG_DDR_SGMII_PHY->SOFT_RESET_DDR_PHY.SOFT_RESET_DDR_PHY)\
4600:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 && (reg_address < &CFG_DDR_SGMII_PHY->SPARE_STAT.SPARE_STAT))
4601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 config_copy(return_data, reg_address, sizeof(uint32_t));
4603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
4605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4606:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error = 1U;
4607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4608:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
4611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          * And set commands
4612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****          */
4613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_DQ:
4614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQ WINDOW MEASUREMENT */
4615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4616:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & DQ delayline controls, to
4617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * measure the maximum DQ offset before failure.
4618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_DQS:
4621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ DQS WINDOW MEASUREMENT */
4622:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & DQS delayline controls, to
4624:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * measure the maximum DQS offset before failure.
4625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_VREF_MAX:
4628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ VREF WINDOW MAX MEASUREMENT */
4629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4630:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & VREF controller delayline
4631:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * controls, to measure the max VREF level.
4632:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4633:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_GREEN_ZONE_VREF_MIN:
4635:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* READ VREF WINDOW MIN MEASUREMENT */
4636:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure is uses reads/writes & VREF controller delayline
4638:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * controls, to measure the minimum VREF level.
4639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4640:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_RETRAIN:
4642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Incremental, In-System Retraining Procedures */
4643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
4644:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * This procedure adjusts the read window to re-center clock and
4645:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * data.
4646:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * It should be triggered when the DLL code value passes a certain
4647:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * threshold, during a refresh cycle.
4648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              * Added here to allow the user to trigger.
4649:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****              */
4650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case USR_CMD_SET_REG:
4652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4655:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 1U;
4656:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4657:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return error;
4659:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4660:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4661:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
4662:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** void debug_read_ddrcfg(void)
4663:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4665:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->ADDR_MAP,\
4666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->ADDR_MAP)/4U));
4667:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4668:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MC_BASE3,\
4669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MC_BASE3)/4U));
4670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MC_BASE1,\
4672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MC_BASE1)/4U));
4673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MC_BASE2,\
4675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MC_BASE2)/4U));
4676:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MPFE,\
4678:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MPFE)/4U));
4679:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->REORDER,\
4681:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->REORDER)/4U));
4682:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4683:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->RMW,\
4684:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->RMW)/4U));
4685:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4686:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->ECC,\
4687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->ECC)/4U));
4688:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->READ_CAPT,\
4690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->READ_CAPT)/4U));
4691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->MTA,\
4693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->MTA)/4U));
4694:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->DYN_WIDTH_ADJ,\
4696:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->DYN_WIDTH_ADJ)/4U));
4697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4698:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->CA_PAR_ERR,\
4699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->CA_PAR_ERR)/4U));
4700:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->DFI,\
4702:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->DFI)/4U));
4703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4704:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->AXI_IF,\
4705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->AXI_IF)/4U));
4706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)print_reg_array(g_debug_uart ,
4707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t *)&DDRCFG->csr_custom,\
4708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (sizeof(DDRCFG->csr_custom)/4U));
4709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return;
4710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** const uint8_t REFCLK_OFFSETS[][5U] = {
4714:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {LIBERO_SETTING_REFCLK_DDR3_1333_NUM_OFFSETS,
4715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_0,
4716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_1,
4717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_2,
4718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1333_OFFSET_3},
4719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4720:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_NUM_OFFSETS,
4721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_0,
4722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_1,
4723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_2,
4724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1333_OFFSET_3},
4725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_NUM_OFFSETS,
4727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_0,
4728:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_1,
4729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_2,
4730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1600_OFFSET_3},
4731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_NUM_OFFSETS,
4733:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_0,
4734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_1,
4735:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_2,
4736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1600_OFFSET_3},
4737:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_NUM_OFFSETS,
4739:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_0,
4740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_1,
4741:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_2,
4742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1600_OFFSET_3},
4743:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {LIBERO_SETTING_REFCLK_DDR3_1067_NUM_OFFSETS,
4745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_0,
4746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_1,
4747:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_2,
4748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3_1067_OFFSET_3},
4749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_NUM_OFFSETS,
4751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_0,
4752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_1,
4753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_2,
4754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR3L_1067_OFFSET_3},
4755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_NUM_OFFSETS,
4757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_0,
4758:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_1,
4759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_2,
4760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_DDR4_1333_OFFSET_3},
4761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_NUM_OFFSETS,
4763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_0,
4764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_1,
4765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_2,
4766:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR3_1333_OFFSET_3},
4767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
4768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_NUM_OFFSETS,
4769:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_0,
4770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_1,
4771:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_2,
4772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_REFCLK_LPDDR4_1333_OFFSET_3},
4773:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** };
4774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * ddr_manual_addcmd_refclk_offset This function determines current
4777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * sweep offset based on DDR type
4778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_sweep_index
4780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @return
4781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4782:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MANUAL_ADDCMD_TRAINIG
4783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint8_t ddr_manual_addcmd_refclk_offset(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index)
4784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t refclk_offset;
4786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t type_array_index;
4787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     type_array_index = (uint8_t)ddr_type;
4789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
4790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3L:
4792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR3:
4793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_DDR_CLK + DDR_FREQ_MARGIN < DDR_1333_MHZ)
4794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 type_array_index = (uint8_t)(type_array_index + (uint8_t)LPDDR4 + (uint8_t)1U);
4796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4798:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR4:
4799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR3:
4800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case LPDDR4:
4801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(LIBERO_SETTING_DDR_CLK + DDR_FREQ_MARGIN < DDR_1600_MHZ)
4802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
4803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 type_array_index = (uint8_t)(type_array_index + (uint8_t)LPDDR4 + (uint8_t)1U);
4804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
4805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         default:
4807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_OFF_MODE:
4808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
4809:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if (*refclk_sweep_index >= REFCLK_OFFSETS[type_array_index][0U])
4812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         *refclk_sweep_index = 0U;
4814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     refclk_offset = REFCLK_OFFSETS[type_array_index][*refclk_sweep_index + 1U];
4817:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     *refclk_sweep_index = (uint8_t)(*refclk_sweep_index + 1U);
4819:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return refclk_offset;
4821:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4823:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4825:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** //ALISTER 7/16/21
4826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write(uint32_t address)
4827:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
4830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
4831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA=0x0;
4832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
4833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
4834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
4835:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK!=0){
4837:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
4838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4839:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else {
4840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 1;
4841:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_masked_write_x5(uint32_t address)
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
  75              		.loc 2 4845 1 is_stmt 1
  76              		.cfi_startproc
  77              	.LVL5:
4846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
  78              		.loc 2 4846 5
4847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t error=0;
  79              		.loc 2 4847 5
4848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for(i=0; i<10;i++)
  80              		.loc 2 4848 5
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
  81              		.loc 2 4845 1 is_stmt 0
  82 0000 3971     		addi	sp,sp,-64
  83              		.cfi_def_cfa_offset 64
  84              	.LBB56:
  85              	.LBB57:
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
  86              		.loc 2 4828 38
  87 0002 97070000 		lla	a5,DDRCFG
  87      93870700 
  88              	.LBE57:
  89              	.LBE56:
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
  90              		.loc 2 4845 1
  91 000a 22F8     		sd	s0,48(sp)
  92              		.cfi_offset 8, -16
  93              	.LBB62:
  94              	.LBB58:
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
  95              		.loc 2 4828 38
  96 000c 8063     		ld	s0,0(a5)
  97              	.LBE58:
  98              	.LBE62:
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
  99              		.loc 2 4845 1
 100 000e 4EEC     		sd	s3,24(sp)
 101 0010 52E8     		sd	s4,16(sp)
 102              	.LBB63:
 103              	.LBB59:
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 104              		.loc 2 4828 38
 105 0012 9167     		li	a5,16384
 106              		.cfi_offset 19, -40
 107              		.cfi_offset 20, -48
4829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
 108              		.loc 2 4829 53
 109 0014 370A1000 		li	s4,1048576
4834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 110              		.loc 2 4834 5
 111 0018 8569     		li	s3,4096
 112              	.LBE59:
 113              	.LBE63:
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
 114              		.loc 2 4845 1
 115 001a 26F4     		sd	s1,40(sp)
 116 001c 4AF0     		sd	s2,32(sp)
 117 001e 56E4     		sd	s5,8(sp)
 118 0020 5AE0     		sd	s6,0(sp)
 119 0022 06FC     		sd	ra,56(sp)
 120              		.cfi_offset 9, -24
 121              		.cfi_offset 18, -32
 122              		.cfi_offset 21, -56
 123              		.cfi_offset 22, -64
 124              		.cfi_offset 1, -8
4845:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t i;
 125              		.loc 2 4845 1
 126 0024 2A8B     		mv	s6,a0
 127 0026 2949     		li	s2,10
4847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for(i=0; i<10;i++)
 128              		.loc 2 4847 14
 129 0028 8144     		li	s1,0
 130              	.LBB64:
 131              	.LBB60:
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 132              		.loc 2 4828 38
 133 002a 3E94     		add	s0,s0,a5
 134 002c 854A     		li	s5,1
4829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
 135              		.loc 2 4829 53
 136 002e 7D3A     		addiw	s4,s4,-1
4834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 137              		.loc 2 4834 5
 138 0030 938989BB 		addi	s3,s3,-1096
 139              	.LVL6:
 140              	.L6:
 141              	.LBE60:
 142              	.LBE64:
4849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
4850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         error |= mode_register_masked_write(address);
 143              		.loc 2 4850 9 is_stmt 1
 144              	.LBB65:
 145              	.LBB61:
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 146              		.loc 2 4828 5
4828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0xFFFFF;
 147              		.loc 2 4828 38 is_stmt 0
 148 0034 23205403 		sw	s5,32(s0)
4829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
 149              		.loc 2 4829 5 is_stmt 1
4829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
 150              		.loc 2 4829 53 is_stmt 0
 151 0038 232E441F 		sw	s4,508(s0)
4830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA=0x0;
 152              		.loc 2 4830 5 is_stmt 1
4830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA=0x0;
 153              		.loc 2 4830 47 is_stmt 0
 154 003c 232A641F 		sw	s6,500(s0)
4831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
 155              		.loc 2 4831 5 is_stmt 1
4831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
 156              		.loc 2 4831 53 is_stmt 0
 157 0040 232C041E 		sw	zero,504(s0)
4832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
 158              		.loc 2 4832 5 is_stmt 1
4832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
 159              		.loc 2 4832 49 is_stmt 0
 160 0044 2328541F 		sw	s5,496(s0)
4833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 161              		.loc 2 4833 5 is_stmt 1
4833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 162              		.loc 2 4833 49 is_stmt 0
 163 0048 2328041E 		sw	zero,496(s0)
4834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 164              		.loc 2 4834 5 is_stmt 1
 165 004c 4E85     		mv	a0,s3
 166 004e 97000000 		call	delay
 166      E7800000 
 167              	.LVL7:
4836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
 168              		.loc 2 4836 5
4836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
 169              		.loc 2 4836 33 is_stmt 0
 170 0056 1C58     		lw	a5,48(s0)
 171 0058 7D39     		addiw	s2,s2,-1
 172              	.LVL8:
 173 005a 8127     		sext.w	a5,a5
 174              	.LVL9:
4836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
 175              		.loc 2 4836 7
 176 005c 93B71700 		seqz	a5,a5
 177              	.LBE61:
 178              	.LBE65:
 179              		.loc 2 4850 15
 180 0060 DD8C     		or	s1,s1,a5
 181              	.LVL10:
4848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 182              		.loc 2 4848 5
 183 0062 E31909FC 		bne	s2,zero,.L6
4851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return error;
 184              		.loc 2 4852 5 is_stmt 1
4853:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 185              		.loc 2 4853 1 is_stmt 0
 186 0066 E270     		ld	ra,56(sp)
 187              		.cfi_restore 1
 188 0068 4274     		ld	s0,48(sp)
 189              		.cfi_restore 8
 190 006a 2685     		mv	a0,s1
 191 006c 0279     		ld	s2,32(sp)
 192              		.cfi_restore 18
 193 006e A274     		ld	s1,40(sp)
 194              		.cfi_restore 9
 195              	.LVL11:
 196 0070 E269     		ld	s3,24(sp)
 197              		.cfi_restore 19
 198 0072 426A     		ld	s4,16(sp)
 199              		.cfi_restore 20
 200 0074 A26A     		ld	s5,8(sp)
 201              		.cfi_restore 21
 202 0076 026B     		ld	s6,0(sp)
 203              		.cfi_restore 22
 204 0078 2161     		addi	sp,sp,64
 205              		.cfi_def_cfa_offset 0
 206 007a 8280     		jr	ra
 207              		.cfi_endproc
 208              	.LFE41:
 210              		.section	.text.MTC_test.isra.0.part.1.constprop.9,"ax",@progbits
 211              		.align	1
 213              	MTC_test.isra.0.part.1.constprop.9:
 214              	.LFB47:
3469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 215              		.loc 2 3469 16 is_stmt 1
 216              		.cfi_startproc
 217              	.LVL12:
3483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* make sure off, will turn on later. */
 218              		.loc 2 3483 9
3483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* make sure off, will turn on later. */
 219              		.loc 2 3483 15 is_stmt 0
 220 0000 97070000 		lla	a5,DDRCFG
 220      93870700 
 221 0008 9863     		ld	a4,0(a5)
3483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* make sure off, will turn on later. */
 222              		.loc 2 3483 60
 223 000a 9167     		li	a5,16384
3508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 224              		.loc 2 3508 11
 225 000c 8546     		li	a3,1
3483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* make sure off, will turn on later. */
 226              		.loc 2 3483 60
 227 000e BA97     		add	a5,a4,a5
 228 0010 23A40740 		sw	zero,1032(a5)
3485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 229              		.loc 2 3485 9 is_stmt 1
3485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 230              		.loc 2 3485 52 is_stmt 0
 231 0014 23A20740 		sw	zero,1028(a5)
3506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 232              		.loc 2 3506 13 is_stmt 1
3506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 233              		.loc 2 3506 62 is_stmt 0
 234 0018 23AAB740 		sw	a1,1044(a5)
3508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 235              		.loc 2 3508 9 is_stmt 1
3469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 236              		.loc 2 3469 16 is_stmt 0
 237 001c 4111     		addi	sp,sp,-16
 238              		.cfi_def_cfa_offset 16
3508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 239              		.loc 2 3508 11
 240 001e 631AD61E 		bne	a2,a3,.L10
3516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 241              		.loc 2 3516 13 is_stmt 1
3516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 242              		.loc 2 3516 62 is_stmt 0
 243 0022 23ACC740 		sw	a2,1048(a5)
3524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 244              		.loc 2 3524 5 is_stmt 1
3542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_START_ADDR_1.MT_START_ADDR_1   = 0U;
 245              		.loc 2 3542 9
 246              	.L37:
3524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 247              		.loc 2 3524 5
3534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(start_address & 0xFFFFFFFFUL);
 248              		.loc 2 3534 9
3534:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)(start_address & 0xFFFFFFFFUL);
 249              		.loc 2 3534 60 is_stmt 0
 250 0026 23AA074A 		sw	zero,1204(a5)
3537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)((start_address >> 32U));
 251              		.loc 2 3537 9 is_stmt 1
3537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (uint32_t)((start_address >> 32U));
 252              		.loc 2 3537 60 is_stmt 0
 253 002a 23AC074A 		sw	zero,1208(a5)
3545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             size; /* 2 power 24 => 256k to do- make user programmable */
 254              		.loc 2 3545 5 is_stmt 1
3545:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             size; /* 2 power 24 => 256k to do- make user programmable */
 255              		.loc 2 3545 55 is_stmt 0
 256 002e 9167     		li	a5,16384
 257 0030 BA97     		add	a5,a4,a5
 258 0032 D146     		li	a3,20
 259 0034 23A0D742 		sw	a3,1056(a5)
 260              	.LBB66:
3585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 = 0xFFFFFFFFU;
 261              		.loc 2 3585 9 is_stmt 1
3585:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 = 0xFFFFFFFFU;
 262              		.loc 2 3585 58 is_stmt 0
 263 0038 FD56     		li	a3,-1
 264 003a 23AED74A 		sw	a3,1212(a5)
3586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 = 0xFFFFFFFFU;
 265              		.loc 2 3586 9 is_stmt 1
3586:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 = 0xFFFFFFFFU;
 266              		.loc 2 3586 58 is_stmt 0
 267 003e 23A0D74C 		sw	a3,1216(a5)
3587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 = 0xFFFFFFFFU;
 268              		.loc 2 3587 9 is_stmt 1
3587:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 = 0xFFFFFFFFU;
 269              		.loc 2 3587 58 is_stmt 0
 270 0042 23A2D74C 		sw	a3,1220(a5)
3588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 = 0xFFFFFFFFU;
 271              		.loc 2 3588 9 is_stmt 1
3588:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 = 0xFFFFFFFFU;
 272              		.loc 2 3588 58 is_stmt 0
 273 0046 23A4D74C 		sw	a3,1224(a5)
3589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 274              		.loc 2 3589 9 is_stmt 1
3589:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 275              		.loc 2 3589 58 is_stmt 0
 276 004a 23A6D74C 		sw	a3,1228(a5)
3591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 277              		.loc 2 3591 9 is_stmt 1
3591:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 278              		.loc 2 3591 12 is_stmt 0
 279 004e 93761500 		andi	a3,a0,1
 280 0052 B9C6     		beq	a3,zero,.L12
3593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
 281              		.loc 2 3593 13 is_stmt 1
3593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
 282              		.loc 2 3593 62 is_stmt 0
 283 0054 83A6C74B 		lw	a3,1212(a5)
3594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFF00FFU;
 284              		.loc 2 3594 66
 285 0058 7D76     		li	a2,-4096
 286              	.LVL13:
 287 005a 3D06     		addi	a2,a2,15
3593:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFF00FU;
 288              		.loc 2 3593 62
 289 005c 8126     		sext.w	a3,a3
 290 005e 93F606F0 		andi	a3,a3,-256
 291 0062 23AED74A 		sw	a3,1212(a5)
3594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFF00FFU;
 292              		.loc 2 3594 17 is_stmt 1
3594:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFF00FFU;
 293              		.loc 2 3594 66 is_stmt 0
 294 0066 83A6074C 		lw	a3,1216(a5)
 295 006a 8126     		sext.w	a3,a3
 296 006c F18E     		and	a3,a3,a2
 297 006e 23A0D74C 		sw	a3,1216(a5)
3595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFF00FFFU;
 298              		.loc 2 3595 17 is_stmt 1
3595:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFF00FFFU;
 299              		.loc 2 3595 66 is_stmt 0
 300 0072 83A6474C 		lw	a3,1220(a5)
 301 0076 4176     		li	a2,-65536
 302 0078 1306F60F 		addi	a2,a2,255
 303 007c 8126     		sext.w	a3,a3
 304 007e F18E     		and	a3,a3,a2
 305 0080 23A2D74C 		sw	a3,1220(a5)
3596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 306              		.loc 2 3596 17 is_stmt 1
3596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 307              		.loc 2 3596 66 is_stmt 0
 308 0084 83A6874C 		lw	a3,1224(a5)
 309 0088 3716F0FF 		li	a2,-1044480
 310 008c 7D16     		addi	a2,a2,-1
 311 008e 8126     		sext.w	a3,a3
 312 0090 F18E     		and	a3,a3,a2
 313 0092 23A4D74C 		sw	a3,1224(a5)
3597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 314              		.loc 2 3597 17 is_stmt 1
3597:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 315              		.loc 2 3597 66 is_stmt 0
 316 0096 83A6C74C 		lw	a3,1228(a5)
 317 009a 8126     		sext.w	a3,a3
 318 009c 23A6D74C 		sw	a3,1228(a5)
 319              	.L12:
3599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 320              		.loc 2 3599 9 is_stmt 1
3599:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 321              		.loc 2 3599 12 is_stmt 0
 322 00a0 93772500 		andi	a5,a0,2
 323 00a4 A1CF     		beq	a5,zero,.L13
3601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFF00FFFU;
 324              		.loc 2 3601 13 is_stmt 1
3601:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFF00FFFU;
 325              		.loc 2 3601 62 is_stmt 0
 326 00a6 9167     		li	a5,16384
 327 00a8 BA97     		add	a5,a4,a5
 328 00aa 83A6C74B 		lw	a3,1212(a5)
 329 00ae 4176     		li	a2,-65536
 330 00b0 1306F60F 		addi	a2,a2,255
 331 00b4 8126     		sext.w	a3,a3
 332 00b6 F18E     		and	a3,a3,a2
 333 00b8 23AED74A 		sw	a3,1212(a5)
3602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFF00FFFFU;
 334              		.loc 2 3602 13 is_stmt 1
3602:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFF00FFFFU;
 335              		.loc 2 3602 62 is_stmt 0
 336 00bc 83A6074C 		lw	a3,1216(a5)
 337 00c0 3716F0FF 		li	a2,-1044480
 338 00c4 7D16     		addi	a2,a2,-1
 339 00c6 8126     		sext.w	a3,a3
 340 00c8 F18E     		and	a3,a3,a2
 341 00ca 23A0D74C 		sw	a3,1216(a5)
3603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xF00FFFFFU;
 342              		.loc 2 3603 13 is_stmt 1
3603:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xF00FFFFFU;
 343              		.loc 2 3603 62 is_stmt 0
 344 00ce 83A6474C 		lw	a3,1220(a5)
 345 00d2 370601FF 		li	a2,-16711680
 346 00d6 7D16     		addi	a2,a2,-1
 347 00d8 8126     		sext.w	a3,a3
 348 00da F18E     		and	a3,a3,a2
 349 00dc 23A2D74C 		sw	a3,1220(a5)
3604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 350              		.loc 2 3604 13 is_stmt 1
3604:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFFFU;
 351              		.loc 2 3604 62 is_stmt 0
 352 00e0 83A6874C 		lw	a3,1224(a5)
 353 00e4 370610F0 		li	a2,-267386880
 354 00e8 7D16     		addi	a2,a2,-1
 355 00ea 8126     		sext.w	a3,a3
 356 00ec F18E     		and	a3,a3,a2
 357 00ee 23A4D74C 		sw	a3,1224(a5)
3605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 358              		.loc 2 3605 13 is_stmt 1
3605:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 359              		.loc 2 3605 62 is_stmt 0
 360 00f2 83A6C74C 		lw	a3,1228(a5)
 361 00f6 8126     		sext.w	a3,a3
 362 00f8 23A6D74C 		sw	a3,1228(a5)
 363              	.L13:
3607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 364              		.loc 2 3607 9 is_stmt 1
3607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 365              		.loc 2 3607 12 is_stmt 0
 366 00fc 93774500 		andi	a5,a0,4
 367 0100 B9C7     		beq	a5,zero,.L14
3609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xF00FFFFFU;
 368              		.loc 2 3609 13 is_stmt 1
3609:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xF00FFFFFU;
 369              		.loc 2 3609 62 is_stmt 0
 370 0102 9167     		li	a5,16384
 371 0104 BA97     		add	a5,a4,a5
 372 0106 83A6C74B 		lw	a3,1212(a5)
 373 010a 370601FF 		li	a2,-16711680
 374 010e 7D16     		addi	a2,a2,-1
 375 0110 8126     		sext.w	a3,a3
 376 0112 F18E     		and	a3,a3,a2
 377 0114 23AED74A 		sw	a3,1212(a5)
3610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0x00FFFFFFU;
 378              		.loc 2 3610 13 is_stmt 1
3610:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0x00FFFFFFU;
 379              		.loc 2 3610 62 is_stmt 0
 380 0118 83A6074C 		lw	a3,1216(a5)
 381 011c 370610F0 		li	a2,-267386880
 382 0120 7D16     		addi	a2,a2,-1
 383 0122 8126     		sext.w	a3,a3
 384 0124 F18E     		and	a3,a3,a2
 385 0126 23A0D74C 		sw	a3,1216(a5)
3611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0x0FFFFFFFU;
 386              		.loc 2 3611 13 is_stmt 1
3611:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0x0FFFFFFFU;
 387              		.loc 2 3611 62 is_stmt 0
 388 012a 83A6474C 		lw	a3,1220(a5)
 389 012e A216     		slli	a3,a3,40
 390 0130 A192     		srli	a3,a3,40
 391 0132 23A2D74C 		sw	a3,1220(a5)
3612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFF0U;
 392              		.loc 2 3612 13 is_stmt 1
3612:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFFFF0U;
 393              		.loc 2 3612 62 is_stmt 0
 394 0136 83A6874C 		lw	a3,1224(a5)
 395 013a 9216     		slli	a3,a3,36
 396 013c 9192     		srli	a3,a3,36
 397 013e 23A4D74C 		sw	a3,1224(a5)
3613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 398              		.loc 2 3613 13 is_stmt 1
3613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 399              		.loc 2 3613 62 is_stmt 0
 400 0142 83A6C74C 		lw	a3,1228(a5)
 401 0146 8126     		sext.w	a3,a3
 402 0148 C19A     		andi	a3,a3,-16
 403 014a 23A6D74C 		sw	a3,1228(a5)
 404              	.L14:
3615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 405              		.loc 2 3615 9 is_stmt 1
3615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 406              		.loc 2 3615 12 is_stmt 0
 407 014e 93778500 		andi	a5,a0,8
 408 0152 A1C7     		beq	a5,zero,.L15
3617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0x0FFFFFFFU;
 409              		.loc 2 3617 13 is_stmt 1
3617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0x0FFFFFFFU;
 410              		.loc 2 3617 62 is_stmt 0
 411 0154 9167     		li	a5,16384
 412 0156 BA97     		add	a5,a4,a5
 413 0158 83A6C74B 		lw	a3,1212(a5)
3621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 414              		.loc 2 3621 62
 415 015c 7D76     		li	a2,-4096
 416 015e 3D06     		addi	a2,a2,15
3617:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0x0FFFFFFFU;
 417              		.loc 2 3617 62
 418 0160 A216     		slli	a3,a3,40
 419 0162 A192     		srli	a3,a3,40
 420 0164 23AED74A 		sw	a3,1212(a5)
3618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFFF0U;
 421              		.loc 2 3618 13 is_stmt 1
3618:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFFF0U;
 422              		.loc 2 3618 62 is_stmt 0
 423 0168 83A6074C 		lw	a3,1216(a5)
 424 016c 9216     		slli	a3,a3,36
 425 016e 9192     		srli	a3,a3,36
 426 0170 23A0D74C 		sw	a3,1216(a5)
3619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFFF00U;
 427              		.loc 2 3619 13 is_stmt 1
3619:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFFF00U;
 428              		.loc 2 3619 62 is_stmt 0
 429 0174 83A6474C 		lw	a3,1220(a5)
 430 0178 8126     		sext.w	a3,a3
 431 017a C19A     		andi	a3,a3,-16
 432 017c 23A2D74C 		sw	a3,1220(a5)
3620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFF00FU;
 433              		.loc 2 3620 13 is_stmt 1
3620:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFFF00FU;
 434              		.loc 2 3620 62 is_stmt 0
 435 0180 83A6874C 		lw	a3,1224(a5)
 436 0184 8126     		sext.w	a3,a3
 437 0186 93F606F0 		andi	a3,a3,-256
 438 018a 23A4D74C 		sw	a3,1224(a5)
3621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 439              		.loc 2 3621 13 is_stmt 1
3621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 440              		.loc 2 3621 62 is_stmt 0
 441 018e 83A6C74C 		lw	a3,1228(a5)
 442 0192 8126     		sext.w	a3,a3
 443 0194 F18E     		and	a3,a3,a2
 444 0196 23A6D74C 		sw	a3,1228(a5)
 445              	.L15:
3623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 446              		.loc 2 3623 9 is_stmt 1
3623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 447              		.loc 2 3623 12 is_stmt 0
 448 019a 4189     		andi	a0,a0,16
 449              	.LVL14:
 450 019c 31C5     		beq	a0,zero,.L16
3625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFFFF0U;
 451              		.loc 2 3625 13 is_stmt 1
3625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFFFF0U;
 452              		.loc 2 3625 62 is_stmt 0
 453 019e 9167     		li	a5,16384
 454 01a0 BA97     		add	a5,a4,a5
 455 01a2 83A6C74B 		lw	a3,1212(a5)
3628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFF0FFFU;
 456              		.loc 2 3628 62
 457 01a6 7D76     		li	a2,-4096
 458 01a8 1306F60F 		addi	a2,a2,255
3625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_1.MT_ERROR_MASK_1 &= 0xFFFFFFF0U;
 459              		.loc 2 3625 62
 460 01ac 8126     		sext.w	a3,a3
 461 01ae 23AED74A 		sw	a3,1212(a5)
3626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFF0FU;
 462              		.loc 2 3626 13 is_stmt 1
3626:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_2.MT_ERROR_MASK_2 &= 0xFFFFFF0FU;
 463              		.loc 2 3626 62 is_stmt 0
 464 01b2 83A6074C 		lw	a3,1216(a5)
 465 01b6 8126     		sext.w	a3,a3
 466 01b8 C19A     		andi	a3,a3,-16
 467 01ba 23A0D74C 		sw	a3,1216(a5)
3627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFF0FFU;
 468              		.loc 2 3627 13 is_stmt 1
3627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_3.MT_ERROR_MASK_3 &= 0xFFFFF0FFU;
 469              		.loc 2 3627 62 is_stmt 0
 470 01be 83A6474C 		lw	a3,1220(a5)
 471 01c2 8126     		sext.w	a3,a3
 472 01c4 93F6F6F0 		andi	a3,a3,-241
 473 01c8 23A2D74C 		sw	a3,1220(a5)
3628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFF0FFFU;
 474              		.loc 2 3628 13 is_stmt 1
3628:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MEM_TEST.MT_ERROR_MASK_4.MT_ERROR_MASK_4 &= 0xFFFF0FFFU;
 475              		.loc 2 3628 62 is_stmt 0
 476 01cc 83A6874C 		lw	a3,1224(a5)
 477 01d0 8126     		sext.w	a3,a3
 478 01d2 F18E     		and	a3,a3,a2
 479 01d4 23A4D74C 		sw	a3,1224(a5)
3629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 480              		.loc 2 3629 13 is_stmt 1
3629:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 481              		.loc 2 3629 62 is_stmt 0
 482 01d8 83A6C74C 		lw	a3,1228(a5)
 483 01dc 4576     		li	a2,-61440
 484 01de 7D16     		addi	a2,a2,-1
 485 01e0 8126     		sext.w	a3,a3
 486 01e2 F18E     		and	a3,a3,a2
 487 01e4 23A6D74C 		sw	a3,1228(a5)
 488              	.L16:
3637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 489              		.loc 2 3637 9 is_stmt 1
3637:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 490              		.loc 2 3637 38 is_stmt 0
 491 01e8 9167     		li	a5,16384
 492 01ea 3E97     		add	a4,a4,a5
 493 01ec 23200740 		sw	zero,1024(a4)
3642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x01U;
 494              		.loc 2 3642 9 is_stmt 1
3642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         DDRCFG->MEM_TEST.MT_EN_SINGLE.MT_EN_SINGLE = 0x01U;
 495              		.loc 2 3642 52 is_stmt 0
 496 01f0 23220740 		sw	zero,1028(a4)
3643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 497              		.loc 2 3643 9 is_stmt 1
3643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 498              		.loc 2 3643 52 is_stmt 0
 499 01f4 8547     		li	a5,1
 500 01f6 2322F740 		sw	a5,1028(a4)
3648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef UNITTEST
 501              		.loc 2 3648 9 is_stmt 1
3648:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef UNITTEST
 502              		.loc 2 3648 27 is_stmt 0
 503 01fa 02E4     		sd	zero,8(sp)
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 504              		.loc 2 3650 9 is_stmt 1
3653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 505              		.loc 2 3653 15 is_stmt 0
 506 01fc B7060001 		li	a3,16777216
 507              	.L17:
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 508              		.loc 2 3650 46
 509 0200 83278742 		lw	a5,1064(a4)
3650:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 510              		.loc 2 3650 15
 511 0204 858B     		andi	a5,a5,1
 512 0206 89CB     		beq	a5,zero,.L19
 513              	.LBE66:
3673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 514              		.loc 2 3673 5 is_stmt 1
3673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 515              		.loc 2 3673 42 is_stmt 0
 516 0208 03254742 		lw	a0,1060(a4)
3673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 517              		.loc 2 3673 56
 518 020c 0589     		andi	a0,a0,1
 519              	.L18:
3675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 520              		.loc 2 3675 1
 521 020e 4101     		addi	sp,sp,16
 522              		.cfi_remember_state
 523              		.cfi_def_cfa_offset 0
 524 0210 8280     		jr	ra
 525              	.LVL15:
 526              	.L10:
 527              		.cfi_restore_state
3520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 528              		.loc 2 3520 13 is_stmt 1
3520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 529              		.loc 2 3520 62 is_stmt 0
 530 0212 23AC0740 		sw	zero,1048(a5)
 531 0216 01BD     		j	.L37
 532              	.LVL16:
 533              	.L19:
 534              	.LBB67:
3652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(something_to_do > 0xFFFFFFUL)
 535              		.loc 2 3652 13 is_stmt 1
3652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(something_to_do > 0xFFFFFFUL)
 536              		.loc 2 3652 28 is_stmt 0
 537 0218 A267     		ld	a5,8(sp)
 538 021a 8507     		addi	a5,a5,1
 539 021c 3EE4     		sd	a5,8(sp)
3653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 540              		.loc 2 3653 13 is_stmt 1
3653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 541              		.loc 2 3653 32 is_stmt 0
 542 021e A267     		ld	a5,8(sp)
3653:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 543              		.loc 2 3653 15
 544 0220 E3E0D7FE 		bltu	a5,a3,.L17
3658:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 545              		.loc 2 3658 24
 546 0224 0945     		li	a0,2
 547 0226 E5B7     		j	.L18
 548              	.LBE67:
 549              		.cfi_endproc
 550              	.LFE47:
 552              		.section	.text.MTC_test.isra.0.constprop.8,"ax",@progbits
 553              		.align	1
 555              	MTC_test.isra.0.constprop.8:
 556              	.LFB48:
3469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
 557              		.loc 2 3469 16 is_stmt 1
 558              		.cfi_startproc
 559              	.LVL17:
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 560              		.loc 2 3471 5
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 561              		.loc 2 3471 16 is_stmt 0
 562 0000 93F72600 		andi	a5,a3,2
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 563              		.loc 2 3471 7
 564 0004 89E7     		bne	a5,zero,.L42
 565 0006 17030000 		tail	MTC_test.isra.0.part.1.constprop.9
 565      67000300 
 566              	.LVL18:
 567              	.L42:
3473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 568              		.loc 2 3473 9 is_stmt 1
3473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 569              		.loc 2 3473 16 is_stmt 0
 570 000e 13F5F60F 		andi	a0,a3,0xff
 571              	.LVL19:
3675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 572              		.loc 2 3675 1
 573 0012 8280     		ret
 574              		.cfi_endproc
 575              	.LFE48:
 577              		.section	.text.setup_ddr_segments,"ax",@progbits
 578              		.align	1
 579              		.globl	setup_ddr_segments
 581              	setup_ddr_segments:
 582              	.LFB35:
4349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(option == DEFAULT_SEG_SETUP)
 583              		.loc 2 4349 1 is_stmt 1
 584              		.cfi_startproc
 585              	.LVL20:
4350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 586              		.loc 2 4350 5
4352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (INIT_SETTING_SEG0_1 & 0x7FFFUL);
 587              		.loc 2 4352 25 is_stmt 0
 588 0000 B7670020 		li	a5,536895488
4350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 589              		.loc 2 4350 7
 590 0004 05ED     		bne	a0,zero,.L44
4352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (INIT_SETTING_SEG0_1 & 0x7FFFUL);
 591              		.loc 2 4352 9 is_stmt 1
4353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[2].raw = (INIT_SETTING_SEG1_2 & 0x7FFFUL);
 592              		.loc 2 4353 9
4352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (INIT_SETTING_SEG0_1 & 0x7FFFUL);
 593              		.loc 2 4352 25 is_stmt 0
 594 0006 17070000 		lla	a4,.LC0
 594      13070700 
 595 000e 1863     		ld	a4,0(a4)
 596 0010 23B0E7D0 		sd	a4,-768(a5)
4354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (INIT_SETTING_SEG1_3 & 0x7FFFUL);
 597              		.loc 2 4354 9 is_stmt 1
4355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[4].raw = (INIT_SETTING_SEG1_4 & 0x7FFFUL);
 598              		.loc 2 4355 9
4356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (INIT_SETTING_SEG1_5 & 0x7FFFUL);
 599              		.loc 2 4356 9
4357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 600              		.loc 2 4357 9
4354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (INIT_SETTING_SEG1_3 & 0x7FFFUL);
 601              		.loc 2 4354 25 is_stmt 0
 602 0014 17070000 		lla	a4,.LC1
 602      13070700 
 603 001c 1863     		ld	a4,0(a4)
 604 001e 23B4E7E0 		sd	a4,-504(a5)
4356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (INIT_SETTING_SEG1_5 & 0x7FFFUL);
 605              		.loc 2 4356 25
 606 0022 17070000 		lla	a4,.LC2
 606      13070700 
 607 002a 1863     		ld	a4,0(a4)
 608              	.L46:
4365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (LIBERO_SETTING_SEG1_5 & 0x7FFFUL);
 609              		.loc 2 4365 25
 610 002c 23B8E7E0 		sd	a4,-496(a5)
4375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 611              		.loc 2 4375 5 is_stmt 1
4375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 612              		.loc 2 4375 21 is_stmt 0
 613 0030 B7670020 		li	a5,536895488
 614 0034 0547     		li	a4,1
 615 0036 23AEE7D0 		sw	a4,-740(a5)
4376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 616              		.loc 2 4376 1
 617 003a 8280     		ret
 618              	.L44:
4361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (LIBERO_SETTING_SEG0_1 & 0x7FFFUL);
 619              		.loc 2 4361 9 is_stmt 1
4362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[2].raw = (LIBERO_SETTING_SEG1_2 & 0x7FFFUL);
 620              		.loc 2 4362 9
4361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[0].u[1].raw = (LIBERO_SETTING_SEG0_1 & 0x7FFFUL);
 621              		.loc 2 4361 25 is_stmt 0
 622 003c 17070000 		lla	a4,.LC3
 622      13070700 
 623 0044 1863     		ld	a4,0(a4)
 624 0046 23B0E7D0 		sd	a4,-768(a5)
4363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (LIBERO_SETTING_SEG1_3 & 0x7FFFUL);
 625              		.loc 2 4363 9 is_stmt 1
4364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[4].raw = (LIBERO_SETTING_SEG1_4 & 0x7FFFUL);
 626              		.loc 2 4364 9
4365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (LIBERO_SETTING_SEG1_5 & 0x7FFFUL);
 627              		.loc 2 4365 9
4366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 628              		.loc 2 4366 9
4363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[3].raw = (LIBERO_SETTING_SEG1_3 & 0x7FFFUL);
 629              		.loc 2 4363 25 is_stmt 0
 630 004a 2167     		li	a4,32768
 631 004c 930607FB 		addi	a3,a4,-80
 632 0050 23B4D7E0 		sd	a3,-504(a5)
4365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         SEG[1].u[5].raw = (LIBERO_SETTING_SEG1_5 & 0x7FFFUL);
 633              		.loc 2 4365 25
 634 0054 130707FA 		addi	a4,a4,-96
 635 0058 D1BF     		j	.L46
 636              		.cfi_endproc
 637              	.LFE35:
 639              		.section	.text.ddr_state_machine,"ax",@progbits
 640              		.align	1
 641              		.globl	ddr_state_machine
 643              	ddr_state_machine:
 644              	.LFB24:
 243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_SM_STATES ddr_state;
 645              		.loc 2 243 1 is_stmt 1
 646              		.cfi_startproc
 647              	.LVL21:
 244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t return_status;
 648              		.loc 2 244 5
 245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if (command == DDR_SS__INIT)
 649              		.loc 2 245 5
 246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 650              		.loc 2 246 5
 246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 651              		.loc 2 246 8 is_stmt 0
 652 0000 01CD     		beq	a0,zero,.L48
 250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(ddr_state);
 653              		.loc 2 250 36 is_stmt 1
 251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_state)
 654              		.loc 2 251 29
 252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 655              		.loc 2 252 5
 656 0002 97070000 		lla	a5,.LANCHOR0
 656      93870700 
 657 000a 9843     		lw	a4,0(a5)
 658 000c 8547     		li	a5,1
 659 000e 630EF700 		beq	a4,a5,.L312
 660 0012 8947     		li	a5,2
 661 0014 6301F702 		beq	a4,a5,.L50
 662              	.L48:
 256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             return_status = 0U;
 663              		.loc 2 256 13
 256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             return_status = 0U;
 664              		.loc 2 256 23 is_stmt 0
 665 0018 8947     		li	a5,2
 666 001a 17070000 		sw	a5,.LANCHOR0,a4
 666      2320F700 
 257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 667              		.loc 2 257 13 is_stmt 1
 257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 668              		.loc 2 257 27 is_stmt 0
 669 0022 97070000 		sw	zero,.LANCHOR1,a5
 669      23A00700 
 258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 670              		.loc 2 258 13 is_stmt 1
 671              	.L312:
 275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (return_status);
 672              		.loc 2 275 48
 276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 673              		.loc 2 276 5
 276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 674              		.loc 2 276 12 is_stmt 0
 675 002a 97070000 		lla	a5,.LANCHOR1
 675      93870700 
 676 0032 8843     		lw	a0,0(a5)
 677              	.LVL22:
 277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 678              		.loc 2 277 1
 679 0034 8280     		ret
 680              	.LVL23:
 681              	.L50:
 264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 682              		.loc 2 264 13 is_stmt 1
 683              	.LBB127:
 684              	.LBB128:
 288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t error;
 685              		.loc 2 288 5
 289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t timeout;
 686              		.loc 2 289 5
 290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 687              		.loc 2 290 5
 298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t write_latency;
 688              		.loc 2 298 5
 299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t tip_cfg_params;
 689              		.loc 2 299 5
 300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint32_t dpc_bits;
 690              		.loc 2 300 5
 301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static uint64_t training_start_cycle;
 691              		.loc 2 301 5
 302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 692              		.loc 2 302 5
 304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 693              		.loc 2 304 5
 307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static  uint8_t refclk_sweep_index =0xFU;
 694              		.loc 2 307 5
 308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 695              		.loc 2 308 5
 310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDR_TYPE ddr_type;
 696              		.loc 2 310 5
 311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t ret_status = 0U;
 697              		.loc 2 311 5
 312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t number_of_lanes_to_calibrate;
 698              		.loc 2 312 5
 313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 699              		.loc 2 313 5
 315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 700              		.loc 2 315 5
 317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0U);
 701              		.loc 2 317 45
 318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 702              		.loc 2 318 22
 320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 703              		.loc 2 320 5
 704              	.LBE128:
 705              	.LBE127:
 243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_SM_STATES ddr_state;
 706              		.loc 2 243 1 is_stmt 0
 707 0036 5171     		addi	sp,sp,-240
 708              		.cfi_def_cfa_offset 240
 709              	.LBB284:
 710              	.LBB274:
 320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 711              		.loc 2 320 5
 712 0038 97070000 		lla	a5,.LANCHOR2
 712      93870700 
 713              	.LBE274:
 714              	.LBE284:
 243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_SM_STATES ddr_state;
 715              		.loc 2 243 1
 716 0040 A2F1     		sd	s0,224(sp)
 717              		.cfi_offset 8, -16
 718              	.LBB285:
 719              	.LBB275:
 320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 720              		.loc 2 320 5
 721 0042 8043     		lw	s0,0(a5)
 722              	.LBE275:
 723              	.LBE285:
 243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     static DDR_SM_STATES ddr_state;
 724              		.loc 2 243 1
 725 0044 86F5     		sd	ra,232(sp)
 726 0046 A6ED     		sd	s1,216(sp)
 727 0048 CAE9     		sd	s2,208(sp)
 728 004a CEE5     		sd	s3,200(sp)
 729 004c D2E1     		sd	s4,192(sp)
 730 004e 56FD     		sd	s5,184(sp)
 731 0050 5AF9     		sd	s6,176(sp)
 732 0052 5EF5     		sd	s7,168(sp)
 733 0054 62F1     		sd	s8,160(sp)
 734 0056 66ED     		sd	s9,152(sp)
 735 0058 6AE9     		sd	s10,144(sp)
 736 005a 6EE5     		sd	s11,136(sp)
 737              		.cfi_offset 1, -8
 738              		.cfi_offset 9, -24
 739              		.cfi_offset 18, -32
 740              		.cfi_offset 19, -40
 741              		.cfi_offset 20, -48
 742              		.cfi_offset 21, -56
 743              		.cfi_offset 22, -64
 744              		.cfi_offset 23, -72
 745              		.cfi_offset 24, -80
 746              		.cfi_offset 25, -88
 747              		.cfi_offset 26, -96
 748              		.cfi_offset 27, -104
 749              	.LBB286:
 750              	.LBB276:
 320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 751              		.loc 2 320 5
 752 005c 93079003 		li	a5,57
 753 0060 63E58730 		bgtu	s0,a5,.L216
 754 0064 17060000 		lla	a2,.L53
 754      13060600 
 755 006c 93162400 		slli	a3,s0,2
 756 0070 B296     		add	a3,a3,a2
 757 0072 9C42     		lw	a5,0(a3)
 758 0074 B297     		add	a5,a5,a2
 759 0076 8287     		jr	a5
 760              		.section	.rodata.ddr_state_machine,"a",@progbits
 761              		.align	2
 762              		.align	2
 763              	.L53:
 764 0000 00000000 		.word	.L95-.L53
 765 0004 00000000 		.word	.L94-.L53
 766 0008 00000000 		.word	.L216-.L53
 767 000c 00000000 		.word	.L216-.L53
 768 0010 00000000 		.word	.L93-.L53
 769 0014 00000000 		.word	.L92-.L53
 770 0018 00000000 		.word	.L91-.L53
 771 001c 00000000 		.word	.L90-.L53
 772 0020 00000000 		.word	.L89-.L53
 773 0024 00000000 		.word	.L88-.L53
 774 0028 00000000 		.word	.L87-.L53
 775 002c 00000000 		.word	.L86-.L53
 776 0030 00000000 		.word	.L85-.L53
 777 0034 00000000 		.word	.L84-.L53
 778 0038 00000000 		.word	.L83-.L53
 779 003c 00000000 		.word	.L82-.L53
 780 0040 00000000 		.word	.L81-.L53
 781 0044 00000000 		.word	.L80-.L53
 782 0048 00000000 		.word	.L79-.L53
 783 004c 00000000 		.word	.L78-.L53
 784 0050 00000000 		.word	.L77-.L53
 785 0054 00000000 		.word	.L76-.L53
 786 0058 00000000 		.word	.L75-.L53
 787 005c 00000000 		.word	.L74-.L53
 788 0060 00000000 		.word	.L73-.L53
 789 0064 00000000 		.word	.L72-.L53
 790 0068 00000000 		.word	.L71-.L53
 791 006c 00000000 		.word	.L70-.L53
 792 0070 00000000 		.word	.L69-.L53
 793 0074 00000000 		.word	.L68-.L53
 794 0078 00000000 		.word	.L67-.L53
 795 007c 00000000 		.word	.L66-.L53
 796 0080 00000000 		.word	.L65-.L53
 797 0084 00000000 		.word	.L64-.L53
 798 0088 00000000 		.word	.L63-.L53
 799 008c 00000000 		.word	.L62-.L53
 800 0090 00000000 		.word	.L61-.L53
 801 0094 00000000 		.word	.L60-.L53
 802 0098 00000000 		.word	.L59-.L53
 803 009c 00000000 		.word	.L58-.L53
 804 00a0 00000000 		.word	.L57-.L53
 805 00a4 00000000 		.word	.L56-.L53
 806 00a8 00000000 		.word	.L55-.L53
 807 00ac 00000000 		.word	.L54-.L53
 808 00b0 00000000 		.word	.L216-.L53
 809 00b4 00000000 		.word	.L204-.L53
 810 00b8 00000000 		.word	.L204-.L53
 811 00bc 00000000 		.word	.L204-.L53
 812 00c0 00000000 		.word	.L204-.L53
 813 00c4 00000000 		.word	.L204-.L53
 814 00c8 00000000 		.word	.L204-.L53
 815 00cc 00000000 		.word	.L204-.L53
 816 00d0 00000000 		.word	.L204-.L53
 817 00d4 00000000 		.word	.L204-.L53
 818 00d8 00000000 		.word	.L204-.L53
 819 00dc 00000000 		.word	.L204-.L53
 820 00e0 00000000 		.word	.L204-.L53
 821 00e4 00000000 		.word	.L204-.L53
 822              		.section	.text.ddr_state_machine
 823              	.L95:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 824              		.loc 2 323 13 is_stmt 1
 825              	.LBB129:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 826              		.loc 2 323 36
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 827              		.loc 2 323 36
 828              	 #APP
 829              	# 323 "../src/platform/mpfs_hal/common/nwc/mss_ddr.c" 1
 830              		csrr a5, cycle
 831              	# 0 "" 2
 832              	.LVL24:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 833              		.loc 2 323 36
 834              	 #NO_APP
 835              	.LBE129:
 323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             tip_cfg_params = LIBERO_SETTING_TIP_CFG_PARAMS;
 836              		.loc 2 323 34 is_stmt 0
 837 007c 17070000 		sd	a5,.LANCHOR3,a4
 837      2330F700 
 324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits = LIBERO_SETTING_DPC_BITS ;
 838              		.loc 2 324 13 is_stmt 1
 324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits = LIBERO_SETTING_DPC_BITS ;
 839              		.loc 2 324 28 is_stmt 0
 840 0084 B7E7CF07 		li	a5,131063808
 841              	.LVL25:
 842 0088 9387F702 		addi	a5,a5,47
 843 008c 17070000 		sw	a5,.LANCHOR4,a4
 843      2320F700 
 325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency = LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
 844              		.loc 2 325 13 is_stmt 1
 325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency = LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
 845              		.loc 2 325 22 is_stmt 0
 846 0094 B7070500 		li	a5,327680
 847 0098 93872742 		addi	a5,a5,1058
 848 009c 17070000 		sw	a5,.LANCHOR5,a4
 848      2320F700 
 326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if (TUNE_RPC_166_VALUE == 1)
 849              		.loc 2 326 13 is_stmt 1
 328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 850              		.loc 2 328 13
 328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 851              		.loc 2 328 33 is_stmt 0
 852 00a4 8947     		li	a5,2
 853 00a6 17070000 		sw	a5,.LANCHOR6,a4
 853      2320F700 
 331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 854              		.loc 2 331 13 is_stmt 1
 335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&ddr_diag,0U,sizeof(ddr_diag));
 855              		.loc 2 335 13 is_stmt 0
 856 00ae 13060008 		li	a2,128
 331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 857              		.loc 2 331 27
 858 00b2 9547     		li	a5,5
 335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&ddr_diag,0U,sizeof(ddr_diag));
 859              		.loc 2 335 13
 860 00b4 8145     		li	a1,0
 861 00b6 17050000 		lla	a0,calib_data
 861      13050500 
 862              	.LVL26:
 331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 863              		.loc 2 331 27
 864 00be 17070000 		sb	a5,.LANCHOR7,a4
 864      2300F700 
 333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 865              		.loc 2 333 13 is_stmt 1
 333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 866              		.loc 2 333 29 is_stmt 0
 867 00c6 97070000 		sw	zero,.LANCHOR8,a5
 867      23A00700 
 334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 868              		.loc 2 334 13 is_stmt 1
 334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 869              		.loc 2 334 19 is_stmt 0
 870 00ce 97070000 		sw	zero,.LANCHOR9,a5
 870      23A00700 
 335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&ddr_diag,0U,sizeof(ddr_diag));
 871              		.loc 2 335 13 is_stmt 1
 872 00d6 97000000 		call	memfill
 872      E7800000 
 873              	.LVL27:
 336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count = 0U;
 874              		.loc 2 336 13
 875 00de 4146     		li	a2,16
 876 00e0 8145     		li	a1,0
 877 00e2 17050000 		lla	a0,ddr_diag
 877      13050500 
 878 00ea 97000000 		call	memfill
 878      E7800000 
 879              	.LVL28:
 337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 880              		.loc 2 337 13
 337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 881              		.loc 2 337 25 is_stmt 0
 882 00f2 97070000 		sw	zero,.LANCHOR10,a5
 882      23A00700 
 342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 883              		.loc 2 342 13 is_stmt 1
 342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 884              		.loc 2 342 32 is_stmt 0
 885 00fa 9147     		li	a5,4
 886              	.LVL29:
 887              	.L318:
2064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 888              		.loc 2 2064 32
 889 00fc 17070000 		sw	a5,.LANCHOR2,a4
 889      2320F700 
2065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 890              		.loc 2 2065 13 is_stmt 1
 891              	.L51:
 892              	.LVL30:
2072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 893              		.loc 2 2072 5
 894              	.LBE276:
 895              	.LBE286:
 264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 896              		.loc 2 264 27 is_stmt 0
 897 0104 97070000 		sw	s0,.LANCHOR1,a5
 897      23A08700 
 265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 898              		.loc 2 265 13 is_stmt 1
 275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (return_status);
 899              		.loc 2 275 48
 276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 900              		.loc 2 276 5
 277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 901              		.loc 2 277 1 is_stmt 0
 902 010c AE70     		ld	ra,232(sp)
 903              		.cfi_remember_state
 904              		.cfi_restore 1
 905 010e 0E74     		ld	s0,224(sp)
 906              		.cfi_restore 8
 276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 907              		.loc 2 276 12
 908 0110 97070000 		lla	a5,.LANCHOR1
 908      93870700 
 909 0118 8843     		lw	a0,0(a5)
 277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 910              		.loc 2 277 1
 911 011a EE64     		ld	s1,216(sp)
 912              		.cfi_restore 9
 913 011c 4E69     		ld	s2,208(sp)
 914              		.cfi_restore 18
 915 011e AE69     		ld	s3,200(sp)
 916              		.cfi_restore 19
 917 0120 0E6A     		ld	s4,192(sp)
 918              		.cfi_restore 20
 919 0122 EA7A     		ld	s5,184(sp)
 920              		.cfi_restore 21
 921 0124 4A7B     		ld	s6,176(sp)
 922              		.cfi_restore 22
 923 0126 AA7B     		ld	s7,168(sp)
 924              		.cfi_restore 23
 925 0128 0A7C     		ld	s8,160(sp)
 926              		.cfi_restore 24
 927 012a EA6C     		ld	s9,152(sp)
 928              		.cfi_restore 25
 929 012c 4A6D     		ld	s10,144(sp)
 930              		.cfi_restore 26
 931 012e AA6D     		ld	s11,136(sp)
 932              		.cfi_restore 27
 933 0130 6D61     		addi	sp,sp,240
 934              		.cfi_def_cfa_offset 0
 935 0132 8280     		jr	ra
 936              	.LVL31:
 937              	.L94:
 938              		.cfi_restore_state
 939              	.LBB287:
 940              	.LBB277:
 438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 941              		.loc 2 438 13 is_stmt 1
 438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 942              		.loc 2 438 19 is_stmt 0
 943 0134 97070000 		lla	a5,DDRCFG
 943      93870700 
 944 013c 8463     		ld	s1,0(a5)
 438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 945              		.loc 2 438 46
 946 013e 1164     		li	s0,16384
 947 0140 0549     		li	s2,1
 948 0142 2694     		add	s0,s1,s0
 949 0144 23202403 		sw	s2,32(s0)
 439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_5_MICRO);
 950              		.loc 2 439 13 is_stmt 1
 440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 951              		.loc 2 440 13 is_stmt 0
 952 0148 8569     		li	s3,4096
 953 014a 138589BB 		addi	a0,s3,-1096
 954              	.LVL32:
 439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_5_MICRO);
 955              		.loc 2 439 64
 956 014e 232E2401 		sw	s2,28(s0)
 440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 957              		.loc 2 440 13 is_stmt 1
 958 0152 97000000 		call	delay
 958      E7800000 
 959              	.LVL33:
 441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_2MS);
 960              		.loc 2 441 13
 442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count++;
 961              		.loc 2 442 13 is_stmt 0
 962 015a 37551200 		li	a0,1200128
 963 015e 130505F8 		addi	a0,a0,-128
 441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             delay(DELAY_CYCLES_2MS);
 964              		.loc 2 441 64
 965 0162 232A2401 		sw	s2,20(s0)
 442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             retry_count++;
 966              		.loc 2 442 13 is_stmt 1
 967 0166 97000000 		call	delay
 967      E7800000 
 968              	.LVL34:
 443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.num_retrains = retry_count;
 969              		.loc 2 443 13
 443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.num_retrains = retry_count;
 970              		.loc 2 443 24 is_stmt 0
 971 016e 97070000 		lla	a5,.LANCHOR10
 971      93870700 
 972 0176 9C43     		lw	a5,0(a5)
 453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 973              		.loc 2 453 13
 974 0178 13060008 		li	a2,128
 975 017c 8145     		li	a1,0
 443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.num_retrains = retry_count;
 976              		.loc 2 443 24
 977 017e 8527     		addiw	a5,a5,1
 453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 978              		.loc 2 453 13
 979 0180 17050000 		lla	a0,calib_data
 979      13050500 
 443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_diag.num_retrains = retry_count;
 980              		.loc 2 443 24
 981 0188 17070000 		sw	a5,.LANCHOR10,a4
 981      2320F700 
 444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 982              		.loc 2 444 13 is_stmt 1
 444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 983              		.loc 2 444 35 is_stmt 0
 984 0190 17070000 		sw	a5,ddr_diag+8,a4
 984      2320F700 
 451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 985              		.loc 2 451 13 is_stmt 1
 451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = 0U;
 986              		.loc 2 451 29 is_stmt 0
 987 0198 97070000 		sw	zero,.LANCHOR8,a5
 987      23A00700 
 452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 988              		.loc 2 452 13 is_stmt 1
 452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             memfill((uint8_t *)&calib_data,0U,sizeof(calib_data));
 989              		.loc 2 452 19 is_stmt 0
 990 01a0 97070000 		sw	zero,.LANCHOR9,a5
 990      23A00700 
 453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START   = 0x0U;
 991              		.loc 2 453 13 is_stmt 1
 992 01a8 97000000 		call	memfill
 992      E7800000 
 993              	.LVL35:
 454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset controller */
 994              		.loc 2 454 13
 454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset controller */
 995              		.loc 2 454 65 is_stmt 0
 996 01b0 C167     		li	a5,65536
 997 01b2 BE94     		add	s1,s1,a5
 457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 998              		.loc 2 457 30
 999 01b4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 999      93870700 
 1000 01bc 9C63     		ld	a5,0(a5)
 454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* reset controller */
 1001              		.loc 2 454 65
 1002 01be 23A80404 		sw	zero,80(s1)
 456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_start.training_start = 0x0U;
 1003              		.loc 2 456 13 is_stmt 1
 456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->training_start.training_start = 0x0U;
 1004              		.loc 2 456 52 is_stmt 0
 1005 01c2 232C0402 		sw	zero,56(s0)
 457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1006              		.loc 2 457 13 is_stmt 1
 457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1007              		.loc 2 457 62 is_stmt 0
 1008 01c6 CE97     		add	a5,a5,s3
 1009 01c8 23A80780 		sw	zero,-2032(a5)
 459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1010              		.loc 2 459 13 is_stmt 1
 459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1011              		.loc 2 459 32 is_stmt 0
 1012 01cc 9147     		li	a5,4
 1013              	.L319:
2032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1014              		.loc 2 2032 32
 1015 01ce 17070000 		sw	a5,.LANCHOR2,a4
 1015      2320F700 
2033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1016              		.loc 2 2033 13 is_stmt 1
 1017 01d6 51AA     		j	.L216
 1018              	.LVL36:
 1019              	.L93:
 466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1020              		.loc 2 466 13
 523:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_SET_MODE_VS_BITS;
 1021              		.loc 2 523 17
 524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1022              		.loc 2 524 17
 524:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1023              		.loc 2 524 36 is_stmt 0
 1024 01d8 9547     		li	a5,5
 1025 01da D5BF     		j	.L319
 1026              	.L92:
 536:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1027              		.loc 2 536 13 is_stmt 1
 1028 01dc 97070000 		lla	a5,.LANCHOR5
 1028      93870700 
 1029 01e4 8043     		lw	s0,0(a5)
 1030              	.LVL37:
 1031              	.LBB130:
 1032              	.LBB131:
2111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
 1033              		.loc 2 2111 5
2160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (LIBERO_SETTING_DDRPHY_MODE & DDRPHY_MODE_ECC_MASK) ==\
 1034              		.loc 2 2160 9
2175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                      LIBERO_SETTING_DDRPHY_MODE;
 1035              		.loc 2 2175 13
2175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                      LIBERO_SETTING_DDRPHY_MODE;
 1036              		.loc 2 2175 30 is_stmt 0
 1037 01e6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1037      93870700 
 1038 01ee 8463     		ld	s1,0(a5)
2175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                      LIBERO_SETTING_DDRPHY_MODE;
 1039              		.loc 2 2175 57
 1040 01f0 D567     		li	a5,86016
 1041 01f2 938747A2 		addi	a5,a5,-1500
 1042 01f6 DCC0     		sw	a5,4(s1)
2178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS        = dpc_bits;
 1043              		.loc 2 2178 9 is_stmt 1
 1044 01f8 13054006 		li	a0,100
 1045              	.LVL38:
 1046 01fc 97000000 		call	delay
 1046      E7800000 
 1047              	.LVL39:
2179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 1048              		.loc 2 2179 9
2179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 1049              		.loc 2 2179 53 is_stmt 0
 1050 0204 23A28418 		sw	s0,388(s1)
 1051              	.LVL40:
 1052              	.LBE131:
 1053              	.LBE130:
 538:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1054              		.loc 2 538 13 is_stmt 1
 541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_D
 1055              		.loc 2 541 17
 542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = 0x0;
 1056              		.loc 2 542 35 is_stmt 0
 1057 0208 1374F4C0 		andi	s0,s0,-1009
 542:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = 0x0;
 1058              		.loc 2 542 59
 1059 020c 13640405 		ori	s0,s0,80
 541:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (dpc_bits & ~DDR_DPC_VRGEN_H_MASK)| (DPC_VRGEN_H_LPDDR4_WR_LVL_VAL << DDR_D
 1060              		.loc 2 541 54
 1061 0210 23A28418 		sw	s0,388(s1)
 543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1062              		.loc 2 543 17 is_stmt 1
 543:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1063              		.loc 2 543 54 is_stmt 0
 1064 0214 23A60438 		sw	zero,908(s1)
 550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1065              		.loc 2 550 13 is_stmt 1
 550:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1066              		.loc 2 550 32 is_stmt 0
 1067 0218 9947     		li	a5,6
 1068 021a 55BF     		j	.L319
 1069              	.LVL41:
 1070              	.L91:
 564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT=1U;
 1071              		.loc 2 564 13 is_stmt 1
 564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT=1U;
 1072              		.loc 2 564 30 is_stmt 0
 1073 021c 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1073      93870700 
 1074 0224 9C63     		ld	a5,0(a5)
 564:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_ODT.SOFT_RESET_DECODER_ODT=1U;
 1075              		.loc 2 564 84
 1076 0226 0547     		li	a4,1
 1077 0228 23A0E730 		sw	a4,768(a5)
 565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO = 1U;
 1078              		.loc 2 565 13 is_stmt 1
 565:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->SOFT_RESET_DECODER_IO.SOFT_RESET_DECODER_IO = 1U;
 1079              		.loc 2 565 77 is_stmt 0
 1080 022c 23A0E738 		sw	a4,896(a5)
 566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CORRECT_RPC;
 1081              		.loc 2 566 13 is_stmt 1
 566:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CORRECT_RPC;
 1082              		.loc 2 566 76 is_stmt 0
 1083 0230 23A0E740 		sw	a4,1024(a5)
 567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1084              		.loc 2 567 13 is_stmt 1
 567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1085              		.loc 2 567 32 is_stmt 0
 1086 0234 9D47     		li	a5,7
 1087 0236 61BF     		j	.L319
 1088              	.L90:
 575:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SOFT_RESET;
 1089              		.loc 2 575 13 is_stmt 1
 1090              	.LVL42:
 1091              	.LBB132:
 1092              	.LBB133:
2226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 1093              		.loc 2 2226 9
2371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             DDRPHY_MODE_TWO_RANKS)
 1094              		.loc 2 2371 21
2385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 1095              		.loc 2 2385 25
2385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 1096              		.loc 2 2385 42 is_stmt 0
 1097 0238 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 1097      93870700 
 1098 0240 9C63     		ld	a5,0(a5)
2385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 1099              		.loc 2 2385 56
 1100 0242 1147     		li	a4,4
2406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1101              		.loc 2 2406 38
 1102 0244 8546     		li	a3,1
2385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 1103              		.loc 2 2385 56
 1104 0246 23A4E758 		sw	a4,1416(a5)
2392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0xA000U;
 1105              		.loc 2 2392 21 is_stmt 1
2392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->UNUSED_SPACE0[0] =  0xA000U;
 1106              		.loc 2 2392 54 is_stmt 0
 1107 024a 5147     		li	a4,20
 1108 024c 23A4E778 		sw	a4,1928(a5)
2393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* for Skew debug at 125C MIN TTHH18->Changing the common mode of the Receiver 
 1109              		.loc 2 2393 21 is_stmt 1
2393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* for Skew debug at 125C MIN TTHH18->Changing the common mode of the Receiver 
 1110              		.loc 2 2393 57 is_stmt 0
 1111 0250 2967     		li	a4,40960
 1112 0252 D8C7     		sw	a4,12(a5)
2396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1113              		.loc 2 2396 21 is_stmt 1
2396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1114              		.loc 2 2396 54 is_stmt 0
 1115 0254 23A8E728 		sw	a4,656(a5)
2399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 1116              		.loc 2 2399 17 is_stmt 1
2406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1117              		.loc 2 2406 5
2406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1118              		.loc 2 2406 38 is_stmt 0
 1119 0258 23A8D766 		sw	a3,1648(a5)
2428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 1120              		.loc 2 2428 9 is_stmt 1
2428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 1121              		.loc 2 2428 40 is_stmt 0
 1122 025c 0947     		li	a4,2
 1123 025e 23A6E746 		sw	a4,1132(a5)
2434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 1124              		.loc 2 2434 9 is_stmt 1
2434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 1125              		.loc 2 2434 42 is_stmt 0
 1126 0262 23A60772 		sw	zero,1836(a5)
2449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc2_ODT.rpc2_ODT = LIBERO_SETTING_RPC_ODT_CLK;
 1127              		.loc 2 2449 9 is_stmt 1
2449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc2_ODT.rpc2_ODT = LIBERO_SETTING_RPC_ODT_CLK;
 1128              		.loc 2 2449 46 is_stmt 0
 1129 0266 23A2E738 		sw	a4,900(a5)
2450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 1130              		.loc 2 2450 9 is_stmt 1
2450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 1131              		.loc 2 2450 46 is_stmt 0
 1132 026a 23A4E738 		sw	a4,904(a5)
2451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc4_ODT.rpc4_ODT = LIBERO_SETTING_RPC_ODT_DQS;
 1133              		.loc 2 2451 9 is_stmt 1
2451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc4_ODT.rpc4_ODT = LIBERO_SETTING_RPC_ODT_DQS;
 1134              		.loc 2 2451 46 is_stmt 0
 1135 026e 0D47     		li	a4,3
 1136 0270 23A6E738 		sw	a4,908(a5)
2452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 1137              		.loc 2 2452 9 is_stmt 1
2452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 1138              		.loc 2 2452 46 is_stmt 0
 1139 0274 1947     		li	a4,6
 1140 0276 23A8E738 		sw	a4,912(a5)
2458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 1141              		.loc 2 2458 9 is_stmt 1
2471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1142              		.loc 2 2471 42 is_stmt 0
 1143 027a 17070000 		lla	a4,.LANCHOR6
 1143      13070700 
 1144 0282 1843     		lw	a4,0(a4)
2458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /*
 1145              		.loc 2 2458 40
 1146 0284 23A6D744 		sw	a3,1100(a5)
2462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1147              		.loc 2 2462 9 is_stmt 1
2462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 1148              		.loc 2 2462 40 is_stmt 0
 1149 0288 23A80744 		sw	zero,1104(a5)
2471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1150              		.loc 2 2471 9 is_stmt 1
2471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1151              		.loc 2 2471 42 is_stmt 0
 1152 028c 23ACE768 		sw	a4,1688(a5)
2479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 1153              		.loc 2 2479 5 is_stmt 1
 1154              	.LVL43:
 1155              	.LBB134:
 1156              	.LBB135:
4459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 1157              		.loc 2 4459 5
4463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt10.ovrt10 = LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
 1158              		.loc 2 4463 9
4463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt10.ovrt10 = LIBERO_SETTING_RPC_EN_ADDCMD1_OVRT10;
 1159              		.loc 2 4463 42 is_stmt 0
 1160 0290 0567     		li	a4,4096
 1161 0292 930607F0 		addi	a3,a4,-256
 1162 0296 23A2D742 		sw	a3,1060(a5)
4464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt11.ovrt11 = LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
 1163              		.loc 2 4464 9 is_stmt 1
4464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt11.ovrt11 = LIBERO_SETTING_RPC_EN_ADDCMD2_OVRT11;
 1164              		.loc 2 4464 42 is_stmt 0
 1165 029a 9306F7FF 		addi	a3,a4,-1
 1166 029e 23A4D742 		sw	a3,1064(a5)
4465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = LIBERO_SETTING_RPC_EN_DATA0_OVRT12;
 1167              		.loc 2 4465 9 is_stmt 1
4465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt12.ovrt12 = LIBERO_SETTING_RPC_EN_DATA0_OVRT12;
 1168              		.loc 2 4465 42 is_stmt 0
 1169 02a2 130667FE 		addi	a2,a4,-26
 1170 02a6 23A6C742 		sw	a2,1068(a5)
4466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = LIBERO_SETTING_RPC_EN_DATA1_OVRT13;
 1171              		.loc 2 4466 9 is_stmt 1
4466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt13.ovrt13 = LIBERO_SETTING_RPC_EN_DATA1_OVRT13;
 1172              		.loc 2 4466 42 is_stmt 0
 1173 02aa 23A80742 		sw	zero,1072(a5)
4467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = LIBERO_SETTING_RPC_EN_DATA2_OVRT14;
 1174              		.loc 2 4467 9 is_stmt 1
4467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt14.ovrt14 = LIBERO_SETTING_RPC_EN_DATA2_OVRT14;
 1175              		.loc 2 4467 42 is_stmt 0
 1176 02ae 23AA0742 		sw	zero,1076(a5)
4468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = LIBERO_SETTING_RPC_EN_DATA3_OVRT15;
 1177              		.loc 2 4468 9 is_stmt 1
4468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt15.ovrt15 = LIBERO_SETTING_RPC_EN_DATA3_OVRT15;
 1178              		.loc 2 4468 42 is_stmt 0
 1179 02b2 23AC0742 		sw	zero,1080(a5)
4469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = LIBERO_SETTING_RPC_EN_ECC_OVRT16;
 1180              		.loc 2 4469 9 is_stmt 1
4469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->ovrt16.ovrt16 = LIBERO_SETTING_RPC_EN_ECC_OVRT16;
 1181              		.loc 2 4469 42 is_stmt 0
 1182 02b6 23AE0742 		sw	zero,1084(a5)
4470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpu state- note: associated I/O bit 1=> off, 0=> on */
 1183              		.loc 2 4470 9 is_stmt 1
4470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpu state- note: associated I/O bit 1=> off, 0=> on */
 1184              		.loc 2 4470 42 is_stmt 0
 1185 02ba 1306F007 		li	a2,127
 1186 02be 23A0C744 		sw	a2,1088(a5)
4472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc236.rpc236 = LIBERO_SETTING_RPC236_WPD_ADD_CMD1;
 1187              		.loc 2 4472 9 is_stmt 1
4472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc236.rpc236 = LIBERO_SETTING_RPC236_WPD_ADD_CMD1;
 1188              		.loc 2 4472 42 is_stmt 0
 1189 02c2 23A6077A 		sw	zero,1964(a5)
4473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc237.rpc237 = LIBERO_SETTING_RPC237_WPD_ADD_CMD2;
 1190              		.loc 2 4473 9 is_stmt 1
4473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc237.rpc237 = LIBERO_SETTING_RPC237_WPD_ADD_CMD2;
 1191              		.loc 2 4473 42 is_stmt 0
 1192 02c6 23A8077A 		sw	zero,1968(a5)
4474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc238.rpc238 = LIBERO_SETTING_RPC238_WPD_DATA0;
 1193              		.loc 2 4474 9 is_stmt 1
4474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc238.rpc238 = LIBERO_SETTING_RPC238_WPD_DATA0;
 1194              		.loc 2 4474 42 is_stmt 0
 1195 02ca 93050012 		li	a1,288
 1196 02ce 23AAB77A 		sw	a1,1972(a5)
4475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc239.rpc239 = LIBERO_SETTING_RPC239_WPD_DATA1;
 1197              		.loc 2 4475 9 is_stmt 1
4475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc239.rpc239 = LIBERO_SETTING_RPC239_WPD_DATA1;
 1198              		.loc 2 4475 42 is_stmt 0
 1199 02d2 23AC077A 		sw	zero,1976(a5)
4476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc240.rpc240 = LIBERO_SETTING_RPC240_WPD_DATA2;
 1200              		.loc 2 4476 9 is_stmt 1
4476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc240.rpc240 = LIBERO_SETTING_RPC240_WPD_DATA2;
 1201              		.loc 2 4476 42 is_stmt 0
 1202 02d6 23AE077A 		sw	zero,1980(a5)
4477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc241.rpc241 = LIBERO_SETTING_RPC241_WPD_DATA3;
 1203              		.loc 2 4477 9 is_stmt 1
4477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc241.rpc241 = LIBERO_SETTING_RPC241_WPD_DATA3;
 1204              		.loc 2 4477 42 is_stmt 0
 1205 02da 23A0077C 		sw	zero,1984(a5)
4478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc242.rpc242 = LIBERO_SETTING_RPC242_WPD_ECC;
 1206              		.loc 2 4478 9 is_stmt 1
4478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc242.rpc242 = LIBERO_SETTING_RPC242_WPD_ECC;
 1207              		.loc 2 4478 42 is_stmt 0
 1208 02de 23A2077C 		sw	zero,1988(a5)
4479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpd state- note: associated I/O bit 1=> off, 0=> on */
 1209              		.loc 2 4479 9 is_stmt 1
4479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* set the required wpd state- note: associated I/O bit 1=> off, 0=> on */
 1210              		.loc 2 4479 42 is_stmt 0
 1211 02e2 23A4077C 		sw	zero,1992(a5)
4481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc244.rpc244 = LIBERO_SETTING_RPC244_WPU_ADD_CMD1;
 1212              		.loc 2 4481 9 is_stmt 1
4481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc244.rpc244 = LIBERO_SETTING_RPC244_WPU_ADD_CMD1;
 1213              		.loc 2 4481 42 is_stmt 0
 1214 02e6 23A6D77C 		sw	a3,1996(a5)
4482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc245.rpc245 = LIBERO_SETTING_RPC245_WPU_ADD_CMD2;
 1215              		.loc 2 4482 9 is_stmt 1
4483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc246.rpc246 = LIBERO_SETTING_RPC246_WPU_DATA0;
 1216              		.loc 2 4483 42 is_stmt 0
 1217 02ea 1307F7ED 		addi	a4,a4,-289
4482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc245.rpc245 = LIBERO_SETTING_RPC245_WPU_ADD_CMD2;
 1218              		.loc 2 4482 42
 1219 02ee 23A8D77C 		sw	a3,2000(a5)
4483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc246.rpc246 = LIBERO_SETTING_RPC246_WPU_DATA0;
 1220              		.loc 2 4483 9 is_stmt 1
4483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc246.rpc246 = LIBERO_SETTING_RPC246_WPU_DATA0;
 1221              		.loc 2 4483 42 is_stmt 0
 1222 02f2 23AAE77C 		sw	a4,2004(a5)
4484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc247.rpc247 = LIBERO_SETTING_RPC247_WPU_DATA1;
 1223              		.loc 2 4484 9 is_stmt 1
4484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc247.rpc247 = LIBERO_SETTING_RPC247_WPU_DATA1;
 1224              		.loc 2 4484 42 is_stmt 0
 1225 02f6 1307F07F 		li	a4,2047
 1226 02fa 23ACE77C 		sw	a4,2008(a5)
4485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc248.rpc248 = LIBERO_SETTING_RPC248_WPU_DATA2;
 1227              		.loc 2 4485 9 is_stmt 1
4485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc248.rpc248 = LIBERO_SETTING_RPC248_WPU_DATA2;
 1228              		.loc 2 4485 42 is_stmt 0
 1229 02fe 23AEE77C 		sw	a4,2012(a5)
4486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc249.rpc249 = LIBERO_SETTING_RPC249_WPU_DATA3;
 1230              		.loc 2 4486 9 is_stmt 1
4486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc249.rpc249 = LIBERO_SETTING_RPC249_WPU_DATA3;
 1231              		.loc 2 4486 42 is_stmt 0
 1232 0302 23A0E77E 		sw	a4,2016(a5)
4487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc250.rpc250 = LIBERO_SETTING_RPC250_WPU_ECC;
 1233              		.loc 2 4487 9 is_stmt 1
4487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->rpc250.rpc250 = LIBERO_SETTING_RPC250_WPU_ECC;
 1234              		.loc 2 4487 42 is_stmt 0
 1235 0306 23A2E77E 		sw	a4,2020(a5)
4488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1236              		.loc 2 4488 9 is_stmt 1
4488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 1237              		.loc 2 4488 42 is_stmt 0
 1238 030a 23A4C77E 		sw	a2,2024(a5)
 1239              	.LVL44:
 1240              	.LBE135:
 1241              	.LBE134:
 1242              	.LBE133:
 1243              	.LBE132:
 576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1244              		.loc 2 576 13 is_stmt 1
 576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1245              		.loc 2 576 32 is_stmt 0
 1246 030e A147     		li	a5,8
 1247 0310 7DBD     		j	.L319
 1248              	.L89:
 583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CALIBRATE_IO;
 1249              		.loc 2 583 13 is_stmt 1
 583:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_CALIBRATE_IO;
 1250              		.loc 2 583 44 is_stmt 0
 1251 0312 B707023E 		li	a5,1040318464
 1252 0316 0547     		li	a4,1
 1253 0318 98C3     		sw	a4,0(a5)
 584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1254              		.loc 2 584 13 is_stmt 1
 584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1255              		.loc 2 584 32 is_stmt 0
 1256 031a A547     		li	a5,9
 1257 031c 4DBD     		j	.L319
 1258              	.L88:
 590:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 1259              		.loc 2 590 13 is_stmt 1
 1260 031e 97000000 		call	ddr_pvt_calibration
 1260      E7800000 
 1261              	.LVL45:
 607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1262              		.loc 2 607 13
 607:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1263              		.loc 2 607 32 is_stmt 0
 1264 0326 A947     		li	a5,10
 1265 0328 5DB5     		j	.L319
 1266              	.LVL46:
 1267              	.L87:
 613:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             timeout = 0xFFFF;
 1268              		.loc 2 613 13 is_stmt 1
 1269 032a 0145     		li	a0,0
 1270              	.LVL47:
 1271 032c 97000000 		call	ddr_pll_config
 1271      E7800000 
 1272              	.LVL48:
 614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_VERIFY_PLL_LOCK;
 1273              		.loc 2 614 13
 614:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_VERIFY_PLL_LOCK;
 1274              		.loc 2 614 21 is_stmt 0
 1275 0334 C167     		li	a5,65536
 1276 0336 FD17     		addi	a5,a5,-1
 1277 0338 17070000 		sw	a5,.LANCHOR11,a4
 1277      2320F700 
 615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1278              		.loc 2 615 13 is_stmt 1
 615:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1279              		.loc 2 615 32 is_stmt 0
 1280 0340 B147     		li	a5,12
 1281 0342 71B5     		j	.L319
 1282              	.LVL49:
 1283              	.L85:
 621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1284              		.loc 2 621 13 is_stmt 1
 621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1285              		.loc 2 621 17 is_stmt 0
 1286 0344 97000000 		call	ddr_pll_lock_scb
 1286      E7800000 
 1287              	.LVL50:
 623:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1288              		.loc 2 623 36
 1289 034c AD47     		li	a5,11
 621:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1290              		.loc 2 621 16
 1291 034e E30005E8 		beq	a0,zero,.L319
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1292              		.loc 2 625 18 is_stmt 1
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1293              		.loc 2 625 21 is_stmt 0
 1294 0352 97070000 		lla	a5,.LANCHOR11
 1294      93870700 
 1295 035a 9C43     		lw	a5,0(a5)
 1296 035c 1B84F7FF 		addiw	s0,a5,-1
 625:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 1297              		.loc 2 625 20
 1298 0360 17070000 		sw	s0,.LANCHOR11,a4
 1298      23208700 
 1299 0368 19C0     		beq	s0,zero,.L97
 1300              	.L216:
 312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t number_of_lanes_to_calibrate;
 1301              		.loc 2 312 14
 1302 036a 0144     		li	s0,0
 1303 036c 61BB     		j	.L51
 1304              	.L97:
 627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1305              		.loc 2 627 17 is_stmt 1
 627:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 1306              		.loc 2 627 36 is_stmt 0
 1307 036e 93079003 		li	a5,57
 1308 0372 69B3     		j	.L318
 1309              	.LVL51:
 1310              	.L86:
 634:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 1311              		.loc 2 634 13 is_stmt 1
 1312 0374 0145     		li	a0,0
 1313              	.LVL52:
 1314 0376 97000000 		call	setup_ddr_segments
 1314      E7800000 
 1315              	.LVL53:
 639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Remove soft reset */
 1316              		.loc 2 639 13
 639:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Remove soft reset */
 1317              		.loc 2 639 37 is_stmt 0
 1318 037e B7270020 		li	a5,536879104
 1319 0382 83A64708 		lw	a3,132(a5)
 1320 0386 37068000 		li	a2,8388608
 1321 038a 8126     		sext.w	a3,a3
 1322 038c D18E     		or	a3,a3,a2
 1323 038e 23A2D708 		sw	a3,132(a5)
 641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 1324              		.loc 2 641 13 is_stmt 1
 641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 1325              		.loc 2 641 37 is_stmt 0
 1326 0392 03A78708 		lw	a4,136(a5)
 642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SETUP_DDRC;
 1327              		.loc 2 642 37
 1328 0396 B70680FF 		li	a3,-8388608
 1329 039a FD16     		addi	a3,a3,-1
 641:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             SYSREG->SOFT_RESET_CR   &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK;
 1330              		.loc 2 641 37
 1331 039c 0127     		sext.w	a4,a4
 1332 039e 518F     		or	a4,a4,a2
 1333 03a0 23A4E708 		sw	a4,136(a5)
 642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SETUP_DDRC;
 1334              		.loc 2 642 13 is_stmt 1
 642:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_SETUP_DDRC;
 1335              		.loc 2 642 37 is_stmt 0
 1336 03a4 03A78708 		lw	a4,136(a5)
 1337 03a8 0127     		sext.w	a4,a4
 1338 03aa 758F     		and	a4,a4,a3
 1339 03ac 23A4E708 		sw	a4,136(a5)
 643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1340              		.loc 2 643 13 is_stmt 1
 643:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 1341              		.loc 2 643 32 is_stmt 0
 1342 03b0 B547     		li	a5,13
 1343 03b2 31BD     		j	.L319
 1344              	.LVL54:
 1345              	.L84:
 651:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_RESET;
 1346              		.loc 2 651 17 is_stmt 1
 1347              	.LBB136:
 1348              	.LBB137:
3687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MANUAL_ADDRESS_MAP;
 1349              		.loc 2 3687 5
3687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MANUAL_ADDRESS_MAP;
 1350              		.loc 2 3687 11 is_stmt 0
 1351 03b4 97070000 		lla	a5,DDRCFG
 1351      93870700 
 1352 03bc 9863     		ld	a4,0(a5)
3687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MANUAL_ADDRESS_MAP;
 1353              		.loc 2 3687 68
 1354 03be 8967     		li	a5,8192
3689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CHIPADDR_MAP;
 1355              		.loc 2 3689 56
 1356 03c0 F546     		li	a3,29
3687:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MANUAL_ADDRESS_MAP;
 1357              		.loc 2 3687 68
 1358 03c2 BA97     		add	a5,a4,a5
 1359 03c4 23A00740 		sw	zero,1024(a5)
3689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CHIPADDR_MAP;
 1360              		.loc 2 3689 5 is_stmt 1
3689:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CHIPADDR_MAP;
 1361              		.loc 2 3689 56 is_stmt 0
 1362 03c8 23A2D740 		sw	a3,1028(a5)
3691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CIDADDR_MAP;
 1363              		.loc 2 3691 5 is_stmt 1
3691:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CIDADDR_MAP;
 1364              		.loc 2 3691 54 is_stmt 0
 1365 03cc 23A40740 		sw	zero,1032(a5)
3693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_LOW;
 1366              		.loc 2 3693 5 is_stmt 1
3693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_LOW;
 1367              		.loc 2 3693 84 is_stmt 0
 1368 03d0 114E     		li	t3,4
 1369 03d2 23A6C741 		sw	t3,1036(a5)
3695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH;
 1370              		.loc 2 3695 5 is_stmt 1
3695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH;
 1371              		.loc 2 3695 86 is_stmt 0
 1372 03d6 A94E     		li	t4,10
3697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_0;
 1373              		.loc 2 3697 60
 1374 03d8 B166     		li	a3,49152
3695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH;
 1375              		.loc 2 3695 86
 1376 03da 23A8D741 		sw	t4,1040(a5)
3697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_0;
 1377              		.loc 2 3697 5 is_stmt 1
3697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_0;
 1378              		.loc 2 3697 60 is_stmt 0
 1379 03de 9386A62C 		addi	a3,a3,714
 1380 03e2 23AAD740 		sw	a3,1044(a5)
3699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_1;
 1381              		.loc 2 3699 5 is_stmt 1
3701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_0;
 1382              		.loc 2 3701 58 is_stmt 0
 1383 03e6 B7F64091 		li	a3,-1858015232
3699:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BANKADDR_MAP_1;
 1384              		.loc 2 3699 60
 1385 03ea 23AC0740 		sw	zero,1048(a5)
3701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_0;
 1386              		.loc 2 3701 5 is_stmt 1
3701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_0;
 1387              		.loc 2 3701 58 is_stmt 0
 1388 03ee 9386D638 		addi	a3,a3,909
 1389 03f2 23AED740 		sw	a3,1052(a5)
3703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_1;
 1390              		.loc 2 3703 5 is_stmt 1
3703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_1;
 1391              		.loc 2 3703 58 is_stmt 0
 1392 03f6 B7569575 		li	a3,1972719616
 1393 03fa 93864613 		addi	a3,a3,308
 1394 03fe 23A0D742 		sw	a3,1056(a5)
3705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_2;
 1395              		.loc 2 3705 5 is_stmt 1
3705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_2;
 1396              		.loc 2 3705 58 is_stmt 0
 1397 0402 B7A6B671 		li	a3,1907793920
 1398 0406 93861696 		addi	a3,a3,-1695
 1399 040a 23A2D742 		sw	a3,1060(a5)
3707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_3;
 1400              		.loc 2 3707 5 is_stmt 1
3709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_0;
 1401              		.loc 2 3709 58 is_stmt 0
 1402 040e B7260C44 		li	a3,1141645312
3707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ROWADDR_MAP_3;
 1403              		.loc 2 3707 58
 1404 0412 23A40742 		sw	zero,1064(a5)
3709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_0;
 1405              		.loc 2 3709 5 is_stmt 1
3709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_0;
 1406              		.loc 2 3709 58 is_stmt 0
 1407 0416 93860604 		addi	a3,a3,64
 1408 041a 23A6D742 		sw	a3,1068(a5)
3711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_1;
 1409              		.loc 2 3711 5 is_stmt 1
3711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_1;
 1410              		.loc 2 3711 58 is_stmt 0
 1411 041e B7264802 		li	a3,38281216
 1412 0422 938616C6 		addi	a3,a3,-927
 1413 0426 23A8D742 		sw	a3,1072(a5)
3713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_2;
 1414              		.loc 2 3713 5 is_stmt 1
3715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_ENABLE;
 1415              		.loc 2 3715 54 is_stmt 0
 1416 042a 8D65     		li	a1,12288
3713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_COLADDR_MAP_2;
 1417              		.loc 2 3713 58
 1418 042c 23AA0742 		sw	zero,1076(a5)
3715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_ENABLE;
 1419              		.loc 2 3715 5 is_stmt 1
3715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_ENABLE;
 1420              		.loc 2 3715 54 is_stmt 0
 1421 0430 93060014 		li	a3,320
 1422 0434 B307B700 		add	a5,a4,a1
 1423 0438 23A0D780 		sw	a3,-2048(a5)
3717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_DISABLE;
 1424              		.loc 2 3717 5 is_stmt 1
3717:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VRCG_DISABLE;
 1425              		.loc 2 3717 56 is_stmt 0
 1426 043c 9306000A 		li	a3,160
 1427 0440 23A2D780 		sw	a3,-2044(a5)
3719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
 1428              		.loc 2 3719 5 is_stmt 1
3719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_LATENCY_SET;
 1429              		.loc 2 3719 66 is_stmt 0
 1430 0444 23A40780 		sw	zero,-2040(a5)
3721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_THERMAL_OFFSET;
 1431              		.loc 2 3721 5 is_stmt 1
3721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_THERMAL_OFFSET;
 1432              		.loc 2 3721 60 is_stmt 0
 1433 0448 23A60780 		sw	zero,-2036(a5)
3723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CK.CFG_ODTE_CK = LIBERO_SETTING_CFG_ODTE_CK;
 1434              		.loc 2 3723 5 is_stmt 1
3723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CK.CFG_ODTE_CK = LIBERO_SETTING_CFG_ODTE_CK;
 1435              		.loc 2 3723 46 is_stmt 0
 1436 044c 9948     		li	a7,6
 1437 044e 23A81781 		sw	a7,-2032(a5)
3724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CS.CFG_ODTE_CS = LIBERO_SETTING_CFG_ODTE_CS;
 1438              		.loc 2 3724 5 is_stmt 1
3724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTE_CS.CFG_ODTE_CS = LIBERO_SETTING_CFG_ODTE_CS;
 1439              		.loc 2 3724 46 is_stmt 0
 1440 0452 23AA0780 		sw	zero,-2028(a5)
3725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTD_CA.CFG_ODTD_CA = LIBERO_SETTING_CFG_ODTD_CA;
 1441              		.loc 2 3725 5 is_stmt 1
3725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_ODTD_CA.CFG_ODTD_CA = LIBERO_SETTING_CFG_ODTD_CA;
 1442              		.loc 2 3725 46 is_stmt 0
 1443 0456 23AC0780 		sw	zero,-2024(a5)
3726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_LPDDR4_FSP_OP.CFG_LPDDR4_FSP_OP =\
 1444              		.loc 2 3726 5 is_stmt 1
3727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LPDDR4_FSP_OP;
 1445              		.loc 2 3727 58 is_stmt 0
 1446 045a 8546     		li	a3,1
3726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_LPDDR4_FSP_OP.CFG_LPDDR4_FSP_OP =\
 1447              		.loc 2 3726 46
 1448 045c 23AE0780 		sw	zero,-2020(a5)
3727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LPDDR4_FSP_OP;
 1449              		.loc 2 3727 5 is_stmt 1
3727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LPDDR4_FSP_OP;
 1450              		.loc 2 3727 58 is_stmt 0
 1451 0460 23A0D782 		sw	a3,-2016(a5)
3729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GENERATE_REFRESH_ON_SRX;
 1452              		.loc 2 3729 5 is_stmt 1
3729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GENERATE_REFRESH_ON_SRX;
 1453              		.loc 2 3729 78 is_stmt 0
 1454 0464 23A2D782 		sw	a3,-2012(a5)
3731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_NON_DBI_CL.CFG_NON_DBI_CL =\
 1455              		.loc 2 3731 5 is_stmt 1
3731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE3.CFG_NON_DBI_CL.CFG_NON_DBI_CL =\
 1456              		.loc 2 3731 44 is_stmt 0
 1457 0468 5946     		li	a2,22
 1458 046a 23A4C782 		sw	a2,-2008(a5)
3732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NON_DBI_CL;
 1459              		.loc 2 3732 5 is_stmt 1
3732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NON_DBI_CL;
 1460              		.loc 2 3732 52 is_stmt 0
 1461 046e 23A6C782 		sw	a2,-2004(a5)
3734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_DATA_0;
 1462              		.loc 2 3734 5 is_stmt 1
3736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_CRC;
 1463              		.loc 2 3736 50 is_stmt 0
 1464 0472 1166     		li	a2,16384
3734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_DATA_0;
 1465              		.loc 2 3734 70
 1466 0474 23A80782 		sw	zero,-2000(a5)
3736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_CRC;
 1467              		.loc 2 3736 5 is_stmt 1
3736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_CRC;
 1468              		.loc 2 3736 50 is_stmt 0
 1469 0478 B307C700 		add	a5,a4,a2
 1470 047c 23A007C0 		sw	zero,-1024(a5)
3738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MPR_READ_FORMAT;
 1471              		.loc 2 3738 5 is_stmt 1
3738:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MPR_READ_FORMAT;
 1472              		.loc 2 3738 62 is_stmt 0
 1473 0480 23A207C0 		sw	zero,-1020(a5)
3740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CMD_LAT_CRC_DM;
 1474              		.loc 2 3740 5 is_stmt 1
3740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CMD_LAT_CRC_DM;
 1475              		.loc 2 3740 66 is_stmt 0
 1476 0484 23A407C0 		sw	zero,-1016(a5)
3742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_FINE_GRAN_REF_MODE;
 1477              		.loc 2 3742 5 is_stmt 1
3742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_FINE_GRAN_REF_MODE;
 1478              		.loc 2 3742 68 is_stmt 0
 1479 0488 23A607C0 		sw	zero,-1012(a5)
3744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_SENSOR_READOUT;
 1480              		.loc 2 3744 5 is_stmt 1
3744:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_SENSOR_READOUT;
 1481              		.loc 2 3744 70 is_stmt 0
 1482 048c 23A807C0 		sw	zero,-1008(a5)
3746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PER_DRAM_ADDR_EN;
 1483              		.loc 2 3746 5 is_stmt 1
3746:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PER_DRAM_ADDR_EN;
 1484              		.loc 2 3746 64 is_stmt 0
 1485 0490 23AA07C0 		sw	zero,-1004(a5)
3748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GEARDOWN_MODE;
 1486              		.loc 2 3748 5 is_stmt 1
3748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_GEARDOWN_MODE;
 1487              		.loc 2 3748 58 is_stmt 0
 1488 0494 23AC07C0 		sw	zero,-1000(a5)
3750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_PREAMBLE;
 1489              		.loc 2 3750 5 is_stmt 1
3750:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_PREAMBLE;
 1490              		.loc 2 3750 54 is_stmt 0
 1491 0498 23AED7C0 		sw	a3,-996(a5)
3752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMBLE;
 1492              		.loc 2 3752 5 is_stmt 1
3752:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMBLE;
 1493              		.loc 2 3752 54 is_stmt 0
 1494 049c 23A007C2 		sw	zero,-992(a5)
3754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TRN_MODE;
 1495              		.loc 2 3754 5 is_stmt 1
3754:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TRN_MODE;
 1496              		.loc 2 3754 68 is_stmt 0
 1497 04a0 23A207C2 		sw	zero,-988(a5)
3756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CS_TO_CMDADDR_LATENCY.CFG_CS_TO_CMDADDR_LATENCY =\
 1498              		.loc 2 3756 5 is_stmt 1
3756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CS_TO_CMDADDR_LATENCY.CFG_CS_TO_CMDADDR_LATENCY =\
 1499              		.loc 2 3756 48 is_stmt 0
 1500 04a4 23A407C2 		sw	zero,-984(a5)
3757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CS_TO_CMDADDR_LATENCY;
 1501              		.loc 2 3757 5 is_stmt 1
3757:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CS_TO_CMDADDR_LATENCY;
 1502              		.loc 2 3757 74 is_stmt 0
 1503 04a8 23A607C2 		sw	zero,-980(a5)
3759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INT_VREF_MON;
 1504              		.loc 2 3759 5 is_stmt 1
3759:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INT_VREF_MON;
 1505              		.loc 2 3759 56 is_stmt 0
 1506 04ac 23A807C2 		sw	zero,-976(a5)
3761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_MODE;
 1507              		.loc 2 3761 5 is_stmt 1
3761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_MODE;
 1508              		.loc 2 3761 68 is_stmt 0
 1509 04b0 23AA07C2 		sw	zero,-972(a5)
3763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_RANGE;
 1510              		.loc 2 3763 5 is_stmt 1
3763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TEMP_CTRL_REF_RANGE;
 1511              		.loc 2 3763 70 is_stmt 0
 1512 04b4 23AC07C2 		sw	zero,-968(a5)
3765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAX_PWR_DOWN_MODE;
 1513              		.loc 2 3765 5 is_stmt 1
3765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAX_PWR_DOWN_MODE;
 1514              		.loc 2 3765 66 is_stmt 0
 1515 04b8 23AE07C2 		sw	zero,-964(a5)
3767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WRITE_DBI.CFG_WRITE_DBI =\
 1516              		.loc 2 3767 5 is_stmt 1
3767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WRITE_DBI.CFG_WRITE_DBI =\
 1517              		.loc 2 3767 48 is_stmt 0
 1518 04bc 23A007C4 		sw	zero,-960(a5)
3768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_DBI;
 1519              		.loc 2 3768 5 is_stmt 1
3768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_DBI;
 1520              		.loc 2 3768 50 is_stmt 0
 1521 04c0 23A207C4 		sw	zero,-956(a5)
3770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_MASK;
 1522              		.loc 2 3770 5 is_stmt 1
3770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_MASK;
 1523              		.loc 2 3770 50 is_stmt 0
 1524 04c4 23A4D7C4 		sw	a3,-952(a5)
3772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_PERSIST_ERR;
 1525              		.loc 2 3772 5 is_stmt 1
3772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_PERSIST_ERR;
 1526              		.loc 2 3772 74 is_stmt 0
 1527 04c8 23A607C4 		sw	zero,-948(a5)
3774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ODT_INBUF_4_PD.CFG_ODT_INBUF_4_PD =\
 1528              		.loc 2 3774 5 is_stmt 1
3774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ODT_INBUF_4_PD.CFG_ODT_INBUF_4_PD =\
 1529              		.loc 2 3774 48 is_stmt 0
 1530 04cc 23A807C4 		sw	zero,-944(a5)
3775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_INBUF_4_PD;
 1531              		.loc 2 3775 5 is_stmt 1
3775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_INBUF_4_PD;
 1532              		.loc 2 3775 60 is_stmt 0
 1533 04d0 23AA07C4 		sw	zero,-940(a5)
3777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_ERR_STATUS;
 1534              		.loc 2 3777 5 is_stmt 1
3777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_ERR_STATUS;
 1535              		.loc 2 3777 72 is_stmt 0
 1536 04d4 23AC07C4 		sw	zero,-936(a5)
3779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CRC_ERROR_CLEAR;
 1537              		.loc 2 3779 5 is_stmt 1
3779:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CRC_ERROR_CLEAR;
 1538              		.loc 2 3779 62 is_stmt 0
 1539 04d8 23AE07C4 		sw	zero,-932(a5)
3781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_LATENCY;
 1540              		.loc 2 3781 5 is_stmt 1
3781:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CA_PARITY_LATENCY;
 1541              		.loc 2 3781 66 is_stmt 0
 1542 04dc 23A007C6 		sw	zero,-928(a5)
3783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CCD_L.CFG_CCD_L = LIBERO_SETTING_CFG_CCD_L;
 1543              		.loc 2 3783 5 is_stmt 1
3783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_CCD_L.CFG_CCD_L = LIBERO_SETTING_CFG_CCD_L;
 1544              		.loc 2 3783 42 is_stmt 0
 1545 04e0 1543     		li	t1,5
 1546 04e2 23A267C6 		sw	t1,-924(a5)
3784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_ENABLE.CFG_VREFDQ_TRN_ENABLE =\
 1547              		.loc 2 3784 5 is_stmt 1
3784:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_VREFDQ_TRN_ENABLE.CFG_VREFDQ_TRN_ENABLE =\
 1548              		.loc 2 3784 42 is_stmt 0
 1549 04e6 23A417C7 		sw	a7,-920(a5)
3785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_ENABLE;
 1550              		.loc 2 3785 5 is_stmt 1
3785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_ENABLE;
 1551              		.loc 2 3785 66 is_stmt 0
 1552 04ea 23A6D7C6 		sw	a3,-916(a5)
3787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_RANGE;
 1553              		.loc 2 3787 5 is_stmt 1
3787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_RANGE;
 1554              		.loc 2 3787 64 is_stmt 0
 1555 04ee 23A8D7C6 		sw	a3,-912(a5)
3789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_VALUE;
 1556              		.loc 2 3789 5 is_stmt 1
3789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_VREFDQ_TRN_VALUE;
 1557              		.loc 2 3789 64 is_stmt 0
 1558 04f2 5D45     		li	a0,23
 1559              	.LVL55:
 1560 04f4 23AAA7C6 		sw	a0,-908(a5)
3791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_L.CFG_RRD_L = LIBERO_SETTING_CFG_RRD_L;
 1561              		.loc 2 3791 5 is_stmt 1
3791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_L.CFG_RRD_L = LIBERO_SETTING_CFG_RRD_L;
 1562              		.loc 2 3791 42 is_stmt 0
 1563 04f8 23ACC7C7 		sw	t3,-904(a5)
3792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S.CFG_WTR_S = LIBERO_SETTING_CFG_WTR_S;
 1564              		.loc 2 3792 5 is_stmt 1
3792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S.CFG_WTR_S = LIBERO_SETTING_CFG_WTR_S;
 1565              		.loc 2 3792 42 is_stmt 0
 1566 04fc 0D48     		li	a6,3
 1567 04fe 23AE07C7 		sw	a6,-900(a5)
3793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_L.CFG_WTR_L = LIBERO_SETTING_CFG_WTR_L;
 1568              		.loc 2 3793 5 is_stmt 1
3793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_L.CFG_WTR_L = LIBERO_SETTING_CFG_WTR_L;
 1569              		.loc 2 3793 42 is_stmt 0
 1570 0502 23A007C9 		sw	a6,-896(a5)
3794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S_CRC_DM.CFG_WTR_S_CRC_DM =\
 1571              		.loc 2 3794 5 is_stmt 1
3794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_WTR_S_CRC_DM.CFG_WTR_S_CRC_DM =\
 1572              		.loc 2 3794 42 is_stmt 0
 1573 0506 23A207C9 		sw	a6,-892(a5)
3795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_S_CRC_DM;
 1574              		.loc 2 3795 5 is_stmt 1
3795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_S_CRC_DM;
 1575              		.loc 2 3795 56 is_stmt 0
 1576 050a 23A407C9 		sw	a6,-888(a5)
3797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_L_CRC_DM;
 1577              		.loc 2 3797 5 is_stmt 1
3797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WTR_L_CRC_DM;
 1578              		.loc 2 3797 56 is_stmt 0
 1579 050e 23A607C9 		sw	a6,-884(a5)
3799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CRC_DM;
 1580              		.loc 2 3799 5 is_stmt 1
3801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC2.CFG_RFC2 = LIBERO_SETTING_CFG_RFC2;
 1581              		.loc 2 3801 40 is_stmt 0
 1582 0512 13056003 		li	a0,54
3799:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_CRC_DM;
 1583              		.loc 2 3799 50
 1584 0516 23A817C9 		sw	a7,-880(a5)
3801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC2.CFG_RFC2 = LIBERO_SETTING_CFG_RFC2;
 1585              		.loc 2 3801 5 is_stmt 1
3801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC2.CFG_RFC2 = LIBERO_SETTING_CFG_RFC2;
 1586              		.loc 2 3801 40 is_stmt 0
 1587 051a 23AAA7C8 		sw	a0,-876(a5)
3802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC4.CFG_RFC4 = LIBERO_SETTING_CFG_RFC4;
 1588              		.loc 2 3802 5 is_stmt 1
3802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC4.CFG_RFC4 = LIBERO_SETTING_CFG_RFC4;
 1589              		.loc 2 3802 40 is_stmt 0
 1590 051e 23ACA7C8 		sw	a0,-872(a5)
3803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_NIBBLE_DEVICES.CFG_NIBBLE_DEVICES =\
 1591              		.loc 2 3803 5 is_stmt 1
3803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_NIBBLE_DEVICES.CFG_NIBBLE_DEVICES =\
 1592              		.loc 2 3803 40 is_stmt 0
 1593 0522 23AEA7C8 		sw	a0,-868(a5)
3804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NIBBLE_DEVICES;
 1594              		.loc 2 3804 5 is_stmt 1
3806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_0;
 1595              		.loc 2 3806 70 is_stmt 0
 1596 0526 37258881 		li	a0,-2121785344
3804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NIBBLE_DEVICES;
 1597              		.loc 2 3804 60
 1598 052a 23A207CC 		sw	zero,-828(a5)
3806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_0;
 1599              		.loc 2 3806 5 is_stmt 1
3806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_0;
 1600              		.loc 2 3806 70 is_stmt 0
 1601 052e 13051588 		addi	a0,a0,-1919
 1602 0532 23A0A7CE 		sw	a0,-800(a5)
3808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_1;
 1603              		.loc 2 3808 5 is_stmt 1
3808:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS0_1;
 1604              		.loc 2 3808 70 is_stmt 0
 1605 0536 2565     		li	a0,36864
 1606 0538 130F8581 		addi	t5,a0,-2024
 1607 053c 23A2E7CF 		sw	t5,-796(a5)
3810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_0;
 1608              		.loc 2 3810 5 is_stmt 1
3810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_0;
 1609              		.loc 2 3810 70 is_stmt 0
 1610 0540 379F2AA9 		li	t5,-1456828416
 1611 0544 130F9F2A 		addi	t5,t5,681
 1612 0548 23A4E7CF 		sw	t5,-792(a5)
3812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_1;
 1613              		.loc 2 3812 5 is_stmt 1
3812:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS1_1;
 1614              		.loc 2 3812 70 is_stmt 0
 1615 054c 138F25A9 		addi	t5,a1,-1390
 1616 0550 23A6E7CF 		sw	t5,-788(a5)
3814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_0;
 1617              		.loc 2 3814 5 is_stmt 1
3814:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_0;
 1618              		.loc 2 3814 70 is_stmt 0
 1619 0554 373F8CC2 		li	t5,-1031000064
 1620 0558 130F2F8C 		addi	t5,t5,-1854
 1621 055c 23A8E7CF 		sw	t5,-784(a5)
3816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_1;
 1622              		.loc 2 3816 5 is_stmt 1
3816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS2_1;
 1623              		.loc 2 3816 70 is_stmt 0
 1624 0560 130F85C2 		addi	t5,a0,-984
 1625 0564 23AAE7CF 		sw	t5,-780(a5)
3818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_0;
 1626              		.loc 2 3818 5 is_stmt 1
3818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_0;
 1627              		.loc 2 3818 70 is_stmt 0
 1628 0568 37AF2EEA 		li	t5,-366043136
 1629 056c 130FAF2E 		addi	t5,t5,746
 1630 0570 23ACE7CF 		sw	t5,-776(a5)
3820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_1;
 1631              		.loc 2 3820 5 is_stmt 1
3820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS3_1;
 1632              		.loc 2 3820 70 is_stmt 0
 1633 0574 138F25EA 		addi	t5,a1,-350
 1634 0578 23AEE7CF 		sw	t5,-772(a5)
3822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_0;
 1635              		.loc 2 3822 5 is_stmt 1
3822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_0;
 1636              		.loc 2 3822 70 is_stmt 0
 1637 057c 374F9003 		li	t5,59785216
 1638 0580 130F3F90 		addi	t5,t5,-1789
 1639 0584 23A0E7D1 		sw	t5,-768(a5)
3824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_1;
 1640              		.loc 2 3824 5 is_stmt 1
3824:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS4_1;
 1641              		.loc 2 3824 70 is_stmt 0
 1642 0588 130F9503 		addi	t5,a0,57
 1643 058c 23A2E7D1 		sw	t5,-764(a5)
3826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_0;
 1644              		.loc 2 3826 5 is_stmt 1
3826:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_0;
 1645              		.loc 2 3826 70 is_stmt 0
 1646 0590 37BF322B 		li	t5,724742144
 1647 0594 130FBF32 		addi	t5,t5,811
 1648 0598 23A4E7D1 		sw	t5,-760(a5)
3828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_1;
 1649              		.loc 2 3828 5 is_stmt 1
3828:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS5_1;
 1650              		.loc 2 3828 70 is_stmt 0
 1651 059c 138F352B 		addi	t5,a1,691
 1652 05a0 23A6E7D1 		sw	t5,-756(a5)
3830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_0;
 1653              		.loc 2 3830 5 is_stmt 1
3830:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_0;
 1654              		.loc 2 3830 70 is_stmt 0
 1655 05a4 375F9444 		li	t5,1150570496
 1656 05a8 130F4F94 		addi	t5,t5,-1724
 1657 05ac 23A8E7D1 		sw	t5,-752(a5)
3832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_1;
 1658              		.loc 2 3832 5 is_stmt 1
3832:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS6_1;
 1659              		.loc 2 3832 70 is_stmt 0
 1660 05b0 13059544 		addi	a0,a0,1097
 1661 05b4 23AAA7D0 		sw	a0,-748(a5)
3834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_0;
 1662              		.loc 2 3834 5 is_stmt 1
3834:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_0;
 1663              		.loc 2 3834 70 is_stmt 0
 1664 05b8 37C5366C 		li	a0,1815527424
 1665 05bc 1305C536 		addi	a0,a0,876
 1666 05c0 23ACA7D0 		sw	a0,-744(a5)
3836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_1;
 1667              		.loc 2 3836 5 is_stmt 1
3836:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS7_1;
 1668              		.loc 2 3836 70 is_stmt 0
 1669 05c4 9385356C 		addi	a1,a1,1731
 1670 05c8 23AEB7D0 		sw	a1,-740(a5)
3838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_0;
 1671              		.loc 2 3838 5 is_stmt 1
3838:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_0;
 1672              		.loc 2 3838 70 is_stmt 0
 1673 05cc B7659885 		li	a1,-2053611520
 1674 05d0 93855598 		addi	a1,a1,-1659
 1675 05d4 23A0B7D2 		sw	a1,-736(a5)
3840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_1;
 1676              		.loc 2 3840 5 is_stmt 1
3840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS8_1;
 1677              		.loc 2 3840 70 is_stmt 0
 1678 05d8 A965     		li	a1,40960
 1679 05da 13859585 		addi	a0,a1,-1959
 1680 05de 23A2A7D2 		sw	a0,-732(a5)
3842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_0;
 1681              		.loc 2 3842 5 is_stmt 1
3842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_0;
 1682              		.loc 2 3842 70 is_stmt 0
 1683 05e2 37D53AAD 		li	a0,-1388654592
 1684 05e6 1305D53A 		addi	a0,a0,941
 1685 05ea 23A4A7D2 		sw	a0,-728(a5)
3844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_1;
 1686              		.loc 2 3844 5 is_stmt 1
3844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS9_1;
 1687              		.loc 2 3844 70 is_stmt 0
 1688 05ee 130536AD 		addi	a0,a2,-1325
 1689 05f2 23A6A7D2 		sw	a0,-724(a5)
3846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_0;
 1690              		.loc 2 3846 5 is_stmt 1
3846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_0;
 1691              		.loc 2 3846 72 is_stmt 0
 1692 05f6 37759CC6 		li	a0,-962826240
 1693 05fa 1305659C 		addi	a0,a0,-1594
 1694 05fe 23A8A7D2 		sw	a0,-720(a5)
3848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_1;
 1695              		.loc 2 3848 5 is_stmt 1
3848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS10_1;
 1696              		.loc 2 3848 72 is_stmt 0
 1697 0602 138595C6 		addi	a0,a1,-919
 1698 0606 23AAA7D2 		sw	a0,-716(a5)
3850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_0;
 1699              		.loc 2 3850 5 is_stmt 1
3850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_0;
 1700              		.loc 2 3850 72 is_stmt 0
 1701 060a 37E53EEE 		li	a0,-297869312
 1702 060e 1305E53E 		addi	a0,a0,1006
 1703 0612 23ACA7D2 		sw	a0,-712(a5)
3852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_1;
 1704              		.loc 2 3852 5 is_stmt 1
3852:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS11_1;
 1705              		.loc 2 3852 72 is_stmt 0
 1706 0616 130536EE 		addi	a0,a2,-285
 1707 061a 23AEA7D2 		sw	a0,-708(a5)
3854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_0;
 1708              		.loc 2 3854 5 is_stmt 1
3854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_0;
 1709              		.loc 2 3854 72 is_stmt 0
 1710 061e 3785A007 		li	a0,127959040
 1711 0622 130575A0 		addi	a0,a0,-1529
 1712 0626 23A0A7D4 		sw	a0,-704(a5)
3856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_1;
 1713              		.loc 2 3856 5 is_stmt 1
3856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS12_1;
 1714              		.loc 2 3856 72 is_stmt 0
 1715 062a 1385A507 		addi	a0,a1,122
 1716 062e 23A2A7D4 		sw	a0,-700(a5)
3858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_0;
 1717              		.loc 2 3858 5 is_stmt 1
3858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_0;
 1718              		.loc 2 3858 72 is_stmt 0
 1719 0632 37F5422F 		li	a0,792915968
 1720 0636 1305F542 		addi	a0,a0,1071
 1721 063a 23A4A7D4 		sw	a0,-696(a5)
3860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_1;
 1722              		.loc 2 3860 5 is_stmt 1
3860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS13_1;
 1723              		.loc 2 3860 72 is_stmt 0
 1724 063e 1305462F 		addi	a0,a2,756
 1725 0642 23A6A7D4 		sw	a0,-692(a5)
3862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_0;
 1726              		.loc 2 3862 5 is_stmt 1
3862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_0;
 1727              		.loc 2 3862 72 is_stmt 0
 1728 0646 3795A448 		li	a0,1218744320
 1729 064a 130585A4 		addi	a0,a0,-1464
 1730 064e 23A8A7D4 		sw	a0,-688(a5)
3864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_1;
 1731              		.loc 2 3864 5 is_stmt 1
3864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS14_1;
 1732              		.loc 2 3864 72 is_stmt 0
 1733 0652 9385A548 		addi	a1,a1,1162
 1734 0656 23AAB7D4 		sw	a1,-684(a5)
3866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_0;
 1735              		.loc 2 3866 5 is_stmt 1
3866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_0;
 1736              		.loc 2 3866 72 is_stmt 0
 1737 065a B7054770 		li	a1,1883701248
 1738 065e 93850547 		addi	a1,a1,1136
 1739 0662 23ACB7D4 		sw	a1,-680(a5)
3868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_1;
 1740              		.loc 2 3868 5 is_stmt 1
3868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BIT_MAP_INDEX_CS15_1;
 1741              		.loc 2 3868 72 is_stmt 0
 1742 0666 13064670 		addi	a2,a2,1796
 1743 066a 23AEC7D4 		sw	a2,-676(a5)
3870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_LOGICAL_RANKS_PER_3DS;
 1744              		.loc 2 3870 5 is_stmt 1
3870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_LOGICAL_RANKS_PER_3DS;
 1745              		.loc 2 3870 82 is_stmt 0
 1746 066e 23A007D6 		sw	zero,-672(a5)
3872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR2.CFG_RFC_DLR2 = LIBERO_SETTING_CFG_RFC_DLR2;
 1747              		.loc 2 3872 5 is_stmt 1
3872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR2.CFG_RFC_DLR2 = LIBERO_SETTING_CFG_RFC_DLR2;
 1748              		.loc 2 3872 48 is_stmt 0
 1749 0672 13068004 		li	a2,72
 1750 0676 23A2C7D6 		sw	a2,-668(a5)
3873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR4.CFG_RFC_DLR4 = LIBERO_SETTING_CFG_RFC_DLR4;
 1751              		.loc 2 3873 5 is_stmt 1
3873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RFC_DLR4.CFG_RFC_DLR4 = LIBERO_SETTING_CFG_RFC_DLR4;
 1752              		.loc 2 3873 48 is_stmt 0
 1753 067a 1306C002 		li	a2,44
 1754 067e 23A4C7D6 		sw	a2,-664(a5)
3874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_DLR.CFG_RRD_DLR = LIBERO_SETTING_CFG_RRD_DLR;
 1755              		.loc 2 3874 5 is_stmt 1
3874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_RRD_DLR.CFG_RRD_DLR = LIBERO_SETTING_CFG_RRD_DLR;
 1756              		.loc 2 3874 48 is_stmt 0
 1757 0682 130F0002 		li	t5,32
 1758 0686 23A6E7D7 		sw	t5,-660(a5)
3875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_FAW_DLR.CFG_FAW_DLR = LIBERO_SETTING_CFG_FAW_DLR;
 1759              		.loc 2 3875 5 is_stmt 1
3875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_FAW_DLR.CFG_FAW_DLR = LIBERO_SETTING_CFG_FAW_DLR;
 1760              		.loc 2 3875 46 is_stmt 0
 1761 068a 23A8C7D7 		sw	t3,-656(a5)
3876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ADVANCE_ACTIVATE_READY.CFG_ADVANCE_ACTIVATE_READY =\
 1762              		.loc 2 3876 5 is_stmt 1
3876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE1.CFG_ADVANCE_ACTIVATE_READY.CFG_ADVANCE_ACTIVATE_READY =\
 1763              		.loc 2 3876 46 is_stmt 0
 1764 068e 4145     		li	a0,16
 1765 0690 23AAA7D6 		sw	a0,-652(a5)
3877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADVANCE_ACTIVATE_READY;
 1766              		.loc 2 3877 5 is_stmt 1
3877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADVANCE_ACTIVATE_READY;
 1767              		.loc 2 3877 76 is_stmt 0
 1768 0694 23AC07D8 		sw	zero,-616(a5)
3879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CTRLR_SOFT_RESET_N;
 1769              		.loc 2 3879 5 is_stmt 1
3879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CTRLR_SOFT_RESET_N;
 1770              		.loc 2 3879 60 is_stmt 0
 1771 0698 94C3     		sw	a3,0(a5)
3881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_PCH;
 1772              		.loc 2 3881 5 is_stmt 1
3881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_PCH;
 1773              		.loc 2 3881 58 is_stmt 0
 1774 069a 23A40700 		sw	zero,8(a5)
3883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_ACT;
 1775              		.loc 2 3883 5 is_stmt 1
3883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_LOOKAHEAD_ACT;
 1776              		.loc 2 3883 58 is_stmt 0
 1777 069e 23A60700 		sw	zero,12(a5)
3885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_AUTOINIT_DISABLE;
 1778              		.loc 2 3885 5 is_stmt 1
3885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_AUTOINIT_DISABLE;
 1779              		.loc 2 3885 66 is_stmt 0
 1780 06a2 23A80700 		sw	zero,16(a5)
3887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_RESET;
 1781              		.loc 2 3887 5 is_stmt 1
3887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_RESET;
 1782              		.loc 2 3887 56 is_stmt 0
 1783 06a6 23AA0700 		sw	zero,20(a5)
3889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_GEARDOWN_EN;
 1784              		.loc 2 3889 5 is_stmt 1
3889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_GEARDOWN_EN;
 1785              		.loc 2 3889 56 is_stmt 0
 1786 06aa 23AC0700 		sw	zero,24(a5)
3891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DISABLE_CKE;
 1787              		.loc 2 3891 5 is_stmt 1
3891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DISABLE_CKE;
 1788              		.loc 2 3891 56 is_stmt 0
 1789 06ae 23AE0700 		sw	zero,28(a5)
3893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PRECHARGE_ALL.INIT_PRECHARGE_ALL =\
 1790              		.loc 2 3893 5 is_stmt 1
3893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_PRECHARGE_ALL.INIT_PRECHARGE_ALL =\
 1791              		.loc 2 3893 38 is_stmt 0
 1792 06b2 23A00702 		sw	zero,32(a5)
3894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PRECHARGE_ALL;
 1793              		.loc 2 3894 5 is_stmt 1
3894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PRECHARGE_ALL;
 1794              		.loc 2 3894 60 is_stmt 0
 1795 06b6 23A20702 		sw	zero,36(a5)
3896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ =\
 1796              		.loc 2 3896 5 is_stmt 1
3896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ =\
 1797              		.loc 2 3896 48 is_stmt 0
 1798 06ba 23A40702 		sw	zero,40(a5)
3897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_REQ;
 1799              		.loc 2 3897 5 is_stmt 1
3897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_REQ;
 1800              		.loc 2 3897 54 is_stmt 0
 1801 06be 23A60702 		sw	zero,44(a5)
3899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = LIBERO_SETTING_CTRLR_INIT;
 1802              		.loc 2 3899 5 is_stmt 1
3899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = LIBERO_SETTING_CTRLR_INIT;
 1803              		.loc 2 3899 36 is_stmt 0
 1804 06c2 23AA0702 		sw	zero,52(a5)
3900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_REF_EN.CFG_AUTO_REF_EN =\
 1805              		.loc 2 3900 5 is_stmt 1
3900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_REF_EN.CFG_AUTO_REF_EN =\
 1806              		.loc 2 3900 44 is_stmt 0
 1807 06c6 23AC0702 		sw	zero,56(a5)
3901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_REF_EN;
 1808              		.loc 2 3901 5 is_stmt 1
3901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_REF_EN;
 1809              		.loc 2 3901 54 is_stmt 0
 1810 06ca B4C3     		sw	a3,64(a5)
3903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD.CFG_RCD = LIBERO_SETTING_CFG_RCD;
 1811              		.loc 2 3903 5 is_stmt 1
3903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD.CFG_RCD = LIBERO_SETTING_CFG_RCD;
 1812              		.loc 2 3903 38 is_stmt 0
 1813 06cc 13062002 		li	a2,34
 1814 06d0 F0C3     		sw	a2,68(a5)
3904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RRD.CFG_RRD = LIBERO_SETTING_CFG_RRD;
 1815              		.loc 2 3904 5 is_stmt 1
3904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RRD.CFG_RRD = LIBERO_SETTING_CFG_RRD;
 1816              		.loc 2 3904 38 is_stmt 0
 1817 06d2 BD45     		li	a1,15
 1818 06d4 ACC7     		sw	a1,72(a5)
3905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RP.CFG_RP = LIBERO_SETTING_CFG_RP;
 1819              		.loc 2 3905 5 is_stmt 1
3905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RP.CFG_RP = LIBERO_SETTING_CFG_RP;
 1820              		.loc 2 3905 38 is_stmt 0
 1821 06d6 2146     		li	a2,8
 1822 06d8 F0C7     		sw	a2,76(a5)
3906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RC.CFG_RC = LIBERO_SETTING_CFG_RC;
 1823              		.loc 2 3906 5 is_stmt 1
3906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RC.CFG_RC = LIBERO_SETTING_CFG_RC;
 1824              		.loc 2 3906 36 is_stmt 0
 1825 06da C54F     		li	t6,17
 1826 06dc 23A8F705 		sw	t6,80(a5)
3907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_FAW.CFG_FAW = LIBERO_SETTING_CFG_FAW;
 1827              		.loc 2 3907 5 is_stmt 1
3907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_FAW.CFG_FAW = LIBERO_SETTING_CFG_FAW;
 1828              		.loc 2 3907 36 is_stmt 0
 1829 06e0 930F3003 		li	t6,51
 1830 06e4 23AAF705 		sw	t6,84(a5)
3908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RFC.CFG_RFC = LIBERO_SETTING_CFG_RFC;
 1831              		.loc 2 3908 5 is_stmt 1
3908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RFC.CFG_RFC = LIBERO_SETTING_CFG_RFC;
 1832              		.loc 2 3908 38 is_stmt 0
 1833 06e8 23ACE705 		sw	t5,88(a5)
3909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTP.CFG_RTP = LIBERO_SETTING_CFG_RTP;
 1834              		.loc 2 3909 5 is_stmt 1
3909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTP.CFG_RTP = LIBERO_SETTING_CFG_RTP;
 1835              		.loc 2 3909 38 is_stmt 0
 1836 06ec 130F0013 		li	t5,304
 1837 06f0 23AEE705 		sw	t5,92(a5)
3910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WR.CFG_WR = LIBERO_SETTING_CFG_WR;
 1838              		.loc 2 3910 5 is_stmt 1
3910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WR.CFG_WR = LIBERO_SETTING_CFG_WR;
 1839              		.loc 2 3910 38 is_stmt 0
 1840 06f4 B0D3     		sw	a2,96(a5)
3911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WTR.CFG_WTR = LIBERO_SETTING_CFG_WTR;
 1841              		.loc 2 3911 5 is_stmt 1
3911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_WTR.CFG_WTR = LIBERO_SETTING_CFG_WTR;
 1842              		.loc 2 3911 36 is_stmt 0
 1843 06f6 E8D3     		sw	a0,100(a5)
3912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR.CFG_PASR = LIBERO_SETTING_CFG_PASR;
 1844              		.loc 2 3912 5 is_stmt 1
3912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_PASR.CFG_PASR = LIBERO_SETTING_CFG_PASR;
 1845              		.loc 2 3912 38 is_stmt 0
 1846 06f8 B0D7     		sw	a2,104(a5)
3913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XP.CFG_XP = LIBERO_SETTING_CFG_XP;
 1847              		.loc 2 3913 5 is_stmt 1
3913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XP.CFG_XP = LIBERO_SETTING_CFG_XP;
 1848              		.loc 2 3913 40 is_stmt 0
 1849 06fa 23A80706 		sw	zero,112(a5)
3914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSR.CFG_XSR = LIBERO_SETTING_CFG_XSR;
 1850              		.loc 2 3914 5 is_stmt 1
3914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSR.CFG_XSR = LIBERO_SETTING_CFG_XSR;
 1851              		.loc 2 3914 36 is_stmt 0
 1852 06fe 23AA1707 		sw	a7,116(a5)
3915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CL.CFG_CL = LIBERO_SETTING_CFG_CL;
 1853              		.loc 2 3915 5 is_stmt 1
3915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CL.CFG_CL = LIBERO_SETTING_CFG_CL;
 1854              		.loc 2 3915 38 is_stmt 0
 1855 0702 7D4F     		li	t5,31
 1856 0704 23ACE707 		sw	t5,120(a5)
3916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_WRITE.CFG_READ_TO_WRITE =\
 1857              		.loc 2 3916 5 is_stmt 1
3916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_READ_TO_WRITE.CFG_READ_TO_WRITE =\
 1858              		.loc 2 3916 36 is_stmt 0
 1859 0708 23A06708 		sw	t1,128(a5)
3917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE;
 1860              		.loc 2 3917 5 is_stmt 1
3917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE;
 1861              		.loc 2 3917 58 is_stmt 0
 1862 070c 23A4B708 		sw	a1,136(a5)
3919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE;
 1863              		.loc 2 3919 5 is_stmt 1
3919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE;
 1864              		.loc 2 3919 60 is_stmt 0
 1865 0710 23A6B708 		sw	a1,140(a5)
3921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ;
 1866              		.loc 2 3921 5 is_stmt 1
3921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ;
 1867              		.loc 2 3921 56 is_stmt 0
 1868 0714 23A8B708 		sw	a1,144(a5)
3923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ;
 1869              		.loc 2 3923 5 is_stmt 1
3923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ;
 1870              		.loc 2 3923 58 is_stmt 0
 1871 0718 23AAE709 		sw	t5,148(a5)
3925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE_ODT;
 1872              		.loc 2 3925 5 is_stmt 1
3925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_WRITE_ODT;
 1873              		.loc 2 3925 66 is_stmt 0
 1874 071c 23ACB708 		sw	a1,152(a5)
3927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE_ODT;
 1875              		.loc 2 3927 5 is_stmt 1
3927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_WRITE_ODT;
 1876              		.loc 2 3927 68 is_stmt 0
 1877 0720 23AE0708 		sw	zero,156(a5)
3929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ_ODT;
 1878              		.loc 2 3929 5 is_stmt 1
3929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_READ_TO_READ_ODT;
 1879              		.loc 2 3929 64 is_stmt 0
 1880 0724 23A0D70A 		sw	a3,160(a5)
3931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ_ODT;
 1881              		.loc 2 3931 5 is_stmt 1
3931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WRITE_TO_READ_ODT;
 1882              		.loc 2 3931 66 is_stmt 0
 1883 0728 23A2D70A 		sw	a3,164(a5)
3933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIN_READ_IDLE;
 1884              		.loc 2 3933 5 is_stmt 1
3933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIN_READ_IDLE;
 1885              		.loc 2 3933 58 is_stmt 0
 1886 072c 9D45     		li	a1,7
 1887 072e 23A4B70A 		sw	a1,168(a5)
3935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BT.CFG_BT = LIBERO_SETTING_CFG_BT;
 1888              		.loc 2 3935 5 is_stmt 1
3935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BT.CFG_BT = LIBERO_SETTING_CFG_BT;
 1889              		.loc 2 3935 38 is_stmt 0
 1890 0732 B14F     		li	t6,12
 1891 0734 23A6F70B 		sw	t6,172(a5)
3936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DS.CFG_DS = LIBERO_SETTING_CFG_DS;
 1892              		.loc 2 3936 5 is_stmt 1
3936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DS.CFG_DS = LIBERO_SETTING_CFG_DS;
 1893              		.loc 2 3936 36 is_stmt 0
 1894 0738 23A8070A 		sw	zero,176(a5)
3937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_QOFF.CFG_QOFF = LIBERO_SETTING_CFG_QOFF;
 1895              		.loc 2 3937 5 is_stmt 1
3937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_QOFF.CFG_QOFF = LIBERO_SETTING_CFG_QOFF;
 1896              		.loc 2 3937 36 is_stmt 0
 1897 073c 23AA170B 		sw	a7,180(a5)
3938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT.CFG_RTT = LIBERO_SETTING_CFG_RTT;
 1898              		.loc 2 3938 5 is_stmt 1
3938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT.CFG_RTT = LIBERO_SETTING_CFG_RTT;
 1899              		.loc 2 3938 40 is_stmt 0
 1900 0740 23AC070A 		sw	zero,184(a5)
3939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DLL_DISABLE.CFG_DLL_DISABLE =\
 1901              		.loc 2 3939 5 is_stmt 1
3939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DLL_DISABLE.CFG_DLL_DISABLE =\
 1902              		.loc 2 3939 38 is_stmt 0
 1903 0744 094F     		li	t5,2
 1904 0746 23A2E70D 		sw	t5,196(a5)
3940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DLL_DISABLE;
 1905              		.loc 2 3940 5 is_stmt 1
3942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_STARTUP_DELAY.CFG_STARTUP_DELAY =\
 1906              		.loc 2 3942 46 is_stmt 0
 1907 074a 8565     		li	a1,4096
3940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DLL_DISABLE;
 1908              		.loc 2 3940 54
 1909 074c 23A4070C 		sw	zero,200(a5)
3942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_STARTUP_DELAY.CFG_STARTUP_DELAY =\
 1910              		.loc 2 3942 5 is_stmt 1
3942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_STARTUP_DELAY.CFG_STARTUP_DELAY =\
 1911              		.loc 2 3942 46 is_stmt 0
 1912 0750 938545C3 		addi	a1,a1,-972
 1913 0754 23A6B70C 		sw	a1,204(a5)
3943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARTUP_DELAY;
 1914              		.loc 2 3943 5 is_stmt 1
3943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARTUP_DELAY;
 1915              		.loc 2 3943 58 is_stmt 0
 1916 0758 B7750200 		li	a1,159744
 1917 075c 93850510 		addi	a1,a1,256
 1918 0760 23A8B70C 		sw	a1,208(a5)
3945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_COLBITS;
 1919              		.loc 2 3945 5 is_stmt 1
3945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_COLBITS;
 1920              		.loc 2 3945 54 is_stmt 0
 1921 0764 23AAD70D 		sw	t4,212(a5)
3947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_ROWBITS;
 1922              		.loc 2 3947 5 is_stmt 1
3947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_ROWBITS;
 1923              		.loc 2 3947 54 is_stmt 0
 1924 0768 23ACA70C 		sw	a0,216(a5)
3949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_BANKBITS;
 1925              		.loc 2 3949 5 is_stmt 1
3949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_BANKBITS;
 1926              		.loc 2 3949 56 is_stmt 0
 1927 076c 23AE070D 		sw	a6,220(a5)
3951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS0;
 1928              		.loc 2 3951 5 is_stmt 1
3951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS0;
 1929              		.loc 2 3951 60 is_stmt 0
 1930 0770 23A0070E 		sw	zero,224(a5)
3953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS1;
 1931              		.loc 2 3953 5 is_stmt 1
3953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS1;
 1932              		.loc 2 3953 60 is_stmt 0
 1933 0774 23A2070E 		sw	zero,228(a5)
3955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS2;
 1934              		.loc 2 3955 5 is_stmt 1
3955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS2;
 1935              		.loc 2 3955 60 is_stmt 0
 1936 0778 23A4070E 		sw	zero,232(a5)
3957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS3;
 1937              		.loc 2 3957 5 is_stmt 1
3957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS3;
 1938              		.loc 2 3957 60 is_stmt 0
 1939 077c 23A6070E 		sw	zero,236(a5)
3959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS4;
 1940              		.loc 2 3959 5 is_stmt 1
3959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS4;
 1941              		.loc 2 3959 60 is_stmt 0
 1942 0780 23A8070E 		sw	zero,240(a5)
3961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS5;
 1943              		.loc 2 3961 5 is_stmt 1
3961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS5;
 1944              		.loc 2 3961 60 is_stmt 0
 1945 0784 23AA070E 		sw	zero,244(a5)
3963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS6;
 1946              		.loc 2 3963 5 is_stmt 1
3963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS6;
 1947              		.loc 2 3963 60 is_stmt 0
 1948 0788 23AC070E 		sw	zero,248(a5)
3965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS7;
 1949              		.loc 2 3965 5 is_stmt 1
3965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_MAP_CS7;
 1950              		.loc 2 3965 60 is_stmt 0
 1951 078c 23AE070E 		sw	zero,252(a5)
3967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS0;
 1952              		.loc 2 3967 5 is_stmt 1
3967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS0;
 1953              		.loc 2 3967 60 is_stmt 0
 1954 0790 23A00712 		sw	zero,288(a5)
3969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS1;
 1955              		.loc 2 3969 5 is_stmt 1
3969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS1;
 1956              		.loc 2 3969 60 is_stmt 0
 1957 0794 23A20712 		sw	zero,292(a5)
3971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS2;
 1958              		.loc 2 3971 5 is_stmt 1
3971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS2;
 1959              		.loc 2 3971 60 is_stmt 0
 1960 0798 23A40712 		sw	zero,296(a5)
3973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS3;
 1961              		.loc 2 3973 5 is_stmt 1
3973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS3;
 1962              		.loc 2 3973 60 is_stmt 0
 1963 079c 23A60712 		sw	zero,300(a5)
3975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS4;
 1964              		.loc 2 3975 5 is_stmt 1
3975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS4;
 1965              		.loc 2 3975 60 is_stmt 0
 1966 07a0 23A80712 		sw	zero,304(a5)
3977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS5;
 1967              		.loc 2 3977 5 is_stmt 1
3977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS5;
 1968              		.loc 2 3977 60 is_stmt 0
 1969 07a4 23AA0712 		sw	zero,308(a5)
3979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS6;
 1970              		.loc 2 3979 5 is_stmt 1
3979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS6;
 1971              		.loc 2 3979 60 is_stmt 0
 1972 07a8 23AC0712 		sw	zero,312(a5)
3981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS7;
 1973              		.loc 2 3981 5 is_stmt 1
3981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_MAP_CS7;
 1974              		.loc 2 3981 60 is_stmt 0
 1975 07ac 23AE0712 		sw	zero,316(a5)
3983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_ON;
 1976              		.loc 2 3983 5 is_stmt 1
3983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_ON;
 1977              		.loc 2 3983 60 is_stmt 0
 1978 07b0 23A00716 		sw	zero,352(a5)
3985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_ON;
 1979              		.loc 2 3985 5 is_stmt 1
3985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_ON;
 1980              		.loc 2 3985 60 is_stmt 0
 1981 07b4 23A20716 		sw	zero,356(a5)
3987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_OFF;
 1982              		.loc 2 3987 5 is_stmt 1
3987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_RD_TURN_OFF;
 1983              		.loc 2 3987 62 is_stmt 0
 1984 07b8 23A40716 		sw	zero,360(a5)
3989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_OFF;
 1985              		.loc 2 3989 5 is_stmt 1
3989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_WR_TURN_OFF;
 1986              		.loc 2 3989 62 is_stmt 0
 1987 07bc 23A60716 		sw	zero,364(a5)
3991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T.CFG_TWO_T = LIBERO_SETTING_CFG_TWO_T;
 1988              		.loc 2 3991 5 is_stmt 1
3991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T.CFG_TWO_T = LIBERO_SETTING_CFG_TWO_T;
 1989              		.loc 2 3991 40 is_stmt 0
 1990 07c0 23AC0716 		sw	zero,376(a5)
3992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T_SEL_CYCLE.CFG_TWO_T_SEL_CYCLE =\
 1991              		.loc 2 3992 5 is_stmt 1
3992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TWO_T_SEL_CYCLE.CFG_TWO_T_SEL_CYCLE =\
 1992              		.loc 2 3992 42 is_stmt 0
 1993 07c4 23AE0716 		sw	zero,380(a5)
3993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TWO_T_SEL_CYCLE;
 1994              		.loc 2 3993 5 is_stmt 1
3993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TWO_T_SEL_CYCLE;
 1995              		.loc 2 3993 62 is_stmt 0
 1996 07c8 23A0D718 		sw	a3,384(a5)
3995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MOD.CFG_MOD = LIBERO_SETTING_CFG_MOD;
 1997              		.loc 2 3995 5 is_stmt 1
3995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MOD.CFG_MOD = LIBERO_SETTING_CFG_MOD;
 1998              		.loc 2 3995 46 is_stmt 0
 1999 07cc 23A20718 		sw	zero,388(a5)
3996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XS.CFG_XS = LIBERO_SETTING_CFG_XS;
 2000              		.loc 2 3996 5 is_stmt 1
3996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XS.CFG_XS = LIBERO_SETTING_CFG_XS;
 2001              		.loc 2 3996 38 is_stmt 0
 2002 07d0 23A4F719 		sw	t6,392(a5)
3997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSDLL.CFG_XSDLL = LIBERO_SETTING_CFG_XSDLL;
 2003              		.loc 2 3997 5 is_stmt 1
3997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XSDLL.CFG_XSDLL = LIBERO_SETTING_CFG_XSDLL;
 2004              		.loc 2 3997 36 is_stmt 0
 2005 07d4 23A66718 		sw	t1,396(a5)
3998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XPR.CFG_XPR = LIBERO_SETTING_CFG_XPR;
 2006              		.loc 2 3998 5 is_stmt 1
3998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_XPR.CFG_XPR = LIBERO_SETTING_CFG_XPR;
 2007              		.loc 2 3998 42 is_stmt 0
 2008 07d8 13050020 		li	a0,512
 2009 07dc 23A8A718 		sw	a0,400(a5)
3999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AL_MODE.CFG_AL_MODE = LIBERO_SETTING_CFG_AL_MODE;
 2010              		.loc 2 3999 5 is_stmt 1
3999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AL_MODE.CFG_AL_MODE = LIBERO_SETTING_CFG_AL_MODE;
 2011              		.loc 2 3999 38 is_stmt 0
 2012 07e0 23AA6718 		sw	t1,404(a5)
4000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CWL.CFG_CWL = LIBERO_SETTING_CFG_CWL;
 2013              		.loc 2 4000 5 is_stmt 1
4000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CWL.CFG_CWL = LIBERO_SETTING_CFG_CWL;
 2014              		.loc 2 4000 46 is_stmt 0
 2015 07e4 23AC0718 		sw	zero,408(a5)
4001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BL_MODE.CFG_BL_MODE = LIBERO_SETTING_CFG_BL_MODE;
 2016              		.loc 2 4001 5 is_stmt 1
4001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_BL_MODE.CFG_BL_MODE = LIBERO_SETTING_CFG_BL_MODE;
 2017              		.loc 2 4001 38 is_stmt 0
 2018 07e8 23AE6718 		sw	t1,412(a5)
4002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TDQS.CFG_TDQS = LIBERO_SETTING_CFG_TDQS;
 2019              		.loc 2 4002 5 is_stmt 1
4002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_TDQS.CFG_TDQS = LIBERO_SETTING_CFG_TDQS;
 2020              		.loc 2 4002 46 is_stmt 0
 2021 07ec 23A0071A 		sw	zero,416(a5)
4003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT_WR.CFG_RTT_WR = LIBERO_SETTING_CFG_RTT_WR;
 2022              		.loc 2 4003 5 is_stmt 1
4003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RTT_WR.CFG_RTT_WR = LIBERO_SETTING_CFG_RTT_WR;
 2023              		.loc 2 4003 40 is_stmt 0
 2024 07f0 23A2071A 		sw	zero,420(a5)
4004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LP_ASR.CFG_LP_ASR = LIBERO_SETTING_CFG_LP_ASR;
 2025              		.loc 2 4004 5 is_stmt 1
4004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_LP_ASR.CFG_LP_ASR = LIBERO_SETTING_CFG_LP_ASR;
 2026              		.loc 2 4004 44 is_stmt 0
 2027 07f4 23A4071A 		sw	zero,424(a5)
4005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_SR.CFG_AUTO_SR = LIBERO_SETTING_CFG_AUTO_SR;
 2028              		.loc 2 4005 5 is_stmt 1
4005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_SR.CFG_AUTO_SR = LIBERO_SETTING_CFG_AUTO_SR;
 2029              		.loc 2 4005 44 is_stmt 0
 2030 07f8 23A6071A 		sw	zero,428(a5)
4006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_SRT.CFG_SRT = LIBERO_SETTING_CFG_SRT;
 2031              		.loc 2 4006 5 is_stmt 1
4006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_SRT.CFG_SRT = LIBERO_SETTING_CFG_SRT;
 2032              		.loc 2 4006 46 is_stmt 0
 2033 07fc 23A8071A 		sw	zero,432(a5)
4007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ADDR_MIRROR.CFG_ADDR_MIRROR =\
 2034              		.loc 2 4007 5 is_stmt 1
4007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ADDR_MIRROR.CFG_ADDR_MIRROR =\
 2035              		.loc 2 4007 38 is_stmt 0
 2036 0800 23AA071A 		sw	zero,436(a5)
4008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADDR_MIRROR;
 2037              		.loc 2 4008 5 is_stmt 1
4008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ADDR_MIRROR;
 2038              		.loc 2 4008 54 is_stmt 0
 2039 0804 23AC071A 		sw	zero,440(a5)
4010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_TYPE;
 2040              		.loc 2 4010 5 is_stmt 1
4010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_TYPE;
 2041              		.loc 2 4010 54 is_stmt 0
 2042 0808 23AED71A 		sw	a3,444(a5)
4012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_PER;
 2043              		.loc 2 4012 5 is_stmt 1
4012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_PER;
 2044              		.loc 2 4012 52 is_stmt 0
 2045 080c 23A0B71C 		sw	a1,448(a5)
4014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_ZQ_CAL_EN;
 2046              		.loc 2 4014 5 is_stmt 1
4014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AUTO_ZQ_CAL_EN;
 2047              		.loc 2 4014 60 is_stmt 0
 2048 0810 23A2071C 		sw	zero,452(a5)
4016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEMORY_TYPE;
 2049              		.loc 2 4016 5 is_stmt 1
4016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEMORY_TYPE;
 2050              		.loc 2 4016 54 is_stmt 0
 2051 0814 93050040 		li	a1,1024
 2052 0818 23A4B71C 		sw	a1,456(a5)
4018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ONLY_SRANK_CMDS;
 2053              		.loc 2 4018 5 is_stmt 1
4018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ONLY_SRANK_CMDS;
 2054              		.loc 2 4018 62 is_stmt 0
 2055 081c 23A6071C 		sw	zero,460(a5)
4020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_RANKS;
 2056              		.loc 2 4020 5 is_stmt 1
4020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_RANKS;
 2057              		.loc 2 4020 50 is_stmt 0
 2058 0820 23A8D71C 		sw	a3,464(a5)
4022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_QUAD_RANK;
 2059              		.loc 2 4022 5 is_stmt 1
4022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_QUAD_RANK;
 2060              		.loc 2 4022 50 is_stmt 0
 2061 0824 23AA071C 		sw	zero,468(a5)
4024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_WR_START;
 2062              		.loc 2 4024 5 is_stmt 1
4024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_WR_START;
 2063              		.loc 2 4024 76 is_stmt 0
 2064 0828 23AE071C 		sw	zero,476(a5)
4026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_RD_START;
 2065              		.loc 2 4026 5 is_stmt 1
4026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_EARLY_RANK_TO_RD_START;
 2066              		.loc 2 4026 76 is_stmt 0
 2067 082c 23A0071E 		sw	zero,480(a5)
4028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PASR_BANK;
 2068              		.loc 2 4028 5 is_stmt 1
4028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PASR_BANK;
 2069              		.loc 2 4028 50 is_stmt 0
 2070 0830 23A2071E 		sw	zero,484(a5)
4030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE =\
 2071              		.loc 2 4030 5 is_stmt 1
4030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MRR_MODE.INIT_MRR_MODE =\
 2072              		.loc 2 4030 48 is_stmt 0
 2073 0834 23A4071E 		sw	zero,488(a5)
4031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MRR_MODE;
 2074              		.loc 2 4031 5 is_stmt 1
4031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MRR_MODE;
 2075              		.loc 2 4031 50 is_stmt 0
 2076 0838 23A6071E 		sw	zero,492(a5)
4033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_W_REQ;
 2077              		.loc 2 4033 5 is_stmt 1
4033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_W_REQ;
 2078              		.loc 2 4033 50 is_stmt 0
 2079 083c 23A8071E 		sw	zero,496(a5)
4035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA =\
 2080              		.loc 2 4035 5 is_stmt 1
4035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA =\
 2081              		.loc 2 4035 48 is_stmt 0
 2082 0840 23AA071E 		sw	zero,500(a5)
4036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_DATA;
 2083              		.loc 2 4036 5 is_stmt 1
4036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_DATA;
 2084              		.loc 2 4036 54 is_stmt 0
 2085 0844 23AC071E 		sw	zero,504(a5)
4038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_MASK;
 2086              		.loc 2 4038 5 is_stmt 1
4038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MR_WR_MASK;
 2087              		.loc 2 4038 54 is_stmt 0
 2088 0848 23AE071E 		sw	zero,508(a5)
4040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_INIT_DURATION.CFG_INIT_DURATION =\
 2089              		.loc 2 4040 5 is_stmt 1
4040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_INIT_DURATION.CFG_INIT_DURATION =\
 2090              		.loc 2 4040 40 is_stmt 0
 2091 084c 23A00720 		sw	zero,512(a5)
4041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INIT_DURATION;
 2092              		.loc 2 4041 5 is_stmt 1
4041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INIT_DURATION;
 2093              		.loc 2 4041 58 is_stmt 0
 2094 0850 93050064 		li	a1,1600
 2095 0854 23A2B720 		sw	a1,516(a5)
4043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQINIT_CAL_DURATION;
 2096              		.loc 2 4043 5 is_stmt 1
4043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQINIT_CAL_DURATION;
 2097              		.loc 2 4043 70 is_stmt 0
 2098 0858 23A40720 		sw	zero,520(a5)
4045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_L_DURATION;
 2099              		.loc 2 4045 5 is_stmt 1
4045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_L_DURATION;
 2100              		.loc 2 4045 66 is_stmt 0
 2101 085c 23A60720 		sw	zero,524(a5)
4047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_S_DURATION;
 2102              		.loc 2 4047 5 is_stmt 1
4047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_S_DURATION;
 2103              		.loc 2 4047 66 is_stmt 0
 2104 0860 23A80720 		sw	zero,528(a5)
4049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_R_DURATION;
 2105              		.loc 2 4049 5 is_stmt 1
4049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_R_DURATION;
 2106              		.loc 2 4049 66 is_stmt 0
 2107 0864 93058002 		li	a1,40
 2108 0868 23AAB720 		sw	a1,532(a5)
4051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRW.CFG_MRW = LIBERO_SETTING_CFG_MRW;
 2109              		.loc 2 4051 5 is_stmt 1
4051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_MRW.CFG_MRW = LIBERO_SETTING_CFG_MRW;
 2110              		.loc 2 4051 38 is_stmt 0
 2111 086c 23ACC720 		sw	a2,536(a5)
4052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_POWERDOWN.CFG_ODT_POWERDOWN =\
 2112              		.loc 2 4052 5 is_stmt 1
4052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ODT_POWERDOWN.CFG_ODT_POWERDOWN =\
 2113              		.loc 2 4052 38 is_stmt 0
 2114 0870 23AED721 		sw	t4,540(a5)
4053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_POWERDOWN;
 2115              		.loc 2 4053 5 is_stmt 1
4053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ODT_POWERDOWN;
 2116              		.loc 2 4053 58 is_stmt 0
 2117 0874 23A00722 		sw	zero,544(a5)
4055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RL.CFG_RL = LIBERO_SETTING_CFG_RL;
 2118              		.loc 2 4055 5 is_stmt 1
4055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RL.CFG_RL = LIBERO_SETTING_CFG_RL;
 2119              		.loc 2 4055 36 is_stmt 0
 2120 0878 23A2C722 		sw	a2,548(a5)
4056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CAL_READ_PERIOD.CFG_CAL_READ_PERIOD =\
 2121              		.loc 2 4056 5 is_stmt 1
4056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CAL_READ_PERIOD.CFG_CAL_READ_PERIOD =\
 2122              		.loc 2 4056 36 is_stmt 0
 2123 087c 3945     		li	a0,14
 2124 087e 23A4A722 		sw	a0,552(a5)
4057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CAL_READ_PERIOD;
 2125              		.loc 2 4057 5 is_stmt 1
4057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CAL_READ_PERIOD;
 2126              		.loc 2 4057 62 is_stmt 0
 2127 0882 23A60722 		sw	zero,556(a5)
4059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_CAL_READS;
 2128              		.loc 2 4059 5 is_stmt 1
4059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_NUM_CAL_READS;
 2129              		.loc 2 4059 58 is_stmt 0
 2130 0886 23A8D722 		sw	a3,560(a5)
4061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_SELF_REFRESH;
 2131              		.loc 2 4061 5 is_stmt 1
4061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_SELF_REFRESH;
 2132              		.loc 2 4061 58 is_stmt 0
 2133 088a 23AA0722 		sw	zero,564(a5)
4063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_POWER_DOWN;
 2134              		.loc 2 4063 5 is_stmt 1
4063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_POWER_DOWN;
 2135              		.loc 2 4063 54 is_stmt 0
 2136 088e 23AE0722 		sw	zero,572(a5)
4065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE;
 2137              		.loc 2 4065 5 is_stmt 1
4065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE;
 2138              		.loc 2 4065 56 is_stmt 0
 2139 0892 23A20724 		sw	zero,580(a5)
4067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_CS;
 2140              		.loc 2 4067 5 is_stmt 1
4067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_FORCE_WRITE_CS;
 2141              		.loc 2 4067 62 is_stmt 0
 2142 0896 23A40724 		sw	zero,584(a5)
4069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_INIT_DISABLE;
 2143              		.loc 2 4069 5 is_stmt 1
4069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_INIT_DISABLE;
 2144              		.loc 2 4069 68 is_stmt 0
 2145 089a 23A60724 		sw	zero,588(a5)
4071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RDIMM_COMPLETE;
 2146              		.loc 2 4071 5 is_stmt 1
4071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RDIMM_COMPLETE;
 2147              		.loc 2 4071 62 is_stmt 0
 2148 089e 23AC0724 		sw	zero,600(a5)
4073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_LAT;
 2149              		.loc 2 4073 5 is_stmt 1
4073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_LAT;
 2150              		.loc 2 4073 50 is_stmt 0
 2151 08a2 23AE0724 		sw	zero,604(a5)
4075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_BSIDE_INVERT;
 2152              		.loc 2 4075 5 is_stmt 1
4075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RDIMM_BSIDE_INVERT;
 2153              		.loc 2 4075 68 is_stmt 0
 2154 08a6 23A0D726 		sw	a3,608(a5)
4077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MEMORY_RESET_MASK.INIT_MEMORY_RESET_MASK =\
 2155              		.loc 2 4077 5 is_stmt 1
4077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MEMORY_RESET_MASK.INIT_MEMORY_RESET_MASK =\
 2156              		.loc 2 4077 44 is_stmt 0
 2157 08aa 23A20726 		sw	zero,612(a5)
4078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MEMORY_RESET_MASK;
 2158              		.loc 2 4078 5 is_stmt 1
4078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_MEMORY_RESET_MASK;
 2159              		.loc 2 4078 68 is_stmt 0
 2160 08ae 23A40726 		sw	zero,616(a5)
4080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TOGGLE;
 2161              		.loc 2 4080 5 is_stmt 1
4080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_PREAMB_TOGGLE;
 2162              		.loc 2 4080 64 is_stmt 0
 2163 08b2 23A60726 		sw	zero,620(a5)
4082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_POSTAMBLE;
 2164              		.loc 2 4082 5 is_stmt 1
4082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RD_POSTAMBLE;
 2165              		.loc 2 4082 56 is_stmt 0
 2166 08b6 23A80726 		sw	zero,624(a5)
4084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DQ_ODT.CFG_DQ_ODT = LIBERO_SETTING_CFG_DQ_ODT;
 2167              		.loc 2 4084 5 is_stmt 1
4084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DQ_ODT.CFG_DQ_ODT = LIBERO_SETTING_CFG_DQ_ODT;
 2168              		.loc 2 4084 44 is_stmt 0
 2169 08ba 23AA0726 		sw	zero,628(a5)
4085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CA_ODT.CFG_CA_ODT = LIBERO_SETTING_CFG_CA_ODT;
 2170              		.loc 2 4085 5 is_stmt 1
4085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CA_ODT.CFG_CA_ODT = LIBERO_SETTING_CFG_CA_ODT;
 2171              		.loc 2 4085 44 is_stmt 0
 2172 08be 23ACE727 		sw	t5,632(a5)
4086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQLATCH_DURATION.CFG_ZQLATCH_DURATION =\
 2173              		.loc 2 4086 5 is_stmt 1
4086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_ZQLATCH_DURATION.CFG_ZQLATCH_DURATION =\
 2174              		.loc 2 4086 44 is_stmt 0
 2175 08c2 23AEC727 		sw	t3,636(a5)
4087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQLATCH_DURATION;
 2176              		.loc 2 4087 5 is_stmt 1
4087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQLATCH_DURATION;
 2177              		.loc 2 4087 64 is_stmt 0
 2178 08c6 6143     		li	t1,24
 2179 08c8 23A06728 		sw	t1,640(a5)
4089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_SELECT;
 2180              		.loc 2 4089 5 is_stmt 1
4089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_SELECT;
 2181              		.loc 2 4089 54 is_stmt 0
 2182 08cc 23A20728 		sw	zero,644(a5)
4091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_R_REQ;
 2183              		.loc 2 4091 5 is_stmt 1
4091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_R_REQ;
 2184              		.loc 2 4091 56 is_stmt 0
 2185 08d0 23A40728 		sw	zero,648(a5)
4093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_B_SIZE;
 2186              		.loc 2 4093 5 is_stmt 1
4093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_B_SIZE;
 2187              		.loc 2 4093 58 is_stmt 0
 2188 08d4 23A60728 		sw	zero,652(a5)
4095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RD_DQCAL.INIT_RD_DQCAL =\
 2189              		.loc 2 4095 5 is_stmt 1
4095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_RD_DQCAL.INIT_RD_DQCAL =\
 2190              		.loc 2 4095 46 is_stmt 0
 2191 08d8 23A0072A 		sw	zero,672(a5)
4096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RD_DQCAL;
 2192              		.loc 2 4096 5 is_stmt 1
4096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_RD_DQCAL;
 2193              		.loc 2 4096 50 is_stmt 0
 2194 08dc 23A2072A 		sw	zero,676(a5)
4098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_START_DQSOSC;
 2195              		.loc 2 4098 5 is_stmt 1
4098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_START_DQSOSC;
 2196              		.loc 2 4098 58 is_stmt 0
 2197 08e0 23A4072A 		sw	zero,680(a5)
4100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_STOP_DQSOSC;
 2198              		.loc 2 4100 5 is_stmt 1
4100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_STOP_DQSOSC;
 2199              		.loc 2 4100 56 is_stmt 0
 2200 08e4 23A6072A 		sw	zero,684(a5)
4102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_START;
 2201              		.loc 2 4102 5 is_stmt 1
4102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ZQ_CAL_START;
 2202              		.loc 2 4102 58 is_stmt 0
 2203 08e8 23A8072A 		sw	zero,688(a5)
4104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_POSTAMBLE;
 2204              		.loc 2 4104 5 is_stmt 1
4104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_WR_POSTAMBLE;
 2205              		.loc 2 4104 56 is_stmt 0
 2206 08ec 23AA072A 		sw	zero,692(a5)
4106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_0;
 2207              		.loc 2 4106 5 is_stmt 1
4106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_0;
 2208              		.loc 2 4106 58 is_stmt 0
 2209 08f0 23AE072A 		sw	zero,700(a5)
4108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_1;
 2210              		.loc 2 4108 5 is_stmt 1
4108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CAL_L_ADDR_1;
 2211              		.loc 2 4108 58 is_stmt 0
 2212 08f4 23A0072C 		sw	zero,704(a5)
4110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_TRIG;
 2213              		.loc 2 4110 5 is_stmt 1
4110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_TRIG;
 2214              		.loc 2 4110 56 is_stmt 0
 2215 08f8 23A2072C 		sw	zero,708(a5)
4112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_START_DELAY;
 2216              		.loc 2 4112 5 is_stmt 1
4112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLUPD_START_DELAY;
 2217              		.loc 2 4112 70 is_stmt 0
 2218 08fc 23A4072C 		sw	zero,712(a5)
4114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRLUPD_MAX;
 2219              		.loc 2 4114 5 is_stmt 1
4114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRLUPD_MAX;
 2220              		.loc 2 4114 66 is_stmt 0
 2221 0900 23A6072C 		sw	zero,716(a5)
4116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SEL;
 2222              		.loc 2 4116 5 is_stmt 1
4116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SEL;
 2223              		.loc 2 4116 60 is_stmt 0
 2224 0904 23A8072C 		sw	zero,720(a5)
4118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_VALUE;
 2225              		.loc 2 4118 5 is_stmt 1
4118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_VALUE;
 2226              		.loc 2 4118 64 is_stmt 0
 2227 0908 23AA072C 		sw	zero,724(a5)
4120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_TURN_OFF_DELAY;
 2228              		.loc 2 4120 5 is_stmt 1
4120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_TURN_OFF_DELAY;
 2229              		.loc 2 4120 82 is_stmt 0
 2230 090c 23AC072C 		sw	zero,728(a5)
4122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW;
 2231              		.loc 2 4122 5 is_stmt 1
4122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW;
 2232              		.loc 2 4122 92 is_stmt 0
 2233 0910 23AE072C 		sw	zero,732(a5)
4124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_RESTART_HOLDOFF;
 2234              		.loc 2 4124 5 is_stmt 1
4124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_RESTART_HOLDOFF;
 2235              		.loc 2 4124 84 is_stmt 0
 2236 0914 23A0072E 		sw	zero,736(a5)
4126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PARITY_RDIMM_DELAY;
 2237              		.loc 2 4126 5 is_stmt 1
4126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PARITY_RDIMM_DELAY;
 2238              		.loc 2 4126 68 is_stmt 0
 2239 0918 23A2072E 		sw	zero,740(a5)
4128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_ENABLE;
 2240              		.loc 2 4128 5 is_stmt 1
4128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_CTRLR_BUSY_ENABLE;
 2241              		.loc 2 4128 66 is_stmt 0
 2242 091c 23A4072E 		sw	zero,744(a5)
4130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ASYNC_ODT;
 2243              		.loc 2 4130 5 is_stmt 1
4130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ASYNC_ODT;
 2244              		.loc 2 4130 50 is_stmt 0
 2245 0920 23A6072E 		sw	zero,748(a5)
4132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_DURATION;
 2246              		.loc 2 4132 5 is_stmt 1
4132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ZQ_CAL_DURATION;
 2247              		.loc 2 4132 62 is_stmt 0
 2248 0924 93050032 		li	a1,800
 2249 0928 23A8B72E 		sw	a1,752(a5)
4134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ODT_FORCE_EN.INIT_ODT_FORCE_EN =\
 2250              		.loc 2 4134 5 is_stmt 1
4134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ODT_FORCE_EN.INIT_ODT_FORCE_EN =\
 2251              		.loc 2 4134 40 is_stmt 0
 2252 092c C945     		li	a1,18
 2253 092e 23AAB72E 		sw	a1,756(a5)
4135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_EN;
 2254              		.loc 2 4135 5 is_stmt 1
4135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_EN;
 2255              		.loc 2 4135 58 is_stmt 0
 2256 0932 23AC072E 		sw	zero,760(a5)
4137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_RANK;
 2257              		.loc 2 4137 5 is_stmt 1
4137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_ODT_FORCE_RANK;
 2258              		.loc 2 4137 62 is_stmt 0
 2259 0936 23AE072E 		sw	zero,764(a5)
4139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PHYUPD_ACK_DELAY;
 2260              		.loc 2 4139 5 is_stmt 1
4139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PHYUPD_ACK_DELAY;
 2261              		.loc 2 4139 64 is_stmt 0
 2262 093a 23A00730 		sw	zero,768(a5)
4141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIRROR_X16_BG0_BG1;
 2263              		.loc 2 4141 5 is_stmt 1
4141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MIRROR_X16_BG0_BG1;
 2264              		.loc 2 4141 68 is_stmt 0
 2265 093e 23A20730 		sw	zero,772(a5)
4143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_MR_W_REQ;
 2266              		.loc 2 4143 5 is_stmt 1
4143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_MR_W_REQ;
 2267              		.loc 2 4143 58 is_stmt 0
 2268 0942 23A40730 		sw	zero,776(a5)
4145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_NIBBLE_SELECT;
 2269              		.loc 2 4145 5 is_stmt 1
4145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_PDA_NIBBLE_SELECT;
 2270              		.loc 2 4145 68 is_stmt 0
 2271 0946 23A60730 		sw	zero,780(a5)
4147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH;
 2272              		.loc 2 4147 5 is_stmt 1
4147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH;
 2273              		.loc 2 4147 96 is_stmt 0
 2274 094a 23A80730 		sw	zero,784(a5)
4149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CKSRX.CFG_CKSRX = LIBERO_SETTING_CFG_CKSRX;
 2275              		.loc 2 4149 5 is_stmt 1
4149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_CKSRX.CFG_CKSRX = LIBERO_SETTING_CFG_CKSRX;
 2276              		.loc 2 4149 42 is_stmt 0
 2277 094e 23AAC730 		sw	a2,788(a5)
4150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD_STAB.CFG_RCD_STAB = LIBERO_SETTING_CFG_RCD_STAB;
 2278              		.loc 2 4150 5 is_stmt 1
4150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_RCD_STAB.CFG_RCD_STAB = LIBERO_SETTING_CFG_RCD_STAB;
 2279              		.loc 2 4150 42 is_stmt 0
 2280 0952 2D46     		li	a2,11
 2281 0954 23ACC730 		sw	a2,792(a5)
4151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_CTRL_DELAY.CFG_DFI_T_CTRL_DELAY =\
 2282              		.loc 2 4151 5 is_stmt 1
4151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_DFI_T_CTRL_DELAY.CFG_DFI_T_CTRL_DELAY =\
 2283              		.loc 2 4151 48 is_stmt 0
 2284 0958 23AE0730 		sw	zero,796(a5)
4152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRL_DELAY;
 2285              		.loc 2 4152 5 is_stmt 1
4152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_CTRL_DELAY;
 2286              		.loc 2 4152 64 is_stmt 0
 2287 095c 23A00732 		sw	zero,800(a5)
4154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_DRAM_CLK_ENABLE;
 2288              		.loc 2 4154 5 is_stmt 1
4154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_DRAM_CLK_ENABLE;
 2289              		.loc 2 4154 74 is_stmt 0
 2290 0960 23A20732 		sw	zero,804(a5)
4156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_SELF_REFRESH;
 2291              		.loc 2 4156 5 is_stmt 1
4156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_SELF_REFRESH;
 2292              		.loc 2 4156 82 is_stmt 0
 2293 0964 23A40732 		sw	zero,808(a5)
4158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_POWER_DOWN;
 2294              		.loc 2 4158 5 is_stmt 1
4158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_IDLE_TIME_TO_POWER_DOWN;
 2295              		.loc 2 4158 78 is_stmt 0
 2296 0968 23A60732 		sw	zero,812(a5)
4160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BURST_RW_REFRESH_HOLDOFF;
 2297              		.loc 2 4160 5 is_stmt 1
4160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BURST_RW_REFRESH_HOLDOFF;
 2298              		.loc 2 4160 80 is_stmt 0
 2299 096c 23A80732 		sw	zero,816(a5)
4162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BG_INTERLEAVE;
 2300              		.loc 2 4162 5 is_stmt 1
4162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_BG_INTERLEAVE;
 2301              		.loc 2 4162 58 is_stmt 0
 2302 0970 23A2D738 		sw	a3,900(a5)
4164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REFRESH_DURING_PHY_TRAINING;
 2303              		.loc 2 4164 5 is_stmt 1
4164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REFRESH_DURING_PHY_TRAINING;
 2304              		.loc 2 4164 86 is_stmt 0
 2305 0974 23AE073E 		sw	zero,1020(a5)
4166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P0;
 2306              		.loc 2 4166 5 is_stmt 1
4166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P0;
 2307              		.loc 2 4166 62 is_stmt 0
 2308 0978 9567     		li	a5,20480
 2309 097a BA97     		add	a5,a4,a5
 2310 097c 23A007C0 		sw	zero,-1024(a5)
4168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P1;
 2311              		.loc 2 4168 5 is_stmt 1
4168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P1;
 2312              		.loc 2 4168 62 is_stmt 0
 2313 0980 23A207C0 		sw	zero,-1020(a5)
4170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P2;
 2314              		.loc 2 4170 5 is_stmt 1
4170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P2;
 2315              		.loc 2 4170 62 is_stmt 0
 2316 0984 23A407C0 		sw	zero,-1016(a5)
4172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P3;
 2317              		.loc 2 4172 5 is_stmt 1
4172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P3;
 2318              		.loc 2 4172 62 is_stmt 0
 2319 0988 23A607C0 		sw	zero,-1012(a5)
4174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P4;
 2320              		.loc 2 4174 5 is_stmt 1
4174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P4;
 2321              		.loc 2 4174 62 is_stmt 0
 2322 098c 23A807C0 		sw	zero,-1008(a5)
4176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P5;
 2323              		.loc 2 4176 5 is_stmt 1
4176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P5;
 2324              		.loc 2 4176 62 is_stmt 0
 2325 0990 23AA07C0 		sw	zero,-1004(a5)
4178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P6;
 2326              		.loc 2 4178 5 is_stmt 1
4178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P6;
 2327              		.loc 2 4178 62 is_stmt 0
 2328 0994 23AC07C0 		sw	zero,-1000(a5)
4180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P7;
 2329              		.loc 2 4180 5 is_stmt 1
4180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_STARVE_TIMEOUT_P7;
 2330              		.loc 2 4180 62 is_stmt 0
 2331 0998 23AE07C0 		sw	zero,-996(a5)
4182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_EN;
 2332              		.loc 2 4182 5 is_stmt 1
4182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_EN;
 2333              		.loc 2 4182 51 is_stmt 0
 2334 099c 94C3     		sw	a3,0(a5)
4184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_QUEUE_EN;
 2335              		.loc 2 4184 5 is_stmt 1
4184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_QUEUE_EN;
 2336              		.loc 2 4184 63 is_stmt 0
 2337 099e D4C3     		sw	a3,4(a5)
4186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INTRAPORT_REORDER_EN;
 2338              		.loc 2 4186 5 is_stmt 1
4186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_INTRAPORT_REORDER_EN;
 2339              		.loc 2 4186 71 is_stmt 0
 2340 09a0 23A40700 		sw	zero,8(a5)
4188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAINTAIN_COHERENCY;
 2341              		.loc 2 4188 5 is_stmt 1
4188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MAINTAIN_COHERENCY;
 2342              		.loc 2 4188 67 is_stmt 0
 2343 09a4 D4C7     		sw	a3,12(a5)
4190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_Q_AGE_LIMIT;
 2344              		.loc 2 4190 5 is_stmt 1
4190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_Q_AGE_LIMIT;
 2345              		.loc 2 4190 53 is_stmt 0
 2346 09a6 1306F00F 		li	a2,255
 2347 09aa 90CB     		sw	a2,16(a5)
4192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_CLOSED_PAGE_POLICY;
 2348              		.loc 2 4192 5 is_stmt 1
4192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_CLOSED_PAGE_POLICY;
 2349              		.loc 2 4192 73 is_stmt 0
 2350 09ac 23AC0700 		sw	zero,24(a5)
4194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_RW_ONLY;
 2351              		.loc 2 4194 5 is_stmt 1
4194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_REORDER_RW_ONLY;
 2352              		.loc 2 4194 61 is_stmt 0
 2353 09b0 23AE0700 		sw	zero,28(a5)
4196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_PRIORITY_EN;
 2354              		.loc 2 4196 5 is_stmt 1
4196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_RO_PRIORITY_EN;
 2355              		.loc 2 4196 59 is_stmt 0
 2356 09b4 23A00702 		sw	zero,32(a5)
4198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->RMW.CFG_RMW_EN.CFG_RMW_EN = LIBERO_SETTING_CFG_RMW_EN;
 2357              		.loc 2 4198 5 is_stmt 1
4198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->RMW.CFG_RMW_EN.CFG_RMW_EN = LIBERO_SETTING_CFG_RMW_EN;
 2358              		.loc 2 4198 37 is_stmt 0
 2359 09b8 23A00740 		sw	zero,1024(a5)
4199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_CORRECTION_EN.CFG_ECC_CORRECTION_EN =\
 2360              		.loc 2 4199 5 is_stmt 1
4199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.CFG_ECC_CORRECTION_EN.CFG_ECC_CORRECTION_EN =\
 2361              		.loc 2 4199 39 is_stmt 0
 2362 09bc 23A2D740 		sw	a3,1028(a5)
4200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_CORRECTION_EN;
 2363              		.loc 2 4200 5 is_stmt 1
4200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_CORRECTION_EN;
 2364              		.loc 2 4200 61 is_stmt 0
 2365 09c0 9967     		li	a5,24576
 2366 09c2 BA97     		add	a5,a4,a5
 2367 09c4 23A00780 		sw	zero,-2048(a5)
4202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.INIT_WRITE_DATA_1B_ECC_ERROR_GEN.INIT_WRITE_DATA_1B_ECC_ERROR_GEN =\
 2368              		.loc 2 4202 5 is_stmt 1
4202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->ECC.INIT_WRITE_DATA_1B_ECC_ERROR_GEN.INIT_WRITE_DATA_1B_ECC_ERROR_GEN =\
 2369              		.loc 2 4202 47 is_stmt 0
 2370 09c8 23A00784 		sw	zero,-1984(a5)
4203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_1B_ECC_ERROR_GEN;
 2371              		.loc 2 4203 5 is_stmt 1
4203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_1B_ECC_ERROR_GEN;
 2372              		.loc 2 4203 83 is_stmt 0
 2373 09cc 23A20784 		sw	zero,-1980(a5)
4205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_2B_ECC_ERROR_GEN;
 2374              		.loc 2 4205 5 is_stmt 1
4205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_WRITE_DATA_2B_ECC_ERROR_GEN;
 2375              		.loc 2 4205 83 is_stmt 0
 2376 09d0 23A40784 		sw	zero,-1976(a5)
4207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_1BIT_INT_THRESH;
 2377              		.loc 2 4207 5 is_stmt 1
4207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ECC_1BIT_INT_THRESH;
 2378              		.loc 2 4207 65 is_stmt 0
 2379 09d4 23AE0784 		sw	zero,-1956(a5)
4209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_READ_CAPTURE_ADDR;
 2380              		.loc 2 4209 5 is_stmt 1
4209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_READ_CAPTURE_ADDR;
 2381              		.loc 2 4209 69 is_stmt 0
 2382 09d8 23A007C0 		sw	zero,-1024(a5)
4211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ERROR_GROUP_SEL;
 2383              		.loc 2 4211 5 is_stmt 1
4211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ERROR_GROUP_SEL;
 2384              		.loc 2 4211 57 is_stmt 0
 2385 09dc 23A00740 		sw	zero,1024(a5)
4213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MODE.CFG_TRIG_MODE = LIBERO_SETTING_CFG_TRIG_MODE;
 2386              		.loc 2 4213 5 is_stmt 1
4213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MODE.CFG_TRIG_MODE = LIBERO_SETTING_CFG_TRIG_MODE;
 2387              		.loc 2 4213 43 is_stmt 0
 2388 09e0 23A20740 		sw	zero,1028(a5)
4214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_POST_TRIG_CYCS.CFG_POST_TRIG_CYCS =\
 2389              		.loc 2 4214 5 is_stmt 1
4214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_POST_TRIG_CYCS.CFG_POST_TRIG_CYCS =\
 2390              		.loc 2 4214 45 is_stmt 0
 2391 09e4 23A40740 		sw	zero,1032(a5)
4215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_POST_TRIG_CYCS;
 2392              		.loc 2 4215 5 is_stmt 1
4215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_POST_TRIG_CYCS;
 2393              		.loc 2 4215 55 is_stmt 0
 2394 09e8 23A60740 		sw	zero,1036(a5)
4217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_EN_MASK.CFG_EN_MASK = LIBERO_SETTING_CFG_EN_MASK;
 2395              		.loc 2 4217 5 is_stmt 1
4217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_EN_MASK.CFG_EN_MASK = LIBERO_SETTING_CFG_EN_MASK;
 2396              		.loc 2 4217 45 is_stmt 0
 2397 09ec 23A80740 		sw	zero,1040(a5)
4218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_ADDR.MTC_ACQ_ADDR = LIBERO_SETTING_MTC_ACQ_ADDR;
 2398              		.loc 2 4218 5 is_stmt 1
4218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.MTC_ACQ_ADDR.MTC_ACQ_ADDR = LIBERO_SETTING_MTC_ACQ_ADDR;
 2399              		.loc 2 4218 41 is_stmt 0
 2400 09f0 23AA0740 		sw	zero,1044(a5)
4219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MT_ADDR_0.CFG_TRIG_MT_ADDR_0 =\
 2401              		.loc 2 4219 5 is_stmt 1
4219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MTA.CFG_TRIG_MT_ADDR_0.CFG_TRIG_MT_ADDR_0 =\
 2402              		.loc 2 4219 43 is_stmt 0
 2403 09f4 23AC0740 		sw	zero,1048(a5)
4220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_0;
 2404              		.loc 2 4220 5 is_stmt 1
4220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_0;
 2405              		.loc 2 4220 55 is_stmt 0
 2406 09f8 23A80742 		sw	zero,1072(a5)
4222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_1;
 2407              		.loc 2 4222 5 is_stmt 1
4222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_MT_ADDR_1;
 2408              		.loc 2 4222 55 is_stmt 0
 2409 09fc 23AA0742 		sw	zero,1076(a5)
4224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_0;
 2410              		.loc 2 4224 5 is_stmt 1
4224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_0;
 2411              		.loc 2 4224 57 is_stmt 0
 2412 0a00 23AC0742 		sw	zero,1080(a5)
4226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_1;
 2413              		.loc 2 4226 5 is_stmt 1
4226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_1;
 2414              		.loc 2 4226 57 is_stmt 0
 2415 0a04 23AE0742 		sw	zero,1084(a5)
4228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_2;
 2416              		.loc 2 4228 5 is_stmt 1
4228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_2;
 2417              		.loc 2 4228 57 is_stmt 0
 2418 0a08 23A00744 		sw	zero,1088(a5)
4230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_3;
 2419              		.loc 2 4230 5 is_stmt 1
4230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_3;
 2420              		.loc 2 4230 57 is_stmt 0
 2421 0a0c 23A20744 		sw	zero,1092(a5)
4232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_4;
 2422              		.loc 2 4232 5 is_stmt 1
4232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_TRIG_ERR_MASK_4;
 2423              		.loc 2 4232 57 is_stmt 0
 2424 0a10 23A40744 		sw	zero,1096(a5)
4234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_0;
 2425              		.loc 2 4234 5 is_stmt 1
4234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_0;
 2426              		.loc 2 4234 53 is_stmt 0
 2427 0a14 23A60744 		sw	zero,1100(a5)
4236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_1;
 2428              		.loc 2 4236 5 is_stmt 1
4236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_1;
 2429              		.loc 2 4236 53 is_stmt 0
 2430 0a18 23A80744 		sw	zero,1104(a5)
4238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_2;
 2431              		.loc 2 4238 5 is_stmt 1
4238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_MTC_ACQ_WR_DATA_2;
 2432              		.loc 2 4238 53 is_stmt 0
 2433 0a1c 23AA0744 		sw	zero,1108(a5)
4240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PRE_TRIG_CYCS;
 2434              		.loc 2 4240 5 is_stmt 1
4240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_PRE_TRIG_CYCS;
 2435              		.loc 2 4240 53 is_stmt 0
 2436 0a20 23A60752 		sw	zero,1324(a5)
4242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_SEL_FIRST_ERROR;
 2437              		.loc 2 4242 5 is_stmt 1
4244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DQ_WIDTH;
 2438              		.loc 2 4244 53 is_stmt 0
 2439 0a24 2166     		li	a2,32768
4242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DATA_SEL_FIRST_ERROR;
 2440              		.loc 2 4242 67
 2441 0a26 23A80754 		sw	zero,1360(a5)
4244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DQ_WIDTH;
 2442              		.loc 2 4244 5 is_stmt 1
4244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DQ_WIDTH;
 2443              		.loc 2 4244 53 is_stmt 0
 2444 0a2a B307C700 		add	a5,a4,a2
 2445 0a2e 23A007C0 		sw	zero,-1024(a5)
4246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ACTIVE_DQ_SEL;
 2446              		.loc 2 4246 5 is_stmt 1
4246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ACTIVE_DQ_SEL;
 2447              		.loc 2 4246 63 is_stmt 0
 2448 0a32 23A207C0 		sw	zero,-1020(a5)
4248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_REQ;
 2449              		.loc 2 4248 5 is_stmt 1
4248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_REQ;
 2450              		.loc 2 4248 82 is_stmt 0
 2451 0a36 23A60700 		sw	zero,12(a5)
4250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_CMD;
 2452              		.loc 2 4250 5 is_stmt 1
4250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_CA_PARITY_ERROR_GEN_CMD;
 2453              		.loc 2 4250 82 is_stmt 0
 2454 0a3a 23A80700 		sw	zero,16(a5)
4252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_RDDATA_EN;
 2455              		.loc 2 4252 5 is_stmt 1
4252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_RDDATA_EN;
 2456              		.loc 2 4252 57 is_stmt 0
 2457 0a3e C167     		li	a5,65536
 2458 0a40 BA97     		add	a5,a4,a5
 2459 0a42 D545     		li	a1,21
 2460 0a44 8CC3     		sw	a1,0(a5)
4254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_RDLAT;
 2461              		.loc 2 4254 5 is_stmt 1
4254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_RDLAT;
 2462              		.loc 2 4254 57 is_stmt 0
 2463 0a46 23A21701 		sw	a7,4(a5)
4256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_WRLAT;
 2464              		.loc 2 4256 5 is_stmt 1
4256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_T_PHY_WRLAT;
 2465              		.loc 2 4256 57 is_stmt 0
 2466 0a4a 23A40701 		sw	a6,8(a5)
4258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_PHYUPD_EN;
 2467              		.loc 2 4258 5 is_stmt 1
4258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_PHYUPD_EN;
 2468              		.loc 2 4258 53 is_stmt 0
 2469 0a4e D4C7     		sw	a3,12(a5)
4260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_DATA_REQ;
 2470              		.loc 2 4260 5 is_stmt 1
4260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_DATA_REQ;
 2471              		.loc 2 4260 59 is_stmt 0
 2472 0a50 23A80700 		sw	zero,16(a5)
4262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_CTRL_REQ;
 2473              		.loc 2 4262 5 is_stmt 1
4262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_CTRL_REQ;
 2474              		.loc 2 4262 59 is_stmt 0
 2475 0a54 23AA0700 		sw	zero,20(a5)
4264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_WAKEUP;
 2476              		.loc 2 4264 5 is_stmt 1
4264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_LP_WAKEUP;
 2477              		.loc 2 4264 55 is_stmt 0
 2478 0a58 23AE0700 		sw	zero,28(a5)
4266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_DRAM_CLK_DISABLE;
 2479              		.loc 2 4266 5 is_stmt 1
4266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_INIT_DFI_DRAM_CLK_DISABLE;
 2480              		.loc 2 4266 69 is_stmt 0
 2481 0a5c 23A00702 		sw	zero,32(a5)
4268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_DATA_BYTE_DISABLE;
 2482              		.loc 2 4268 5 is_stmt 1
4268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_DATA_BYTE_DISABLE;
 2483              		.loc 2 4268 69 is_stmt 0
 2484 0a60 23A80702 		sw	zero,48(a5)
4270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_SEL;
 2485              		.loc 2 4270 5 is_stmt 1
4270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_SEL;
 2486              		.loc 2 4270 49 is_stmt 0
 2487 0a64 23AE0702 		sw	zero,60(a5)
4272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PERIODIC;
 2488              		.loc 2 4272 5 is_stmt 1
4272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PERIODIC;
 2489              		.loc 2 4272 59 is_stmt 0
 2490 0a68 23A00704 		sw	zero,64(a5)
4274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PATTERN;
 2491              		.loc 2 4274 5 is_stmt 1
4274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_DFI_LVL_PATTERN;
 2492              		.loc 2 4274 57 is_stmt 0
 2493 0a6c 23A20704 		sw	zero,68(a5)
4276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_DFI_INIT_START;
 2494              		.loc 2 4276 5 is_stmt 1
4276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_DFI_INIT_START;
 2495              		.loc 2 4276 55 is_stmt 0
 2496 0a70 B4CB     		sw	a3,80(a5)
4278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_0;
 2497              		.loc 2 4278 5 is_stmt 1
4278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_0;
 2498              		.loc 2 4278 78 is_stmt 0
 2499 0a72 CD67     		li	a5,77824
 2500 0a74 BA97     		add	a5,a4,a5
 2501 0a76 23AC07C0 		sw	zero,-1000(a5)
4280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_1;
 2502              		.loc 2 4280 5 is_stmt 1
4280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI1_1;
 2503              		.loc 2 4280 78 is_stmt 0
 2504 0a7a 23AE07C0 		sw	zero,-996(a5)
4282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_0;
 2505              		.loc 2 4282 5 is_stmt 1
4282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_0;
 2506              		.loc 2 4282 78 is_stmt 0
 2507 0a7e 23A007C2 		sw	zero,-992(a5)
4284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_1;
 2508              		.loc 2 4284 5 is_stmt 1
4286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_0;
 2509              		.loc 2 4286 74 is_stmt 0
 2510 0a82 B7050080 		li	a1,-2147483648
4284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_START_ADDRESS_AXI2_1;
 2511              		.loc 2 4284 78
 2512 0a86 23A207C2 		sw	zero,-988(a5)
4286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_0;
 2513              		.loc 2 4286 5 is_stmt 1
4286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_0;
 2514              		.loc 2 4286 74 is_stmt 0
 2515 0a8a 93C5F5FF 		xori	a1,a1,-1
 2516 0a8e 23ACB7F0 		sw	a1,-232(a5)
4288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_1;
 2517              		.loc 2 4288 5 is_stmt 1
4288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI1_1;
 2518              		.loc 2 4288 74 is_stmt 0
 2519 0a92 23AE07F0 		sw	zero,-228(a5)
4290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_0;
 2520              		.loc 2 4290 5 is_stmt 1
4290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_0;
 2521              		.loc 2 4290 74 is_stmt 0
 2522 0a96 23A0B7F2 		sw	a1,-224(a5)
4292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_1;
 2523              		.loc 2 4292 5 is_stmt 1
4292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_END_ADDRESS_AXI2_1;
 2524              		.loc 2 4292 74 is_stmt 0
 2525 0a9a 23A207F2 		sw	zero,-220(a5)
4294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_0;
 2526              		.loc 2 4294 5 is_stmt 1
4294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_0;
 2527              		.loc 2 4294 78 is_stmt 0
 2528 0a9e 23AC0720 		sw	zero,536(a5)
4296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_1;
 2529              		.loc 2 4296 5 is_stmt 1
4296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI1_1;
 2530              		.loc 2 4296 78 is_stmt 0
 2531 0aa2 23AE0720 		sw	zero,540(a5)
4298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_0;
 2532              		.loc 2 4298 5 is_stmt 1
4298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_0;
 2533              		.loc 2 4298 78 is_stmt 0
 2534 0aa6 23A00722 		sw	zero,544(a5)
4300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_1;
 2535              		.loc 2 4300 5 is_stmt 1
4300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_MEM_START_ADDRESS_AXI2_1;
 2536              		.loc 2 4300 78 is_stmt 0
 2537 0aaa 23A20722 		sw	zero,548(a5)
4302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI1;
 2538              		.loc 2 4302 5 is_stmt 1
4302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI1;
 2539              		.loc 2 4302 70 is_stmt 0
 2540 0aae 23AA0750 		sw	zero,1300(a5)
4304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI2;
 2541              		.loc 2 4304 5 is_stmt 1
4304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_ENABLE_BUS_HOLD_AXI2;
 2542              		.loc 2 4304 70 is_stmt 0
 2543 0ab2 23AC0750 		sw	zero,1304(a5)
4306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_AUTO_PCH;
 2544              		.loc 2 4306 5 is_stmt 1
4306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_CFG_AXI_AUTO_PCH;
 2545              		.loc 2 4306 54 is_stmt 0
 2546 0ab6 23A80768 		sw	zero,1680(a5)
4308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RESET_CONTROL;
 2547              		.loc 2 4308 5 is_stmt 1
4308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RESET_CONTROL;
 2548              		.loc 2 4308 60 is_stmt 0
 2549 0aba B7C70300 		li	a5,245760
 2550 0abe BA97     		add	a5,a4,a5
 2551 0ac0 0506     		addi	a2,a2,1
 2552 0ac2 90C3     		sw	a2,0(a5)
4310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         (LIBERO_SETTING_PHY_RESET_CONTROL & ~0x8000UL);
 2553              		.loc 2 4310 5 is_stmt 1
4310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         (LIBERO_SETTING_PHY_RESET_CONTROL & ~0x8000UL);
 2554              		.loc 2 4310 60 is_stmt 0
 2555 0ac4 94C3     		sw	a3,0(a5)
4312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RANKS_TO_TRAIN.PHY_RANKS_TO_TRAIN =\
 2556              		.loc 2 4312 5 is_stmt 1
4312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_RANKS_TO_TRAIN.PHY_RANKS_TO_TRAIN =\
 2557              		.loc 2 4312 48 is_stmt 0
 2558 0ac6 D4C3     		sw	a3,4(a5)
4313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RANKS_TO_TRAIN;
 2559              		.loc 2 4313 5 is_stmt 1
4313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_RANKS_TO_TRAIN;
 2560              		.loc 2 4313 62 is_stmt 0
 2561 0ac8 94C7     		sw	a3,8(a5)
4315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_REQUEST;
 2562              		.loc 2 4315 5 is_stmt 1
4315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_REQUEST;
 2563              		.loc 2 4315 60 is_stmt 0
 2564 0aca 23A60700 		sw	zero,12(a5)
4317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_READ_REQUEST;
 2565              		.loc 2 4317 5 is_stmt 1
4317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_READ_REQUEST;
 2566              		.loc 2 4317 58 is_stmt 0
 2567 0ace 23AA0700 		sw	zero,20(a5)
4319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_LEVEL_DELAY;
 2568              		.loc 2 4319 5 is_stmt 1
4319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_WRITE_LEVEL_DELAY;
 2569              		.loc 2 4319 68 is_stmt 0
 2570 0ad2 23AE0700 		sw	zero,28(a5)
4321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_GATE_TRAIN_DELAY;
 2571              		.loc 2 4321 5 is_stmt 1
4321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_GATE_TRAIN_DELAY;
 2572              		.loc 2 4321 66 is_stmt 0
 2573 0ad6 1307F003 		li	a4,63
 2574 0ada 98D3     		sw	a4,32(a5)
4323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_EYE_TRAIN_DELAY;
 2575              		.loc 2 4323 5 is_stmt 1
4323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_EYE_TRAIN_DELAY;
 2576              		.loc 2 4323 64 is_stmt 0
 2577 0adc D8D3     		sw	a4,36(a5)
4325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_START_RECAL.PHY_START_RECAL =\
 2578              		.loc 2 4325 5 is_stmt 1
4325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->csr_custom.PHY_START_RECAL.PHY_START_RECAL =\
 2579              		.loc 2 4325 48 is_stmt 0
 2580 0ade 23A40702 		sw	zero,40(a5)
4326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_START_RECAL;
 2581              		.loc 2 4326 5 is_stmt 1
4326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_START_RECAL;
 2582              		.loc 2 4326 56 is_stmt 0
 2583 0ae2 23A60702 		sw	zero,44(a5)
4328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_CLR_DFI_LVL_PERIODIC;
 2584              		.loc 2 4328 5 is_stmt 1
4328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_CLR_DFI_LVL_PERIODIC;
 2585              		.loc 2 4328 74 is_stmt 0
 2586 0ae6 23A80702 		sw	zero,48(a5)
4330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_TRAIN_STEP_ENABLE;
 2587              		.loc 2 4330 5 is_stmt 1
4330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_TRAIN_STEP_ENABLE;
 2588              		.loc 2 4330 68 is_stmt 0
 2589 0aea 23AA6702 		sw	t1,52(a5)
4332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_LPDDR_DQ_CAL_PAT;
 2590              		.loc 2 4332 5 is_stmt 1
4332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_LPDDR_DQ_CAL_PAT;
 2591              		.loc 2 4332 66 is_stmt 0
 2592 0aee 23AC0702 		sw	zero,56(a5)
4334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_INDPNDT_TRAINING;
 2593              		.loc 2 4334 5 is_stmt 1
4334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_INDPNDT_TRAINING;
 2594              		.loc 2 4334 66 is_stmt 0
 2595 0af2 D4DF     		sw	a3,60(a5)
4336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_ENCODED_QUAD_CS;
 2596              		.loc 2 4336 5 is_stmt 1
4336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_ENCODED_QUAD_CS;
 2597              		.loc 2 4336 64 is_stmt 0
 2598 0af4 23A00704 		sw	zero,64(a5)
4338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_HALF_CLK_DLY_ENABLE;
 2599              		.loc 2 4338 5 is_stmt 1
4338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         LIBERO_SETTING_PHY_HALF_CLK_DLY_ENABLE;
 2600              		.loc 2 4338 72 is_stmt 0
 2601 0af8 23A20704 		sw	zero,68(a5)
 2602              	.LBE137:
 2603              	.LBE136:
 652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2604              		.loc 2 652 17 is_stmt 1
 652:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2605              		.loc 2 652 36 is_stmt 0
 2606 0afc 97070000 		sw	a0,.LANCHOR2,a5
 2606      23A0A700 
 654:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         case DDR_TRAINING_RESET:
 2607              		.loc 2 654 13 is_stmt 1
 2608 0b04 9DB0     		j	.L216
 2609              	.LVL56:
 2610              	.L83:
 664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef     SOFT_RESET_PRE_TAG_172
 2611              		.loc 2 664 13
 664:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef     SOFT_RESET_PRE_TAG_172
 2612              		.loc 2 664 65 is_stmt 0
 2613 0b06 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2613      93870700 
 2614 0b0e 9C63     		ld	a5,0(a5)
 2615 0b10 0567     		li	a4,4096
 2616 0b12 BA97     		add	a5,a5,a4
 2617 0b14 0947     		li	a4,2
 2618 0b16 23ACE780 		sw	a4,-2024(a5)
 666:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 2619              		.loc 2 666 13 is_stmt 1
 669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2620              		.loc 2 669 17
 669:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2621              		.loc 2 669 77 is_stmt 0
 2622 0b1a 97070000 		lla	a5,DDRCFG
 2622      93870700 
 2623 0b22 9C63     		ld	a5,0(a5)
 2624 0b24 1167     		li	a4,16384
 2625 0b26 BA97     		add	a5,a5,a4
 2626 0b28 0547     		li	a4,1
 2627 0b2a 98CB     		sw	a4,16(a5)
 671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000000U;
 2628              		.loc 2 671 13 is_stmt 1
 671:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000000U;
 2629              		.loc 2 671 69 is_stmt 0
 2630 0b2c 23A00700 		sw	zero,0(a5)
 673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000001U;
 2631              		.loc 2 673 13 is_stmt 1
 673:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 0x00000001U;
 2632              		.loc 2 673 69 is_stmt 0
 2633 0b30 98C3     		sw	a4,0(a5)
 695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2634              		.loc 2 695 13 is_stmt 1
 695:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2635              		.loc 2 695 32 is_stmt 0
 2636 0b32 BD47     		li	a5,15
 2637 0b34 6FF0AFE9 		j	.L319
 2638              	.L82:
 701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*expert mode enabling */
 2639              		.loc 2 701 13 is_stmt 1
 701:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*expert mode enabling */
 2640              		.loc 2 701 60 is_stmt 0
 2641 0b38 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2641      93870700 
 2642 0b40 9C63     		ld	a5,0(a5)
 2643 0b42 0567     		li	a4,4096
 2644 0b44 9146     		li	a3,4
 2645 0b46 BA97     		add	a5,a5,a4
 2646 0b48 23A2D78A 		sw	a3,-1884(a5)
 703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*   */
 2647              		.loc 2 703 13 is_stmt 1
 703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*   */
 2648              		.loc 2 703 62 is_stmt 0
 2649 0b4c 0947     		li	a4,2
 2650 0b4e 23ACE786 		sw	a4,-1928(a5)
 705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 2651              		.loc 2 705 13 is_stmt 1
 705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 2652              		.loc 2 705 59 is_stmt 0
 2653 0b52 1307C007 		li	a4,124
 2654 0b56 23A2E78A 		sw	a4,-1884(a5)
 706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 2655              		.loc 2 706 13 is_stmt 1
 706:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x78U;
 2656              		.loc 2 706 59 is_stmt 0
 2657 0b5a 13068007 		li	a2,120
 2658 0b5e 23A2C78A 		sw	a2,-1884(a5)
 707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU;
 2659              		.loc 2 707 13 is_stmt 1
 707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x7CU;
 2660              		.loc 2 707 59 is_stmt 0
 2661 0b62 23A2C78A 		sw	a2,-1884(a5)
 708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 2662              		.loc 2 708 13 is_stmt 1
 708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 2663              		.loc 2 708 59 is_stmt 0
 2664 0b66 23A2E78A 		sw	a4,-1884(a5)
 709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 2665              		.loc 2 709 13 is_stmt 1
 709:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x64U;
 2666              		.loc 2 709 59 is_stmt 0
 2667 0b6a 23A2D78A 		sw	a3,-1884(a5)
 710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U; /* increment */
 2668              		.loc 2 710 13 is_stmt 1
 710:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U; /* increment */
 2669              		.loc 2 710 59 is_stmt 0
 2670 0b6e 13064006 		li	a2,100
 2671 0b72 23A2C78A 		sw	a2,-1884(a5)
 711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t d=0;d< \
 2672              		.loc 2 711 13 is_stmt 1
 711:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t d=0;d< \
 2673              		.loc 2 711 59 is_stmt 0
 2674 0b76 13076006 		li	a4,102
 2675 0b7a 23A2E78A 		sw	a4,-1884(a5)
 712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_TIP_CONFIG_PARAMS_BCLK_VCOPHS_OFFSET;d++)
 2676              		.loc 2 712 13 is_stmt 1
 2677              	.LBB138:
 712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_TIP_CONFIG_PARAMS_BCLK_VCOPHS_OFFSET;d++)
 2678              		.loc 2 712 18
 2679              	.LVL57:
 715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 2680              		.loc 2 715 17
 715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 2681              		.loc 2 715 63 is_stmt 0
 2682 0b7e 93057006 		li	a1,103
 2683 0b82 23A2B78A 		sw	a1,-1884(a5)
 716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2684              		.loc 2 716 17 is_stmt 1
 716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2685              		.loc 2 716 63 is_stmt 0
 2686 0b86 23A2E78A 		sw	a4,-1884(a5)
 2687              	.LVL58:
 715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 2688              		.loc 2 715 17 is_stmt 1
 715:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x66U;
 2689              		.loc 2 715 63 is_stmt 0
 2690 0b8a 23A2B78A 		sw	a1,-1884(a5)
 716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2691              		.loc 2 716 17 is_stmt 1
 716:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 2692              		.loc 2 716 63 is_stmt 0
 2693 0b8e 23A2E78A 		sw	a4,-1884(a5)
 2694              	.LVL59:
 2695              	.LBE138:
 718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 2696              		.loc 2 718 13 is_stmt 1
 718:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_pllcnt.expert_pllcnt= 0x4U;
 2697              		.loc 2 718 59 is_stmt 0
 2698 0b92 23A2C78A 		sw	a2,-1884(a5)
 719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2699              		.loc 2 719 13 is_stmt 1
 719:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2700              		.loc 2 719 59 is_stmt 0
 2701 0b96 23A2D78A 		sw	a3,-1884(a5)
 722:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0x1FU;
 2702              		.loc 2 722 13 is_stmt 1
 723:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1=\
 2703              		.loc 2 723 17 is_stmt 0
 2704 0b9a 7D47     		li	a4,31
 2705 0b9c 23AEE788 		sw	a4,-1892(a5)
 724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 2706              		.loc 2 724 13 is_stmt 1
 724:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 2707              		.loc 2 724 79 is_stmt 0
 2708 0ba0 7D57     		li	a4,-1
 2709 0ba2 23A8E788 		sw	a4,-1904(a5)
 726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2710              		.loc 2 726 13 is_stmt 1
 726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2711              		.loc 2 726 79 is_stmt 0
 2712 0ba6 23A80788 		sw	zero,-1904(a5)
 731:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 = 0x0U;
 2713              		.loc 2 731 13 is_stmt 1
 732:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2714              		.loc 2 732 17 is_stmt 0
 2715 0baa 23AE0788 		sw	zero,-1892(a5)
 734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 2716              		.loc 2 734 13 is_stmt 1
 734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;  /* setting to 1 to load delaylines */
 2717              		.loc 2 734 79 is_stmt 0
 2718 0bae 23A8E788 		sw	a4,-1904(a5)
 736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2719              		.loc 2 736 13 is_stmt 1
 736:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2720              		.loc 2 736 79 is_stmt 0
 2721 0bb2 23A80788 		sw	zero,-1904(a5)
 740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 2722              		.loc 2 740 13 is_stmt 1
 740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 2723              		.loc 2 740 78 is_stmt 0
 2724 0bb6 1306F003 		li	a2,63
 2725 0bba 23A0C78A 		sw	a2,-1888(a5)
 742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2726              		.loc 2 742 13 is_stmt 1
 742:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2727              		.loc 2 742 78 is_stmt 0
 2728 0bbe 23A0078A 		sw	zero,-1888(a5)
 748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 2729              		.loc 2 748 13 is_stmt 1
 748:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 2730              		.loc 2 748 102 is_stmt 0
 2731 0bc2 9945     		li	a1,6
 2732 0bc4 23A6B78C 		sw	a1,-1844(a5)
 749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 2733              		.loc 2 749 13 is_stmt 1
 749:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 2734              		.loc 2 749 79 is_stmt 0
 2735 0bc8 23A6E788 		sw	a4,-1908(a5)
 751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 2736              		.loc 2 751 13 is_stmt 1
 751:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 2737              		.loc 2 751 79 is_stmt 0
 2738 0bcc BD45     		li	a1,15
 2739 0bce 23A8B788 		sw	a1,-1904(a5)
 753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 2740              		.loc 2 753 13 is_stmt 1
 753:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 2741              		.loc 2 753 79 is_stmt 0
 2742 0bd2 23A60788 		sw	zero,-1908(a5)
 755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 2743              		.loc 2 755 13 is_stmt 1
 755:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 2744              		.loc 2 755 79 is_stmt 0
 2745 0bd6 23A80788 		sw	zero,-1904(a5)
 760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 2746              		.loc 2 760 13 is_stmt 1
 760:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg0.expert_dlycnt_load_reg0=\
 2747              		.loc 2 760 102 is_stmt 0
 2748 0bda 23A6D78C 		sw	a3,-1844(a5)
 761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 2749              		.loc 2 761 13 is_stmt 1
 761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xFFFFFFFFU;   /* load output delays */
 2750              		.loc 2 761 79 is_stmt 0
 2751 0bde 23A6E788 		sw	a4,-1908(a5)
 763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 2752              		.loc 2 763 13 is_stmt 1
 763:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0xF;           /* (ECC) - load output delays */
 2753              		.loc 2 763 79 is_stmt 0
 2754 0be2 23A8B788 		sw	a1,-1904(a5)
 765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 2755              		.loc 2 765 13 is_stmt 1
 765:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* clear */
 2756              		.loc 2 765 79 is_stmt 0
 2757 0be6 23A60788 		sw	zero,-1908(a5)
 767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 2758              		.loc 2 767 13 is_stmt 1
 767:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0;           /* (ECC) clear */
 2759              		.loc 2 767 79 is_stmt 0
 2760 0bea 23A80788 		sw	zero,-1904(a5)
 770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2761              		.loc 2 770 13 is_stmt 1
 770:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2762              		.loc 2 770 102 is_stmt 0
 2763 0bee 23A6078C 		sw	zero,-1844(a5)
 772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 2764              		.loc 2 772 13 is_stmt 1
 772:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x0000003FU;
 2765              		.loc 2 772 78 is_stmt 0
 2766 0bf2 23A0C78A 		sw	a2,-1888(a5)
 774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2767              		.loc 2 774 13 is_stmt 1
 774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2768              		.loc 2 774 78 is_stmt 0
 2769 0bf6 23A0078A 		sw	zero,-1888(a5)
 778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2770              		.loc 2 778 13 is_stmt 1
 778:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     0x00000000U;
 2771              		.loc 2 778 78 is_stmt 0
 2772 0bfa 23AC0786 		sw	zero,-1928(a5)
 780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2773              		.loc 2 780 13 is_stmt 1
 780:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 2774              		.loc 2 780 32 is_stmt 0
 2775 0bfe C147     		li	a5,16
 2776 0c00 6FF0EFDC 		j	.L319
 2777              	.LVL60:
 2778              	.L81:
 800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 tip_cfg_params;
 2779              		.loc 2 800 17 is_stmt 1
 800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 tip_cfg_params;
 2780              		.loc 2 800 66 is_stmt 0
 2781 0c04 97070000 		lla	a5,.LANCHOR4
 2781      93870700 
 2782 0c0c 9843     		lw	a4,0(a5)
 2783 0c0e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2783      93870700 
 2784 0c16 9C63     		ld	a5,0(a5)
 2785 0c18 8566     		li	a3,4096
 2786 0c1a B697     		add	a5,a5,a3
 2787 0c1c 23A8E78C 		sw	a4,-1840(a5)
 802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2788              		.loc 2 802 17 is_stmt 1
 802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2789              		.loc 2 802 25 is_stmt 0
 2790 0c20 C167     		li	a5,65536
 2791 0c22 FD17     		addi	a5,a5,-1
 2792 0c24 17070000 		sw	a5,.LANCHOR11,a4
 2792      2320F700 
 804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 2793              		.loc 2 804 17 is_stmt 1
 2794              	.LVL61:
 2795              	.LBE277:
 2796              	.LBE287:
4385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 2797              		.loc 2 4385 5
4386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 2798              		.loc 2 4386 5
4407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 2799              		.loc 2 4407 5
 2800              	.LBB288:
 2801              	.LBB278:
 813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 2802              		.loc 2 813 21
 813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 2803              		.loc 2 813 40 is_stmt 0
 2804 0c2c C547     		li	a5,17
 2805 0c2e 6FF00FDA 		j	.L319
 2806              	.L80:
 2807              	.LBB139:
 842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 bclk_answer = 0U;
 2808              		.loc 2 842 17 is_stmt 1
 843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 2809              		.loc 2 843 17
 843:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 2810              		.loc 2 843 29 is_stmt 0
 2811 0c32 97070000 		sw	zero,.LANCHOR12,a5
 2811      23A00700 
 2812              	.LBB140:
 848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t rx_current=0U;
 2813              		.loc 2 848 21 is_stmt 1
 2814              	.LVL62:
 849:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_count[8U]={0U,0U,0U,0U,0U,0U,0U,0U};
 2815              		.loc 2 849 21
 850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_index=0U;
 2816              		.loc 2 850 21
 2817              	.LBB141:
 2818              	.LBB142:
 862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 2819              		.loc 2 862 40 is_stmt 0
 2820 0c3a 97070000 		lla	a5,MSS_SCB_DDR_PLL
 2820      93870700 
 2821 0c42 8C63     		ld	a1,0(a5)
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2822              		.loc 2 873 84
 2823 0c44 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 2823      93870700 
 2824 0c4c 8863     		ld	a0,0(a5)
 2825              	.LVL63:
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 2826              		.loc 2 858 59
 2827 0c4e 1166     		li	a2,16384
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2828              		.loc 2 873 84
 2829 0c50 8567     		li	a5,4096
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 2830              		.loc 2 858 59
 2831 0c52 130F0680 		addi	t5,a2,-2048
 2832              	.LBE142:
 2833              	.LBE141:
 850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t answer_index=0U;
 2834              		.loc 2 850 30
 2835 0c56 82F0     		sd	zero,96(sp)
 2836 0c58 82F4     		sd	zero,104(sp)
 2837 0c5a 82F8     		sd	zero,112(sp)
 2838 0c5c 82FC     		sd	zero,120(sp)
 851:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2839              		.loc 2 851 21 is_stmt 1
 2840              	.LVL64:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2841              		.loc 2 854 21
 2842              	.LBB150:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2843              		.loc 2 854 26
 2844              	.LBB145:
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2845              		.loc 2 873 57 is_stmt 0
 2846 0c5e 0143     		li	t1,0
 2847 0c60 8148     		li	a7,0
 2848              	.LBE145:
 2849              	.LBE150:
 848:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t rx_current=0U;
 2850              		.loc 2 848 30
 2851 0c62 0D47     		li	a4,3
 2852              	.LBB151:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2853              		.loc 2 854 35
 2854 0c64 8146     		li	a3,0
 2855              	.LBB146:
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 2856              		.loc 2 858 59
 2857 0c66 856E     		li	t4,4096
 862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 2858              		.loc 2 862 52
 2859 0c68 0D06     		addi	a2,a2,3
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2860              		.loc 2 873 84
 2861 0c6a 3E95     		add	a0,a0,a5
 2862              	.LBB143:
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2863              		.loc 2 884 25
 2864 0c6c A14F     		li	t6,8
 2865              	.LBE143:
 2866              	.LBE146:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2867              		.loc 2 854 21
 2868 0c6e 130E0032 		li	t3,800
 2869              	.LVL65:
 2870              	.L101:
 2871              	.LBB147:
 857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 2872              		.loc 2 857 25 is_stmt 1
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 2873              		.loc 2 858 25
 862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 2874              		.loc 2 862 25
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 2875              		.loc 2 858 59 is_stmt 0
 2876 0c72 9B97B600 		slliw	a5,a3,11
 2877 0c76 BB87D701 		addw	a5,a5,t4
 857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase = ((i+2U) & 0x07UL ) << 11U;
 2878              		.loc 2 857 58
 2879 0c7a 1B988600 		slliw	a6,a3,8
 2880 0c7e 13780870 		andi	a6,a6,1792
 858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /*
 2881              		.loc 2 858 59
 2882 0c82 B3F7E701 		and	a5,a5,t5
 862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00000003UL | bclk_phase | bclk90_phase);
 2883              		.loc 2 862 52
 2884 0c86 B3E70701 		or	a5,a5,a6
 2885 0c8a 8127     		sext.w	a5,a5
 2886 0c8c 33E8C700 		or	a6,a5,a2
 2887 0c90 23A00503 		sw	a6,32(a1)
 863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 2888              		.loc 2 863 25 is_stmt 1
 863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ = (0x00004003UL | bclk_phase | bclk90_phase);
 2889              		.loc 2 863 52 is_stmt 0
 2890 0c94 93E73700 		ori	a5,a5,3
 2891 0c98 9CD1     		sw	a5,32(a1)
 864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2892              		.loc 2 864 25 is_stmt 1
 864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 2893              		.loc 2 864 52 is_stmt 0
 2894 0c9a 23A00503 		sw	a6,32(a1)
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2895              		.loc 2 873 25 is_stmt 1
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2896              		.loc 2 873 84 is_stmt 0
 2897 0c9e 8327C58A 		lw	a5,-1876(a0)
 875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2898              		.loc 2 875 44
 2899 0ca2 1347F7FF 		not	a4,a4
 2900              	.LVL66:
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2901              		.loc 2 873 112
 2902 0ca6 9BD7C700 		srliw	a5,a5,12
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2903              		.loc 2 873 36
 2904 0caa 8D8B     		andi	a5,a5,3
 2905              	.LVL67:
 875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2906              		.loc 2 875 25 is_stmt 1
 875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2907              		.loc 2 875 28 is_stmt 0
 2908 0cac 7D8F     		and	a4,a4,a5
 2909 0cae 19CB     		beq	a4,zero,.L98
 877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             /* increment the answer count for this index */
 2910              		.loc 2 877 29 is_stmt 1
 2911              	.LVL68:
 879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 2912              		.loc 2 879 29
 879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 2913              		.loc 2 879 55 is_stmt 0
 2914 0cb0 13F77600 		andi	a4,a3,7
 2915 0cb4 0A07     		slli	a4,a4,2
 2916 0cb6 0001     		addi	s0,sp,128
 2917 0cb8 2297     		add	a4,s0,a4
 2918 0cba 032807FE 		lw	a6,-32(a4)
 2919 0cbe 0528     		addiw	a6,a6,1
 2920 0cc0 232007FF 		sw	a6,-32(a4)
 2921              	.LVL69:
 2922              	.L98:
 2923 0cc4 13080106 		addi	a6,sp,96
 2924              	.LBE147:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2925              		.loc 2 854 35
 2926 0cc8 8142     		li	t0,0
 2927 0cca 0147     		li	a4,0
 2928              	.L100:
 2929              	.LVL70:
 2930              	.LBB148:
 2931              	.LBB144:
 887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 2932              		.loc 2 887 29 is_stmt 1
 887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 2933              		.loc 2 887 45 is_stmt 0
 2934 0ccc 83230800 		lw	t2,0(a6)
 887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 2935              		.loc 2 887 32
 2936 0cd0 63F57200 		bleu	t2,t0,.L99
 889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 max=answer_count[j];
 2937              		.loc 2 889 45
 2938 0cd4 BA88     		mv	a7,a4
 887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 2939              		.loc 2 887 32
 2940 0cd6 9E82     		mv	t0,t2
 2941              	.LVL71:
 2942 0cd8 0543     		li	t1,1
 2943              	.L99:
 2944              	.LVL72:
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2945              		.loc 2 884 50
 2946 0cda 0527     		addiw	a4,a4,1
 2947              	.LVL73:
 2948 0cdc 1108     		addi	a6,a6,4
 884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 2949              		.loc 2 884 25
 2950 0cde E317F7FF 		bne	a4,t6,.L100
 2951              	.LBE144:
 2952              	.LBE148:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2953              		.loc 2 854 56
 2954 0ce2 8526     		addiw	a3,a3,1
 2955              	.LVL74:
 2956              	.LBB149:
 873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* IF WE FOUND A TRANSITION, BREAK THE LOOP */
 2957              		.loc 2 873 36
 2958 0ce4 1B870700 		sext.w	a4,a5
 2959              	.LBE149:
 854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 2960              		.loc 2 854 21
 2961 0ce8 E395C6F9 		bne	a3,t3,.L101
 2962 0cec 63060300 		beq	t1,zero,.L102
 2963 0cf0 97070000 		sw	a7,.LANCHOR12,a5
 2963      23A01701 
 2964              	.LVL75:
 2965              	.L102:
 2966              	.LBE151:
 2967              	.LBE140:
 895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 2968              		.loc 2 895 17 is_stmt 1
 895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
 2969              		.loc 2 895 36 is_stmt 0
 2970 0cf8 C947     		li	a5,18
 2971 0cfa 6FF04FCD 		j	.L319
 2972              	.LVL76:
 2973              	.L79:
 2974              	.LBB152:
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 2975              		.loc 2 906 25 is_stmt 1
 2976              	.LBE152:
 2977              	.LBE139:
 2978              	.LBE278:
 2979              	.LBE288:
4417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 2980              		.loc 2 4417 5
4418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 2981              		.loc 2 4418 5
4440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 2982              		.loc 2 4440 5
 2983              	.LBB289:
 2984              	.LBB279:
 2985              	.LBB181:
 2986              	.LBB178:
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 2987              		.loc 2 906 51 is_stmt 0
 2988 0cfe 97070000 		lla	a5,.LANCHOR12
 2988      93870700 
 2989 0d06 9843     		lw	a4,0(a5)
 2990              	.LVL77:
 907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 2991              		.loc 2 907 25 is_stmt 1
 2992              	.LBE178:
 2993              	.LBE181:
 2994              	.LBE279:
 2995              	.LBE289:
4417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 2996              		.loc 2 4417 5
4418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 2997              		.loc 2 4418 5
4440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 2998              		.loc 2 4440 5
 2999              	.LBB290:
 3000              	.LBB280:
 3001              	.LBB182:
 3002              	.LBB179:
 908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 3003              		.loc 2 908 25
 907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3004              		.loc 2 907 95 is_stmt 0
 3005 0d08 9166     		li	a3,16384
 3006 0d0a 13860680 		addi	a2,a3,-2048
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 3007              		.loc 2 906 51
 3008 0d0e 9B075700 		addiw	a5,a4,5
 907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3009              		.loc 2 907 78
 3010 0d12 1D27     		addiw	a4,a4,7
 3011              	.LVL78:
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 3012              		.loc 2 906 94
 3013 0d14 9B978700 		slliw	a5,a5,8
 907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3014              		.loc 2 907 95
 3015 0d18 1B17B700 		slliw	a4,a4,11
 3016              	.LVL79:
 3017 0d1c 718F     		and	a4,a4,a2
 906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=((bclk_answer+bclk_sclk_offset(ddr_type)+2U)  & 0x07UL ) << 11
 3018              		.loc 2 906 94
 3019 0d1e 93F70770 		andi	a5,a5,1792
 908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 3020              		.loc 2 908 57
 3021 0d22 D98F     		or	a5,a5,a4
 908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 3022              		.loc 2 908 40
 3023 0d24 17070000 		lla	a4,MSS_SCB_DDR_PLL
 3023      13070700 
 3024 0d2c 03390700 		ld	s2,0(a4)
 908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 3025              		.loc 2 908 57
 3026 0d30 8127     		sext.w	a5,a5
 3027 0d32 13873600 		addi	a4,a3,3
 3028 0d36 5D8F     		or	a4,a5,a4
 3029 0d38 2320E902 		sw	a4,32(s2)
 909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3030              		.loc 2 909 25 is_stmt 1
 909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3031              		.loc 2 909 57 is_stmt 0
 3032 0d3c 93E73700 		ori	a5,a5,3
 3033 0d40 2320F902 		sw	a5,32(s2)
 910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3034              		.loc 2 910 25 is_stmt 1
 918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 3035              		.loc 2 918 54 is_stmt 0
 3036 0d44 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3036      93870700 
 3037 0d4c 8063     		ld	s0,0(a5)
 910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3038              		.loc 2 910 57
 3039 0d4e 2320E902 		sw	a4,32(s2)
 918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 3040              		.loc 2 918 21 is_stmt 1
 3041              	.LBB153:
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 3042              		.loc 2 926 74 is_stmt 0
 3043 0d52 056A     		li	s4,4096
 3044              	.LBE153:
 918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 3045              		.loc 2 918 30
 3046 0d54 83294430 		lw	s3,772(s0)
 919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3047              		.loc 2 919 66
 3048 0d58 83244418 		lw	s1,388(s0)
 3049              	.LBB175:
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 3050              		.loc 2 926 74
 3051 0d5c 229A     		add	s4,s0,s4
 3052              	.LBE175:
 918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     uint32_t ca_vref=(CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS >>12)&0x3F;
 3053              		.loc 2 918 30
 3054 0d5e 9B870900 		sext.w	a5,s3
 3055 0d62 3EE0     		sd	a5,0(sp)
 3056              	.LVL80:
 919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3057              		.loc 2 919 21 is_stmt 1
 919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3058              		.loc 2 919 76 is_stmt 0
 3059 0d64 9BD7C400 		srliw	a5,s1,12
 3060 0d68 3EC4     		sw	a5,8(sp)
 3061              	.LVL81:
 3062              	.LBB176:
 923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t vref_answer;
 3063              		.loc 2 923 25 is_stmt 1
 924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t transition_a5_min_last = 129U;
 3064              		.loc 2 924 25
 925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 3065              		.loc 2 925 25
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 3066              		.loc 2 926 25
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 3067              		.loc 2 926 74 is_stmt 0
 3068 0d6a 8547     		li	a5,1
 3069              	.LVL82:
 3070 0d6c 232CFA86 		sw	a5,-1928(s4)
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3071              		.loc 2 927 25 is_stmt 1
 3072              	.LBB154:
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3073              		.loc 2 927 30
 3074              	.LVL83:
 3075              	.LBE154:
 926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 3076              		.loc 2 926 74 is_stmt 0
 3077 0d70 130C0008 		li	s8,128
 925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000001U;
 3078              		.loc 2 925 34
 3079 0d74 930C1008 		li	s9,129
 3080              	.LVL84:
 3081              	.L121:
 3082 0d78 93070008 		li	a5,128
 3083 0d7c BB878741 		subw	a5,a5,s8
 3084              	.LVL85:
 3085              	.LBB173:
 3086              	.LBB155:
 929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 3087              		.loc 2 929 29 is_stmt 1
 929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 3088              		.loc 2 929 62 is_stmt 0
 3089 0d80 2322F464 		sw	a5,1604(s0)
 930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t break_loop=1;
 3090              		.loc 2 930 29 is_stmt 1
 3091              	.LBB156:
 3092              	.LBB157:
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3093              		.loc 2 950 81 is_stmt 0
 3094 0d84 371BFCFF 		li	s6,-258048
 3095              	.LBE157:
 3096              	.LBE156:
 930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t break_loop=1;
 3097              		.loc 2 930 62
 3098 0d88 2326F464 		sw	a5,1612(s0)
 931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t in_window=0;
 3099              		.loc 2 931 29 is_stmt 1
 3100              	.LVL86:
 932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer=128;
 3101              		.loc 2 932 29
 933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t vref=5;vref <30;vref++) //begin vref training
 3102              		.loc 2 933 29
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3103              		.loc 2 934 25
 3104              	.LBB169:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3105              		.loc 2 934 30
 3106              	.LBB166:
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3107              		.loc 2 950 81 is_stmt 0
 3108 0d8c 9307FBFF 		addi	a5,s6,-1
 3109              	.LVL87:
 3110              	.LBE166:
 3111              	.LBE169:
 930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t break_loop=1;
 3112              		.loc 2 930 62
 3113 0d90 E68D     		mv	s11,s9
 931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t in_window=0;
 3114              		.loc 2 931 38
 3115 0d92 854B     		li	s7,1
 932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             vref_answer=128;
 3116              		.loc 2 932 38
 3117 0d94 014D     		li	s10,0
 3118              	.LBB170:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3119              		.loc 2 934 39
 3120 0d96 954A     		li	s5,5
 3121              	.LBB167:
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3122              		.loc 2 950 81
 3123 0d98 3EE8     		sd	a5,16(sp)
 3124              	.LVL88:
 3125              	.L119:
 936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5_min=128;
 3126              		.loc 2 936 29 is_stmt 1
 937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t rx_a5_last,rx_a5;
 3127              		.loc 2 937 29
 938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5;
 3128              		.loc 2 938 29
 939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t range_a5=0;
 3129              		.loc 2 939 29
 940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3130              		.loc 2 940 29
 942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3131              		.loc 2 942 29
 942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3132              		.loc 2 942 31 is_stmt 0
 3133 0d9a 93071008 		li	a5,129
 3134 0d9e 6394FD00 		bne	s11,a5,.L103
 944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 3135              		.loc 2 944 55
 3136 0da2 930D0008 		li	s11,128
 3137              	.LVL89:
 3138              	.L103:
 947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             //SET VREF HERE
 3139              		.loc 2 947 29 is_stmt 1
 947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             //SET VREF HERE
 3140              		.loc 2 947 60 is_stmt 0
 3141 0da6 B70C023E 		li	s9,1040318464
 3142 0daa 23A00C00 		sw	zero,0(s9)
 949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 3143              		.loc 2 949 29 is_stmt 1
 3144 0dae 1305C012 		li	a0,300
 3145 0db2 97000000 		call	delay
 3145      E7800000 
 3146              	.LVL90:
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3147              		.loc 2 950 29
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3148              		.loc 2 950 71 is_stmt 0
 3149 0dba 03274418 		lw	a4,388(s0)
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3150              		.loc 2 950 81
 3151 0dbe C267     		ld	a5,16(sp)
 952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 3152              		.loc 2 952 29
 3153 0dc0 1305C012 		li	a0,300
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3154              		.loc 2 950 71
 3155 0dc4 0127     		sext.w	a4,a4
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3156              		.loc 2 950 81
 3157 0dc6 7D8F     		and	a4,a4,a5
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3158              		.loc 2 950 96
 3159 0dc8 9B97CA00 		slliw	a5,s5,12
 3160 0dcc 5D8F     		or	a4,a4,a5
 950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 3161              		.loc 2 950 41
 3162 0dce B7070400 		li	a5,262144
 3163 0dd2 5D8F     		or	a4,a4,a5
 3164 0dd4 0127     		sext.w	a4,a4
 3165              	.LVL91:
 951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 3166              		.loc 2 951 29 is_stmt 1
 951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 3167              		.loc 2 951 65 is_stmt 0
 3168 0dd6 2322E418 		sw	a4,388(s0)
 952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 3169              		.loc 2 952 29 is_stmt 1
 3170 0dda 97000000 		call	delay
 3170      E7800000 
 3171              	.LVL92:
 953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 3172              		.loc 2 953 29
 953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             delay(DELAY_CYCLES_500_NS);
 3173              		.loc 2 953 60 is_stmt 0
 3174 0de2 8547     		li	a5,1
 3175 0de4 23A0FC00 		sw	a5,0(s9)
 954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3176              		.loc 2 954 29 is_stmt 1
 3177 0de8 1305C012 		li	a0,300
 3178 0dec 97000000 		call	delay
 3178      E7800000 
 3179              	.LVL93:
 960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3180              		.loc 2 960 29
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3181              		.loc 2 962 29
 3182              	.LBB158:
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3183              		.loc 2 962 34
 3184              	.LBE158:
 954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3185              		.loc 2 954 29 is_stmt 0
 3186 0df4 514B     		li	s6,20
 937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t rx_a5_last,rx_a5;
 3187              		.loc 2 937 38
 3188 0df6 930C0008 		li	s9,128
 936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             uint32_t transition_a5_min=128;
 3189              		.loc 2 936 38
 3190 0dfa 8149     		li	s3,0
 3191              	.LBB164:
 968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3192              		.loc 2 968 100
 3193 0dfc B7041800 		li	s1,1572864
 3194              	.LVL94:
 3195              	.L112:
 966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3196              		.loc 2 966 33 is_stmt 1
 966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3197              		.loc 2 966 110 is_stmt 0
 3198 0e00 23240A88 		sw	zero,-1912(s4)
 967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3199              		.loc 2 967 33 is_stmt 1
 967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3200              		.loc 2 967 100 is_stmt 0
 3201 0e04 23280A88 		sw	zero,-1904(s4)
 968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3202              		.loc 2 968 33 is_stmt 1
 968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3203              		.loc 2 968 100 is_stmt 0
 3204 0e08 23289A88 		sw	s1,-1904(s4)
 969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3205              		.loc 2 969 33 is_stmt 1
 969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3206              		.loc 2 969 100 is_stmt 0
 3207 0e0c 23280A88 		sw	zero,-1904(s4)
 972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3208              		.loc 2 972 33 is_stmt 1
 972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3209              		.loc 2 972 110 is_stmt 0
 3210 0e10 23249A88 		sw	s1,-1912(s4)
 973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3211              		.loc 2 973 33 is_stmt 1
 973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3212              		.loc 2 973 100 is_stmt 0
 3213 0e14 23280A88 		sw	zero,-1904(s4)
 974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3214              		.loc 2 974 33 is_stmt 1
 974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 
 3215              		.loc 2 974 100 is_stmt 0
 3216 0e18 23289A88 		sw	s1,-1904(s4)
 975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3217              		.loc 2 975 33 is_stmt 1
 975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3218              		.loc 2 975 100 is_stmt 0
 3219 0e1c 23280A88 		sw	zero,-1904(s4)
 978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 transition_a5=0;
 3220              		.loc 2 978 33 is_stmt 1
 3221              	.LVL95:
 979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 deltat=128;
 3222              		.loc 2 979 33
 980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 delay(DELAY_CYCLES_500_NS);
 3223              		.loc 2 980 33
 981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3224              		.loc 2 981 33
 3225 0e20 1305C012 		li	a0,300
 3226 0e24 97000000 		call	delay
 3226      E7800000 
 3227              	.LVL96:
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3228              		.loc 2 983 33
 3229              	.LBB159:
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3230              		.loc 2 983 38
 3231              	.LBE159:
 978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 transition_a5=0;
 3232              		.loc 2 978 43 is_stmt 0
 3233 0e2c BD45     		li	a1,15
 3234              	.LBB160:
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3235              		.loc 2 983 47
 3236 0e2e 0147     		li	a4,0
 3237              	.LBE160:
 979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 deltat=128;
 3238              		.loc 2 979 46
 3239 0e30 0148     		li	a6,0
 3240              	.LVL97:
 3241              	.L108:
 3242              	.LBB161:
 985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 3243              		.loc 2 985 104
 3244 0e32 23200A88 		sw	zero,-1920(s4)
 986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 3245              		.loc 2 986 104
 3246 0e36 23209A88 		sw	s1,-1920(s4)
 987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     delay(DELAY_CYCLES_500_NS);
 3247              		.loc 2 987 104
 3248 0e3a 23200A88 		sw	zero,-1920(s4)
 988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_ad
 3249              		.loc 2 988 37
 3250 0e3e 1305C012 		li	a0,300
 3251 0e42 42F4     		sd	a6,40(sp)
 3252 0e44 2EF0     		sd	a1,32(sp)
 3253 0e46 3AEC     		sd	a4,24(sp)
 3254              	.LVL98:
 985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 3255              		.loc 2 985 37 is_stmt 1
 986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_r
 3256              		.loc 2 986 37
 987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     delay(DELAY_CYCLES_500_NS);
 3257              		.loc 2 987 37
 988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_ad
 3258              		.loc 2 988 37
 3259 0e48 97000000 		call	delay
 3259      E7800000 
 3260              	.LVL99:
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3261              		.loc 2 989 37
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3262              		.loc 2 989 90 is_stmt 0
 3263 0e50 8327CA8A 		lw	a5,-1876(s4)
 991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        if (((i - transition_a5) > 8) ){ //was 8 ////////////
 3264              		.loc 2 991 40
 3265 0e54 2278     		ld	a6,40(sp)
 3266 0e56 6267     		ld	a4,24(sp)
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3267              		.loc 2 989 127
 3268 0e58 9BD78700 		srliw	a5,a5,8
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3269              		.loc 2 989 43
 3270 0e5c 8D8B     		andi	a5,a5,3
 3271              	.LVL100:
 991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        if (((i - transition_a5) > 8) ){ //was 8 ////////////
 3272              		.loc 2 991 37 is_stmt 1
 991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                        if (((i - transition_a5) > 8) ){ //was 8 ////////////
 3273              		.loc 2 991 40 is_stmt 0
 3274 0e5e 8275     		ld	a1,32(sp)
 3275 0e60 63040802 		beq	a6,zero,.L104
 992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                            break;
 3276              		.loc 2 992 40 is_stmt 1
 992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                            break;
 3277              		.loc 2 992 48 is_stmt 0
 3278 0e64 3B050741 		subw	a0,a4,a6
 992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                            break;
 3279              		.loc 2 992 43
 3280 0e68 A146     		li	a3,8
 3281 0e6a 63F3A61A 		bleu	a0,a3,.L308
 3282              	.LVL101:
 3283              	.L105:
 3284              	.LBE161:
1022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     {
 3285              		.loc 2 1022 37 is_stmt 1
 3286 0e6e C287     		mv	a5,a6
 3287              	.LVL102:
 3288 0e70 63733801 		bgeu	a6,s3,.L110
 3289 0e74 CE87     		mv	a5,s3
 3290              	.L110:
 3291 0e76 9B890700 		sext.w	s3,a5
 3292              	.LVL103:
1026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     {
 3293              		.loc 2 1026 37
 3294 0e7a C287     		mv	a5,a6
 3295              	.LVL104:
 3296 0e7c 63F30C01 		bleu	a6,s9,.L111
 3297 0e80 E687     		mv	a5,s9
 3298              	.L111:
 3299 0e82 9B8C0700 		sext.w	s9,a5
 3300              	.LVL105:
 3301 0e86 29A8     		j	.L109
 3302              	.LVL106:
 3303              	.L104:
 3304              	.LBB162:
 997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          // if ( ((rx_a5 ^ rx_a5_last) & (~rx_a5) )  ){
 3305              		.loc 2 997 37
 999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              transition_a5 = i;
 3306              		.loc 2 999 42
 999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              transition_a5 = i;
 3307              		.loc 2 999 69 is_stmt 0
 3308 0e88 13C8F5FF 		not	a6,a1
 3309 0e8c 3378F800 		and	a6,a6,a5
 999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              transition_a5 = i;
 3310              		.loc 2 999 45
 3311 0e90 631A0818 		bne	a6,zero,.L218
 3312              	.LVL107:
 3313              	.L314:
 989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3314              		.loc 2 989 43
 3315 0e94 BE85     		mv	a1,a5
 3316              	.L107:
 3317              	.LVL108:
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3318              		.loc 2 983 72
 3319 0e96 0527     		addiw	a4,a4,1
 983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3320              		.loc 2 983 33
 3321 0e98 E36D87F9 		bltu	a4,s8,.L108
 3322              	.LBE162:
1020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3323              		.loc 2 1020 33 is_stmt 1
1020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3324              		.loc 2 1020 36 is_stmt 0
 3325 0e9c E31908FC 		bne	a6,zero,.L105
 3326              	.LVL109:
 3327              	.L109:
 3328 0ea0 7D3B     		addiw	s6,s6,-1
 3329              	.LVL110:
 962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3330              		.loc 2 962 29
 3331 0ea2 E31F0BF4 		bne	s6,zero,.L112
 3332              	.LBE164:
1033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (transition_a5_min < 10){
 3333              		.loc 2 1033 29 is_stmt 1
1034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break_loop=0;
 3334              		.loc 2 1034 32 is_stmt 0
 3335 0ea6 2547     		li	a4,9
1033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             if (transition_a5_min < 10){
 3336              		.loc 2 1033 37
 3337 0ea8 BB879941 		subw	a5,s3,s9
 3338              	.LVL111:
1034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break_loop=0;
 3339              		.loc 2 1034 29 is_stmt 1
1034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 break_loop=0;
 3340              		.loc 2 1034 32 is_stmt 0
 3341 0eac 63639701 		bgtu	s9,a4,.L113
1035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 3342              		.loc 2 1035 43
 3343 0eb0 814B     		li	s7,0
 3344              	.LVL112:
 3345              	.L113:
1039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3346              		.loc 2 1039 29 is_stmt 1
1039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3347              		.loc 2 1039 32 is_stmt 0
 3348 0eb2 1547     		li	a4,5
 3349 0eb4 636DF716 		bgtu	a5,a4,.L114
1042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3350              		.loc 2 1042 33 is_stmt 1
1042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3351              		.loc 2 1042 36 is_stmt 0
 3352 0eb8 63F89D17 		bgeu	s11,s9,.L115
1044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3353              		.loc 2 1044 37 is_stmt 1
1044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3354              		.loc 2 1044 43 is_stmt 0
 3355 0ebc BB87BC41 		subw	a5,s9,s11
 3356              	.LVL113:
 3357              	.L116:
1050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3358              		.loc 2 1050 33 is_stmt 1
1050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3359              		.loc 2 1050 36 is_stmt 0
 3360 0ec0 1547     		li	a4,5
 3361 0ec2 6367F700 		bgtu	a5,a4,.L117
1052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3362              		.loc 2 1052 37 is_stmt 1
1052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3363              		.loc 2 1052 57 is_stmt 0
 3364 0ec6 1B1D1D00 		slliw	s10,s10,1
 3365              	.LVL114:
1052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3366              		.loc 2 1052 46
 3367 0eca 136D1D00 		ori	s10,s10,1
 3368 0ece 012D     		sext.w	s10,s10
 3369              	.LVL115:
 3370              	.L117:
1071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3371              		.loc 2 1071 29 is_stmt 1
1073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3372              		.loc 2 1073 33
1073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3373              		.loc 2 1073 36 is_stmt 0
 3374 0ed0 93773D00 		andi	a5,s10,3
 3375 0ed4 0D47     		li	a4,3
 3376 0ed6 638FE714 		beq	a5,a4,.L219
1081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3377              		.loc 2 1081 29 is_stmt 1
 3378              	.LVL116:
 3379              	.LBE167:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3380              		.loc 2 934 59 is_stmt 0
 3381 0eda 852A     		addiw	s5,s5,1
 3382              	.LVL117:
 934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3383              		.loc 2 934 25
 3384 0edc F947     		li	a5,30
 3385 0ede 9B8D0C00 		sext.w	s11,s9
 3386 0ee2 E39CFAEA 		bne	s5,a5,.L119
 3387              	.LBE170:
 933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for (uint32_t vref=5;vref <30;vref++) //begin vref training
 3388              		.loc 2 933 40
 3389 0ee6 930A0008 		li	s5,128
 3390              	.LVL118:
 3391              	.L118:
1083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3392              		.loc 2 1083 29 is_stmt 1
1083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             {
 3393              		.loc 2 1083 32 is_stmt 0
 3394 0eea 63970B00 		bne	s7,zero,.L120
 3395              	.LVL119:
 3396 0eee 6D3C     		addiw	s8,s8,-5
 3397              	.LVL120:
 3398              	.LBE155:
 927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3399              		.loc 2 927 25
 3400 0ef0 93072006 		li	a5,98
 3401 0ef4 E312FCE8 		bne	s8,a5,.L121
 3402              	.L120:
 3403              	.LBE173:
1099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* SET VREF HERE */
 3404              		.loc 2 1099 25 is_stmt 1
1099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* SET VREF HERE */
 3405              		.loc 2 1099 56 is_stmt 0
 3406 0ef8 B707023E 		li	a5,1040318464
 3407 0efc 23A00700 		sw	zero,0(a5)
1101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if(vref_answer == 128U)
 3408              		.loc 2 1101 25 is_stmt 1
 3409 0f00 1305C012 		li	a0,300
 3410 0f04 97000000 		call	delay
 3410      E7800000 
 3411              	.LVL121:
1102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3412              		.loc 2 1102 25
 3413 0f0c B717FCFF 		li	a5,-258048
 3414 0f10 1387F7FF 		addi	a4,a5,-1
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3415              		.loc 2 1105 71 is_stmt 0
 3416 0f14 83274418 		lw	a5,388(s0)
1102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3417              		.loc 2 1102 27
 3418 0f18 93060008 		li	a3,128
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3419              		.loc 2 1105 71
 3420 0f1c 8127     		sext.w	a5,a5
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3421              		.loc 2 1105 81
 3422 0f1e F98F     		and	a5,a5,a4
1102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 3423              		.loc 2 1102 27
 3424 0f20 639CDA10 		bne	s5,a3,.L122
1104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 3425              		.loc 2 1104 29 is_stmt 1
 3426              	.LVL122:
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3427              		.loc 2 1105 29
1105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3428              		.loc 2 1105 41 is_stmt 0
 3429 0f24 37070500 		li	a4,327680
 3430 0f28 D98F     		or	a5,a5,a4
 3431              	.LVL123:
 3432              	.L123:
1113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 3433              		.loc 2 1113 25 is_stmt 1
1113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 3434              		.loc 2 1113 61 is_stmt 0
 3435 0f2a 2322F418 		sw	a5,388(s0)
1114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 3436              		.loc 2 1114 25 is_stmt 1
 3437 0f2e 1305C012 		li	a0,300
 3438 0f32 97000000 		call	delay
 3438      E7800000 
 3439              	.LVL124:
1115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_MICRO);
 3440              		.loc 2 1115 25
1115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_MICRO);
 3441              		.loc 2 1115 56 is_stmt 0
 3442 0f3a 370A023E 		li	s4,1040318464
 3443 0f3e 854A     		li	s5,1
1116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3444              		.loc 2 1116 25
 3445 0f40 37950400 		li	a0,299008
 3446 0f44 1305053E 		addi	a0,a0,992
1115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_MICRO);
 3447              		.loc 2 1115 56
 3448 0f48 23205A01 		sw	s5,0(s4)
1116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3449              		.loc 2 1116 25 is_stmt 1
 3450 0f4c 97000000 		call	delay
 3450      E7800000 
 3451              	.LVL125:
 3452              	.LBE176:
1120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 3453              		.loc 2 1120 21
1124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 3454              		.loc 2 1124 26
1131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 3455              		.loc 2 1131 25
1132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 3456              		.loc 2 1132 25
1132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 3457              		.loc 2 1132 51 is_stmt 0
 3458 0f54 83270902 		lw	a5,32(s2)
 3459              	.LVL126:
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3460              		.loc 2 1133 25 is_stmt 1
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3461              		.loc 2 1133 53 is_stmt 0
 3462 0f58 83260902 		lw	a3,32(s2)
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3463              		.loc 2 1133 65
 3464 0f5c 1167     		li	a4,16384
 3465 0f5e 13060780 		addi	a2,a4,-2048
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3466              		.loc 2 1133 53
 3467 0f62 8126     		sext.w	a3,a3
 3468              	.LVL127:
1134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 3469              		.loc 2 1134 25 is_stmt 1
1133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3470              		.loc 2 1133 65 is_stmt 0
 3471 0f64 F18E     		and	a3,a3,a2
 3472              	.LVL128:
1132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 3473              		.loc 2 1132 63
 3474 0f66 93F70770 		andi	a5,a5,1792
 3475              	.LVL129:
1134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase
 3476              		.loc 2 1134 57
 3477 0f6a D58F     		or	a5,a5,a3
 3478 0f6c 7D07     		addi	a4,a4,31
 3479 0f6e 5D8F     		or	a4,a5,a4
 3480 0f70 2320E902 		sw	a4,32(s2)
1135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3481              		.loc 2 1135 25 is_stmt 1
1135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase
 3482              		.loc 2 1135 57 is_stmt 0
 3483 0f74 93E7F701 		ori	a5,a5,31
 3484 0f78 2320F902 		sw	a5,32(s2)
1136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 3485              		.loc 2 1136 25 is_stmt 1
1136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 3486              		.loc 2 1136 57 is_stmt 0
 3487 0f7c 2320E902 		sw	a4,32(s2)
1137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 3488              		.loc 2 1137 25 is_stmt 1
 3489 0f80 1305C012 		li	a0,300
 3490 0f84 97000000 		call	delay
 3490      E7800000 
 3491              	.LVL130:
1144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3492              		.loc 2 1144 21
1145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3493              		.loc 2 1145 21 is_stmt 0
 3494 0f8c 1305C012 		li	a0,300
1144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3495              		.loc 2 1144 52
 3496 0f90 23200A00 		sw	zero,0(s4)
1145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3497              		.loc 2 1145 21 is_stmt 1
 3498 0f94 97000000 		call	delay
 3498      E7800000 
 3499              	.LVL131:
1147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U)
 3500              		.loc 2 1147 21
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3501              		.loc 2 1148 94 is_stmt 0
 3502 0f9c 2247     		lw	a4,8(sp)
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3503              		.loc 2 1148 58
 3504 0f9e 83274418 		lw	a5,388(s0)
1149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 3505              		.loc 2 1149 21
 3506 0fa2 1305C012 		li	a0,300
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3507              		.loc 2 1148 94
 3508 0fa6 9B14C700 		slliw	s1,a4,12
 3509 0faa 37F70300 		li	a4,258048
 3510 0fae F98C     		and	s1,s1,a4
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3511              		.loc 2 1148 68
 3512 0fb0 3717FCFF 		li	a4,-258048
 3513 0fb4 7D17     		addi	a4,a4,-1
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3514              		.loc 2 1148 58
 3515 0fb6 8127     		sext.w	a5,a5
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3516              		.loc 2 1148 68
 3517 0fb8 F98F     		and	a5,a5,a4
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3518              		.loc 2 1148 83
 3519 0fba DD8C     		or	s1,s1,a5
1148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3520              		.loc 2 1148 101
 3521 0fbc B7070400 		li	a5,262144
 3522 0fc0 DD8C     		or	s1,s1,a5
1147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (ca_vref <<12U)
 3523              		.loc 2 1147 57
 3524 0fc2 23229418 		sw	s1,388(s0)
1149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 3525              		.loc 2 1149 21 is_stmt 1
 3526 0fc6 97000000 		call	delay
 3526      E7800000 
 3527              	.LVL132:
1150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3528              		.loc 2 1150 21
1151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET CA DRV BACK TO CONFIGURED VALUE */
 3529              		.loc 2 1151 21 is_stmt 0
 3530 0fce 1305C012 		li	a0,300
1150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 3531              		.loc 2 1150 52
 3532 0fd2 23205A01 		sw	s5,0(s4)
1151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* SET CA DRV BACK TO CONFIGURED VALUE */
 3533              		.loc 2 1151 21 is_stmt 1
 3534 0fd6 97000000 		call	delay
 3534      E7800000 
 3535              	.LVL133:
1153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_START;
 3536              		.loc 2 1153 21
1153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_IP_SM_START;
 3537              		.loc 2 1153 57 is_stmt 0
 3538 0fde 8267     		ld	a5,0(sp)
 3539 0fe0 2322F430 		sw	a5,772(s0)
1154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 3540              		.loc 2 1154 21 is_stmt 1
1154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 3541              		.loc 2 1154 40 is_stmt 0
 3542 0fe4 CD47     		li	a5,19
 3543 0fe6 17070000 		sw	a5,.LANCHOR2,a4
 3543      2320F700 
 3544              	.LVL134:
 3545              	.LBE179:
 3546              	.LBE182:
1157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 3547              		.loc 2 1157 13 is_stmt 1
1157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 3548              		.loc 2 1157 16 is_stmt 0
 3549 0fee 97070000 		lla	a5,.LANCHOR11
 3549      93870700 
 3550 0ff6 9C43     		lw	a5,0(a5)
 3551 0ff8 1B84F7FF 		addiw	s0,a5,-1
1157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 3552              		.loc 2 1157 15
 3553 0ffc 17070000 		sw	s0,.LANCHOR11,a4
 3553      23208700 
1159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3554              		.loc 2 1159 36
 3555 1004 93074003 		li	a5,52
1157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 3556              		.loc 2 1157 15
 3557 1008 630A048E 		beq	s0,zero,.L318
 3558 100c 6FF0EFB5 		j	.L216
 3559              	.LVL135:
 3560              	.L308:
 3561              	.LBB183:
 3562              	.LBB180:
 3563              	.LBB177:
 3564              	.LBB174:
 3565              	.LBB172:
 3566              	.LBB171:
 3567              	.LBB168:
 3568              	.LBB165:
 3569              	.LBB163:
 997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                          // if ( ((rx_a5 ^ rx_a5_last) & (~rx_a5) )  ){
 3570              		.loc 2 997 37 is_stmt 1
1007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              //if (rx_a5!=rx_a5_last) //IF rx_ca not stable after 4
 3571              		.loc 2 1007 42
1007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              //if (rx_a5!=rx_a5_last) //IF rx_ca not stable after 4
 3572              		.loc 2 1007 45 is_stmt 0
 3573 1010 9146     		li	a3,4
 3574 1012 E312D5E8 		bne	a0,a3,.L107
1010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              {
 3575              		.loc 2 1010 46 is_stmt 1
1010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              {
 3576              		.loc 2 1010 72 is_stmt 0
 3577 1016 13C5F5FF 		not	a0,a1
 3578 101a 7D8D     		and	a0,a0,a5
1010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              {
 3579              		.loc 2 1010 48
 3580 101c E31D05E6 		bne	a0,zero,.L107
1012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                  rx_a5_last=rx_a5;
 3581              		.loc 2 1012 63
 3582 1020 0148     		li	a6,0
 3583 1022 8DBD     		j	.L314
 3584              	.LVL136:
 3585              	.L218:
 999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                              transition_a5 = i;
 3586              		.loc 2 999 45
 3587 1024 3A88     		mv	a6,a4
 3588 1026 85BD     		j	.L107
 3589              	.LVL137:
 3590              	.L115:
 3591              	.LBE163:
 3592              	.LBE165:
1048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3593              		.loc 2 1048 37 is_stmt 1
1048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 }
 3594              		.loc 2 1048 43 is_stmt 0
 3595 1028 BB879D41 		subw	a5,s11,s9
 3596              	.LVL138:
 3597 102c 51BD     		j	.L116
 3598              	.LVL139:
 3599              	.L114:
1057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 3600              		.loc 2 1057 33 is_stmt 1
1057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             }
 3601              		.loc 2 1057 42 is_stmt 0
 3602 102e 1B1D1D00 		slliw	s10,s10,1
 3603              	.LVL140:
 3604 1032 79BD     		j	.L117
 3605              	.LVL141:
 3606              	.L219:
1073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 {
 3607              		.loc 2 1073 36
 3608 1034 EE8C     		mv	s9,s11
 3609              	.LVL142:
 3610 1036 55BD     		j	.L118
 3611              	.LVL143:
 3612              	.L122:
 3613              	.LBE168:
 3614              	.LBE171:
 3615              	.LBE172:
 3616              	.LBE174:
1109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (v
 3617              		.loc 2 1109 29 is_stmt 1
1110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3618              		.loc 2 1110 29
1110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3619              		.loc 2 1110 111 is_stmt 0
 3620 1038 9B9ACA00 		slliw	s5,s5,12
 3621              	.LVL144:
1110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3622              		.loc 2 1110 96
 3623 103c B3E75701 		or	a5,a5,s5
1110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 3624              		.loc 2 1110 41
 3625 1040 37070400 		li	a4,262144
 3626 1044 D98F     		or	a5,a5,a4
 3627 1046 8127     		sext.w	a5,a5
 3628              	.LVL145:
 3629 1048 CDB5     		j	.L123
 3630              	.LVL146:
 3631              	.L78:
 3632              	.LBE177:
 3633              	.LBE180:
 3634              	.LBE183:
1164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         LIBERO_SETTING_TRAINING_SKIP_SETTING;
 3635              		.loc 2 1164 17 is_stmt 1
1164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         LIBERO_SETTING_TRAINING_SKIP_SETTING;
 3636              		.loc 2 1164 34 is_stmt 0
 3637 104a 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3637      93870700 
 3638 1052 9863     		ld	a4,0(a5)
1164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                         LIBERO_SETTING_TRAINING_SKIP_SETTING;
 3639              		.loc 2 1164 69
 3640 1054 8567     		li	a5,4096
 3641 1056 8946     		li	a3,2
 3642 1058 BA97     		add	a5,a4,a5
 3643 105a 23A6D780 		sw	a3,-2036(a5)
1166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 3644              		.loc 2 1166 17 is_stmt 1
1169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 3645              		.loc 2 1169 21
1169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 3646              		.loc 2 1169 54 is_stmt 0
 3647 105e 2320076A 		sw	zero,1696(a4)
1176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef IP_SM_START_TRAINING_PAUSE
 3648              		.loc 2 1176 17 is_stmt 1
1176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef IP_SM_START_TRAINING_PAUSE
 3649              		.loc 2 1176 69 is_stmt 0
 3650 1062 23AC0780 		sw	zero,-2024(a5)
1189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000000U;
 3651              		.loc 2 1189 17 is_stmt 1
1189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000000U;
 3652              		.loc 2 1189 23 is_stmt 0
 3653 1066 97070000 		lla	a5,DDRCFG
 3653      93870700 
 3654 106e 9C63     		ld	a5,0(a5)
1189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000000U;
 3655              		.loc 2 1189 69
 3656 1070 4167     		li	a4,65536
1192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
 3657              		.loc 2 1192 69
 3658 1072 8546     		li	a3,1
1189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000000U;
 3659              		.loc 2 1189 69
 3660 1074 3386E700 		add	a2,a5,a4
 3661 1078 23280604 		sw	zero,80(a2)
1192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
 3662              		.loc 2 1192 17 is_stmt 1
1192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     0x00000001U;
 3663              		.loc 2 1192 69 is_stmt 0
 3664 107c 34CA     		sw	a3,80(a2)
1194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000001U;
 3665              		.loc 2 1194 17 is_stmt 1
1194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000001U;
 3666              		.loc 2 1194 56 is_stmt 0
 3667 107e 1166     		li	a2,16384
 3668 1080 B297     		add	a5,a5,a2
 3669 1082 23AC0702 		sw	zero,56(a5)
1195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3670              		.loc 2 1195 17 is_stmt 1
1197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_START_CHECK;
 3671              		.loc 2 1197 25 is_stmt 0
 3672 1086 7D17     		addi	a4,a4,-1
1195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3673              		.loc 2 1195 56
 3674 1088 94DF     		sw	a3,56(a5)
1197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_START_CHECK;
 3675              		.loc 2 1197 17 is_stmt 1
1197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_START_CHECK;
 3676              		.loc 2 1197 25 is_stmt 0
 3677 108a 97070000 		sw	a4,.LANCHOR11,a5
 3677      23A0E700 
1198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3678              		.loc 2 1198 17 is_stmt 1
1198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 3679              		.loc 2 1198 36 is_stmt 0
 3680 1092 D147     		li	a5,20
 3681 1094 6FF0AF93 		j	.L319
 3682              	.L77:
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
 3683              		.loc 2 1208 13 is_stmt 1
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
 3684              		.loc 2 1208 23 is_stmt 0
 3685 1098 97070000 		lla	a5,DDRCFG
 3685      93870700 
 3686 10a0 03BA0700 		ld	s4,0(a5)
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
 3687              		.loc 2 1208 51
 3688 10a4 C167     		li	a5,65536
 3689 10a6 D297     		add	a5,s4,a5
 3690 10a8 83AB4703 		lw	s7,52(a5)
1209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 3691              		.loc 2 1209 21
 3692 10ac 93F71B00 		andi	a5,s7,1
 3693 10b0 3EE0     		sd	a5,0(sp)
1208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     & 0x01U) == 0x01U)
 3694              		.loc 2 1208 15
 3695 10b2 E3830704 		beq	a5,zero,.L125
1216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 3696              		.loc 2 1216 17 is_stmt 1
1218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 } /* end of LPDDR4 exclusive */
 3697              		.loc 2 1218 21
 3698              	.LBB184:
 3699              	.LBB185:
4854:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MODE_WRITE1_USED
4856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t mode_register_write1(uint32_t address, uint32_t data)
4857:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_MASK.INIT_MR_WR_MASK=0x00000;
4860:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_ADDR.INIT_MR_ADDR=address;
4861:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_WR_DATA.INIT_MR_WR_DATA= data;
4862:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x1;
4863:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_MR_W_REQ.INIT_MR_W_REQ=0x0;
4864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
4865:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4866:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK!=0){
4867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 0;
4868:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     else {
4870:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return 1;
4871:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
4872:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4875:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef ZQ_CAL
4876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static uint32_t zq_cal(void)
4877:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4878:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       uint32_t error=0;
4879:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4880:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4881:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START=0x1;
4882:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START=0x0;
4883:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       delay(DELAY_CYCLES_500_MICRO);
4885:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       error= (DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0x0);
4886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
4887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ=0x1;
4888:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       DDRCFG->MC_BASE2.INIT_ZQ_CAL_REQ.INIT_ZQ_CAL_REQ=0x0;
4889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       delay(DELAY_CYCLES_500_MICRO);
4890:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       error |= (DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0x0);
4891:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       delay(DELAY_CYCLES_500_MICRO);
4892:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****       return error;
4893:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
4894:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4895:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4896:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** /**
4897:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * LPDDR4 traing exclusive
4898:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param ddr_type
4899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  * @param refclk_sweep_index
4900:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****  */
4901:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** static void lpddr4_manual_training(DDR_TYPE ddr_type, uint8_t * refclk_sweep_index, uint32_t retry_
4902:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** {
4903:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //ALISTER 7/16/2021
4904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 3700              		.loc 2 4904 38 is_stmt 0
 3701 10b6 116B     		li	s6,16384
 3702              	.LBE185:
 3703              	.LBE184:
1218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 } /* end of LPDDR4 exclusive */
 3704              		.loc 2 1218 21
 3705 10b8 97070000 		lla	a5,.LANCHOR10
 3705      93870700 
 3706              	.LBB231:
 3707              	.LBB224:
 3708              		.loc 2 4904 38
 3709 10c0 B3046A01 		add	s1,s4,s6
 3710              	.LBE224:
 3711              	.LBE231:
1218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 } /* end of LPDDR4 exclusive */
 3712              		.loc 2 1218 21
 3713 10c4 9C43     		lw	a5,0(a5)
 3714              	.LBB232:
 3715              	.LBB225:
 3716              		.loc 2 4904 38
 3717 10c6 0549     		li	s2,1
4905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
4906:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 3718              		.loc 2 4906 5
 3719 10c8 8569     		li	s3,4096
4904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 3720              		.loc 2 4904 38
 3721 10ca 23A02403 		sw	s2,32(s1)
 3722              		.loc 2 4906 5
 3723 10ce 138589BB 		addi	a0,s3,-1096
 3724              	.LVL147:
4905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 3725              		.loc 2 4905 56
 3726 10d2 23AE2401 		sw	s2,28(s1)
 3727              	.LBE225:
 3728              	.LBE232:
1218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 } /* end of LPDDR4 exclusive */
 3729              		.loc 2 1218 21
 3730 10d6 3EE4     		sd	a5,8(sp)
 3731              	.LVL148:
 3732              	.LBB233:
 3733              	.LBB226:
4904:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 3734              		.loc 2 4904 5 is_stmt 1
4905:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 3735              		.loc 2 4905 5
 3736              		.loc 2 4906 5
 3737 10d8 97000000 		call	delay
 3737      E7800000 
 3738              	.LVL149:
4907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 3739              		.loc 2 4907 5
4908:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
4910:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO); /* requirement 200 uS */
 3740              		.loc 2 4910 5 is_stmt 0
 3741 10e0 37550200 		li	a0,151552
4907:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 3742              		.loc 2 4907 56
 3743 10e4 23AA2401 		sw	s2,20(s1)
4909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO); /* requirement 200 uS */
 3744              		.loc 2 4909 5 is_stmt 1
4909:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO); /* requirement 200 uS */
 3745              		.loc 2 4909 61 is_stmt 0
 3746 10e8 23A02401 		sw	s2,0(s1)
 3747              		.loc 2 4910 5 is_stmt 1
 3748 10ec 1305059F 		addi	a0,a0,-1552
 3749 10f0 97000000 		call	delay
 3749      E7800000 
 3750              	.LVL150:
4911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 3751              		.loc 2 4911 5
4912:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_2MS); /* require min. 2 ms */
 3752              		.loc 2 4912 5 is_stmt 0
 3753 10f8 37551200 		li	a0,1200128
4911:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 3754              		.loc 2 4911 56
 3755 10fc 23AA0400 		sw	zero,20(s1)
 3756              		.loc 2 4912 5 is_stmt 1
 3757 1100 130505F8 		addi	a0,a0,-128
 3758 1104 97000000 		call	delay
 3758      E7800000 
 3759              	.LVL151:
4913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 3760              		.loc 2 4913 5
4914:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_150_MICRO);
 3761              		.loc 2 4914 5 is_stmt 0
 3762 110c 5965     		li	a0,90112
4913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 3763              		.loc 2 4913 56
 3764 110e 23AE0400 		sw	zero,28(s1)
 3765              		.loc 2 4914 5 is_stmt 1
 3766 1112 130505F9 		addi	a0,a0,-112
 3767 1116 97000000 		call	delay
 3767      E7800000 
 3768              	.LVL152:
4915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 3769              		.loc 2 4915 5
 3770              		.loc 2 4915 38 is_stmt 0
 3771 111e 23A02403 		sw	s2,32(s1)
4916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN=0;
 3772              		.loc 2 4917 5 is_stmt 1
4918:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 3773              		.loc 2 4918 5 is_stmt 0
 3774 1122 138589BB 		addi	a0,s3,-1096
4917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 3775              		.loc 2 4917 59
 3776 1126 23A2041C 		sw	zero,452(s1)
 3777              		.loc 2 4918 5 is_stmt 1
 3778 112a 97000000 		call	delay
 3778      E7800000 
 3779              	.LVL153:
4919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4920:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Assert FORCE_RESET */
4921:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 3780              		.loc 2 4921 5
 3781 1132 138589BB 		addi	a0,s3,-1096
 3782 1136 97000000 		call	delay
 3782      E7800000 
 3783              	.LVL154:
4922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 3784              		.loc 2 4922 5
 3785              		.loc 2 4922 34 is_stmt 0
 3786 113e 97070000 		lla	a5,MSS_SCB_DDR_PLL
 3786      93870700 
 3787 1146 83B90700 		ld	s3,0(a5)
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
4924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
4925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
4926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
4928:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3788              		.loc 2 4928 5
 3789 114a 1D65     		li	a0,28672
 3790 114c 13050553 		addi	a0,a0,1328
4922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div0=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F00;
 3791              		.loc 2 4922 34
 3792 1150 83AD0901 		lw	s11,16(s3)
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 3793              		.loc 2 4923 34
 3794 1154 03AD0901 		lw	s10,16(s3)
4924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 3795              		.loc 2 4924 34
 3796 1158 83AC4901 		lw	s9,20(s3)
4925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3797              		.loc 2 4925 34
 3798 115c 03AC4901 		lw	s8,20(s3)
4927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3799              		.loc 2 4927 56
 3800 1160 23AE2401 		sw	s2,28(s1)
 3801              		.loc 2 4928 5
 3802 1164 97000000 		call	delay
 3802      E7800000 
 3803              	.LVL155:
4922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 3804              		.loc 2 4922 14
 3805 116c 130B0BF0 		addi	s6,s6,-256
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 3806              		.loc 2 4923 14
 3807 1170 B707003F 		li	a5,1056964608
4922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 3808              		.loc 2 4922 34
 3809 1174 812D     		sext.w	s11,s11
 3810              	.LVL156:
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 3811              		.loc 2 4923 5 is_stmt 1
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 3812              		.loc 2 4923 34 is_stmt 0
 3813 1176 012D     		sext.w	s10,s10
 3814              	.LVL157:
4924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 3815              		.loc 2 4924 5 is_stmt 1
4922:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div1=MSS_SCB_DDR_PLL->PLL_DIV_0_1 & 0x3F000000;
 3816              		.loc 2 4922 14 is_stmt 0
 3817 1178 B3FD6D01 		and	s11,s11,s6
 3818              	.LVL158:
4923:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div2=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F00;
 3819              		.loc 2 4923 14
 3820 117c 337DFD00 		and	s10,s10,a5
 3821              	.LVL159:
4924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 3822              		.loc 2 4924 34
 3823 1180 812C     		sext.w	s9,s9
 3824              	.LVL160:
4925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3825              		.loc 2 4925 5 is_stmt 1
4925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3826              		.loc 2 4925 34 is_stmt 0
 3827 1182 012C     		sext.w	s8,s8
 3828              	.LVL161:
4927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3829              		.loc 2 4927 5 is_stmt 1
 3830              		.loc 2 4928 5
4929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t mult=2;
 3831              		.loc 2 4929 5
4930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_0_1 = (div0 | div1)*mult;
 3832              		.loc 2 4930 5
4925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 3833              		.loc 2 4925 14 is_stmt 0
 3834 1184 337CFC00 		and	s8,s8,a5
 3835              	.LVL162:
 3836              		.loc 2 4930 42
 3837 1188 33EDAD01 		or	s10,s11,s10
4924:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t div3=MSS_SCB_DDR_PLL->PLL_DIV_2_3 & 0x3F000000;
 3838              		.loc 2 4924 14
 3839 118c B3FC6C01 		and	s9,s9,s6
 3840              	.LVL163:
 3841              		.loc 2 4930 49
 3842 1190 1B171D00 		slliw	a4,s10,1
4931:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_2_3 = (div2 | div3)*mult;
 3843              		.loc 2 4931 42
 3844 1194 33EB8C01 		or	s6,s9,s8
4930:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_2_3 = (div2 | div3)*mult;
 3845              		.loc 2 4930 34
 3846 1198 23A8E900 		sw	a4,16(s3)
 3847              		.loc 2 4931 5 is_stmt 1
 3848              		.loc 2 4931 49 is_stmt 0
 3849 119c 9B171B00 		slliw	a5,s6,1
 3850              		.loc 2 4931 34
 3851 11a0 23AAF900 		sw	a5,20(s3)
4932:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while ((CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTR
 3852              		.loc 2 4932 5 is_stmt 1
 3853              		.loc 2 4932 77 is_stmt 0
 3854 11a4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 3854      93870700 
 3855 11ac 8463     		ld	s1,0(a5)
 3856              		.loc 2 4932 107
 3857 11ae 37070002 		li	a4,33554432
 3858              	.L126:
 3859              		.loc 2 4932 127 is_stmt 1
 3860              		.loc 2 4932 92 is_stmt 0
 3861 11b2 83A74408 		lw	a5,132(s1)
 3862 11b6 8127     		sext.w	a5,a5
 3863              		.loc 2 4932 107
 3864 11b8 F98F     		and	a5,a5,a4
 3865              		.loc 2 4932 59
 3866 11ba 23A2F408 		sw	a5,132(s1)
 3867              		.loc 2 4932 11
 3868 11be F5DB     		beq	a5,zero,.L126
4933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3869              		.loc 2 4933 5 is_stmt 1
 3870 11c0 9D6C     		li	s9,28672
 3871 11c2 13850C53 		addi	a0,s9,1328
 3872 11c6 97000000 		call	delay
 3872      E7800000 
 3873              	.LVL164:
4934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 3874              		.loc 2 4934 5
 3875              		.loc 2 4934 95 is_stmt 0
 3876 11ce 83A74408 		lw	a5,132(s1)
4935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
4936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 3877              		.loc 2 4936 54
 3878 11d2 856D     		li	s11,4096
 3879 11d4 2547     		li	a4,9
4934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 3880              		.loc 2 4934 95
 3881 11d6 8127     		sext.w	a5,a5
4934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 3882              		.loc 2 4934 52
 3883 11d8 93F737FC 		andi	a5,a5,-61
4934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 3884              		.loc 2 4934 51
 3885 11dc 23A2F408 		sw	a5,132(s1)
4935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 3886              		.loc 2 4935 5 is_stmt 1
4935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 3887              		.loc 2 4935 84 is_stmt 0
 3888 11e0 83A74408 		lw	a5,132(s1)
4937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
4938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x0000003FU ;
4939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
4940:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
4941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
4942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3889              		.loc 2 4942 5
 3890 11e4 13850C53 		addi	a0,s9,1328
4943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 3891              		.loc 2 4943 56
 3892 11e8 1169     		li	s2,16384
4935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 3893              		.loc 2 4935 84
 3894 11ea 8127     		sext.w	a5,a5
4935:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 3895              		.loc 2 4935 51
 3896 11ec 93E7C703 		ori	a5,a5,60
 3897 11f0 23A2F408 		sw	a5,132(s1)
4936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 3898              		.loc 2 4936 5 is_stmt 1
4936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 3899              		.loc 2 4936 54 is_stmt 0
 3900 11f4 B387B401 		add	a5,s1,s11
 3901 11f8 23ACE786 		sw	a4,-1928(a5)
4937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 3902              		.loc 2 4937 5 is_stmt 1
4937:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 3903              		.loc 2 4937 64 is_stmt 0
 3904 11fc 1307F003 		li	a4,63
 3905 1200 23A0E78A 		sw	a4,-1888(a5)
4939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
 3906              		.loc 2 4939 5 is_stmt 1
4939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
 3907              		.loc 2 4939 64 is_stmt 0
 3908 1204 23A0078A 		sw	zero,-1888(a5)
4941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3909              		.loc 2 4941 5 is_stmt 1
4941:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 3910              		.loc 2 4941 54 is_stmt 0
 3911 1208 2147     		li	a4,8
 3912 120a 23ACE786 		sw	a4,-1928(a5)
4942:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 3913              		.loc 2 4942 5 is_stmt 1
 3914 120e 97000000 		call	delay
 3914      E7800000 
 3915              	.LVL165:
 3916              		.loc 2 4943 5
 3917              		.loc 2 4943 56 is_stmt 0
 3918 1216 5299     		add	s2,s4,s2
4944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 3919              		.loc 2 4944 5
 3920 1218 37950400 		li	a0,299008
4945:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
4946:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
4947:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             "\n\r\n\r pll_phadj_during_init_2_3 ",\
4948:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_SCB_DDR_PLL->PLL_DIV_2_3);
4949:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, \
4950:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             "\n\r\n\r pll_phadj_during_init_0_1 ",\
4951:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     MSS_SCB_DDR_PLL->PLL_DIV_0_1);
4952:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_CS.INIT_CS = 0x1;
 3921              		.loc 2 4954 38
 3922 121c 054C     		li	s8,1
4944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 3923              		.loc 2 4944 5
 3924 121e 1305053E 		addi	a0,a0,992
4943:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 3925              		.loc 2 4943 56
 3926 1222 232E0900 		sw	zero,28(s2)
4944:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 3927              		.loc 2 4944 5 is_stmt 1
 3928 1226 97000000 		call	delay
 3928      E7800000 
 3929              	.LVL166:
 3930              		.loc 2 4954 5
 3931              		.loc 2 4954 38 is_stmt 0
 3932 122e 23208903 		sw	s8,32(s2)
4955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 3933              		.loc 2 4955 5 is_stmt 1
4956:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_5_MICRO);
 3934              		.loc 2 4956 5 is_stmt 0
 3935 1232 13858DBB 		addi	a0,s11,-1096
4955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;   //moved up from below jan7th
 3936              		.loc 2 4955 56
 3937 1236 232E8901 		sw	s8,28(s2)
 3938              		.loc 2 4956 5 is_stmt 1
 3939 123a 97000000 		call	delay
 3939      E7800000 
 3940              	.LVL167:
4957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 3941              		.loc 2 4957 5
4958:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N  = 1;
4960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 3942              		.loc 2 4960 5 is_stmt 0
 3943 1242 37550200 		li	a0,151552
4957:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1;
 3944              		.loc 2 4957 56
 3945 1246 232A8901 		sw	s8,20(s2)
4959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 3946              		.loc 2 4959 5 is_stmt 1
 3947              		.loc 2 4960 5 is_stmt 0
 3948 124a 1305059F 		addi	a0,a0,-1552
4959:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_250_MICRO);  /* req. 200uS */
 3949              		.loc 2 4959 61
 3950 124e 23208901 		sw	s8,0(s2)
 3951              		.loc 2 4960 5 is_stmt 1
 3952 1252 97000000 		call	delay
 3952      E7800000 
 3953              	.LVL168:
4961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 3954              		.loc 2 4961 5
4962:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_2MS); /* req. 2MS */
 3955              		.loc 2 4962 5 is_stmt 0
 3956 125a 37551200 		li	a0,1200128
 3957 125e 130505F8 		addi	a0,a0,-128
4961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x0;
 3958              		.loc 2 4961 56
 3959 1262 232A0900 		sw	zero,20(s2)
 3960              		.loc 2 4962 5 is_stmt 1
 3961 1266 97000000 		call	delay
 3961      E7800000 
 3962              	.LVL169:
4963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 3963              		.loc 2 4963 5
4964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_150_MICRO);
 3964              		.loc 2 4964 5 is_stmt 0
 3965 126e 5965     		li	a0,90112
 3966 1270 130505F9 		addi	a0,a0,-112
4963:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 3967              		.loc 2 4963 56
 3968 1274 232E0900 		sw	zero,28(s2)
 3969              		.loc 2 4964 5 is_stmt 1
 3970 1278 97000000 		call	delay
 3970      E7800000 
 3971              	.LVL170:
4965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
4967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR1 ", mode_register_masked_write_x5(1));
4968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR2 ", mode_register_masked_write_x5(2));
4969:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR3 ", mode_register_masked_write_x5(3));
4970:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR4 ", mode_register_masked_write_x5(4));
4971:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR11 ", mode_register_masked_write_x5(11));
4972:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR16 ", mode_register_masked_write_x5(16));
4973:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR17 ", mode_register_masked_write_x5(17));
4974:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR22 ", mode_register_masked_write_x5(22));
4975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR13 ", mode_register_masked_write_x5(13));
4976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
4977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(1);
 3972              		.loc 2 4977 5
 3973 1280 0545     		li	a0,1
 3974 1282 97000000 		call	mode_register_masked_write_x5
 3974      E7800000 
 3975              	.LVL171:
4978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(2);
 3976              		.loc 2 4978 5
 3977 128a 0945     		li	a0,2
 3978 128c 97000000 		call	mode_register_masked_write_x5
 3978      E7800000 
 3979              	.LVL172:
4979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(3);
 3980              		.loc 2 4979 5
 3981 1294 0D45     		li	a0,3
 3982 1296 97000000 		call	mode_register_masked_write_x5
 3982      E7800000 
 3983              	.LVL173:
4980:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(4);
 3984              		.loc 2 4980 5
 3985 129e 1145     		li	a0,4
 3986 12a0 97000000 		call	mode_register_masked_write_x5
 3986      E7800000 
 3987              	.LVL174:
4981:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(11);
 3988              		.loc 2 4981 5
 3989 12a8 2D45     		li	a0,11
 3990 12aa 97000000 		call	mode_register_masked_write_x5
 3990      E7800000 
 3991              	.LVL175:
4982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(16);
 3992              		.loc 2 4982 5
 3993 12b2 4145     		li	a0,16
 3994 12b4 97000000 		call	mode_register_masked_write_x5
 3994      E7800000 
 3995              	.LVL176:
4983:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(17);
 3996              		.loc 2 4983 5
 3997 12bc 4545     		li	a0,17
 3998 12be 97000000 		call	mode_register_masked_write_x5
 3998      E7800000 
 3999              	.LVL177:
4984:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(22);
 4000              		.loc 2 4984 5
 4001 12c6 5945     		li	a0,22
 4002 12c8 97000000 		call	mode_register_masked_write_x5
 4002      E7800000 
 4003              	.LVL178:
4985:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(13);
 4004              		.loc 2 4985 5
 4005 12d0 3545     		li	a0,13
 4006 12d2 97000000 		call	mode_register_masked_write_x5
 4006      E7800000 
 4007              	.LVL179:
4986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
4987:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
4988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
 4008              		.loc 2 4988 5
4989:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 4009              		.loc 2 4989 5 is_stmt 0
 4010 12da 13850C53 		addi	a0,s9,1328
4988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 4011              		.loc 2 4988 56
 4012 12de 232E8901 		sw	s8,28(s2)
 4013              		.loc 2 4989 5 is_stmt 1
 4014 12e2 97000000 		call	delay
 4014      E7800000 
 4015              	.LVL180:
4990:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Revert to normal speed after mode reg writes */
4991:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_0_1 = div0 | div1;
 4016              		.loc 2 4991 5
 4017              		.loc 2 4991 34 is_stmt 0
 4018 12ea 23A8A901 		sw	s10,16(s3)
4992:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     MSS_SCB_DDR_PLL->PLL_DIV_2_3 = div2 | div3;
 4019              		.loc 2 4992 5 is_stmt 1
 4020              		.loc 2 4992 34 is_stmt 0
 4021 12ee 23AA6901 		sw	s6,20(s3)
4993:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while ((CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTR
 4022              		.loc 2 4993 5 is_stmt 1
 4023              		.loc 2 4993 107 is_stmt 0
 4024 12f2 37070002 		li	a4,33554432
 4025              	.L127:
 4026              		.loc 2 4993 125 is_stmt 1
 4027              		.loc 2 4993 92 is_stmt 0
 4028 12f6 83A74408 		lw	a5,132(s1)
 4029 12fa 8127     		sext.w	a5,a5
 4030              		.loc 2 4993 107
 4031 12fc F98F     		and	a5,a5,a4
 4032              		.loc 2 4993 59
 4033 12fe 23A2F408 		sw	a5,132(s1)
 4034              		.loc 2 4993 11
 4035 1302 F5DB     		beq	a5,zero,.L127
4994:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 4036              		.loc 2 4994 5 is_stmt 1
 4037 1304 1D6B     		li	s6,28672
 4038 1306 13050B53 		addi	a0,s6,1328
 4039 130a 97000000 		call	delay
 4039      E7800000 
 4040              	.LVL181:
4995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 4041              		.loc 2 4995 5
 4042              		.loc 2 4995 95 is_stmt 0
 4043 1312 83A74408 		lw	a5,132(s1)
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
4997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 4044              		.loc 2 4997 54
 4045 1316 0569     		li	s2,4096
 4046 1318 2699     		add	s2,s1,s2
4995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 4047              		.loc 2 4995 95
 4048 131a 8127     		sext.w	a5,a5
4995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 4049              		.loc 2 4995 52
 4050 131c 93F737FC 		andi	a5,a5,-61
4995:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=(uint32_t)(CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_
 4051              		.loc 2 4995 51
 4052 1320 23A2F408 		sw	a5,132(s1)
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 4053              		.loc 2 4996 5 is_stmt 1
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN=CFG_DDR_SGMII_PHY->PLL_CTRL_MAIN.PLL_CTRL_MAIN |
 4054              		.loc 2 4996 84 is_stmt 0
 4055 1324 83A74408 		lw	a5,132(s1)
4998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
4999:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x0000003FU ;
5000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
5001:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
5002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
5003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 4056              		.loc 2 5003 5
 4057 1328 13050B53 		addi	a0,s6,1328
 4058              	.LBB186:
5004:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1;
5006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
5007:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5008:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     { /* vref training begins */
5009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t dpc_bits_new;
5010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t vref_answer;
5011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5_min_last = 129U;
5012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000021U;
5013:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 
 4059              		.loc 2 5013 98
 4060 132c 130D0008 		li	s10,128
 4061              	.LBE186:
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 4062              		.loc 2 4996 84
 4063 1330 8127     		sext.w	a5,a5
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 4064              		.loc 2 4996 99
 4065 1332 93E7C703 		ori	a5,a5,60
4996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 4066              		.loc 2 4996 51
 4067 1336 23A2F408 		sw	a5,132(s1)
4997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 4068              		.loc 2 4997 5 is_stmt 1
4997:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 4069              		.loc 2 4997 54 is_stmt 0
 4070 133a A547     		li	a5,9
 4071 133c 232CF986 		sw	a5,-1928(s2)
4998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x0000003FU ;
 4072              		.loc 2 4998 5 is_stmt 1
4998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x0000003FU ;
 4073              		.loc 2 4998 64 is_stmt 0
 4074 1340 9307F003 		li	a5,63
 4075 1344 2320F98A 		sw	a5,-1888(s2)
5000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
 4076              		.loc 2 5000 5 is_stmt 1
5000:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     0x00000000U;
 4077              		.loc 2 5000 64 is_stmt 0
 4078 1348 2320098A 		sw	zero,-1888(s2)
5002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 4079              		.loc 2 5002 5 is_stmt 1
5002:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_50_MICRO);
 4080              		.loc 2 5002 54 is_stmt 0
 4081 134c A147     		li	a5,8
 4082 134e 232CF986 		sw	a5,-1928(s2)
5003:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4083              		.loc 2 5003 5 is_stmt 1
 4084 1352 97000000 		call	delay
 4084      E7800000 
 4085              	.LVL182:
5005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 4086              		.loc 2 5005 5
5005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 4087              		.loc 2 5005 56 is_stmt 0
 4088 135a 9167     		li	a5,16384
 4089 135c D297     		add	a5,s4,a5
 4090 135e 0547     		li	a4,1
5006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4091              		.loc 2 5006 5
 4092 1360 37950400 		li	a0,299008
5005:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 4093              		.loc 2 5005 56
 4094 1364 D8CF     		sw	a4,28(a5)
5006:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4095              		.loc 2 5006 5 is_stmt 1
 4096 1366 1305053E 		addi	a0,a0,992
 4097 136a 97000000 		call	delay
 4097      E7800000 
 4098              	.LVL183:
 4099              	.LBB209:
5009:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t vref_answer;
 4100              		.loc 2 5009 9
5010:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t transition_a5_min_last = 129U;
 4101              		.loc 2 5010 9
5011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000021U;
 4102              		.loc 2 5011 9
5012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 
 4103              		.loc 2 5012 9
5012:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 
 4104              		.loc 2 5012 58 is_stmt 0
 4105 1372 93071002 		li	a5,33
 4106 1376 232CF986 		sw	a5,-1928(s2)
 4107              		.loc 2 5013 9 is_stmt 1
 4108              		.loc 2 5013 98 is_stmt 0
 4109 137a 2326098C 		sw	zero,-1844(s2)
5014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         for (uint32_t ca_indly=0;ca_indly < 30; ca_indly=ca_indly+5)
 4110              		.loc 2 5014 9 is_stmt 1
 4111              	.LBB187:
 4112              		.loc 2 5014 14
 4113              	.LVL184:
 4114              	.LBE187:
5011:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000021U;
 4115              		.loc 2 5011 18 is_stmt 0
 4116 137e 930D1008 		li	s11,129
 4117              	.LVL185:
 4118              	.L146:
 4119 1382 93070008 		li	a5,128
 4120 1386 BB87A741 		subw	a5,a5,s10
 4121              	.LVL186:
 4122              	.LBB207:
 4123              	.LBB188:
5015:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5016:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc145.rpc145 = ca_indly;//TEMPORARY
 4124              		.loc 2 5016 13 is_stmt 1
 4125              		.loc 2 5016 46 is_stmt 0
 4126 138a 23A2F464 		sw	a5,1604(s1)
5017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc147.rpc147 = ca_indly;//TEMPORARY
 4127              		.loc 2 5017 13 is_stmt 1
 4128              		.loc 2 5017 46 is_stmt 0
 4129 138e 23A6F464 		sw	a5,1612(s1)
5018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t break_loop=1;
 4130              		.loc 2 5018 13 is_stmt 1
 4131              	.LVL187:
5019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t in_window=0;
 4132              		.loc 2 5019 13
5020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer=128;
 4133              		.loc 2 5020 13
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t vref=5;vref <30;vref++) //begin vref training
 4134              		.loc 2 5021 13
 4135              	.LBB189:
 4136              		.loc 2 5021 18
 4137              	.LBE189:
5018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t in_window=0;
 4138              		.loc 2 5018 22 is_stmt 0
 4139 1392 8267     		ld	a5,0(sp)
 4140              	.LVL188:
 4141              	.LBB202:
 4142              	.LBB190:
5022:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5_max=0;
5024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5_min=128;
5025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t rx_a5_last,rx_a5;
5026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5;
5027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t range_a5=0;
5028:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5_min_last > 128U)
5030:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_min_last=128U;
5032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5033:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
5035:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //SET VREF HERE
5036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
5037:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | 
 4143              		.loc 2 5037 69
 4144 1394 371CFCFF 		li	s8,-258048
 4145              	.LBE190:
 4146              	.LBE202:
5017:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t break_loop=1;
 4147              		.loc 2 5017 46
 4148 1398 EE8A     		mv	s5,s11
5018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t in_window=0;
 4149              		.loc 2 5018 22
 4150 139a 3EE8     		sd	a5,16(sp)
 4151              	.LBB203:
 4152              	.LBB199:
 4153              		.loc 2 5037 69
 4154 139c 9307FCFF 		addi	a5,s8,-1
 4155              	.LBE199:
 4156              	.LBE203:
5019:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer=128;
 4157              		.loc 2 5019 22
 4158 13a0 814C     		li	s9,0
 4159              	.LBB204:
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4160              		.loc 2 5021 27
 4161 13a2 154B     		li	s6,5
 4162              	.LBB200:
 4163              		.loc 2 5037 69
 4164 13a4 3EEC     		sd	a5,24(sp)
 4165              	.LVL189:
 4166              	.L144:
5023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5_min=128;
 4167              		.loc 2 5023 17 is_stmt 1
5024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t rx_a5_last,rx_a5;
 4168              		.loc 2 5024 17
5025:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5;
 4169              		.loc 2 5025 17
5026:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t range_a5=0;
 4170              		.loc 2 5026 17
5027:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4171              		.loc 2 5027 17
5029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4172              		.loc 2 5029 17
5029:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4173              		.loc 2 5029 19 is_stmt 0
 4174 13a6 93071008 		li	a5,129
 4175 13aa 6394FA00 		bne	s5,a5,.L128
5031:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 4176              		.loc 2 5031 43
 4177 13ae 930A0008 		li	s5,128
 4178              	.LVL190:
 4179              	.L128:
5034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //SET VREF HERE
 4180              		.loc 2 5034 17 is_stmt 1
5034:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //SET VREF HERE
 4181              		.loc 2 5034 48 is_stmt 0
 4182 13b2 B70D023E 		li	s11,1040318464
 4183 13b6 23A00D00 		sw	zero,0(s11)
5036:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref <<12) | 
 4184              		.loc 2 5036 17 is_stmt 1
 4185 13ba 1305C012 		li	a0,300
 4186 13be 97000000 		call	delay
 4186      E7800000 
 4187              	.LVL191:
 4188              		.loc 2 5037 17
 4189              		.loc 2 5037 59 is_stmt 0
 4190 13c6 83A74418 		lw	a5,388(s1)
 4191              		.loc 2 5037 69
 4192 13ca E266     		ld	a3,24(sp)
 4193              		.loc 2 5037 84
 4194 13cc 1B17CB00 		slliw	a4,s6,12
 4195              		.loc 2 5037 59
 4196 13d0 8127     		sext.w	a5,a5
 4197              		.loc 2 5037 69
 4198 13d2 F58F     		and	a5,a5,a3
 4199              		.loc 2 5037 84
 4200 13d4 5D8F     		or	a4,a5,a4
 4201              		.loc 2 5037 29
 4202 13d6 B7070400 		li	a5,262144
 4203 13da 5D8F     		or	a4,a4,a5
 4204 13dc 0127     		sext.w	a4,a4
 4205              	.LVL192:
5038:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 4206              		.loc 2 5038 17 is_stmt 1
 4207              		.loc 2 5038 53 is_stmt 0
 4208 13de 23A2E418 		sw	a4,388(s1)
5039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 4209              		.loc 2 5039 17 is_stmt 1
 4210 13e2 1305C012 		li	a0,300
 4211 13e6 97000000 		call	delay
 4211      E7800000 
 4212              	.LVL193:
5040:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 4213              		.loc 2 5040 17
 4214              		.loc 2 5040 48 is_stmt 0
 4215 13ee 8547     		li	a5,1
 4216 13f0 23A0FD00 		sw	a5,0(s11)
5041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 4217              		.loc 2 5041 17 is_stmt 1
 4218 13f4 1305C012 		li	a0,300
 4219 13f8 97000000 		call	delay
 4219      E7800000 
 4220              	.LVL194:
5042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t deltat = 128UL;
 4221              		.loc 2 5043 17
5044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (uint32_t j = 0; j<20 ; j++)
 4222              		.loc 2 5044 17
 4223              	.LBB191:
 4224              		.loc 2 5044 22
 4225              	.LBE191:
5041:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_500_NS);
 4226              		.loc 2 5041 17 is_stmt 0
 4227 1400 A28B     		mv	s7,s0
5024:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t rx_a5_last,rx_a5;
 4228              		.loc 2 5024 26
 4229 1402 930D0008 		li	s11,128
5023:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t transition_a5_min=128;
 4230              		.loc 2 5023 26
 4231 1406 014C     		li	s8,0
 4232              	.LBB197:
5045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5047:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //LOAD INDLY
5048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 
5049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
5050:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4233              		.loc 2 5050 88
 4234 1408 370E1800 		li	t3,1572864
 4235              	.LVL195:
 4236              	.L137:
5048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4237              		.loc 2 5048 21 is_stmt 1
5048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4238              		.loc 2 5048 98 is_stmt 0
 4239 140c 23240988 		sw	zero,-1912(s2)
5049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4240              		.loc 2 5049 21 is_stmt 1
5049:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4241              		.loc 2 5049 88 is_stmt 0
 4242 1410 23280988 		sw	zero,-1904(s2)
 4243              		.loc 2 5050 21 is_stmt 1
 4244              		.loc 2 5050 88 is_stmt 0
 4245 1414 2328C989 		sw	t3,-1904(s2)
5051:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4246              		.loc 2 5051 21 is_stmt 1
 4247              		.loc 2 5051 88 is_stmt 0
 4248 1418 23280988 		sw	zero,-1904(s2)
5052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5053:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //LOAD OUTDLY
5054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 
 4249              		.loc 2 5054 21 is_stmt 1
 4250              		.loc 2 5054 98 is_stmt 0
 4251 141c 2324C989 		sw	t3,-1912(s2)
5055:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4252              		.loc 2 5055 21 is_stmt 1
 4253              		.loc 2 5055 88 is_stmt 0
 4254 1420 23280988 		sw	zero,-1904(s2)
5056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4255              		.loc 2 5056 21 is_stmt 1
 4256              		.loc 2 5056 88 is_stmt 0
 4257 1424 2328C989 		sw	t3,-1904(s2)
5057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4258              		.loc 2 5057 88
 4259 1428 23280988 		sw	zero,-1904(s2)
5058:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5059:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     // rx_a5_last=0x0;
5060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5_last=0xF;
5061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5=0;
5062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     deltat=128;
5063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 4260              		.loc 2 5063 21
 4261 142c 1305C012 		li	a0,300
5056:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4262              		.loc 2 5056 88
 4263 1430 72F0     		sd	t3,32(sp)
5057:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4264              		.loc 2 5057 21 is_stmt 1
5060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5=0;
 4265              		.loc 2 5060 21
 4266              	.LVL196:
5061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     deltat=128;
 4267              		.loc 2 5061 21
5062:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 4268              		.loc 2 5062 21
 4269              		.loc 2 5063 21
 4270 1432 97000000 		call	delay
 4270      E7800000 
 4271              	.LVL197:
5064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     for (uint32_t i=0; i < (128-ca_indly);i++)
 4272              		.loc 2 5065 21
 4273              	.LBB192:
 4274              		.loc 2 5065 26
 4275              	.LBE192:
5061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     deltat=128;
 4276              		.loc 2 5061 34 is_stmt 0
 4277 143a 027E     		ld	t3,32(sp)
5060:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5=0;
 4278              		.loc 2 5060 31
 4279 143c BD4E     		li	t4,15
 4280              	.LBB193:
 4281              		.loc 2 5065 35
 4282 143e 0143     		li	t1,0
 4283              	.LBE193:
5061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     deltat=128;
 4284              		.loc 2 5061 34
 4285 1440 8147     		li	a5,0
 4286              	.LVL198:
 4287              	.L133:
 4288              	.LBB194:
5066:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 4289              		.loc 2 5067 92
 4290 1442 23200988 		sw	zero,-1920(s2)
5068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x1800
 4291              		.loc 2 5068 92
 4292 1446 2320C989 		sw	t3,-1920(s2)
5069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 4293              		.loc 2 5069 92
 4294 144a 23200988 		sw	zero,-1920(s2)
5070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 4295              		.loc 2 5070 25
 4296 144e 1305C012 		li	a0,300
 4297 1452 3EFC     		sd	a5,56(sp)
 4298 1454 76F8     		sd	t4,48(sp)
 4299 1456 1AF4     		sd	t1,40(sp)
 4300              	.LVL199:
5067:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x1800
 4301              		.loc 2 5067 25 is_stmt 1
5068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 4302              		.loc 2 5068 25
5068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 4303              		.loc 2 5068 92 is_stmt 0
 4304 1458 72F0     		sd	t3,32(sp)
5069:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         delay(DELAY_CYCLES_500_NS);
 4305              		.loc 2 5069 25 is_stmt 1
 4306              		.loc 2 5070 25
 4307 145a 97000000 		call	delay
 4307      E7800000 
 4308              	.LVL200:
5071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_read
 4309              		.loc 2 5071 25
 4310              		.loc 2 5071 78 is_stmt 0
 4311 1462 0326C98A 		lw	a2,-1876(s2)
5072:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5073:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 != 0){
 4312              		.loc 2 5073 28
 4313 1466 E277     		ld	a5,56(sp)
 4314 1468 027E     		ld	t3,32(sp)
5071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_read
 4315              		.loc 2 5071 115
 4316 146a 1B568600 		srliw	a2,a2,8
5071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_read
 4317              		.loc 2 5071 31
 4318 146e 0D8A     		andi	a2,a2,3
 4319              	.LVL201:
 4320              		.loc 2 5073 25 is_stmt 1
 4321              		.loc 2 5073 28 is_stmt 0
 4322 1470 2273     		ld	t1,40(sp)
 4323 1472 C27E     		ld	t4,48(sp)
 4324 1474 9DC3     		beq	a5,zero,.L129
5074:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            if (((i - transition_a5) > 8) ){ //was 8 ////////////
 4325              		.loc 2 5074 28 is_stmt 1
 4326              		.loc 2 5074 36 is_stmt 0
 4327 1476 3B05F340 		subw	a0,t1,a5
 4328              		.loc 2 5074 31
 4329 147a 2147     		li	a4,8
 4330 147c 6370A74A 		bleu	a0,a4,.L309
 4331              	.LVL202:
 4332              	.L130:
 4333              	.LBE194:
5075:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                break;
5076:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            }
5077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
5078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 ==0) {
5080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
5081:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5 = i;
5082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              else{
5084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rx_a5_last=rx_a5;
5085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          else {
5088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if ((i - transition_a5) == 4)  //was 4 ////////////
5089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
5090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  {
5091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      transition_a5=0; //Continue looking for transition
5092:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      rx_a5_last=rx_a5;
5093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  }
5094:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }//delay loop ends here
5096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_a5 !=0)
5097:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 > transition_a5_max)
 4334              		.loc 2 5098 25 is_stmt 1
 4335 1480 3E86     		mv	a2,a5
 4336              	.LVL203:
 4337 1482 63F38701 		bgeu	a5,s8,.L135
 4338 1486 6286     		mv	a2,s8
 4339              	.L135:
 4340 1488 1B0C0600 		sext.w	s8,a2
 4341              	.LVL204:
5099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
5100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             transition_a5_max = transition_a5;
5101:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
5102:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if (transition_a5 < transition_a5_min)
 4342              		.loc 2 5102 25
 4343 148c 3E86     		mv	a2,a5
 4344              	.LVL205:
 4345 148e 63F3FD00 		bleu	a5,s11,.L136
 4346 1492 6E86     		mv	a2,s11
 4347              	.L136:
 4348 1494 9B0D0600 		sext.w	s11,a2
 4349              	.LVL206:
 4350 1498 19A8     		j	.L134
 4351              	.LVL207:
 4352              	.L129:
 4353              	.LBB195:
5079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 4354              		.loc 2 5079 25
5080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5 = i;
 4355              		.loc 2 5080 30
5080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5 = i;
 4356              		.loc 2 5080 57 is_stmt 0
 4357 149a 93C7FEFF 		not	a5,t4
 4358 149e F18F     		and	a5,a5,a2
5080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5 = i;
 4359              		.loc 2 5080 33
 4360 14a0 63980748 		bne	a5,zero,.L220
 4361              	.LVL208:
 4362              	.L315:
5071:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4363              		.loc 2 5071 31
 4364 14a4 B28E     		mv	t4,a2
 4365              	.L132:
 4366              	.LVL209:
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4367              		.loc 2 5065 60
 4368 14a6 0523     		addiw	t1,t1,1
5065:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4369              		.loc 2 5065 21
 4370 14a8 E36DA3F9 		bltu	t1,s10,.L133
 4371              	.LBE195:
5096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4372              		.loc 2 5096 21 is_stmt 1
5096:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4373              		.loc 2 5096 24 is_stmt 0
 4374 14ac F1FB     		bne	a5,zero,.L130
 4375              	.LVL210:
 4376              	.L134:
 4377 14ae FD3B     		addiw	s7,s7,-1
 4378              	.LVL211:
5044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4379              		.loc 2 5044 17
 4380 14b0 E39E0BF4 		bne	s7,zero,.L137
 4381              	.LBE197:
5103:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
5104:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5105:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             transition_a5_min = transition_a5;
5106:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
5107:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }//Sample loop ends here
5109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 range_a5=transition_a5_max-transition_a5_min;
 4382              		.loc 2 5109 17 is_stmt 1
5110:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (transition_a5_min < 10){
 4383              		.loc 2 5110 20 is_stmt 0
 4384 14b4 2546     		li	a2,9
5109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (transition_a5_min < 10){
 4385              		.loc 2 5109 25
 4386 14b6 BB07BC41 		subw	a5,s8,s11
 4387              	.LVL212:
 4388              		.loc 2 5110 17 is_stmt 1
 4389              		.loc 2 5110 20 is_stmt 0
 4390 14ba 6363B601 		bgtu	s11,a2,.L138
5111:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     break_loop=0;
 4391              		.loc 2 5111 31
 4392 14be 02E8     		sd	zero,16(sp)
 4393              	.LVL213:
 4394              	.L138:
5112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5113:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (range_a5 <=5)
 4395              		.loc 2 5113 17 is_stmt 1
 4396              		.loc 2 5113 20 is_stmt 0
 4397 14c0 1546     		li	a2,5
 4398 14c2 636CF646 		bgtu	a5,a2,.L139
5114:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //(min(transition_a5_min - transition_a5_min_last,transition_a5_min_last-transi
5116:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_a5_min > transition_a5_min_last)
 4399              		.loc 2 5116 21 is_stmt 1
 4400              		.loc 2 5116 24 is_stmt 0
 4401 14c6 63F7BA47 		bgeu	s5,s11,.L140
5117:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5118:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         deltat=transition_a5_min-transition_a5_min_last;
 4402              		.loc 2 5118 25 is_stmt 1
 4403              		.loc 2 5118 31 is_stmt 0
 4404 14ca BB875D41 		subw	a5,s11,s5
 4405              	.LVL214:
 4406              	.L141:
5119:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5120:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
5121:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         deltat=transition_a5_min_last-transition_a5_min;
5123:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5124:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (deltat <=5)
 4407              		.loc 2 5124 21 is_stmt 1
 4408              		.loc 2 5124 24 is_stmt 0
 4409 14ce 1546     		li	a2,5
 4410 14d0 6368F600 		bgtu	a5,a2,.L142
5125:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5126:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         in_window=(in_window<<1)|1;
 4411              		.loc 2 5126 25 is_stmt 1
 4412              		.loc 2 5126 45 is_stmt 0
 4413 14d4 9B961C00 		slliw	a3,s9,1
 4414              		.loc 2 5126 34
 4415 14d8 93E61600 		ori	a3,a3,1
 4416 14dc 9B8C0600 		sext.w	s9,a3
 4417              	.LVL215:
 4418              	.L142:
5127:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5128:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5129:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
5130:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     in_window=(in_window<<1)|0;
5132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5133:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5134:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  "\n\r ca_indly ", ca_indly);
5136:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " vref ", vref);
5137:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " a5_dly_max:", transition_a5_max);
5138:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " a5_dly_min:", transition_a5_min);
5139:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " a5_dly_min_last:", transition_a5_min_last);
5140:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " range_a5:", range_a5);
5141:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " deltat:", deltat);
5142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " in_window:", in_window);
5143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart,  " vref_answer:", vref_answer);
5144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(vref_answer==128)
 4419              		.loc 2 5145 17 is_stmt 1
5146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((in_window &0x3)==0x3) //ALISTER CHANGE 2/17/2021
 4420              		.loc 2 5147 21
 4421              		.loc 2 5147 24 is_stmt 0
 4422 14e0 93F73C00 		andi	a5,s9,3
 4423 14e4 0D46     		li	a2,3
 4424 14e6 638DC744 		beq	a5,a2,.L221
5148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         vref_answer=vref; //ALISTER CHANGE
5150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifndef PRINT_CA_VREF_WINDOW
5151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
5152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5155:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5_min_last=transition_a5_min;
 4425              		.loc 2 5155 17 is_stmt 1
 4426              	.LVL216:
 4427              	.LBE200:
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4428              		.loc 2 5021 47 is_stmt 0
 4429 14ea 052B     		addiw	s6,s6,1
 4430              	.LVL217:
5021:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4431              		.loc 2 5021 13
 4432 14ec F947     		li	a5,30
 4433 14ee 9B8A0D00 		sext.w	s5,s11
 4434 14f2 E31AFBEA 		bne	s6,a5,.L144
 4435              	.LBE204:
5020:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t vref=5;vref <30;vref++) //begin vref training
 4436              		.loc 2 5020 24
 4437 14f6 130B0008 		li	s6,128
 4438              	.LVL218:
 4439              	.L143:
5156:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (break_loop)
 4440              		.loc 2 5157 13 is_stmt 1
 4441              		.loc 2 5157 16 is_stmt 0
 4442 14fa C267     		ld	a5,16(sp)
 4443 14fc 91E7     		bne	a5,zero,.L145
 4444              	.LVL219:
 4445 14fe 6D3D     		addiw	s10,s10,-5
 4446              	.LVL220:
 4447              	.LBE188:
5014:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
 4448              		.loc 2 5014 9
 4449 1500 93072006 		li	a5,98
 4450 1504 E31FFDE6 		bne	s10,a5,.L146
 4451              	.L145:
 4452              	.LBE207:
5158:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5159:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 break;
5160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5161:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5162:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if (vref_answer!=128U)
5164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r vref_answer found", vref_answer);
5166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5167:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
5168:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5169:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             (void)uprint32(g_debug_uart,  "\n\r CA_VREF training failed! ", vref_answer);
5170:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5171:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5172:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5173:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->soft_reset = 0U;  /* DPC_BITS   NV_MAP  reset */
 4453              		.loc 2 5173 9 is_stmt 1
 4454              		.loc 2 5173 40 is_stmt 0
 4455 1508 B707023E 		li	a5,1040318464
 4456 150c 23A00700 		sw	zero,0(a5)
5174:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* SET VREF HERE */
5175:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(DELAY_CYCLES_500_NS);
 4457              		.loc 2 5175 9 is_stmt 1
 4458 1510 1305C012 		li	a0,300
 4459 1514 97000000 		call	delay
 4459      E7800000 
 4460              	.LVL221:
5176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(vref_answer == 128U)
 4461              		.loc 2 5176 9
 4462 151c B717FCFF 		li	a5,-258048
 4463 1520 1387F7FF 		addi	a4,a5,-1
5177:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer = 0x10U;
5179:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U
 4464              		.loc 2 5179 55 is_stmt 0
 4465 1524 83A74418 		lw	a5,388(s1)
5176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(vref_answer == 128U)
 4466              		.loc 2 5176 11
 4467 1528 93060008 		li	a3,128
 4468              		.loc 2 5179 55
 4469 152c 8127     		sext.w	a5,a5
 4470              		.loc 2 5179 65
 4471 152e F98F     		and	a5,a5,a4
5176:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if(vref_answer == 128U)
 4472              		.loc 2 5176 11
 4473 1530 631ADB40 		bne	s6,a3,.L147
5178:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12U
 4474              		.loc 2 5178 13 is_stmt 1
 4475              	.LVL222:
 4476              		.loc 2 5179 13
 4477              		.loc 2 5179 25 is_stmt 0
 4478 1534 37070500 		li	a4,327680
 4479 1538 D98F     		or	a5,a5,a4
 4480              	.LVL223:
 4481              	.L148:
5180:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5181:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         else
5182:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             vref_answer = vref_answer;
5184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12)
5185:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5186:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5187:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS=dpc_bits_new;
 4482              		.loc 2 5187 9 is_stmt 1
 4483              		.loc 2 5187 45 is_stmt 0
 4484 153a 23A2F418 		sw	a5,388(s1)
5188:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(DELAY_CYCLES_500_NS);
 4485              		.loc 2 5188 9 is_stmt 1
 4486 153e 1305C012 		li	a0,300
 4487 1542 97000000 		call	delay
 4487      E7800000 
 4488              	.LVL224:
5189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 4489              		.loc 2 5189 9
 4490              		.loc 2 5189 40 is_stmt 0
 4491 154a B707023E 		li	a5,1040318464
 4492 154e 0547     		li	a4,1
5190:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(DELAY_CYCLES_500_MICRO);
 4493              		.loc 2 5190 9
 4494 1550 37950400 		li	a0,299008
5189:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         IOSCB_BANKCONT_DDR->soft_reset = 1U;  /* DPC_BITS   NV_MAP  reset */
 4495              		.loc 2 5189 40
 4496 1554 98C3     		sw	a4,0(a5)
 4497              		.loc 2 5190 9 is_stmt 1
 4498 1556 1305053E 		addi	a0,a0,992
 4499 155a 97000000 		call	delay
 4499      E7800000 
 4500              	.LVL225:
 4501              	.LBE209:
 4502              	.LBB210:
5191:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5192:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }/* end vref_training; */
5193:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5194:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5195:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         /* Begin MANUAL ADDCMD TRAINING */
5196:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t init_del_offset = 0x8U;
 4503              		.loc 2 5196 9
5197:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t a5_offset_status;
 4504              		.loc 2 5197 9
5198:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rpc147_offset = 0x1U;
 4505              		.loc 2 5198 9
5199:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t rpc145_offset = 0x0U;
 4506              		.loc 2 5199 9
5200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x700;
 4507              		.loc 2 5200 9
 4508              		.loc 2 5200 44 is_stmt 0
 4509 1562 03A90902 		lw	s2,32(s3)
5201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 4510              		.loc 2 5201 46
 4511 1566 03A70902 		lw	a4,32(s3)
 4512              		.loc 2 5201 18
 4513 156a 9167     		li	a5,16384
5202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t refclk_phase;
5203:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5204:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         //ALISTER 1/12/2022 SWEEPING CK OFFSET BEFORE CHANING refclk_offset
5205:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         if ((retry_count % 6) == 0){
 4514              		.loc 2 5205 12
 4515 156c A266     		ld	a3,8(sp)
5201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 4516              		.loc 2 5201 46
 4517 156e 0127     		sext.w	a4,a4
5201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 4518              		.loc 2 5201 18
 4519 1570 93870780 		addi	a5,a5,-2048
 4520 1574 F98F     		and	a5,a4,a5
 4521              		.loc 2 5205 12
 4522 1576 1947     		li	a4,6
 4523 1578 3BF7E602 		remuw	a4,a3,a4
5200:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 4524              		.loc 2 5200 18
 4525 157c 13790970 		andi	s2,s2,1792
 4526              	.LVL226:
5201:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t bclk90_phase=MSS_SCB_DDR_PLL->PLL_PHADJ & 0x3800;
 4527              		.loc 2 5201 9 is_stmt 1
5202:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         uint32_t refclk_phase;
 4528              		.loc 2 5202 9
 4529              		.loc 2 5205 9
 4530              		.loc 2 5205 12 is_stmt 0
 4531 1580 21E3     		bne	a4,zero,.L149
5206:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             *refclk_offset = ddr_manual_addcmd_refclk_offset(ddr_type, refclk_sweep_index);
 4532              		.loc 2 5206 13 is_stmt 1
 4533              	.LVL227:
 4534              	.LBB211:
 4535              	.LBB212:
4785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t type_array_index;
 4536              		.loc 2 4785 5
4786:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4537              		.loc 2 4786 5
4788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     switch (ddr_type)
 4538              		.loc 2 4788 5
4789:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 4539              		.loc 2 4789 5
4811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 4540              		.loc 2 4811 5
4811:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 4541              		.loc 2 4811 8 is_stmt 0
 4542 1582 97060000 		lbu	a3,.LANCHOR13
 4542      83C60600 
 4543 158a 0D47     		li	a4,3
 4544 158c 6376D700 		bleu	a3,a4,.L150
4813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 4545              		.loc 2 4813 9 is_stmt 1
4813:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 4546              		.loc 2 4813 29 is_stmt 0
 4547 1590 17070000 		sb	zero,.LANCHOR13,a4
 4547      23000700 
 4548              	.L150:
4816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4549              		.loc 2 4816 5 is_stmt 1
4816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4550              		.loc 2 4816 54 is_stmt 0
 4551 1598 17070000 		lbu	a4,.LANCHOR13
 4551      03470700 
4816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4552              		.loc 2 4816 74
 4553 15a0 0527     		addiw	a4,a4,1
4816:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4554              		.loc 2 4816 19
 4555 15a2 97060000 		lla	a3,.LANCHOR14
 4555      93860600 
 4556 15aa BA96     		add	a3,a3,a4
 4557 15ac 83C64601 		lbu	a3,20(a3)
 4558              	.LVL228:
4818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4559              		.loc 2 4818 5 is_stmt 1
4818:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4560              		.loc 2 4818 25 is_stmt 0
 4561 15b0 17060000 		sb	a4,.LANCHOR13,a2
 4561      2300E600 
4820:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 4562              		.loc 2 4820 5 is_stmt 1
 4563              	.LVL229:
 4564              	.LBE212:
 4565              	.LBE211:
 4566              		.loc 2 5206 28 is_stmt 0
 4567 15b8 17070000 		sb	a3,.LANCHOR7,a4
 4567      2300D700 
 4568              	.LVL230:
 4569              	.L149:
 4570              	.LBB213:
5207:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
5208:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5209:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         a5_offset_status = DDR_ADD_CMD_A5_OFFSET_FAIL;
5210:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
5211:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {
5212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             a5_offset_status = DDR_ADD_CMD_A5_OFFSET_PASS;
5213:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //ADDCMD Training improvement , adds delay on DDR clock loopback path
5214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc147.rpc147 = init_del_offset + rpc147_offset;
5215:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5216:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //ADDCMD Training improvement , adds delay on A9 loopback path
5217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc145.rpc145 = init_del_offset + rpc145_offset;
5218:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000023U; //ENABLE DLY Control & 
5220:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_a5;
5222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_a5_last;
5223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_ck;
5224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_ck_last;
5225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_a5;
5226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck;
5227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t i;
5228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t j;
5229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t difference [8]={0};
5230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck_array [8]={0};
5231:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transitions_found;
5233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_a5_max = 0U;
5234:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (j = 0U; j<16U ; j++)
5236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             { //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPD
5237:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD INDLY
5238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
5239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
5240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
5241:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
5243:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5244:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD OUTDLY
5245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x18
5246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
5247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
5248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
5249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 refclk_phase = (j % 8U) << 2U;
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
5252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
5253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
5254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_a5_last=0xFU;
5255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_ck_last=0x5U;
5256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5=0U;
5257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_ck=0U;
5258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(100U);
5260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transitions_found = 0U;
5261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 i = 0U;
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 while((!transitions_found) & (i < 128U))
5263:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
5265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
5266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
5267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback
5269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
5270:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((transition_a5 != 0U) && (transition_ck != 0U))
5272:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        if (((i - transition_a5) > 8U) && ((i - transition_ck) > 8U))
5274:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        {
5275:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            //break;
5276:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                            transitions_found = 1U;
5277:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        }
5278:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5279:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if (transition_ck == 0U) {
5281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
5283:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
5284:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          rx_ck_last=rx_ck;
5285:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5286:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else {
5287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( (i - transition_ck ) == 4U)
5288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set
5289:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
5290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck = 0U;    //Continue looking for transition
5291:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_ck_last=rx_ck;
5292:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5294:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if (transition_a5 == 0U) {
5296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
5297:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
5298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5299:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          else{
5300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              rx_a5_last=rx_a5;
5301:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5302:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5303:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      else {
5304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ((i - transition_a5) == 4U)
5305:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
5306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
5307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
5308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5=0; //Continue looking for transition
5309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_a5_last=rx_a5;
5310:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              }
5311:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          }
5312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
5313:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if ((transition_a5 != 0U) && (transition_ck != 0U))
5316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if ((i==transition_a5) || (i==transition_ck))
5317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5318:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5320:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 "\n\r   rx_a5   ",\
5321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                                 rx_a5);
5322:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5323:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 "   rx_ck   ",\
5324:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 rx_ck);
5325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5326:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   rx_ck_last  ",\
5327:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     rx_ck_last);
5328:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5329:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   transition_a5   ",\
5330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     transition_a5);
5331:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   transition_ck   ",\
5333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     transition_ck);
5334:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 "   Iteration:  ",\
5336:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                 i);
5337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         (void)uprint32(g_debug_uart, \
5338:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     "   REFCLK_PHASE:   ",\
5339:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                     j);
5340:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    i++;
5343:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }/* delay loop ends here */
5344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5 > transition_a5_max)
5345:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_max =transition_a5;
5346:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if ((transition_a5 != 0U) && (transition_ck != 0U) && (j<8U))
5348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_ck_array[j]=transition_ck;
5350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* difference now calculated in separate loop with max a5 intstead of per offse
5351:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }/* phase loop ends here */
5353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diff=0xFFU;
5355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diffp1=0xFFU;
5356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diffp2=0xFFU;
5357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclk=0x8U;
5358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclkp1=0x8U;
5359:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclkp2=0x8U;
5360:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(transition_a5_max < TRANSITION_A5_THRESHOLD)
5362:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
5364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t k = 0U;k<8U;k++)
5366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(transition_a5_max >= transition_ck_array[k])
5368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]= transition_a5_max-transition_ck_array[k];
5369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
5370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]=0xff;
5371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             for (uint32_t k = 0U;k<8U;k++)
5374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (difference[k] < min_diff){
5377:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //updated on Jan10
5378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclk=k;
5379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp1=(k+1)&0x7UL;
5380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp2=(k+2)&0x7UL;
5381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diff = difference[min_refclk];
5382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp1 = difference[min_refclkp1];
5383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp2 = difference[min_refclkp2];
5384:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5385:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5386:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   difference  ", difference[k]);
5388:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "   REFCLK_PHASE    ", k);
5389:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5390:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(min_diff == 0xFFU)
5392:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5393:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL;
5394:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (min_refclk==0x8U)
5396:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offse
5397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 a5_offset_status |= DDR_ADD_CMD_A5_OFFSET_FAIL_LOW_FREQ;
5398:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5399:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef MOVE_CK
5400:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ZERO){ //toggles between m
 4571              		.loc 2 5400 29
 4572 15c0 A266     		ld	a3,8(sp)
 4573 15c2 0D47     		li	a4,3
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4574              		.loc 2 5251 49
 4575 15c4 B367F900 		or	a5,s2,a5
 4576              	.LVL231:
 4577              		.loc 2 5400 29
 4578 15c8 3BF7E602 		remuw	a4,a3,a4
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4579              		.loc 2 5251 49
 4580 15cc 916B     		li	s7,16384
 4581              	.LVL232:
5219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4582              		.loc 2 5219 62
 4583 15ce 056D     		li	s10,4096
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4584              		.loc 2 5251 49
 4585 15d0 3EE0     		sd	a5,0(sp)
 4586 15d2 93873B00 		addi	a5,s7,3
 4587              		.loc 2 5400 29
 4588 15d6 A14D     		li	s11,8
 4589              	.LVL233:
5219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4590              		.loc 2 5219 62
 4591 15d8 269D     		add	s10,s1,s10
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4592              		.loc 2 5251 49
 4593 15da 3EE8     		sd	a5,16(sp)
 4594              	.LVL234:
5255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5=0U;
 4595              		.loc 2 5255 27
 4596 15dc 954A     		li	s5,5
 4597              		.loc 2 5400 29
 4598 15de 3AE4     		sd	a4,8(sp)
 4599              	.LVL235:
 4600              	.L215:
5212:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             //ADDCMD Training improvement , adds delay on DDR clock loopback path
 4601              		.loc 2 5212 13 is_stmt 1
5214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4602              		.loc 2 5214 13
5214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4603              		.loc 2 5214 64 is_stmt 0
 4604 15e0 9B871D00 		addiw	a5,s11,1
5214:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4605              		.loc 2 5214 46
 4606 15e4 23A6F464 		sw	a5,1612(s1)
5217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4607              		.loc 2 5217 13 is_stmt 1
5217:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4608              		.loc 2 5217 46 is_stmt 0
 4609 15e8 23A2B465 		sw	s11,1604(s1)
5219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4610              		.loc 2 5219 13 is_stmt 1
5219:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4611              		.loc 2 5219 62 is_stmt 0
 4612 15ec 93073002 		li	a5,35
 4613 15f0 232CFD86 		sw	a5,-1928(s10)
5221:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_a5_last;
 4614              		.loc 2 5221 13 is_stmt 1
5222:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_ck;
 4615              		.loc 2 5222 13
5223:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t rx_ck_last;
 4616              		.loc 2 5223 13
5224:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_a5;
 4617              		.loc 2 5224 13
5225:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck;
 4618              		.loc 2 5225 13
5226:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t i;
 4619              		.loc 2 5226 13
5227:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t j;
 4620              		.loc 2 5227 13
5228:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t difference [8]={0};
 4621              		.loc 2 5228 13
5229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck_array [8]={0};
 4622              		.loc 2 5229 13
5229:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_ck_array [8]={0};
 4623              		.loc 2 5229 22 is_stmt 0
 4624 15f4 82E0     		sd	zero,64(sp)
 4625 15f6 82E4     		sd	zero,72(sp)
 4626 15f8 82E8     		sd	zero,80(sp)
 4627 15fa 82EC     		sd	zero,88(sp)
5230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4628              		.loc 2 5230 13 is_stmt 1
5230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4629              		.loc 2 5230 22 is_stmt 0
 4630 15fc 82F0     		sd	zero,96(sp)
 4631 15fe 82F4     		sd	zero,104(sp)
 4632 1600 82F8     		sd	zero,112(sp)
 4633 1602 82FC     		sd	zero,120(sp)
5232:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t transition_a5_max = 0U;
 4634              		.loc 2 5232 13 is_stmt 1
5233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4635              		.loc 2 5233 13
 4636              	.LVL236:
5235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             { //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPD
 4637              		.loc 2 5235 13
5233:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4638              		.loc 2 5233 22 is_stmt 0
 4639 1604 814B     		li	s7,0
5230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4640              		.loc 2 5230 22
 4641 1606 014C     		li	s8,0
5240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4642              		.loc 2 5240 84
 4643 1608 37091800 		li	s2,1572864
 4644              	.LVL237:
 4645              	.L162:
5238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4646              		.loc 2 5238 17 is_stmt 1
5238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4647              		.loc 2 5238 94 is_stmt 0
 4648 160c 23240D88 		sw	zero,-1912(s10)
5239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4649              		.loc 2 5239 17 is_stmt 1
5239:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4650              		.loc 2 5239 84 is_stmt 0
 4651 1610 23280D88 		sw	zero,-1904(s10)
5240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4652              		.loc 2 5240 17 is_stmt 1
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4653              		.loc 2 5251 49 is_stmt 0
 4654 1614 0267     		ld	a4,0(sp)
5240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4655              		.loc 2 5240 84
 4656 1616 23282D89 		sw	s2,-1904(s10)
5242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4657              		.loc 2 5242 17 is_stmt 1
5250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4658              		.loc 2 5250 30 is_stmt 0
 4659 161a 9B172C00 		slliw	a5,s8,2
5242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4660              		.loc 2 5242 84
 4661 161e 23280D88 		sw	zero,-1904(s10)
5245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4662              		.loc 2 5245 17 is_stmt 1
5250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4663              		.loc 2 5250 30 is_stmt 0
 4664 1622 F18B     		andi	a5,a5,28
5245:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4665              		.loc 2 5245 94
 4666 1624 23242D89 		sw	s2,-1912(s10)
5246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4667              		.loc 2 5246 17 is_stmt 1
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4668              		.loc 2 5251 49 is_stmt 0
 4669 1628 D98F     		or	a5,a5,a4
 4670 162a 4267     		ld	a4,16(sp)
5246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 4671              		.loc 2 5246 84
 4672 162c 23280D88 		sw	zero,-1904(s10)
5247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4673              		.loc 2 5247 17 is_stmt 1
5247:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 4674              		.loc 2 5247 84 is_stmt 0
 4675 1630 23282D89 		sw	s2,-1904(s10)
5248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4676              		.loc 2 5248 17 is_stmt 1
5248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4677              		.loc 2 5248 84 is_stmt 0
 4678 1634 23280D88 		sw	zero,-1904(s10)
5250:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4679              		.loc 2 5250 17 is_stmt 1
 4680              	.LVL238:
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4681              		.loc 2 5251 17
5251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4682              		.loc 2 5251 49 is_stmt 0
 4683 1638 5D8F     		or	a4,a5,a4
 4684 163a 23A0E902 		sw	a4,32(s3)
5252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4685              		.loc 2 5252 17 is_stmt 1
5252:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4686              		.loc 2 5252 49 is_stmt 0
 4687 163e 93E73700 		ori	a5,a5,3
 4688 1642 23A0F902 		sw	a5,32(s3)
5253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_a5_last=0xFU;
 4689              		.loc 2 5253 17 is_stmt 1
5253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_a5_last=0xFU;
 4690              		.loc 2 5253 49 is_stmt 0
 4691 1646 23A0E902 		sw	a4,32(s3)
5254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_ck_last=0x5U;
 4692              		.loc 2 5254 17 is_stmt 1
 4693              	.LVL239:
5255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5=0U;
 4694              		.loc 2 5255 17
5256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_ck=0U;
 4695              		.loc 2 5256 17
5257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4696              		.loc 2 5257 17
5259:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transitions_found = 0U;
 4697              		.loc 2 5259 17
 4698 164a 13054006 		li	a0,100
 4699 164e 97000000 		call	delay
 4699      E7800000 
 4700              	.LVL240:
5260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 i = 0U;
 4701              		.loc 2 5260 17
5261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 while((!transitions_found) & (i < 128U))
 4702              		.loc 2 5261 17
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4703              		.loc 2 5262 17
5261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 while((!transitions_found) & (i < 128U))
 4704              		.loc 2 5261 19 is_stmt 0
 4705 1656 814C     		li	s9,0
5257:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4706              		.loc 2 5257 30
 4707 1658 0144     		li	s0,0
5256:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_ck=0U;
 4708              		.loc 2 5256 30
 4709 165a 014B     		li	s6,0
5254:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 rx_ck_last=0x5U;
 4710              		.loc 2 5254 27
 4711 165c 3D4E     		li	t3,15
5255:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 transition_a5=0U;
 4712              		.loc 2 5255 27
 4713 165e 9548     		li	a7,5
 4714              	.LVL241:
 4715              	.L158:
5264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 4716              		.loc 2 5264 88
 4717 1660 23200D88 		sw	zero,-1920(s10)
5265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 4718              		.loc 2 5265 88
 4719 1664 23202D89 		sw	s2,-1920(s10)
5267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback
 4720              		.loc 2 5267 21
 4721 1668 1305C012 		li	a0,300
5266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 4722              		.loc 2 5266 88
 4723 166c 23200D88 		sw	zero,-1920(s10)
 4724 1670 46F0     		sd	a7,32(sp)
 4725 1672 72EC     		sd	t3,24(sp)
 4726              	.LVL242:
5264:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 4727              		.loc 2 5264 21 is_stmt 1
5265:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 4728              		.loc 2 5265 21
5266:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     delay(DELAY_CYCLES_500_NS);
 4729              		.loc 2 5266 21
5267:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_a5 = (CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback
 4730              		.loc 2 5267 21
 4731 1674 97000000 		call	delay
 4731      E7800000 
 4732              	.LVL243:
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 4733              		.loc 2 5268 21
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 4734              		.loc 2 5268 74 is_stmt 0
 4735 167c 0327CD8A 		lw	a4,-1876(s10)
5269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4736              		.loc 2 5269 73
 4737 1680 0325CD8A 		lw	a0,-1876(s10)
5271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4738              		.loc 2 5271 24
 4739 1684 626E     		ld	t3,24(sp)
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 4740              		.loc 2 5268 112
 4741 1686 1B578700 		srliw	a4,a4,8
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 4742              		.loc 2 5268 27
 4743 168a 0D8B     		andi	a4,a4,3
 4744              	.LVL244:
5269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4745              		.loc 2 5269 21 is_stmt 1
5269:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 4746              		.loc 2 5269 27 is_stmt 0
 4747 168c 3D89     		andi	a0,a0,15
 4748              	.LVL245:
5271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4749              		.loc 2 5271 21 is_stmt 1
5271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4750              		.loc 2 5271 24 is_stmt 0
 4751 168e 8278     		ld	a7,32(sp)
 4752 1690 914E     		li	t4,4
 4753 1692 214F     		li	t5,8
 4754 1694 63040B2C 		beq	s6,zero,.L151
5271:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 4755              		.loc 2 5271 47
 4756 1698 E30C0444 		beq	s0,zero,.L152
5273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        {
 4757              		.loc 2 5273 24 is_stmt 1
5273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        {
 4758              		.loc 2 5273 27 is_stmt 0
 4759 169c BB876C41 		subw	a5,s9,s6
 4760 16a0 8146     		li	a3,0
 4761 16a2 6376FF00 		bleu	a5,t5,.L153
5273:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                        {
 4762              		.loc 2 5273 55
 4763 16a6 BB868C40 		subw	a3,s9,s0
 4764 16aa B336DF00 		sgtu	a3,a3,t5
 4765              	.LVL246:
 4766              	.L153:
5287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set
 4767              		.loc 2 5287 26 is_stmt 1
5287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set
 4768              		.loc 2 5287 29 is_stmt 0
 4769 16ae BB878C40 		subw	a5,s9,s0
 4770 16b2 6399D72B 		bne	a5,t4,.L223
5288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 4771              		.loc 2 5288 30 is_stmt 1
5288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 4772              		.loc 2 5288 33 is_stmt 0
 4773 16b6 63031501 		beq	a0,a7,.L155
5290:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_ck_last=rx_ck;
 4774              		.loc 2 5290 48
 4775 16ba 0144     		li	s0,0
 4776              	.LVL247:
 4777              	.L155:
5295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 4778              		.loc 2 5295 22 is_stmt 1
5295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 4779              		.loc 2 5295 25 is_stmt 0
 4780 16bc A287     		mv	a5,s0
 4781 16be 3684     		mv	s0,a3
 4782              	.LVL248:
 4783 16c0 E31B0B42 		bne	s6,zero,.L156
 4784              	.LVL249:
 4785              	.L213:
5296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
 4786              		.loc 2 5296 26 is_stmt 1
5296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
 4787              		.loc 2 5296 53 is_stmt 0
 4788 16c4 134BFEFF 		not	s6,t3
 4789              	.LVL250:
 4790 16c8 337BEB00 		and	s6,s6,a4
5296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
 4791              		.loc 2 5296 29
 4792 16cc 631E0B28 		bne	s6,zero,.L225
 4793              	.L316:
5268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rx_ck = CFG_DDR_SGMII_PHY->expert_addcmd_ln_readback.expert_addcmd_ln_readback 
 4794              		.loc 2 5268 27
 4795 16d0 3A8E     		mv	t3,a4
 4796              	.L157:
 4797              	.LVL251:
5315:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         if ((i==transition_a5) || (i==transition_ck))
 4798              		.loc 2 5315 21 is_stmt 1
5341:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                    i++;
 4799              		.loc 2 5341 21
5342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }/* delay loop ends here */
 4800              		.loc 2 5342 20
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4801              		.loc 2 5262 22 is_stmt 0
 4802 16d2 0588     		andi	s0,s0,1
5342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }/* delay loop ends here */
 4803              		.loc 2 5342 21
 4804 16d4 852C     		addiw	s9,s9,1
 4805              	.LVL252:
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4806              		.loc 2 5262 22
 4807 16d6 09E4     		bne	s0,zero,.L235
 4808 16d8 13B70C08 		sltiu	a4,s9,128
 4809              	.LVL253:
 4810 16dc 631D0726 		bne	a4,zero,.L226
 4811              	.L235:
5344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_max =transition_a5;
 4812              		.loc 2 5344 17 is_stmt 1
5344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_max =transition_a5;
 4813              		.loc 2 5344 19 is_stmt 0
 4814 16e0 63E66B29 		bgtu	s6,s7,.L227
5347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4815              		.loc 2 5347 17 is_stmt 1
5347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4816              		.loc 2 5347 20 is_stmt 0
 4817 16e4 630C0B00 		beq	s6,zero,.L161
 4818              	.LVL254:
 4819              	.L160:
5347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4820              		.loc 2 5347 43
 4821 16e8 91CB     		beq	a5,zero,.L161
5347:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 4822              		.loc 2 5347 68
 4823 16ea 1D47     		li	a4,7
 4824 16ec 63688701 		bgtu	s8,a4,.L161
5349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* difference now calculated in separate loop with max a5 intstead of per offse
 4825              		.loc 2 5349 21 is_stmt 1
5349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     /* difference now calculated in separate loop with max a5 intstead of per offse
 4826              		.loc 2 5349 43 is_stmt 0
 4827 16f0 13172C00 		slli	a4,s8,2
 4828 16f4 1401     		addi	a3,sp,128
 4829 16f6 3697     		add	a4,a3,a4
 4830 16f8 2320F7FE 		sw	a5,-32(a4)
 4831              	.L161:
 4832              	.LVL255:
 4833 16fc 050C     		addi	s8,s8,1
 4834              	.LVL256:
5235:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             { //Increase J loop to increase number of samples on transition_a5 (for noisy CA in LPD
 4835              		.loc 2 5235 13
 4836 16fe C147     		li	a5,16
 4837              	.LVL257:
 4838 1700 E316FCF0 		bne	s8,a5,.L162
 4839 1704 8147     		li	a5,0
 4840              	.LBB214:
5365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4841              		.loc 2 5365 13
 4842 1706 13050002 		li	a0,32
 4843              	.LVL258:
 4844              	.L164:
5367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]= transition_a5_max-transition_ck_array[k];
 4845              		.loc 2 5367 17 is_stmt 1
5367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]= transition_a5_max-transition_ck_array[k];
 4846              		.loc 2 5367 60 is_stmt 0
 4847 170a 9810     		addi	a4,sp,96
 4848 170c 3E97     		add	a4,a4,a5
 4849 170e 1443     		lw	a3,0(a4)
5370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 4850              		.loc 2 5370 34
 4851 1710 1307F00F 		li	a4,255
5367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     difference[k]= transition_a5_max-transition_ck_array[k];
 4852              		.loc 2 5367 19
 4853 1714 63E4DB00 		bgtu	a3,s7,.L163
5368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
 4854              		.loc 2 5368 21 is_stmt 1
5368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 else
 4855              		.loc 2 5368 53 is_stmt 0
 4856 1718 3B87DB40 		subw	a4,s7,a3
 4857              	.L163:
 4858 171c 9400     		addi	a3,sp,64
 4859 171e BE96     		add	a3,a3,a5
 4860 1720 98C2     		sw	a4,0(a3)
 4861              	.LVL259:
 4862 1722 9107     		addi	a5,a5,4
5365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4863              		.loc 2 5365 13
 4864 1724 E393A7FE 		bne	a5,a0,.L164
 4865 1728 9800     		addi	a4,sp,64
 4866              	.LBE214:
 4867              	.LBB215:
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4868              		.loc 2 5373 27
 4869 172a 0148     		li	a6,0
 4870              	.LBE215:
5358:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclkp2=0x8U;
 4871              		.loc 2 5358 22
 4872 172c A14E     		li	t4,8
5357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclkp1=0x8U;
 4873              		.loc 2 5357 22
 4874 172e A146     		li	a3,8
5356:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_refclk=0x8U;
 4875              		.loc 2 5356 22
 4876 1730 9307F00F 		li	a5,255
5355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diffp2=0xFFU;
 4877              		.loc 2 5355 22
 4878 1734 1305F00F 		li	a0,255
5354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             uint32_t min_diffp1=0xFFU;
 4879              		.loc 2 5354 22
 4880 1738 130EF00F 		li	t3,255
 4881              	.LVL260:
 4882              	.LBB216:
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4883              		.loc 2 5373 13
 4884 173c 214F     		li	t5,8
 4885              	.L166:
 4886              	.LVL261:
5376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //updated on Jan10
 4887              		.loc 2 5376 17 is_stmt 1
5376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //updated on Jan10
 4888              		.loc 2 5376 31 is_stmt 0
 4889 173e 83280700 		lw	a7,0(a4)
 4890 1742 1B031800 		addiw	t1,a6,1
 4891 1746 9B0F0300 		sext.w	t6,t1
5376:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     //updated on Jan10
 4892              		.loc 2 5376 20
 4893 174a 63F3C803 		bgeu	a7,t3,.L165
5378:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp1=(k+1)&0x7UL;
 4894              		.loc 2 5378 21 is_stmt 1
 4895              	.LVL262:
5379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp2=(k+2)&0x7UL;
 4896              		.loc 2 5379 21
5379:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_refclkp2=(k+2)&0x7UL;
 4897              		.loc 2 5379 33 is_stmt 0
 4898 174e 937E7300 		andi	t4,t1,7
 4899              	.LVL263:
5380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diff = difference[min_refclk];
 4900              		.loc 2 5380 21 is_stmt 1
5381:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp1 = difference[min_refclkp1];
 4901              		.loc 2 5381 21
5382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp2 = difference[min_refclkp2];
 4902              		.loc 2 5382 21
5382:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diffp2 = difference[min_refclkp2];
 4903              		.loc 2 5382 32 is_stmt 0
 4904 1752 1401     		addi	a3,sp,128
 4905 1754 93972E00 		slli	a5,t4,2
 4906              	.LVL264:
 4907 1758 B697     		add	a5,a3,a5
 4908 175a 03A507FC 		lw	a0,-64(a5)
 4909              	.LVL265:
5383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 4910              		.loc 2 5383 21 is_stmt 1
5380:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     min_diff = difference[min_refclk];
 4911              		.loc 2 5380 33 is_stmt 0
 4912 175e 9B072800 		addiw	a5,a6,2
5383:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 4913              		.loc 2 5383 32
 4914 1762 9D8B     		andi	a5,a5,7
 4915 1764 8A07     		slli	a5,a5,2
 4916 1766 B697     		add	a5,a3,a5
 4917 1768 83A707FC 		lw	a5,-64(a5)
 4918              	.LVL266:
 4919 176c C286     		mv	a3,a6
 4920 176e 468E     		mv	t3,a7
 4921              	.LVL267:
 4922              	.L165:
 4923 1770 1107     		addi	a4,a4,4
 4924              	.LVL268:
 4925 1772 7E88     		mv	a6,t6
5373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4926              		.loc 2 5373 13
 4927 1774 E395EFFD 		bne	t6,t5,.L166
 4928              	.LBE216:
5391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4929              		.loc 2 5391 13 is_stmt 1
5391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4930              		.loc 2 5391 15 is_stmt 0
 4931 1778 1308F00F 		li	a6,255
 4932 177c 0547     		li	a4,1
 4933 177e 63040E01 		beq	t3,a6,.L167
5361:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 4934              		.loc 2 5361 15
 4935 1782 13B72B01 		sltiu	a4,s7,18
 4936              	.L167:
5395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offse
 4937              		.loc 2 5395 16
 4938 1786 2148     		li	a6,8
 4939 1788 0127     		sext.w	a4,a4
 4940              	.LVL269:
5395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offse
 4941              		.loc 2 5395 13 is_stmt 1
5395:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {   //If ADDCMD training fails due to extremely low frequency, use PLL to provide offse
 4942              		.loc 2 5395 16 is_stmt 0
 4943 178a 63950601 		bne	a3,a6,.L168
5397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 4944              		.loc 2 5397 17 is_stmt 1
5397:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 4945              		.loc 2 5397 34 is_stmt 0
 4946 178e 13674700 		ori	a4,a4,4
 4947              	.LVL270:
 4948 1792 0127     		sext.w	a4,a4
 4949              	.L168:
 4950              		.loc 2 5400 13 is_stmt 1
 4951              		.loc 2 5400 16 is_stmt 0
 4952 1794 2266     		ld	a2,8(sp)
 4953 1796 0548     		li	a6,1
 4954 1798 631C061D 		bne	a2,a6,.L169
5401:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_diff=second_diff;
5402:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diffp1=min_diff;
 4955              		.loc 2 5402 17 is_stmt 1
 4956              	.LVL271:
5403:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_refclk=(min_refclk-0x1UL)&&(0x7UL);
5404:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=(min_refclk-0x1UL)&(0x7UL);
 4957              		.loc 2 5404 17
 4958              		.loc 2 5404 39 is_stmt 0
 4959 179c 9B87F6FF 		addiw	a5,a3,-1
 4960              	.LVL272:
 4961              		.loc 2 5404 27
 4962 17a0 93F67700 		andi	a3,a5,7
 4963              	.LVL273:
 4964 17a4 7285     		mv	a0,t3
 4965              	.LVL274:
 4966              	.L170:
5405:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5406:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 0 degrees", 0x0UL);
5407:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5408:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_ONE){
5410:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5411:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 45 degrees", 0x0UL);
5412:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5413:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else if ((retry_count%3) == LIBERO_SETTING_ADD_CMD_CLK_MOVE_ORDER_TWO){ //toggles betwe
5415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_diff=second_diff;
5416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_diffp1=min_diffp2;
5417:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_refclk=(min_refclk-0x1UL)&&(0x7UL);
5418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 min_refclk=min_refclkp1;
5419:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r   CK_PUSH = 90 degrees", 0x0UL);
5421:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5422:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5423:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5424:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(a5_offset_status == DDR_ADD_CMD_A5_OFFSET_PASS)
 4967              		.loc 2 5424 13 is_stmt 1
 4968              		.loc 2 5424 15 is_stmt 0
 4969 17a6 6313071E 		bne	a4,zero,.L171
5425:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 refclk_phase =((*refclk_offset+min_refclk) & 0x7U)<<2U;
 4970              		.loc 2 5426 17 is_stmt 1
 4971              	.LVL275:
5427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4972              		.loc 2 5427 17
5426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4973              		.loc 2 5426 33 is_stmt 0
 4974 17aa 97070000 		lbu	a5,.LANCHOR7
 4974      83C70700 
5426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4975              		.loc 2 5426 47
 4976 17b2 B59F     		addw	a5,a5,a3
 4977              		.loc 2 5427 49
 4978 17b4 8266     		ld	a3,0(sp)
 4979              	.LVL276:
5426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4980              		.loc 2 5426 67
 4981 17b6 9B972700 		slliw	a5,a5,2
5426:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4982              		.loc 2 5426 30
 4983 17ba F18B     		andi	a5,a5,28
 4984              		.loc 2 5427 49
 4985 17bc D58F     		or	a5,a5,a3
 4986 17be 9166     		li	a3,16384
 4987 17c0 8D06     		addi	a3,a3,3
 4988 17c2 DD8E     		or	a3,a5,a3
 4989 17c4 23A0D902 		sw	a3,32(s3)
5428:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00000003UL | bclk_phase | bclk90_phase | refcl
 4990              		.loc 2 5428 17 is_stmt 1
 4991              		.loc 2 5428 49 is_stmt 0
 4992 17c8 93E73700 		ori	a5,a5,3
 4993 17cc 23A0F902 		sw	a5,32(s3)
5429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4994              		.loc 2 5429 17 is_stmt 1
5430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD INDLY
5431:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 4995              		.loc 2 5431 94 is_stmt 0
 4996 17d0 8567     		li	a5,4096
5429:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 MSS_SCB_DDR_PLL->PLL_PHADJ      = (0x00004003UL | bclk_phase | bclk90_phase | refcl
 4997              		.loc 2 5429 49
 4998 17d2 23A0D902 		sw	a3,32(s3)
 4999              		.loc 2 5431 17 is_stmt 1
 5000              		.loc 2 5431 94 is_stmt 0
 5001 17d6 A697     		add	a5,s1,a5
 5002 17d8 23A40788 		sw	zero,-1912(a5)
5432:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 5003              		.loc 2 5432 17 is_stmt 1
 5004              		.loc 2 5432 84 is_stmt 0
 5005 17dc 23A80788 		sw	zero,-1904(a5)
5433:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 5006              		.loc 2 5433 17 is_stmt 1
 5007              		.loc 2 5433 84 is_stmt 0
 5008 17e0 B7061800 		li	a3,1572864
 5009 17e4 23A8D788 		sw	a3,-1904(a5)
5434:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 5010              		.loc 2 5434 17 is_stmt 1
 5011              		.loc 2 5434 84 is_stmt 0
 5012 17e8 23A80788 		sw	zero,-1904(a5)
5435:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5436:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //LOAD OUTDLY
5437:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x18
 5013              		.loc 2 5437 17 is_stmt 1
 5014              		.loc 2 5437 94 is_stmt 0
 5015 17ec 23A4D788 		sw	a3,-1912(a5)
5438:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 5016              		.loc 2 5438 17 is_stmt 1
 5017              		.loc 2 5438 84 is_stmt 0
 5018 17f0 23A80788 		sw	zero,-1904(a5)
5439:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x180000U;
 5019              		.loc 2 5439 17 is_stmt 1
 5020              		.loc 2 5439 84 is_stmt 0
 5021 17f4 23A8D788 		sw	a3,-1904(a5)
5440:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_load_reg1.expert_dlycnt_load_reg1 = 0x000000U;
 5022              		.loc 2 5440 17 is_stmt 1
 5023              		.loc 2 5440 84 is_stmt 0
 5024 17f8 23A80788 		sw	zero,-1904(a5)
5441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (uint32_t m=0U;m < min_diffp1; m++)
 5025              		.loc 2 5441 17 is_stmt 1
 5026              	.LBB217:
 5027              		.loc 2 5441 22
 5028              	.LVL277:
 5029              	.L172:
 5030              		.loc 2 5441 17 is_stmt 0
 5031 17fc 6310A718 		bne	a4,a0,.L173
 5032              	.LBE217:
5442:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
5444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
5445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
5446:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
5447:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_direction_reg1.expert_dlycnt_direction_reg1 = 0x00
 5033              		.loc 2 5447 17 is_stmt 1
 5034              		.loc 2 5447 94 is_stmt 0
 5035 1800 8567     		li	a5,4096
 5036 1802 A697     		add	a5,s1,a5
 5037 1804 23A40788 		sw	zero,-1912(a5)
5448:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x00000000U; //DISABLE DLY Contr
 5038              		.loc 2 5448 17 is_stmt 1
 5039              		.loc 2 5448 66 is_stmt 0
 5040 1808 23AC0786 		sw	zero,-1928(a5)
 5041              	.LVL278:
 5042              	.L174:
 5043              	.LBE213:
 5044              	.LBE210:
5449:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5450:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r  MANUAL ADDCMD TRAINING Results:\r\n          PL
5451:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          transition_a5_max:  ", transition_a5_ma
5452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          CA Output Delay:  ", min_diffp1);
5453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (void)uprint32(g_debug_uart, "\n\r          CA Offset:  ", *refclk_offset);
5454:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
5456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             else
5457:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
5458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if(a5_offset_status & DDR_ADD_CMD_A5_OFFSET_FAIL)
5459:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
5460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(init_del_offset < 0xFFU )
5461:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         init_del_offset = init_del_offset + (transition_a5_max) + 5U; //if transiti
5463:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5464:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     else
5465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
5466:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
5467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
5468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
5469:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             } /* end of for (j = 0U; j<16U ; j++) */
5470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }   // while(a5_offset_status != DDR_ADD_CMD_A5_OFFSET_PASS)
5471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     } //END MANUAL ADDCMD TRAINING
5472:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5473:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x0000008U;
 5045              		.loc 2 5473 5 is_stmt 1
 5046              		.loc 2 5473 54 is_stmt 0
 5047 180c 8567     		li	a5,4096
 5048 180e BE94     		add	s1,s1,a5
 5049 1810 A147     		li	a5,8
 5050 1812 23ACF486 		sw	a5,-1928(s1)
5474:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dfi_status_override_to_shim.expert_dfi_status_override_to_shim = 0x00
 5051              		.loc 2 5474 5 is_stmt 1
 5052              		.loc 2 5474 94 is_stmt 0
 5053 1816 23A6048C 		sw	zero,-1844(s1)
5475:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5476:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //POST_INITIALIZATION
5477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x9U;
 5054              		.loc 2 5477 5 is_stmt 1
 5055              		.loc 2 5477 54 is_stmt 0
 5056 181a 2547     		li	a4,9
 5057 181c 23ACE486 		sw	a4,-1928(s1)
5478:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x0000003FU ;
 5058              		.loc 2 5478 5 is_stmt 1
 5059              		.loc 2 5478 64 is_stmt 0
 5060 1820 1307F003 		li	a4,63
 5061 1824 23A0E48A 		sw	a4,-1888(s1)
5479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause = 0x00000000U;
 5062              		.loc 2 5479 5 is_stmt 1
 5063              		.loc 2 5479 64 is_stmt 0
 5064 1828 23A0048A 		sw	zero,-1888(s1)
5480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     CFG_DDR_SGMII_PHY->expert_mode_en.expert_mode_en = 0x8U;
 5065              		.loc 2 5480 5 is_stmt 1
 5066              		.loc 2 5480 54 is_stmt 0
 5067 182c 23ACF486 		sw	a5,-1928(s1)
5481:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_NS);
 5068              		.loc 2 5481 5 is_stmt 1
 5069 1830 1305C012 		li	a0,300
 5070              	.LVL279:
 5071 1834 97000000 		call	delay
 5071      E7800000 
 5072              	.LVL280:
5482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 5073              		.loc 2 5482 5
 5074              		.loc 2 5482 56 is_stmt 0
 5075 183c 1164     		li	s0,16384
 5076 183e 5294     		add	s0,s4,s0
5483:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(DELAY_CYCLES_500_MICRO);
 5077              		.loc 2 5483 5
 5078 1840 37950400 		li	a0,299008
 5079 1844 1305053E 		addi	a0,a0,992
5482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x0;
 5080              		.loc 2 5482 56
 5081 1848 232E0400 		sw	zero,28(s0)
 5082              		.loc 2 5483 5 is_stmt 1
 5083 184c 97000000 		call	delay
 5083      E7800000 
 5084              	.LVL281:
5484:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5485:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
5486:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR1 ", mode_register_masked_write_x5(1));
5487:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR2 ", mode_register_masked_write_x5(2));
5488:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR3 ", mode_register_masked_write_x5(3));
5489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR4 ", mode_register_masked_write_x5(4));
5490:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR11 ", mode_register_masked_write_x5(11));
5491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR16 ", mode_register_masked_write_x5(16));
5492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR17 ", mode_register_masked_write_x5(17));
5493:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR22 ", mode_register_masked_write_x5(22));
5494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     (void)uprint32(g_debug_uart, "\n\r Writing MR13 ", mode_register_masked_write_x5(13));
5495:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #else
5496:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(1);
 5085              		.loc 2 5496 5
 5086 1854 0545     		li	a0,1
 5087 1856 97000000 		call	mode_register_masked_write_x5
 5087      E7800000 
 5088              	.LVL282:
5497:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(2);
 5089              		.loc 2 5497 5
 5090 185e 0945     		li	a0,2
 5091 1860 97000000 		call	mode_register_masked_write_x5
 5091      E7800000 
 5092              	.LVL283:
5498:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(3);
 5093              		.loc 2 5498 5
 5094 1868 0D45     		li	a0,3
 5095 186a 97000000 		call	mode_register_masked_write_x5
 5095      E7800000 
 5096              	.LVL284:
5499:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(4);
 5097              		.loc 2 5499 5
 5098 1872 1145     		li	a0,4
 5099 1874 97000000 		call	mode_register_masked_write_x5
 5099      E7800000 
 5100              	.LVL285:
5500:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(11);
 5101              		.loc 2 5500 5
 5102 187c 2D45     		li	a0,11
 5103 187e 97000000 		call	mode_register_masked_write_x5
 5103      E7800000 
 5104              	.LVL286:
5501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(16);
 5105              		.loc 2 5501 5
 5106 1886 4145     		li	a0,16
 5107 1888 97000000 		call	mode_register_masked_write_x5
 5107      E7800000 
 5108              	.LVL287:
5502:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(17);
 5109              		.loc 2 5502 5
 5110 1890 4545     		li	a0,17
 5111 1892 97000000 		call	mode_register_masked_write_x5
 5111      E7800000 
 5112              	.LVL288:
5503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(22);
 5113              		.loc 2 5503 5
 5114 189a 5945     		li	a0,22
 5115 189c 97000000 		call	mode_register_masked_write_x5
 5115      E7800000 
 5116              	.LVL289:
5504:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     mode_register_masked_write_x5(13);
 5117              		.loc 2 5504 5
 5118 18a4 3545     		li	a0,13
 5119 18a6 97000000 		call	mode_register_masked_write_x5
 5119      E7800000 
 5120              	.LVL290:
5505:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
5506:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5507:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     delay(10U);
 5121              		.loc 2 5507 5
 5122 18ae 2945     		li	a0,10
 5123 18b0 97000000 		call	delay
 5123      E7800000 
 5124              	.LVL291:
5508:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5509:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 1U;
 5125              		.loc 2 5509 5
 5126              		.loc 2 5509 58 is_stmt 0
 5127 18b8 8547     		li	a5,1
 5128 18ba 2328F42A 		sw	a5,688(s0)
5510:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_AUTOINIT_DISABLE.INIT_AUTOINIT_DISABLE=0x0U;
 5129              		.loc 2 5510 5 is_stmt 1
 5130              		.loc 2 5510 65 is_stmt 0
 5131 18be 23280400 		sw	zero,16(s0)
5511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5512:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     volatile uint32_t timeout = 0U;
 5132              		.loc 2 5512 5 is_stmt 1
 5133              		.loc 2 5512 23 is_stmt 0
 5134 18c2 82D0     		sw	zero,96(sp)
5513:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     while((DDRCFG->MC_BASE2.INIT_ACK.INIT_ACK==0) && (timeout < 0xFFU))
 5135              		.loc 2 5513 5 is_stmt 1
 5136              		.loc 2 5513 51 is_stmt 0
 5137 18c4 9304E00F 		li	s1,254
 5138              	.L177:
 5139              		.loc 2 5513 37
 5140 18c8 1C58     		lw	a5,48(s0)
 5141 18ca 8127     		sext.w	a5,a5
 5142              		.loc 2 5513 10
 5143 18cc 89E7     		bne	a5,zero,.L178
 5144              		.loc 2 5513 63
 5145 18ce 8657     		lw	a5,96(sp)
 5146 18d0 8127     		sext.w	a5,a5
 5147              		.loc 2 5513 51
 5148 18d2 63F8F40C 		bleu	a5,s1,.L179
 5149              	.L178:
5514:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
5515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         delay(10U);
5516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         timeout++;
5517:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
5518:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.INIT_ZQ_CAL_START.INIT_ZQ_CAL_START = 0U;
 5150              		.loc 2 5518 5 is_stmt 1
 5151              		.loc 2 5518 58 is_stmt 0
 5152 18d6 9167     		li	a5,16384
 5153 18d8 3E9A     		add	s4,s4,a5
 5154              	.LBE226:
 5155              	.LBE233:
1236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 5156              		.loc 2 1236 40
 5157 18da D547     		li	a5,21
 5158 18dc 17070000 		sw	a5,.LANCHOR2,a4
 5158      2320F700 
1238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5159              		.loc 2 1238 25
 5160 18e4 C167     		li	a5,65536
 5161              	.LBB234:
 5162              	.LBB227:
 5163              		.loc 2 5518 58
 5164 18e6 23280A2A 		sw	zero,688(s4)
5519:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
5520:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     DDRCFG->MC_BASE2.CFG_AUTO_ZQ_CAL_EN.CFG_AUTO_ZQ_CAL_EN =\
 5165              		.loc 2 5520 5 is_stmt 1
 5166              	.LBE227:
 5167              	.LBE234:
1238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5168              		.loc 2 1238 25 is_stmt 0
 5169 18ea FD17     		addi	a5,a5,-1
 5170              	.LBB235:
 5171              	.LBB228:
 5172              		.loc 2 5520 60
 5173 18ec 23220A1C 		sw	zero,452(s4)
 5174              	.LVL292:
 5175              	.LBE228:
 5176              	.LBE235:
1230:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5177              		.loc 2 1230 17 is_stmt 1
1236:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 5178              		.loc 2 1236 21
1238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5179              		.loc 2 1238 17
1238:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5180              		.loc 2 1238 25 is_stmt 0
 5181 18f0 17070000 		sw	a5,.LANCHOR11,a4
 5181      2320F700 
 5182              	.LVL293:
 5183              	.L125:
1240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5184              		.loc 2 1240 13 is_stmt 1
1240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5185              		.loc 2 1240 16 is_stmt 0
 5186 18f8 97070000 		lla	a5,.LANCHOR11
 5186      93870700 
 5187 1900 9C43     		lw	a5,0(a5)
 5188 1902 1B84F7FF 		addiw	s0,a5,-1
1240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5189              		.loc 2 1240 15
 5190 1906 17070000 		sw	s0,.LANCHOR11,a4
 5190      23208700 
1242:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5191              		.loc 2 1242 36
 5192 190e 93078003 		li	a5,56
1240:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5193              		.loc 2 1240 15
 5194 1912 19E06FE0 		beq	s0,zero,.L318
 5194      8FFE
 5195 1918 6FE03FA5 		j	.L216
 5196              	.LVL294:
 5197              	.L309:
 5198              	.LBB236:
 5199              	.LBB229:
 5200              	.LBB221:
 5201              	.LBB208:
 5202              	.LBB206:
 5203              	.LBB205:
 5204              	.LBB201:
 5205              	.LBB198:
 5206              	.LBB196:
5079:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if ( ((rx_a5 ^ rx_a5_last) & rx_a5 )  ){
 5207              		.loc 2 5079 25 is_stmt 1
5088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 5208              		.loc 2 5088 30
5088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  if(!((rx_a5 ^ rx_a5_last) & rx_a5 ))
 5209              		.loc 2 5088 33 is_stmt 0
 5210 191c 1147     		li	a4,4
 5211 191e E314E5B8 		bne	a0,a4,.L132
5089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  {
 5212              		.loc 2 5089 34 is_stmt 1
5089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  {
 5213              		.loc 2 5089 60 is_stmt 0
 5214 1922 13C5FEFF 		not	a0,t4
 5215 1926 718D     		and	a0,a0,a2
5089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  {
 5216              		.loc 2 5089 36
 5217 1928 E31F05B6 		bne	a0,zero,.L132
5091:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      rx_a5_last=rx_a5;
 5218              		.loc 2 5091 51
 5219 192c 8147     		li	a5,0
 5220 192e 9DBE     		j	.L315
 5221              	.LVL295:
 5222              	.L220:
5080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_a5 = i;
 5223              		.loc 2 5080 33
 5224 1930 9A87     		mv	a5,t1
 5225 1932 95BE     		j	.L132
 5226              	.LVL296:
 5227              	.L140:
 5228              	.LBE196:
 5229              	.LBE198:
5122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 5230              		.loc 2 5122 25 is_stmt 1
5122:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 5231              		.loc 2 5122 31 is_stmt 0
 5232 1934 BB87BA41 		subw	a5,s5,s11
 5233              	.LVL297:
 5234 1938 59BE     		j	.L141
 5235              	.LVL298:
 5236              	.L139:
5131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 5237              		.loc 2 5131 21 is_stmt 1
5131:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 5238              		.loc 2 5131 30 is_stmt 0
 5239 193a 9B9C1C00 		slliw	s9,s9,1
 5240              	.LVL299:
 5241 193e 4DB6     		j	.L142
 5242              	.LVL300:
 5243              	.L221:
5147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 5244              		.loc 2 5147 24
 5245 1940 D68D     		mv	s11,s5
 5246              	.LVL301:
 5247 1942 65BE     		j	.L143
 5248              	.LVL302:
 5249              	.L147:
 5250              	.LBE201:
 5251              	.LBE205:
 5252              	.LBE206:
 5253              	.LBE208:
5183:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             dpc_bits_new=( CFG_DDR_SGMII_PHY->DPC_BITS.DPC_BITS & 0xFFFC0FFF ) | (vref_answer <<12)
 5254              		.loc 2 5183 13 is_stmt 1
5184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 5255              		.loc 2 5184 13
5184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 5256              		.loc 2 5184 95 is_stmt 0
 5257 1944 1B1BCB00 		slliw	s6,s6,12
 5258              	.LVL303:
5184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 5259              		.loc 2 5184 80
 5260 1948 B3E76701 		or	a5,a5,s6
5184:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         }
 5261              		.loc 2 5184 25
 5262 194c 37070400 		li	a4,262144
 5263 1950 D98F     		or	a5,a5,a4
 5264 1952 8127     		sext.w	a5,a5
 5265              	.LVL304:
 5266 1954 DDB6     		j	.L148
 5267              	.LVL305:
 5268              	.L226:
 5269              	.LBE221:
 5270              	.LBB222:
 5271              	.LBB219:
5262:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5272              		.loc 2 5262 22
 5273 1956 AA88     		mv	a7,a0
 5274 1958 3E84     		mv	s0,a5
 5275 195a 19B3     		j	.L158
 5276              	.LVL306:
 5277              	.L151:
5280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 5278              		.loc 2 5280 21 is_stmt 1
5280:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if (rx_ck_last != 0x5U)  //IF EDGE DETECTED
 5279              		.loc 2 5280 24 is_stmt 0
 5280 195c E3020418 		beq	s0,zero,.L154
 5281 1960 8146     		li	a3,0
 5282 1962 B1B3     		j	.L153
 5283              	.LVL307:
 5284              	.L223:
5287:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck != rx_ck_last) //IF rx_ck not stable after 4 increments, set
 5285              		.loc 2 5287 29
 5286 1964 4685     		mv	a0,a7
 5287              	.LVL308:
 5288 1966 99BB     		j	.L155
 5289              	.LVL309:
 5290              	.L225:
5296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              transition_a5 = i;
 5291              		.loc 2 5296 29
 5292 1968 668B     		mv	s6,s9
 5293 196a A5B3     		j	.L157
 5294              	.LVL310:
 5295              	.L227:
5344:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     transition_a5_max =transition_a5;
 5296              		.loc 2 5344 19
 5297 196c DA8B     		mv	s7,s6
 5298              	.LVL311:
 5299 196e ADBB     		j	.L160
 5300              	.LVL312:
 5301              	.L169:
5409:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5302              		.loc 2 5409 18 is_stmt 1
5414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_diff=second_diff;
 5303              		.loc 2 5414 18
5414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //min_diff=second_diff;
 5304              		.loc 2 5414 21 is_stmt 0
 5305 1970 2266     		ld	a2,8(sp)
 5306 1972 E31A06E2 		bne	a2,zero,.L170
 5307 1976 F686     		mv	a3,t4
 5308              	.LVL313:
 5309 1978 3E85     		mv	a0,a5
 5310              	.LVL314:
 5311 197a 35B5     		j	.L170
 5312              	.LVL315:
 5313              	.L173:
 5314              	.LBB218:
5443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 5315              		.loc 2 5443 21 is_stmt 1
5443:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x180000U;
 5316              		.loc 2 5443 88 is_stmt 0
 5317 197c 23A00788 		sw	zero,-1920(a5)
5444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 5318              		.loc 2 5444 21 is_stmt 1
5444:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     CFG_DDR_SGMII_PHY->expert_dlycnt_move_reg1.expert_dlycnt_move_reg1 = 0x0U;
 5319              		.loc 2 5444 88 is_stmt 0
 5320 1980 23A0D788 		sw	a3,-1920(a5)
5445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 5321              		.loc 2 5445 21 is_stmt 1
 5322              	.LVL316:
5445:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 5323              		.loc 2 5445 88 is_stmt 0
 5324 1984 23A00788 		sw	zero,-1920(a5)
5441:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5325              		.loc 2 5441 53
 5326 1988 0527     		addiw	a4,a4,1
 5327              	.LVL317:
 5328 198a 8DBD     		j	.L172
 5329              	.LVL318:
 5330              	.L171:
 5331              	.LBE218:
5458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5332              		.loc 2 5458 17 is_stmt 1
5458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5333              		.loc 2 5458 19 is_stmt 0
 5334 198c 058B     		andi	a4,a4,1
 5335              	.LVL319:
 5336 198e E30907C4 		beq	a4,zero,.L215
5460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 5337              		.loc 2 5460 21 is_stmt 1
5460:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 5338              		.loc 2 5460 23 is_stmt 0
 5339 1992 9307E00F 		li	a5,254
 5340 1996 E3EBB7E7 		bgtu	s11,a5,.L174
5462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 5341              		.loc 2 5462 25 is_stmt 1
 5342 199a 952D     		addiw	s11,s11,5
 5343              	.LVL320:
5462:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 5344              		.loc 2 5462 41 is_stmt 0
 5345 199c BB8D7D01 		addw	s11,s11,s7
 5346              	.LVL321:
 5347 19a0 81B1     		j	.L215
 5348              	.LVL322:
 5349              	.L179:
 5350              	.LBE219:
 5351              	.LBE222:
5515:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         timeout++;
 5352              		.loc 2 5515 9 is_stmt 1
 5353 19a2 2945     		li	a0,10
 5354 19a4 97000000 		call	delay
 5354      E7800000 
 5355              	.LVL323:
5516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5356              		.loc 2 5516 9
5516:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5357              		.loc 2 5516 16 is_stmt 0
 5358 19ac 8657     		lw	a5,96(sp)
 5359 19ae 8527     		addiw	a5,a5,1
 5360 19b0 BED0     		sw	a5,96(sp)
 5361 19b2 19BF     		j	.L177
 5362              	.LVL324:
 5363              	.L76:
 5364              	.LBE229:
 5365              	.LBE236:
1246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5366              		.loc 2 1246 13 is_stmt 1
1246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5367              		.loc 2 1246 50 is_stmt 0
 5368 19b4 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 5368      93870700 
 5369 19bc 9C63     		ld	a5,0(a5)
 5370 19be 0567     		li	a4,4096
 5371 19c0 BA97     		add	a5,a5,a4
 5372 19c2 83A74781 		lw	a5,-2028(a5)
1246:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5373              		.loc 2 1246 15
 5374 19c6 858B     		andi	a5,a5,1
 5375 19c8 81CF     		beq	a5,zero,.L180
1248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
 5376              		.loc 2 1248 17 is_stmt 1
1248:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_ADDCMD;
 5377              		.loc 2 1248 25 is_stmt 0
 5378 19ca C167     		li	a5,65536
 5379 19cc FD17     		addi	a5,a5,-1
 5380 19ce 17070000 		sw	a5,.LANCHOR11,a4
 5380      2320F700 
1249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5381              		.loc 2 1249 17 is_stmt 1
1249:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5382              		.loc 2 1249 36 is_stmt 0
 5383 19d6 D947     		li	a5,22
 5384 19d8 17070000 		sw	a5,.LANCHOR2,a4
 5384      2320F700 
 5385              	.L180:
1251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5386              		.loc 2 1251 13 is_stmt 1
1251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5387              		.loc 2 1251 16 is_stmt 0
 5388 19e0 97070000 		lla	a5,.LANCHOR11
 5388      93870700 
 5389 19e8 9C43     		lw	a5,0(a5)
 5390 19ea 1B84F7FF 		addiw	s0,a5,-1
1251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5391              		.loc 2 1251 15
 5392 19ee 17070000 		sw	s0,.LANCHOR11,a4
 5392      23208700 
1253:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5393              		.loc 2 1253 36
 5394 19f6 93073003 		li	a5,51
1251:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5395              		.loc 2 1251 15
 5396 19fa 19E06FE0 		beq	s0,zero,.L318
 5396      0FF0
 5397 1a00 6FE0BF96 		j	.L216
 5398              	.L75:
1258:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5399              		.loc 2 1258 13 is_stmt 1
1260:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_WRLVL;
 5400              		.loc 2 1260 17
1261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5401              		.loc 2 1261 17
1261:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5402              		.loc 2 1261 36 is_stmt 0
 5403 1a04 DD47     		li	a5,23
 5404 1a06 17070000 		sw	a5,.LANCHOR2,a4
 5404      2320F700 
1268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5405              		.loc 2 1268 13 is_stmt 1
1268:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5406              		.loc 2 1268 15 is_stmt 0
 5407 1a0e B7071000 		li	a5,1048576
 5408 1a12 F917     		addi	a5,a5,-2
 5409 1a14 17070000 		sw	a5,.LANCHOR11,a4
 5409      2320F700 
 5410 1a1c 6FE0FF94 		j	.L216
 5411              	.L74:
1288:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5412              		.loc 2 1288 13 is_stmt 1
1293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5413              		.loc 2 1293 18
1293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5414              		.loc 2 1293 55 is_stmt 0
 5415 1a20 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 5415      93870700 
 5416 1a28 9C63     		ld	a5,0(a5)
 5417 1a2a 0567     		li	a4,4096
 5418 1a2c BA97     		add	a5,a5,a4
 5419 1a2e 83A74781 		lw	a5,-2028(a5)
1293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5420              		.loc 2 1293 72
 5421 1a32 918B     		andi	a5,a5,4
1293:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5422              		.loc 2 1293 20
 5423 1a34 89CF     		beq	a5,zero,.L181
1295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
 5424              		.loc 2 1295 17 is_stmt 1
1295:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_RDGATE;
 5425              		.loc 2 1295 25 is_stmt 0
 5426 1a36 B7071000 		li	a5,1048576
 5427 1a3a FD17     		addi	a5,a5,-1
 5428 1a3c 17070000 		sw	a5,.LANCHOR11,a4
 5428      2320F700 
1296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5429              		.loc 2 1296 17 is_stmt 1
1296:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5430              		.loc 2 1296 36 is_stmt 0
 5431 1a44 E147     		li	a5,24
 5432 1a46 17070000 		sw	a5,.LANCHOR2,a4
 5432      2320F700 
 5433              	.L181:
1298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5434              		.loc 2 1298 13 is_stmt 1
1298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5435              		.loc 2 1298 16 is_stmt 0
 5436 1a4e 97070000 		lla	a5,.LANCHOR11
 5436      93870700 
 5437 1a56 9C43     		lw	a5,0(a5)
 5438 1a58 1B84F7FF 		addiw	s0,a5,-1
1298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5439              		.loc 2 1298 15
 5440 1a5c 17070000 		sw	s0,.LANCHOR11,a4
 5440      23208700 
1300:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5441              		.loc 2 1300 36
 5442 1a64 93071003 		li	a5,49
1298:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5443              		.loc 2 1298 15
 5444 1a68 19E06FE0 		beq	s0,zero,.L318
 5444      2FE9
 5445 1a6e 6FE0DF8F 		j	.L216
 5446              	.L73:
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 5447              		.loc 2 1306 13 is_stmt 1
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 5448              		.loc 2 1306 30 is_stmt 0
 5449 1a72 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 5449      93870700 
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 5450              		.loc 2 1306 50
 5451 1a7a 17070000 		lla	a4,.LANCHOR5
 5451      13070700 
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 5452              		.loc 2 1306 30
 5453 1a82 9C63     		ld	a5,0(a5)
1306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             CFG_DDR_SGMII_PHY->rpc3_ODT.rpc3_ODT = LIBERO_SETTING_RPC_ODT_DQ;
 5454              		.loc 2 1306 50
 5455 1a84 1843     		lw	a4,0(a4)
 5456 1a86 23A2E718 		sw	a4,388(a5)
1307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* end addition 11th Feb 22 */
 5457              		.loc 2 1307 13 is_stmt 1
1307:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* end addition 11th Feb 22 */
 5458              		.loc 2 1307 50 is_stmt 0
 5459 1a8a 0D47     		li	a4,3
 5460 1a8c 23A6E738 		sw	a4,908(a5)
1309:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5461              		.loc 2 1309 13 is_stmt 1
1314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5462              		.loc 2 1314 18
1314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5463              		.loc 2 1314 55 is_stmt 0
 5464 1a90 0567     		li	a4,4096
 5465 1a92 BA97     		add	a5,a5,a4
 5466 1a94 83A74781 		lw	a5,-2028(a5)
1314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5467              		.loc 2 1314 72
 5468 1a98 A18B     		andi	a5,a5,8
1314:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5469              		.loc 2 1314 20
 5470 1a9a 81CF     		beq	a5,zero,.L182
1316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
 5471              		.loc 2 1316 17 is_stmt 1
1316:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_DQ_DQS;
 5472              		.loc 2 1316 25 is_stmt 0
 5473 1a9c C167     		li	a5,65536
 5474 1a9e FD17     		addi	a5,a5,-1
 5475 1aa0 17070000 		sw	a5,.LANCHOR11,a4
 5475      2320F700 
1317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5476              		.loc 2 1317 17 is_stmt 1
1317:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5477              		.loc 2 1317 36 is_stmt 0
 5478 1aa8 E547     		li	a5,25
 5479 1aaa 17070000 		sw	a5,.LANCHOR2,a4
 5479      2320F700 
 5480              	.L182:
1319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5481              		.loc 2 1319 13 is_stmt 1
1319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5482              		.loc 2 1319 16 is_stmt 0
 5483 1ab2 97070000 		lla	a5,.LANCHOR11
 5483      93870700 
 5484 1aba 9C43     		lw	a5,0(a5)
 5485 1abc 1B84F7FF 		addiw	s0,a5,-1
1319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5486              		.loc 2 1319 15
 5487 1ac0 17070000 		sw	s0,.LANCHOR11,a4
 5487      23208700 
1321:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5488              		.loc 2 1321 36
 5489 1ac8 93070003 		li	a5,48
1319:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5490              		.loc 2 1319 15
 5491 1acc 19E06FE0 		beq	s0,zero,.L318
 5491      EFE2
 5492 1ad2 6FE09F89 		j	.L216
 5493              	.L72:
1325:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5494              		.loc 2 1325 13 is_stmt 1
1330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5495              		.loc 2 1330 18
1330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5496              		.loc 2 1330 55 is_stmt 0
 5497 1ad6 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 5497      93870700 
 5498 1ade 9C63     		ld	a5,0(a5)
 5499 1ae0 0567     		li	a4,4096
 5500 1ae2 BA97     		add	a5,a5,a4
 5501 1ae4 83A74781 		lw	a5,-2028(a5)
1330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5502              		.loc 2 1330 72
 5503 1ae8 C18B     		andi	a5,a5,16
1330:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5504              		.loc 2 1330 20
 5505 1aea 81CF     		beq	a5,zero,.L183
1332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
 5506              		.loc 2 1332 17 is_stmt 1
1332:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_IP_SM_VERIFY;
 5507              		.loc 2 1332 25 is_stmt 0
 5508 1aec C167     		li	a5,65536
 5509 1aee FD17     		addi	a5,a5,-1
 5510 1af0 17070000 		sw	a5,.LANCHOR11,a4
 5510      2320F700 
1333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5511              		.loc 2 1333 17 is_stmt 1
1333:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5512              		.loc 2 1333 36 is_stmt 0
 5513 1af8 E947     		li	a5,26
 5514 1afa 17070000 		sw	a5,.LANCHOR2,a4
 5514      2320F700 
 5515              	.L183:
1335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5516              		.loc 2 1335 13 is_stmt 1
1335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5517              		.loc 2 1335 16 is_stmt 0
 5518 1b02 97070000 		lla	a5,.LANCHOR11
 5518      93870700 
 5519 1b0a 9C43     		lw	a5,0(a5)
 5520 1b0c 1B84F7FF 		addiw	s0,a5,-1
1335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5521              		.loc 2 1335 15
 5522 1b10 17070000 		sw	s0,.LANCHOR11,a4
 5522      23208700 
1337:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5523              		.loc 2 1337 36
 5524 1b18 9307F002 		li	a5,47
1335:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5525              		.loc 2 1335 15
 5526 1b1c 19E06FE0 		beq	s0,zero,.L318
 5526      EFDD
 5527 1b22 6FE09F84 		j	.L216
 5528              	.L71:
1342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5529              		.loc 2 1342 13 is_stmt 1
1342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5530              		.loc 2 1342 56 is_stmt 0
 5531 1b26 97070000 		lla	a5,DDRCFG
 5531      93870700 
 5532 1b2e 9C63     		ld	a5,0(a5)
 5533 1b30 4167     		li	a4,65536
 5534 1b32 BA97     		add	a5,a5,a4
 5535 1b34 83AA8703 		lw	s5,56(a5)
1342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5536              		.loc 2 1342 84
 5537 1b38 93FA1A00 		andi	s5,s5,1
1342:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5538              		.loc 2 1342 16
 5539 1b3c 638D0A10 		beq	s5,zero,.L184
 5540              	.LBB237:
1348:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  for (lane_sel=0U; lane_sel< \
 5541              		.loc 2 1348 37
 5542 1b40 0144     		li	s0,0
1349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_DATA_LANES_USED; lane_sel++)
 5543              		.loc 2 1349 31
 5544 1b42 014B     		li	s6,0
 5545              	.LBB238:
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
 5546              		.loc 2 1355 39
 5547 1b44 97090000 		lla	s3,CFG_DDR_SGMII_PHY
 5547      93890900 
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
 5548              		.loc 2 1355 65
 5549 1b4c 056A     		li	s4,4096
1418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5550              		.loc 2 1418 24
 5551 1b4e A14C     		li	s9,8
1427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         DQ_DQS_NUM_TAPS)
 5552              		.loc 2 1427 24
 5553 1b50 914B     		li	s7,4
1468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 5554              		.loc 2 1468 28
 5555 1b52 054C     		li	s8,1
1480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 5556              		.loc 2 1480 28
 5557 1b54 094D     		li	s10,2
 5558              	.LVL325:
 5559              	.L192:
1352:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
 5560              		.loc 2 1352 42 is_stmt 1
1353:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      SIM_FEEDBACK1(1001U);
 5561              		.loc 2 1353 22
 5562 1b56 2945     		li	a0,10
 5563 1b58 97000000 		call	delay
 5563      E7800000 
 5564              	.LVL326:
1354:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      CFG_DDR_SGMII_PHY->lane_select.lane_select =\
 5565              		.loc 2 1354 42
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
 5566              		.loc 2 1355 22
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
 5567              		.loc 2 1355 39 is_stmt 0
 5568 1b60 03B90900 		ld	s2,0(s3)
1357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /*
 5569              		.loc 2 1357 22
 5570 1b64 2945     		li	a0,10
1355:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              lane_sel;
 5571              		.loc 2 1355 65
 5572 1b66 B3044901 		add	s1,s2,s4
 5573 1b6a 23A46481 		sw	s6,-2040(s1)
1357:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /*
 5574              		.loc 2 1357 22 is_stmt 1
 5575 1b6e 97000000 		call	delay
 5575      E7800000 
 5576              	.LVL327:
 5577              	.LBB239:
1363:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0)&0xFFU),\
 5578              		.loc 2 1363 25
1364:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>8U)&0xFFU), \
 5579              		.loc 2 1364 64 is_stmt 0
 5580 1b76 83A74486 		lw	a5,-1948(s1)
1365:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>16U)&0xFFU),\
 5581              		.loc 2 1365 64
 5582 1b7a 83A74486 		lw	a5,-1948(s1)
1366:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status0.addcmd_status0>>24U)&0xFFU),\
 5583              		.loc 2 1366 64
 5584 1b7e 83A74486 		lw	a5,-1948(s1)
1367:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1)&0xFFU),\
 5585              		.loc 2 1367 64
 5586 1b82 83A74486 		lw	a5,-1948(s1)
1368:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>8U)&0xFFU),\
 5587              		.loc 2 1368 64
 5588 1b86 83A78486 		lw	a5,-1944(s1)
1369:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>16U)&0xFFU),\
 5589              		.loc 2 1369 64
 5590 1b8a 83A78486 		lw	a5,-1944(s1)
1370:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             ((CFG_DDR_SGMII_PHY->addcmd_status1.addcmd_status1>>24U)&0xFFU)};
 5591              		.loc 2 1370 64
 5592 1b8e 83A78486 		lw	a5,-1944(s1)
1371:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t low_ca_dly_count = 0U;
 5593              		.loc 2 1371 64
 5594 1b92 83A78486 		lw	a5,-1944(s1)
1372:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t last = 0U;
 5595              		.loc 2 1372 25 is_stmt 1
 5596              	.LVL328:
1373:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         uint32_t decrease_count = 0U;
 5597              		.loc 2 1373 25
1374:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(uint32_t i =0U; i<8U;i++)
 5598              		.loc 2 1374 25
1375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5599              		.loc 2 1375 25
 5600              	.LBE239:
 5601              	.LBE238:
 5602              	.LBE237:
 5603              	.LBE280:
 5604              	.LBE290:
1375:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5605              		.loc 2 1375 29
 5606              	.LBB291:
 5607              	.LBB281:
 5608              	.LBB242:
 5609              	.LBB241:
 5610              	.LBB240:
1387:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5611              		.loc 2 1387 25
1391:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5612              		.loc 2 1391 25
 5613              	.LBE240:
1414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
 5614              		.loc 2 1414 22
1415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
 5615              		.loc 2 1415 60 is_stmt 0
 5616 1b96 83A7C481 		lw	a5,-2020(s1)
1416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that DQ/DQS training passed without error */
 5617              		.loc 2 1416 22
 5618 1b9a 2945     		li	a0,10
1415:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      delay(10U);
 5619              		.loc 2 1415 60
 5620 1b9c 8127     		sext.w	a5,a5
1414:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              CFG_DDR_SGMII_PHY->gt_err_comb.gt_err_comb;
 5621              		.loc 2 1414 31
 5622 1b9e 5D8C     		or	s0,a5,s0
 5623              	.LVL329:
1416:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      /* Check that DQ/DQS training passed without error */
 5624              		.loc 2 1416 22 is_stmt 1
 5625 1ba0 97000000 		call	delay
 5625      E7800000 
 5626              	.LVL330:
1418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5627              		.loc 2 1418 22
1418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5628              		.loc 2 1418 59 is_stmt 0
 5629 1ba8 83A74483 		lw	a5,-1996(s1)
 5630 1bac 8127     		sext.w	a5,a5
1418:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5631              		.loc 2 1418 24
 5632 1bae 63859701 		beq	a5,s9,.L185
1420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5633              		.loc 2 1420 26 is_stmt 1
1420:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5634              		.loc 2 1420 35 is_stmt 0
 5635 1bb2 13641400 		ori	s0,s0,1
 5636              	.LVL331:
 5637 1bb6 0124     		sext.w	s0,s0
 5638              	.LVL332:
 5639              	.L185:
1427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         DQ_DQS_NUM_TAPS)
 5640              		.loc 2 1427 22 is_stmt 1
1427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         DQ_DQS_NUM_TAPS)
 5641              		.loc 2 1427 57 is_stmt 0
 5642 1bb8 B3074901 		add	a5,s2,s4
 5643 1bbc 83A70785 		lw	a5,-1968(a5)
 5644 1bc0 8127     		sext.w	a5,a5
1427:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                         DQ_DQS_NUM_TAPS)
 5645              		.loc 2 1427 24
 5646 1bc2 63E4FB00 		bgtu	a5,s7,.L186
1430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          /*
 5647              		.loc 2 1430 26 is_stmt 1
1430:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          /*
 5648              		.loc 2 1430 35 is_stmt 0
 5649 1bc6 13641400 		ori	s0,s0,1
 5650              	.LVL333:
 5651              	.L186:
1452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_d
 5652              		.loc 2 1452 22 is_stmt 1
1452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_d
 5653              		.loc 2 1452 85 is_stmt 0
 5654 1bca B3074901 		add	a5,s2,s4
 5655 1bce 03A70782 		lw	a4,-2016(a5)
1453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5656              		.loc 2 1453 54
 5657 1bd2 83A64782 		lw	a3,-2012(a5)
1452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_d
 5658              		.loc 2 1452 31
 5659 1bd6 8147     		li	a5,0
1452:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      if(((CFG_DDR_SGMII_PHY->gt_txdly.gt_txdly)&0xFFU) == 0U) // Gate training tx_d
 5660              		.loc 2 1452 42
 5661 1bd8 0D8B     		andi	a4,a4,3
 5662              	.LVL334:
1453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5663              		.loc 2 1453 22 is_stmt 1
1453:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5664              		.loc 2 1453 24 is_stmt 0
 5665 1bda 93F6F60F 		andi	a3,a3,0xff
 5666 1bde 89E6     		bne	a3,zero,.L187
1455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 0)
 5667              		.loc 2 1455 26 is_stmt 1
 5668              	.LVL335:
1456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 5669              		.loc 2 1456 26
1455:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 0)
 5670              		.loc 2 1455 30 is_stmt 0
 5671 1be0 D687     		mv	a5,s5
1456:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 5672              		.loc 2 1456 28
 5673 1be2 19E3     		bne	a4,zero,.L187
1458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5674              		.loc 2 1458 30 is_stmt 1
1458:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5675              		.loc 2 1458 39 is_stmt 0
 5676 1be4 13641400 		ori	s0,s0,1
 5677              	.LVL336:
 5678              	.L187:
1465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5679              		.loc 2 1465 22 is_stmt 1
1465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5680              		.loc 2 1465 54 is_stmt 0
 5681 1be8 B3064901 		add	a3,s2,s4
 5682 1bec 83A64682 		lw	a3,-2012(a3)
1465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5683              		.loc 2 1465 63
 5684 1bf0 9BD68600 		srliw	a3,a3,8
1465:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5685              		.loc 2 1465 24
 5686 1bf4 93F6F60F 		andi	a3,a3,0xff
 5687 1bf8 91E6     		bne	a3,zero,.L188
1467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 1)
 5688              		.loc 2 1467 26 is_stmt 1
1467:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 1)
 5689              		.loc 2 1467 30 is_stmt 0
 5690 1bfa 8527     		addiw	a5,a5,1
 5691              	.LVL337:
1468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 5692              		.loc 2 1468 26 is_stmt 1
1468:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 5693              		.loc 2 1468 28 is_stmt 0
 5694 1bfc 63148701 		bne	a4,s8,.L188
1470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5695              		.loc 2 1470 34 is_stmt 1
1470:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5696              		.loc 2 1470 43 is_stmt 0
 5697 1c00 13641400 		ori	s0,s0,1
 5698              	.LVL338:
 5699              	.L188:
1477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5700              		.loc 2 1477 22 is_stmt 1
1477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5701              		.loc 2 1477 54 is_stmt 0
 5702 1c04 B3064901 		add	a3,s2,s4
 5703 1c08 83A64682 		lw	a3,-2012(a3)
1477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5704              		.loc 2 1477 63
 5705 1c0c 9BD60601 		srliw	a3,a3,16
1477:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5706              		.loc 2 1477 24
 5707 1c10 93F6F60F 		andi	a3,a3,0xff
 5708 1c14 91E6     		bne	a3,zero,.L189
1479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 2)
 5709              		.loc 2 1479 26 is_stmt 1
1479:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 2)
 5710              		.loc 2 1479 30 is_stmt 0
 5711 1c16 8527     		addiw	a5,a5,1
 5712              	.LVL339:
1480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 5713              		.loc 2 1480 26 is_stmt 1
1480:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 5714              		.loc 2 1480 28 is_stmt 0
 5715 1c18 6314A701 		bne	a4,s10,.L189
1482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5716              		.loc 2 1482 34 is_stmt 1
1482:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5717              		.loc 2 1482 43 is_stmt 0
 5718 1c1c 13641400 		ori	s0,s0,1
 5719              	.LVL340:
 5720              	.L189:
1489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5721              		.loc 2 1489 22 is_stmt 1
1489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5722              		.loc 2 1489 54 is_stmt 0
 5723 1c20 5299     		add	s2,s2,s4
 5724 1c22 83264982 		lw	a3,-2012(s2)
1489:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5725              		.loc 2 1489 24
 5726 1c26 9BD68601 		srliw	a3,a3,24
 5727 1c2a 99E6     		bne	a3,zero,.L190
1491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 3)
 5728              		.loc 2 1491 26 is_stmt 1
1492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 5729              		.loc 2 1492 28 is_stmt 0
 5730 1c2c 8D46     		li	a3,3
1491:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          if(gt_clk_sel == 3)
 5731              		.loc 2 1491 30
 5732 1c2e 8527     		addiw	a5,a5,1
 5733              	.LVL341:
1492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 5734              		.loc 2 1492 26 is_stmt 1
1492:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 5735              		.loc 2 1492 28 is_stmt 0
 5736 1c30 6314D700 		bne	a4,a3,.L190
1494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5737              		.loc 2 1494 30 is_stmt 1
1494:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 5738              		.loc 2 1494 39 is_stmt 0
 5739 1c34 13641400 		ori	s0,s0,1
 5740              	.LVL342:
 5741              	.L190:
1501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5742              		.loc 2 1501 22 is_stmt 1
1501:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      {
 5743              		.loc 2 1501 24 is_stmt 0
 5744 1c38 6374FC00 		bleu	a5,s8,.L191
1503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
 5745              		.loc 2 1503 26 is_stmt 1
1503:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      }
 5746              		.loc 2 1503 35 is_stmt 0
 5747 1c3c 13641400 		ori	s0,s0,1
 5748              	.LVL343:
 5749              	.L191:
 5750              	.LBE241:
1350:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
 5751              		.loc 2 1350 69
 5752 1c40 052B     		addiw	s6,s6,1
 5753              	.LVL344:
1349:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             LIBERO_SETTING_DATA_LANES_USED; lane_sel++)
 5754              		.loc 2 1349 18
 5755 1c42 E31A7BF1 		bne	s6,s7,.L192
1511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
 5756              		.loc 2 1511 18 is_stmt 1
1527:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
 5757              		.loc 2 1527 41 is_stmt 0
 5758 1c46 ED47     		li	a5,27
 5759              	.LVL345:
1511:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  {
 5760              		.loc 2 1511 20
 5761 1c48 19E06FE0 		beq	s0,zero,.L318
 5761      2FCB
1531:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                      ddr_training_state = DDR_TRAINING_FAIL_SM_VERIFY;
 5762              		.loc 2 1531 40 is_stmt 1
1532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
 5763              		.loc 2 1532 22
1532:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                  }
 5764              		.loc 2 1532 41 is_stmt 0
 5765 1c4e 9307E002 		li	a5,46
 5766 1c52 6FE0CFD7 		j	.L319
 5767              	.LVL346:
 5768              	.L184:
 5769              	.LBE242:
1537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5770              		.loc 2 1537 17 is_stmt 1
1537:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5771              		.loc 2 1537 36 is_stmt 0
 5772 1c56 9307D002 		li	a5,45
 5773 1c5a 6FE04FD7 		j	.L319
 5774              	.L70:
1546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_DDRPHY_MODE;
 5775              		.loc 2 1546 13 is_stmt 1
1546:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 LIBERO_SETTING_DDRPHY_MODE;
 5776              		.loc 2 1546 56 is_stmt 0
 5777 1c5e 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 5777      93870700 
 5778 1c66 9863     		ld	a4,0(a5)
 5779 1c68 D567     		li	a5,86016
 5780 1c6a 938747A2 		addi	a5,a5,-1500
 5781 1c6e 5CC3     		sw	a5,4(a4)
1567:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 5782              		.loc 2 1567 13 is_stmt 1
 5783              	.LVL347:
 5784              	.L320:
1740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5785              		.loc 2 1740 17
1740:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 5786              		.loc 2 1740 36 is_stmt 0
 5787 1c70 F147     		li	a5,28
 5788 1c72 6FE0CFD5 		j	.L319
 5789              	.LVL348:
 5790              	.L69:
1576:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 5791              		.loc 2 1576 13 is_stmt 1
 5792              	.LBE281:
 5793              	.LBE291:
2083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Check width, 16bit or 32bit bit supported, 1 => 32 bit */
 5794              		.loc 2 2083 5
2085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_BUS_WIDTH_4_LANE)
 5795              		.loc 2 2085 5
2088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5796              		.loc 2 2088 9
2095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_ECC_ON)
 5797              		.loc 2 2095 5
2100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 5798              		.loc 2 2100 5
 5799              	.LBB292:
 5800              	.LBB282:
1581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 5801              		.loc 2 1581 13
1581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 5802              		.loc 2 1581 30 is_stmt 0
 5803 1c76 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 5803      93870700 
 5804 1c7e 83B90700 		ld	s3,0(a5)
1582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5805              		.loc 2 1582 22
 5806 1c82 17090000 		lla	s2,.LANCHOR9
 5806      13090900 
1581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 5807              		.loc 2 1581 62
 5808 1c8a 8567     		li	a5,4096
1582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5809              		.loc 2 1582 22
 5810 1c8c 83260900 		lw	a3,0(s2)
1581:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 5811              		.loc 2 1581 62
 5812 1c90 CE97     		add	a5,s3,a5
 5813 1c92 2147     		li	a4,8
 5814 1c94 23ACE786 		sw	a4,-1928(a5)
1582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5815              		.loc 2 1582 13 is_stmt 1
1582:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5816              		.loc 2 1582 15 is_stmt 0
 5817 1c98 639C061C 		bne	a3,zero,.L194
1584:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5818              		.loc 2 1584 17 is_stmt 1
1596:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 5819              		.loc 2 1596 17
1670:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 5820              		.loc 2 1670 21
 5821              	.LBB243:
1672:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         /* Changed default value to centre dq/dqs on window */
 5822              		.loc 2 1672 25
1674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 5823              		.loc 2 1674 25
1674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 5824              		.loc 2 1674 58 is_stmt 0
 5825 1c9c 3147     		li	a4,12
 5826 1c9e 23A8E976 		sw	a4,1904(s3)
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5827              		.loc 2 1675 25 is_stmt 1
 5828              	.LVL349:
 5829              	.LBB244:
 5830              	.LBB245:
2840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x21
 5831              		.loc 2 2840 94 is_stmt 0
 5832 1ca2 1D43     		li	t1,7
 5833              	.LBE245:
 5834              	.LBE244:
1674:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         for(lane = 0U; lane < number_of_lanes_to_calibrate; lane++)
 5835              		.loc 2 1674 58
 5836 1ca4 0147     		li	a4,0
 5837              	.LBB248:
 5838              	.LBB246:
2842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 1
 5839              		.loc 2 2842 54
 5840 1ca6 93081002 		li	a7,33
2847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5841              		.loc 2 2847 24
 5842 1caa 1308F00F 		li	a6,255
2867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 5843              		.loc 2 2867 54
 5844 1cae 2146     		li	a2,8
 5845              	.LBE246:
 5846              	.LBE248:
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5847              		.loc 2 1675 25
 5848 1cb0 93050002 		li	a1,32
 5849              	.LVL350:
 5850              	.L195:
1677:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         }
 5851              		.loc 2 1677 29 is_stmt 1
 5852              	.LBB249:
 5853              	.LBB247:
2829:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 5854              		.loc 2 2829 5
2831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5855              		.loc 2 2831 9
2831:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5856              		.loc 2 2831 76 is_stmt 0
 5857 1cb4 23AE0786 		sw	zero,-1924(a5)
2840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x21
 5858              		.loc 2 2840 5 is_stmt 1
2840:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set expert_mode_en = 0x21
 5859              		.loc 2 2840 94 is_stmt 0
 5860 1cb8 23A6678C 		sw	t1,-1844(a5)
2842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 1
 5861              		.loc 2 2842 5 is_stmt 1
2842:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     //set dyn_ovr_dlycnt_dq_load* = 1
 5862              		.loc 2 2842 54 is_stmt 0
 5863 1cbc 23AC1787 		sw	a7,-1928(a5)
2844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 5864              		.loc 2 2844 5 is_stmt 1
2846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0xFFU << (lane * 8U));
 5865              		.loc 2 2846 9
2847:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5866              		.loc 2 2847 24 is_stmt 0
 5867 1cc0 3B15E800 		sllw	a0,a6,a4
2846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 (0xFFU << (lane * 8U));
 5868              		.loc 2 2846 76
 5869 1cc4 23A6A788 		sw	a0,-1908(a5)
2855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
 5870              		.loc 2 2855 5 is_stmt 1
2855:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     if(lane < 4U)
 5871              		.loc 2 2855 72 is_stmt 0
 5872 1cc8 23A60788 		sw	zero,-1908(a5)
2856:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 5873              		.loc 2 2856 5 is_stmt 1
2858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5874              		.loc 2 2858 9
2858:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 5875              		.loc 2 2858 76 is_stmt 0
 5876 1ccc 23A60788 		sw	zero,-1908(a5)
2867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 5877              		.loc 2 2867 5 is_stmt 1
2867:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 5878              		.loc 2 2867 54 is_stmt 0
 5879 1cd0 23ACC786 		sw	a2,-1928(a5)
 5880 1cd4 2127     		addiw	a4,a4,8
 5881              	.LBE247:
 5882              	.LBE249:
1675:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         {
 5883              		.loc 2 1675 25
 5884 1cd6 E31FB7FC 		bne	a4,a1,.L195
 5885              	.LBE243:
1680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif  /* end of alternate calibration */
 5886              		.loc 2 1680 21 is_stmt 1
 5887              	.LVL351:
 5888              	.LBB250:
 5889              	.LBB251:
3042:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t result = 0U;
 5890              		.loc 2 3042 5
3043:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t cal_data;
 5891              		.loc 2 3043 5
3044:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint64_t start_address = 0x0000000000000000ULL;
 5892              		.loc 2 3044 5
3045:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint32_t size = ONE_MB_MTC;  /* Number of reads for each iteration 2**size*/
 5893              		.loc 2 3045 5
3046:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5894              		.loc 2 3046 5
3048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
 5895              		.loc 2 3048 5
 5896 1cda 456A     		li	s4,69632
3068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5897              		.loc 2 3068 58 is_stmt 0
 5898 1cdc 856A     		li	s5,4096
3048:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /*
 5899              		.loc 2 3048 39
 5900 1cde 17070000 		sw	zero,calib_data,a4
 5900      23200700 
3054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5901              		.loc 2 3054 5 is_stmt 1
3054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5902              		.loc 2 3054 54 is_stmt 0
 5903 1ce6 23ACC786 		sw	a2,-1928(a5)
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 5904              		.loc 2 3063 5 is_stmt 1
 5905              	.LVL352:
3054:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5906              		.loc 2 3054 54 is_stmt 0
 5907 1cea 814C     		li	s9,0
 5908 1cec 1B0A1A11 		addiw	s4,s4,273
3068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5909              		.loc 2 3068 58
 5910 1cf0 CE9A     		add	s5,s3,s5
 5911              	.LBB252:
3077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, 
 5912              		.loc 2 3077 40
 5913 1cf2 854B     		li	s7,1
 5914              	.LBB253:
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
 5915              		.loc 2 3095 41
 5916 1cf4 170C0000 		lla	s8,calib_data
 5916      130C0C00 
 5917              	.LBE253:
 5918              	.LBE252:
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 5919              		.loc 2 3063 5
 5920 1cfc 3D4B     		li	s6,15
 5921              	.LVL353:
 5922              	.L199:
 5923 1cfe BB874C03 		mulw	a5,s9,s4
 5924              	.LVL354:
3068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5925              		.loc 2 3068 9 is_stmt 1
3068:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 5926              		.loc 2 3068 58 is_stmt 0
 5927 1d02 054D     		li	s10,1
 5928 1d04 23AEFA8A 		sw	a5,-1860(s5)
3070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 laneToTest++)
 5929              		.loc 2 3070 9 is_stmt 1
 5930              	.LVL355:
 5931              	.L198:
 5932              	.LBB260:
3077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, 
 5933              		.loc 2 3077 13
3077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, 
 5934              		.loc 2 3077 40 is_stmt 0
 5935 1d08 9B0DFDFF 		addiw	s11,s10,-1
 5936 1d0c BB9DBB01 		sllw	s11,s7,s11
3077:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             result = MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENTIAL, 
 5937              		.loc 2 3077 21
 5938 1d10 93F4FD0F 		andi	s1,s11,0xff
 5939              	.LVL356:
3078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Read using different patterns */
 5940              		.loc 2 3078 13 is_stmt 1
3078:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /* Read using different patterns */
 5941              		.loc 2 3078 22 is_stmt 0
 5942 1d14 0146     		li	a2,0
 5943 1d16 8145     		li	a1,0
 5944 1d18 2685     		mv	a0,s1
 5945 1d1a 97000000 		call	MTC_test.isra.0.constprop.8
 5945      E7800000 
 5946              	.LVL357:
 5947 1d22 9B060500 		sext.w	a3,a0
 5948              	.LVL358:
3080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5949              		.loc 2 3080 13 is_stmt 1
3080:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 5950              		.loc 2 3080 15 is_stmt 0
 5951 1d26 63970616 		bne	a3,zero,.L196
3082:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_COUNTING_PATTERN, MTC_ADD_SEQUENT
 5952              		.loc 2 3082 17 is_stmt 1
 5953              	.LVL359:
 5954              	.LBB254:
 5955              	.LBB255:
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 5956              		.loc 2 3471 5
 5957 1d2a 0146     		li	a2,0
 5958 1d2c 8945     		li	a1,2
 5959 1d2e 2685     		mv	a0,s1
 5960 1d30 97000000 		call	MTC_test.isra.0.part.1.constprop.9
 5960      E7800000 
 5961              	.LVL360:
 5962              	.LBE255:
 5963              	.LBE254:
3083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, 
 5964              		.loc 2 3083 27 is_stmt 0
 5965 1d38 9B060500 		sext.w	a3,a0
 5966              	.LBB257:
 5967              	.LBB256:
 5968 1d3c 2A84     		mv	s0,a0
 5969              	.LVL361:
 5970              	.LBE256:
 5971              	.LBE257:
3083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, 
 5972              		.loc 2 3083 17 is_stmt 1
3083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, 
 5973              		.loc 2 3083 27 is_stmt 0
 5974 1d3e 0146     		li	a2,0
 5975 1d40 8145     		li	a1,0
 5976 1d42 2685     		mv	a0,s1
 5977              	.LVL362:
 5978 1d44 97000000 		call	MTC_test.isra.0.constprop.8
 5978      E7800000 
 5979              	.LVL363:
 5980 1d4c 498C     		or	s0,a0,s0
 5981 1d4e 1374F40F 		andi	s0,s0,0xff
 5982              	.LVL364:
3084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL
 5983              		.loc 2 3084 17 is_stmt 1
3084:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL
 5984              		.loc 2 3084 27 is_stmt 0
 5985 1d52 A286     		mv	a3,s0
 5986 1d54 0146     		li	a2,0
 5987 1d56 8545     		li	a1,1
 5988 1d58 2685     		mv	a0,s1
 5989 1d5a 97000000 		call	MTC_test.isra.0.constprop.8
 5989      E7800000 
 5990              	.LVL365:
 5991 1d62 498C     		or	s0,s0,a0
 5992              	.LVL366:
 5993 1d64 1374F40F 		andi	s0,s0,0xff
 5994              	.LVL367:
3085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_A
 5995              		.loc 2 3085 17 is_stmt 1
3085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_A
 5996              		.loc 2 3085 27 is_stmt 0
 5997 1d68 A286     		mv	a3,s0
 5998 1d6a 0146     		li	a2,0
 5999 1d6c 8945     		li	a1,2
 6000 1d6e 2685     		mv	a0,s1
 6001 1d70 97000000 		call	MTC_test.isra.0.constprop.8
 6001      E7800000 
 6002              	.LVL368:
 6003 1d78 498C     		or	s0,s0,a0
 6004              	.LVL369:
 6005 1d7a 1374F40F 		andi	s0,s0,0xff
 6006              	.LVL370:
3086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIA
 6007              		.loc 2 3086 17 is_stmt 1
3086:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIA
 6008              		.loc 2 3086 27 is_stmt 0
 6009 1d7e A286     		mv	a3,s0
 6010 1d80 0146     		li	a2,0
 6011 1d82 8D45     		li	a1,3
 6012 1d84 2685     		mv	a0,s1
 6013 1d86 97000000 		call	MTC_test.isra.0.constprop.8
 6013      E7800000 
 6014              	.LVL371:
 6015 1d8e 498C     		or	s0,s0,a0
 6016              	.LVL372:
 6017 1d90 1374F40F 		andi	s0,s0,0xff
 6018              	.LVL373:
3087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &res
 6019              		.loc 2 3087 17 is_stmt 1
3087:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &res
 6020              		.loc 2 3087 27 is_stmt 0
 6021 1d94 A286     		mv	a3,s0
 6022 1d96 0146     		li	a2,0
 6023 1d98 9145     		li	a1,4
 6024 1d9a 2685     		mv	a0,s1
 6025 1d9c 97000000 		call	MTC_test.isra.0.constprop.8
 6025      E7800000 
 6026              	.LVL374:
 6027 1da4 498C     		or	s0,s0,a0
 6028              	.LVL375:
 6029 1da6 1374F40F 		andi	s0,s0,0xff
 6030              	.LVL376:
3088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQU
 6031              		.loc 2 3088 17 is_stmt 1
3088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQU
 6032              		.loc 2 3088 27 is_stmt 0
 6033 1daa A286     		mv	a3,s0
 6034 1dac 0146     		li	a2,0
 6035 1dae 9545     		li	a1,5
 6036 1db0 2685     		mv	a0,s1
 6037 1db2 97000000 		call	MTC_test.isra.0.constprop.8
 6037      E7800000 
 6038              	.LVL377:
 6039 1dba 498C     		or	s0,s0,a0
 6040              	.LVL378:
 6041 1dbc 1374F40F 		andi	s0,s0,0xff
 6042              	.LVL379:
3089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUE
 6043              		.loc 2 3089 17 is_stmt 1
3089:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 result |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUE
 6044              		.loc 2 3089 27 is_stmt 0
 6045 1dc0 A286     		mv	a3,s0
 6046 1dc2 0146     		li	a2,0
 6047 1dc4 9D45     		li	a1,7
 6048 1dc6 2685     		mv	a0,s1
 6049 1dc8 97000000 		call	MTC_test.isra.0.constprop.8
 6049      E7800000 
 6050              	.LVL380:
 6051 1dd0 498C     		or	s0,s0,a0
 6052              	.LVL381:
 6053 1dd2 1374F40F 		andi	s0,s0,0xff
 6054              	.LVL382:
3090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6055              		.loc 2 3090 17 is_stmt 1
3090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6056              		.loc 2 3090 27 is_stmt 0
 6057 1dd6 A286     		mv	a3,s0
 6058 1dd8 0146     		li	a2,0
 6059 1dda A145     		li	a1,8
 6060 1ddc 2685     		mv	a0,s1
 6061 1dde 97000000 		call	MTC_test.isra.0.constprop.8
 6061      E7800000 
 6062              	.LVL383:
 6063 1de6 498C     		or	s0,s0,a0
 6064              	.LVL384:
 6065 1de8 1374F40F 		andi	s0,s0,0xff
3090:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6066              		.loc 2 3090 24
 6067 1dec 9B060400 		sext.w	a3,s0
 6068              	.LVL385:
3093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6069              		.loc 2 3093 13 is_stmt 1
3093:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6070              		.loc 2 3093 15 is_stmt 0
 6071 1df0 55E0     		bne	s0,zero,.L196
 6072              	.LBB258:
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
 6073              		.loc 2 3095 17 is_stmt 1
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
 6074              		.loc 2 3095 41 is_stmt 0
 6075 1df2 83270C00 		lw	a5,0(s8)
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
 6076              		.loc 2 3095 55
 6077 1df6 33F7B701 		and	a4,a5,s11
3095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                     == 0U) /* Still looking for good value */
 6078              		.loc 2 3095 19
 6079 1dfa 0127     		sext.w	a4,a4
 6080 1dfc 01EF     		bne	a4,zero,.L197
3098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.status_lower |= (0x01U<<laneToTest);
 6081              		.loc 2 3098 21 is_stmt 1
3098:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     calib_data.write_cal.status_lower |= (0x01U<<laneToTest);
 6082              		.loc 2 3098 61 is_stmt 0
 6083 1dfe 13172D00 		slli	a4,s10,2
 6084 1e02 6297     		add	a4,a4,s8
 6085 1e04 23209701 		sw	s9,0(a4)
3099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 6086              		.loc 2 3099 21 is_stmt 1
3099:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 6087              		.loc 2 3099 55 is_stmt 0
 6088 1e08 B3EDB701 		or	s11,a5,s11
 6089 1e0c 97070000 		sw	s11,calib_data,a5
 6089      23A0B701 
 6090              	.L197:
3108:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 for (laneToCheck = 0x00U;\
 6091              		.loc 2 3108 17 is_stmt 1
3109:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     laneToCheck<number_of_lanes_to_calibrate; laneToCheck++)
 6092              		.loc 2 3109 17
 6093              	.LVL386:
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6094              		.loc 2 3112 46 is_stmt 0
 6095 1e14 83270C00 		lw	a5,0(s8)
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6096              		.loc 2 3112 21 is_stmt 1
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6097              		.loc 2 3112 61 is_stmt 0
 6098 1e18 93F61700 		andi	a3,a5,1
 6099              	.LVL387:
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6100              		.loc 2 3112 23
 6101 1e1c BDCA     		beq	a3,zero,.L232
 6102              	.LVL388:
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6103              		.loc 2 3112 21 is_stmt 1
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6104              		.loc 2 3112 61 is_stmt 0
 6105 1e1e 13F72700 		andi	a4,a5,2
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6106              		.loc 2 3112 23
 6107 1e22 2DCB     		beq	a4,zero,.L196
 6108              	.LVL389:
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6109              		.loc 2 3112 21 is_stmt 1
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6110              		.loc 2 3112 61 is_stmt 0
 6111 1e24 13F74700 		andi	a4,a5,4
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6112              		.loc 2 3112 23
 6113 1e28 35C7     		beq	a4,zero,.L196
 6114              	.LVL390:
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6115              		.loc 2 3112 21 is_stmt 1
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6116              		.loc 2 3112 61 is_stmt 0
 6117 1e2a A18B     		andi	a5,a5,8
3112:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                             (0x01U<<laneToCheck)) == 0U)
 6118              		.loc 2 3112 23
 6119 1e2c A5C7     		beq	a5,zero,.L196
 6120              	.LVL391:
 6121              	.LBE258:
 6122              	.LBE260:
3142:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[0]);
 6123              		.loc 2 3142 30 is_stmt 1
3143:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x02000000);
 6124              		.loc 2 3143 49
3144:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[1]);
 6125              		.loc 2 3144 30
3145:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x03000000);
 6126              		.loc 2 3145 49
3146:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[2]);
 6127              		.loc 2 3146 30
3147:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x04000000);
 6128              		.loc 2 3147 49
3148:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[3]);
 6129              		.loc 2 3148 30
3149:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x05000000);
 6130              		.loc 2 3149 49
3150:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[4]);
 6131              		.loc 2 3150 30
3151:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x06000000);
 6132              		.loc 2 3151 49
3152:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lower[5]);
 6133              		.loc 2 3152 30
3153:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x07000000);
 6134              		.loc 2 3153 49
3154:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 6135              		.loc 2 3154 30
3157:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 6136              		.loc 2 3157 5
3160:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 6137              		.loc 2 3160 9
 6138              	.LBB261:
 6139              	.LBB262:
2953:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t lane_to_set;
 6140              		.loc 2 2953 5
2954:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t shift = 0U;
 6141              		.loc 2 2954 5
2955:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 6142              		.loc 2 2955 5
2960:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     for (lane_to_set = 0x00U;\
 6143              		.loc 2 2960 5
2961:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         lane_to_set<user_lanes /*USER_TOTAL_LANES_USED */; lane_to_set++)
 6144              		.loc 2 2961 5
2964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
 6145              		.loc 2 2964 9
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 calib_data.write_cal.lane_calib_result | (temp << (shift));
 6146              		.loc 2 2965 9
2967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 6147              		.loc 2 2967 9
2964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
 6148              		.loc 2 2964 9
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 calib_data.write_cal.lane_calib_result | (temp << (shift));
 6149              		.loc 2 2965 9
2967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 6150              		.loc 2 2967 9
2964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
 6151              		.loc 2 2964 9
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 calib_data.write_cal.lane_calib_result | (temp << (shift));
 6152              		.loc 2 2965 9
2967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 6153              		.loc 2 2967 9
2964:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         calib_data.write_cal.lane_calib_result =   \
 6154              		.loc 2 2964 9
2965:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 calib_data.write_cal.lane_calib_result | (temp << (shift));
 6155              		.loc 2 2965 9
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6156              		.loc 2 2966 64 is_stmt 0
 6157 1e2e 83278C00 		lw	a5,8(s8)
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6158              		.loc 2 2966 56
 6159 1e32 03274C00 		lw	a4,4(s8)
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6160              		.loc 2 2966 64
 6161 1e36 9B974700 		slliw	a5,a5,4
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6162              		.loc 2 2966 56
 6163 1e3a D98F     		or	a5,a5,a4
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6164              		.loc 2 2966 64
 6165 1e3c 0327CC00 		lw	a4,12(s8)
 6166 1e40 1B178700 		slliw	a4,a4,8
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6167              		.loc 2 2966 56
 6168 1e44 D98F     		or	a5,a5,a4
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6169              		.loc 2 2966 64
 6170 1e46 03270C01 		lw	a4,16(s8)
 6171 1e4a 1B17C700 		slliw	a4,a4,12
2966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         shift = (uint8_t)(shift + 0x04U);
 6172              		.loc 2 2966 56
 6173 1e4e D98F     		or	a5,a5,a4
 6174 1e50 8127     		sext.w	a5,a5
2967:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 6175              		.loc 2 2967 9 is_stmt 1
 6176              	.LVL392:
 6177 1e52 17070000 		sw	a5,calib_data+24,a4
 6177      2320F700 
2975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 6178              		.loc 2 2975 5
2975:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 6179              		.loc 2 2975 54 is_stmt 0
 6180 1e5a 0567     		li	a4,4096
 6181 1e5c BA99     		add	s3,s3,a4
 6182 1e5e 2147     		li	a4,8
 6183 1e60 23ACE986 		sw	a4,-1928(s3)
2977:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(calib_data.write_cal.lane_calib_result);
 6184              		.loc 2 2977 30 is_stmt 1
2978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0xFF000000);
 6185              		.loc 2 2978 58
2979:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 6186              		.loc 2 2979 30
2982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.write_cal.lane_calib_result;
 6187              		.loc 2 2982 5
2982:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             calib_data.write_cal.lane_calib_result;
 6188              		.loc 2 2982 54 is_stmt 0
 6189 1e64 23AEF98A 		sw	a5,-1860(s3)
 6190              	.LBE262:
 6191              	.LBE261:
3163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(result);
 6192              		.loc 2 3163 30 is_stmt 1
3164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x08000000);
 6193              		.loc 2 3164 26
3165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (uint8_t)result;
 6194              		.loc 2 3165 30
3166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 6195              		.loc 2 3166 5
 6196              	.LVL393:
 6197              	.LBE251:
 6198              	.LBE250:
1680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif  /* end of alternate calibration */
 6199              		.loc 2 1680 27 is_stmt 0
 6200 1e68 97070000 		sw	zero,.LANCHOR9,a5
 6200      23A00700 
1690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 6201              		.loc 2 1690 17 is_stmt 1
 6202              	.LVL394:
 6203              	.L194:
1693:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 6204              		.loc 2 1693 40
1697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6205              		.loc 2 1697 13
1697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6206              		.loc 2 1697 22 is_stmt 0
 6207 1e70 03240900 		lw	s0,0(s2)
1703:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6208              		.loc 2 1703 36
 6209 1e74 F947     		li	a5,30
1697:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6210              		.loc 2 1697 15
 6211 1e76 19E06FE0 		beq	s0,zero,.L318
 6211      4FA8
1705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6212              		.loc 2 1705 18 is_stmt 1
1705:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6213              		.loc 2 1705 20 is_stmt 0
 6214 1e7c 8947     		li	a5,2
 6215 1e7e 6311F404 		bne	s0,a5,.L201
1707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
 6216              		.loc 2 1707 17 is_stmt 1
1707:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_DDR_SANITY_CHECKS;
 6217              		.loc 2 1707 23 is_stmt 0
 6218 1e82 97070000 		sw	zero,.LANCHOR9,a5
 6218      23A00700 
1708:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6219              		.loc 2 1708 17 is_stmt 1
 6220              	.LVL395:
 6221              	.L203:
1768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6222              		.loc 2 1768 17
1768:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6223              		.loc 2 1768 36 is_stmt 0
 6224 1e8a 9307A003 		li	a5,58
 6225 1e8e 6FE00FB4 		j	.L319
 6226              	.LVL396:
 6227              	.L232:
 6228              	.LBB265:
 6229              	.LBB264:
 6230              	.LBB263:
 6231              	.LBB259:
3115:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         break;
 6232              		.loc 2 3115 32
 6233 1e92 8546     		li	a3,1
 6234              	.LVL397:
 6235              	.L196:
 6236              	.LBE259:
3132:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** 
 6237              		.loc 2 3132 13 is_stmt 1
 6238 1e94 050D     		addi	s10,s10,1
 6239              	.LVL398:
 6240              	.LBE263:
3070:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                                                 laneToTest++)
 6241              		.loc 2 3070 9 is_stmt 0
 6242 1e96 9547     		li	a5,5
 6243 1e98 E318FDE6 		bne	s10,a5,.L198
3135:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****         {                /* looking */
 6244              		.loc 2 3135 9 is_stmt 1
 6245              	.LVL399:
 6246 1e9c 852C     		addiw	s9,s9,1
 6247              	.LVL400:
3063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 6248              		.loc 2 3063 5 is_stmt 0
 6249 1e9e E3906CE7 		bne	s9,s6,.L199
3163:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(result);
 6250              		.loc 2 3163 30 is_stmt 1
3164:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     SIM_FEEDBACK1(0x08000000);
 6251              		.loc 2 3164 26
3165:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     return (uint8_t)result;
 6252              		.loc 2 3165 30
3166:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 6253              		.loc 2 3166 5
 6254              	.LVL401:
 6255              	.LBE264:
 6256              	.LBE265:
1680:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif  /* end of alternate calibration */
 6257              		.loc 2 1680 27 is_stmt 0
 6258 1ea2 97070000 		sw	a3,.LANCHOR9,a5
 6258      23A0D700 
1690:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 6259              		.loc 2 1690 17 is_stmt 1
1692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(106U);
 6260              		.loc 2 1692 21
1692:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     SIM_FEEDBACK1(106U);
 6261              		.loc 2 1692 36 is_stmt 0
 6262 1eaa 97070000 		lla	a5,.LANCHOR8
 6262      93870700 
 6263 1eb2 9C43     		lw	a5,0(a5)
 6264 1eb4 8527     		addiw	a5,a5,1
 6265 1eb6 17070000 		sw	a5,.LANCHOR8,a4
 6265      2320F700 
 6266 1ebe 4DBF     		j	.L194
 6267              	.LVL402:
 6268              	.L201:
1712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION_RETRY;
 6269              		.loc 2 1712 17 is_stmt 1
1712:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_WRITE_CALIBRATION_RETRY;
 6270              		.loc 2 1712 23 is_stmt 0
 6271 1ec0 97070000 		sw	zero,.LANCHOR9,a5
 6271      23A00700 
1713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6272              		.loc 2 1713 17 is_stmt 1
1713:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6273              		.loc 2 1713 36 is_stmt 0
 6274 1ec8 F547     		li	a5,29
 6275 1eca 6FE04FB0 		j	.L319
 6276              	.LVL403:
 6277              	.L68:
1721:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             /*
 6278              		.loc 2 1721 13 is_stmt 1
 6279 1ece 13060008 		li	a2,128
 6280 1ed2 8145     		li	a1,0
 6281 1ed4 17050000 		lla	a0,calib_data
 6281      13050500 
 6282              	.LVL404:
 6283 1edc 97000000 		call	memfill
 6283      E7800000 
 6284              	.LVL405:
1725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency++;
 6285              		.loc 2 1725 13
1726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (write_latency > DDR_CAL_MAX_LATENCY)
 6286              		.loc 2 1726 13
1725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency++;
 6287              		.loc 2 1725 60 is_stmt 0
 6288 1ee4 97070000 		lla	a5,DDRCFG
 6288      93870700 
 6289 1eec 9C63     		ld	a5,0(a5)
 6290 1eee 4167     		li	a4,65536
1727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6291              		.loc 2 1727 16
 6292 1ef0 8D46     		li	a3,3
1725:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             write_latency++;
 6293              		.loc 2 1725 60
 6294 1ef2 BA97     		add	a5,a5,a4
 6295 1ef4 9847     		lw	a4,8(a5)
1726:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if (write_latency > DDR_CAL_MAX_LATENCY)
 6296              		.loc 2 1726 26
 6297 1ef6 1B061700 		addiw	a2,a4,1
1727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6298              		.loc 2 1727 13 is_stmt 1
1727:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6299              		.loc 2 1727 16 is_stmt 0
 6300 1efa 63F6C600 		bleu	a2,a3,.L202
1729:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 ddr_training_state = DDR_TRAINING_FAIL_MIN_LATENCY;
 6301              		.loc 2 1729 17 is_stmt 1
1730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6302              		.loc 2 1730 17
1730:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6303              		.loc 2 1730 36 is_stmt 0
 6304 1efe 93077003 		li	a5,55
 6305 1f02 6FE0CFAC 		j	.L319
 6306              	.L202:
1734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         write_latency;
 6307              		.loc 2 1734 17 is_stmt 1
1734:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                         write_latency;
 6308              		.loc 2 1734 69 is_stmt 0
 6309 1f06 90C7     		sw	a2,8(a5)
 6310 1f08 A5B3     		j	.L320
 6311              	.LVL406:
 6312              	.L67:
1745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6313              		.loc 2 1745 13 is_stmt 1
1745:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6314              		.loc 2 1745 32 is_stmt 0
 6315 1f0a FD47     		li	a5,31
 6316 1f0c 6FE02FAC 		j	.L319
 6317              	.L66:
1756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6318              		.loc 2 1756 13 is_stmt 1
1756:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6319              		.loc 2 1756 22 is_stmt 0
 6320 1f10 97070000 		lla	a5,.LANCHOR9
 6320      93870700 
 6321 1f18 8043     		lw	s0,0(a5)
1761:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 6322              		.loc 2 1761 13 is_stmt 1
1762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6323              		.loc 2 1762 13
1764:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6324              		.loc 2 1764 36 is_stmt 0
 6325 1f1a 93070002 		li	a5,32
1762:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6326              		.loc 2 1762 15
 6327 1f1e 19E06FE0 		beq	s0,zero,.L318
 6327      CF9D
 6328 1f24 9DB7     		j	.L203
 6329              	.L65:
 6330              	.LBB266:
1774:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint32_t size = ONE_MB_MTC;  /* Number of reads for each iteration 2**size*/
 6331              		.loc 2 1774 17 is_stmt 1
 6332              	.LVL407:
1775:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 uint8_t mask;
 6333              		.loc 2 1775 17
1776:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 if (get_num_lanes() <= 3U)
 6334              		.loc 2 1776 17
1777:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 6335              		.loc 2 1777 17
 6336              	.LBE266:
 6337              	.LBE282:
 6338              	.LBE292:
2083:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     /* Check width, 16bit or 32bit bit supported, 1 => 32 bit */
 6339              		.loc 2 2083 5
2085:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_BUS_WIDTH_4_LANE)
 6340              		.loc 2 2085 5
2088:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     }
 6341              		.loc 2 2088 9
2095:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             DDRPHY_MODE_ECC_ON)
 6342              		.loc 2 2095 5
2100:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** }
 6343              		.loc 2 2100 5
 6344              	.LBB293:
 6345              	.LBB283:
 6346              	.LBB271:
1783:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 6347              		.loc 2 1783 21
1785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Read using different patterns */
 6348              		.loc 2 1785 17
1785:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 /* Read using different patterns */
 6349              		.loc 2 1785 25 is_stmt 0
 6350 1f26 97070000 		lla	a5,.LANCHOR9
 6350      93870700 
 6351 1f2e 9443     		lw	a3,0(a5)
 6352 1f30 0146     		li	a2,0
 6353 1f32 8145     		li	a1,0
 6354 1f34 3D45     		li	a0,15
 6355              	.LVL408:
 6356 1f36 97000000 		call	MTC_test.isra.0.constprop.8
 6356      E7800000 
 6357              	.LVL409:
1787:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
 6358              		.loc 2 1787 17 is_stmt 1
1788:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x02) == 0U)
 6359              		.loc 2 1788 17
 6360              	.LBB267:
 6361              	.LBB268:
3471:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     {
 6362              		.loc 2 3471 5
 6363 1f3e 0146     		li	a2,0
 6364 1f40 8945     		li	a1,2
 6365 1f42 3D45     		li	a0,15
 6366 1f44 97000000 		call	MTC_test.isra.0.part.1.constprop.9
 6366      E7800000 
 6367              	.LVL410:
 6368              	.LBE268:
 6369              	.LBE267:
1790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &
 6370              		.loc 2 1790 26 is_stmt 0
 6371 1f4c 9B060500 		sext.w	a3,a0
 6372              	.LBB270:
 6373              	.LBB269:
 6374 1f50 2A84     		mv	s0,a0
 6375              	.LVL411:
 6376              	.LBE269:
 6377              	.LBE270:
1790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &
 6378              		.loc 2 1790 17 is_stmt 1
1790:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_SEQUENTIAL, &
 6379              		.loc 2 1790 26 is_stmt 0
 6380 1f52 0146     		li	a2,0
 6381 1f54 8145     		li	a1,0
 6382 1f56 3D45     		li	a0,15
 6383 1f58 97000000 		call	MTC_test.isra.0.constprop.8
 6383      E7800000 
 6384              	.LVL412:
 6385 1f60 498C     		or	s0,a0,s0
 6386 1f62 1374F40F 		andi	s0,s0,0xff
1791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
 6387              		.loc 2 1791 17 is_stmt 1
1791:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_SEQUENTIAL,
 6388              		.loc 2 1791 26 is_stmt 0
 6389 1f66 A286     		mv	a3,s0
 6390 1f68 0146     		li	a2,0
 6391 1f6a 8545     		li	a1,1
 6392 1f6c 3D45     		li	a0,15
 6393 1f6e 97000000 		call	MTC_test.isra.0.constprop.8
 6393      E7800000 
 6394              	.LVL413:
 6395 1f76 498C     		or	s0,a0,s0
 6396 1f78 1374F40F 		andi	s0,s0,0xff
1792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
 6397              		.loc 2 1792 17 is_stmt 1
1792:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
 6398              		.loc 2 1792 26 is_stmt 0
 6399 1f7c A286     		mv	a3,s0
 6400 1f7e 0146     		li	a2,0
 6401 1f80 8945     		li	a1,2
 6402 1f82 3D45     		li	a0,15
 6403 1f84 97000000 		call	MTC_test.isra.0.constprop.8
 6403      E7800000 
 6404              	.LVL414:
 6405 1f8c 498C     		or	s0,a0,s0
 6406 1f8e 1374F40F 		andi	s0,s0,0xff
1793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIAL
 6407              		.loc 2 1793 17 is_stmt 1
1793:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_SEQUENTIAL
 6408              		.loc 2 1793 26 is_stmt 0
 6409 1f92 A286     		mv	a3,s0
 6410 1f94 0146     		li	a2,0
 6411 1f96 8D45     		li	a1,3
 6412 1f98 3D45     		li	a0,15
 6413 1f9a 97000000 		call	MTC_test.isra.0.constprop.8
 6413      E7800000 
 6414              	.LVL415:
 6415 1fa2 498C     		or	s0,a0,s0
 6416 1fa4 1374F40F 		andi	s0,s0,0xff
1794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &erro
 6417              		.loc 2 1794 17 is_stmt 1
1794:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_SEQUENTIAL, &erro
 6418              		.loc 2 1794 26 is_stmt 0
 6419 1fa8 A286     		mv	a3,s0
 6420 1faa 0146     		li	a2,0
 6421 1fac 9145     		li	a1,4
 6422 1fae 3D45     		li	a0,15
 6423 1fb0 97000000 		call	MTC_test.isra.0.constprop.8
 6423      E7800000 
 6424              	.LVL416:
 6425 1fb8 498C     		or	s0,a0,s0
 6426 1fba 1374F40F 		andi	s0,s0,0xff
1795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQUE
 6427              		.loc 2 1795 17 is_stmt 1
1795:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_SEQUE
 6428              		.loc 2 1795 26 is_stmt 0
 6429 1fbe A286     		mv	a3,s0
 6430 1fc0 0146     		li	a2,0
 6431 1fc2 9545     		li	a1,5
 6432 1fc4 3D45     		li	a0,15
 6433 1fc6 97000000 		call	MTC_test.isra.0.constprop.8
 6433      E7800000 
 6434              	.LVL417:
 6435 1fce 498C     		or	s0,a0,s0
 6436 1fd0 1374F40F 		andi	s0,s0,0xff
1796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUEN
 6437              		.loc 2 1796 17 is_stmt 1
1796:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_SEQUEN
 6438              		.loc 2 1796 26 is_stmt 0
 6439 1fd4 A286     		mv	a3,s0
 6440 1fd6 0146     		li	a2,0
 6441 1fd8 9D45     		li	a1,7
 6442 1fda 3D45     		li	a0,15
 6443 1fdc 97000000 		call	MTC_test.isra.0.constprop.8
 6443      E7800000 
 6444              	.LVL418:
 6445 1fe4 498C     		or	s0,a0,s0
 6446 1fe6 1374F40F 		andi	s0,s0,0xff
1797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6447              		.loc 2 1797 17 is_stmt 1
1797:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6448              		.loc 2 1797 26 is_stmt 0
 6449 1fea A286     		mv	a3,s0
 6450 1fec 0146     		li	a2,0
 6451 1fee A145     		li	a1,8
 6452 1ff0 3D45     		li	a0,15
 6453 1ff2 97000000 		call	MTC_test.isra.0.constprop.8
 6453      E7800000 
 6454              	.LVL419:
 6455 1ffa 498C     		or	s0,a0,s0
 6456 1ffc 1374F40F 		andi	s0,s0,0xff
1800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_RANDOM, &erro
 6457              		.loc 2 1800 17 is_stmt 1
1800:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_WALKING_ONE, MTC_ADD_RANDOM, &erro
 6458              		.loc 2 1800 26 is_stmt 0
 6459 2000 A286     		mv	a3,s0
 6460 2002 0546     		li	a2,1
 6461 2004 8145     		li	a1,0
 6462 2006 3D45     		li	a0,15
 6463 2008 97000000 		call	MTC_test.isra.0.constprop.8
 6463      E7800000 
 6464              	.LVL420:
 6465 2010 498C     		or	s0,a0,s0
 6466 2012 1374F40F 		andi	s0,s0,0xff
1801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_RANDOM, &er
 6467              		.loc 2 1801 17 is_stmt 1
1801:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM, MTC_ADD_RANDOM, &er
 6468              		.loc 2 1801 26 is_stmt 0
 6469 2016 A286     		mv	a3,s0
 6470 2018 0546     		li	a2,1
 6471 201a 8545     		li	a1,1
 6472 201c 3D45     		li	a0,15
 6473 201e 97000000 		call	MTC_test.isra.0.constprop.8
 6473      E7800000 
 6474              	.LVL421:
 6475 2026 498C     		or	s0,s0,a0
 6476 2028 1374F40F 		andi	s0,s0,0xff
1802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
 6477              		.loc 2 1802 17 is_stmt 1
1802:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_NO_REPEATING_PSEUDO_RANDOM, MTC_AD
 6478              		.loc 2 1802 26 is_stmt 0
 6479 202c A286     		mv	a3,s0
 6480 202e 0546     		li	a2,1
 6481 2030 8945     		li	a1,2
 6482 2032 3D45     		li	a0,15
 6483 2034 97000000 		call	MTC_test.isra.0.constprop.8
 6483      E7800000 
 6484              	.LVL422:
 6485 203c 498C     		or	s0,a0,s0
 6486 203e 1374F40F 		andi	s0,s0,0xff
1803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_RANDOM, &e
 6487              		.loc 2 1803 17 is_stmt 1
1803:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_ONES_ZEROS, MTC_ADD_RANDOM, &e
 6488              		.loc 2 1803 26 is_stmt 0
 6489 2042 A286     		mv	a3,s0
 6490 2044 0546     		li	a2,1
 6491 2046 8D45     		li	a1,3
 6492 2048 3D45     		li	a0,15
 6493 204a 97000000 		call	MTC_test.isra.0.constprop.8
 6493      E7800000 
 6494              	.LVL423:
 6495 2052 498C     		or	s0,s0,a0
 6496 2054 1374F40F 		andi	s0,s0,0xff
1804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_RANDOM, &error);
 6497              		.loc 2 1804 17 is_stmt 1
1804:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_ALT_5_A, MTC_ADD_RANDOM, &error);
 6498              		.loc 2 1804 26 is_stmt 0
 6499 2058 A286     		mv	a3,s0
 6500 205a 0546     		li	a2,1
 6501 205c 9145     		li	a1,4
 6502 205e 3D45     		li	a0,15
 6503 2060 97000000 		call	MTC_test.isra.0.constprop.8
 6503      E7800000 
 6504              	.LVL424:
 6505 2068 498C     		or	s0,a0,s0
 6506 206a 1374F40F 		andi	s0,s0,0xff
1805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_RANDO
 6507              		.loc 2 1805 17 is_stmt 1
1805:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_16BIT, MTC_ADD_RANDO
 6508              		.loc 2 1805 26 is_stmt 0
 6509 206e A286     		mv	a3,s0
 6510 2070 0546     		li	a2,1
 6511 2072 9545     		li	a1,5
 6512 2074 3D45     		li	a0,15
 6513 2076 97000000 		call	MTC_test.isra.0.constprop.8
 6513      E7800000 
 6514              	.LVL425:
 6515 207e 498C     		or	s0,a0,s0
 6516 2080 1374F40F 		andi	s0,s0,0xff
1806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_RANDOM
 6517              		.loc 2 1806 17 is_stmt 1
1806:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 error |= MTC_test(mask, start_address, size, MTC_PSEUDO_RANDOM_8BIT, MTC_ADD_RANDOM
 6518              		.loc 2 1806 26 is_stmt 0
 6519 2084 A286     		mv	a3,s0
 6520 2086 0546     		li	a2,1
 6521 2088 9D45     		li	a1,7
 6522 208a 3D45     		li	a0,15
 6523 208c 97000000 		call	MTC_test.isra.0.constprop.8
 6523      E7800000 
 6524              	.LVL426:
 6525 2094 498C     		or	s0,a0,s0
 6526 2096 1374F40F 		andi	s0,s0,0xff
1807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6527              		.loc 2 1807 17 is_stmt 1
1807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6528              		.loc 2 1807 26 is_stmt 0
 6529 209a A286     		mv	a3,s0
 6530 209c 0546     		li	a2,1
 6531 209e A145     		li	a1,8
 6532 20a0 3D45     		li	a0,15
 6533 20a2 97000000 		call	MTC_test.isra.0.constprop.8
 6533      E7800000 
 6534              	.LVL427:
 6535 20aa 418D     		or	a0,a0,s0
 6536 20ac 1375F50F 		andi	a0,a0,0xff
1807:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6537              		.loc 2 1807 23
 6538 20b0 97070000 		sw	a0,.LANCHOR9,a5
 6538      23A0A700 
 6539              	.LBE271:
1810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6540              		.loc 2 1810 13 is_stmt 1
1815:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6541              		.loc 2 1815 36 is_stmt 0
 6542 20b8 93071002 		li	a5,33
1810:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6543              		.loc 2 1810 15
 6544 20bc 19E16FE0 		beq	a0,zero,.L319
 6544      0F91
 6545              	.LVL428:
 6546              	.L204:
1822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6547              		.loc 2 1822 17 is_stmt 1
1822:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6548              		.loc 2 1822 36 is_stmt 0
 6549 20c2 8547     		li	a5,1
 6550 20c4 6FE0AF90 		j	.L319
 6551              	.LVL429:
 6552              	.L64:
1833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES,\
 6553              		.loc 2 1833 17 is_stmt 1
1833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES,\
 6554              		.loc 2 1833 25 is_stmt 0
 6555 20c8 0D45     		li	a0,3
 6556              	.LVL430:
 6557 20ca 1306F003 		li	a2,63
 6558 20ce B7050200 		li	a1,131072
 6559 20d2 7A05     		slli	a0,a0,30
 6560 20d4 97000000 		call	ddr_read_write_fn
 6560      E7800000 
 6561              	.LVL431:
 6562 20dc 1B040500 		sext.w	s0,a0
1833:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                      SW_CFG_NUM_READS_WRITES,\
 6563              		.loc 2 1833 23
 6564 20e0 97070000 		sw	s0,.LANCHOR9,a5
 6564      23A08700 
1844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6565              		.loc 2 1844 13 is_stmt 1
1846:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6566              		.loc 2 1846 36 is_stmt 0
 6567 20e8 93072002 		li	a5,34
1844:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6568              		.loc 2 1844 15
 6569 20ec 19E06FE0 		beq	s0,zero,.L318
 6569      EF80
1850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6570              		.loc 2 1850 17 is_stmt 1
1850:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6571              		.loc 2 1850 36 is_stmt 0
 6572 20f2 93075003 		li	a5,53
 6573 20f6 6FE08F8D 		j	.L319
 6574              	.LVL432:
 6575              	.L63:
1859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6576              		.loc 2 1859 13 is_stmt 1
1859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6577              		.loc 2 1859 22 is_stmt 0
 6578 20fa 97070000 		lla	a5,.LANCHOR9
 6578      93870700 
 6579 2102 8043     		lw	s0,0(a5)
1864:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6580              		.loc 2 1864 36
 6581 2104 93073002 		li	a5,35
1859:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6582              		.loc 2 1859 15
 6583 2108 19E06FD0 		beq	s0,zero,.L318
 6583      3FFF
1869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6584              		.loc 2 1869 17 is_stmt 1
1869:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6585              		.loc 2 1869 36 is_stmt 0
 6586 210e 93076003 		li	a5,54
 6587 2112 6FE0CF8B 		j	.L319
 6588              	.L62:
1873:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             if(error == 0U)
 6589              		.loc 2 1873 13 is_stmt 1
 6590 2116 0545     		li	a0,1
 6591              	.LVL433:
 6592 2118 3146     		li	a2,12
 6593 211a B7050004 		li	a1,67108864
 6594 211e 7E05     		slli	a0,a0,31
 6595 2120 97000000 		call	load_ddr_pattern
 6595      E7800000 
 6596              	.LVL434:
1874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6597              		.loc 2 1874 13
1874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6598              		.loc 2 1874 22 is_stmt 0
 6599 2128 97070000 		lla	a5,.LANCHOR9
 6599      93870700 
 6600 2130 8043     		lw	s0,0(a5)
1876:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6601              		.loc 2 1876 36
 6602 2132 93074002 		li	a5,36
1874:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6603              		.loc 2 1874 15
 6604 2136 19E06FD0 		beq	s0,zero,.L318
 6604      5FFC
 6605 213c 59B7     		j	.L204
 6606              	.LVL435:
 6607              	.L61:
1884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x04) == 0U)
 6608              		.loc 2 1884 13 is_stmt 1
1884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x04) == 0U)
 6609              		.loc 2 1884 21 is_stmt 0
 6610 213e B7050002 		li	a1,33554432
 6611 2142 0545     		li	a0,1
 6612              	.LVL436:
 6613 2144 97000000 		call	test_ddr
 6613      E7800000 
 6614              	.LVL437:
1884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x04) == 0U)
 6615              		.loc 2 1884 19
 6616 214c 97070000 		sw	a0,.LANCHOR9,a5
 6616      23A0A700 
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 6617              		.loc 2 1886 13 is_stmt 1
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 6618              		.loc 2 1886 29 is_stmt 0
 6619 2154 B7050002 		li	a1,33554432
 6620 2158 0545     		li	a0,1
 6621 215a 97000000 		call	test_ddr
 6621      E7800000 
 6622              	.LVL438:
1884:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #if ((LIBERO_FAST_START & 0x04) == 0U)
 6623              		.loc 2 1884 19
 6624 2162 17040000 		lla	s0,.LANCHOR9
 6624      13040400 
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 6625              		.loc 2 1886 27
 6626 216a 1C40     		lw	a5,0(s0)
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6627              		.loc 2 1887 29
 6628 216c B7050002 		li	a1,33554432
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 6629              		.loc 2 1886 27
 6630 2170 5D8D     		or	a0,a0,a5
1886:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             error = error | test_ddr(NO_PATTERN_IN_CACHE_READS, SIZE_OF_PATTERN_TEST);
 6631              		.loc 2 1886 19
 6632 2172 97070000 		sw	a0,.LANCHOR9,a5
 6632      23A0A700 
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6633              		.loc 2 1887 13 is_stmt 1
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6634              		.loc 2 1887 29 is_stmt 0
 6635 217a 0545     		li	a0,1
 6636 217c 97000000 		call	test_ddr
 6636      E7800000 
 6637              	.LVL439:
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6638              		.loc 2 1887 27
 6639 2184 0040     		lw	s0,0(s0)
 6640 2186 498C     		or	s0,a0,s0
 6641 2188 0124     		sext.w	s0,s0
1887:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #endif
 6642              		.loc 2 1887 19
 6643 218a 97070000 		sw	s0,.LANCHOR9,a5
 6643      23A08700 
1889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6644              		.loc 2 1889 13 is_stmt 1
1899:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6645              		.loc 2 1899 36 is_stmt 0
 6646 2192 93075002 		li	a5,37
1889:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6647              		.loc 2 1889 15
 6648 2196 19E06FD0 		beq	s0,zero,.L318
 6648      5FF6
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 6649              		.loc 2 1913 17 is_stmt 1
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 6650              		.loc 2 1913 40 is_stmt 0
 6651 219c 97070000 		lbu	a5,.LANCHOR15
 6651      83C70700 
1913:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 {
 6652              		.loc 2 1913 19
 6653 21a4 8546     		li	a3,1
 6654 21a6 17070000 		lla	a4,.LANCHOR6
 6654      13070700 
 6655 21ae 63E3F606 		bgtu	a5,a3,.L208
1915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
 6656              		.loc 2 1915 21 is_stmt 1
1915:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset++;
 6657              		.loc 2 1915 40 is_stmt 0
 6658 21b2 8527     		addiw	a5,a5,1
 6659 21b4 97060000 		sb	a5,.LANCHOR15,a3
 6659      2380F600 
1916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
 6660              		.loc 2 1916 21 is_stmt 1
1916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
 6661              		.loc 2 1916 40 is_stmt 0
 6662 21bc 1C43     		lw	a5,0(a4)
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 6663              		.loc 2 1917 23
 6664 21be 9146     		li	a3,4
1916:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     if(rpc_166_fifo_offset > MAX_RPC_166_VALUE)
 6665              		.loc 2 1916 40
 6666 21c0 1B861700 		addiw	a2,a5,1
 6667 21c4 B287     		mv	a5,a2
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 6668              		.loc 2 1917 21 is_stmt 1
1917:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     {
 6669              		.loc 2 1917 23 is_stmt 0
 6670 21c6 63E5C604 		bgtu	a2,a3,.L209
 6671              	.L317:
1919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 6672              		.loc 2 1919 45
 6673 21ca 97060000 		sw	a5,.LANCHOR6,a3
 6673      23A0F600 
 6674              	.L210:
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
 6675              		.loc 2 1929 17 is_stmt 1
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
 6676              		.loc 2 1929 34 is_stmt 0
 6677 21d2 97070000 		lla	a5,CFG_DDR_SGMII_PHY
 6677      93870700 
 6678 21da 9C63     		ld	a5,0(a5)
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
 6679              		.loc 2 1929 50
 6680 21dc 1843     		lw	a4,0(a4)
1939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //END PAUSE
 6681              		.loc 2 1939 17
 6682 21de 1D65     		li	a0,28672
 6683 21e0 13050553 		addi	a0,a0,1328
1929:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****    
 6684              		.loc 2 1929 50
 6685 21e4 23ACE768 		sw	a4,1688(a5)
1933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 6686              		.loc 2 1933 17 is_stmt 1
1933:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 CFG_DDR_SGMII_PHY->expert_dlycnt_pause.expert_dlycnt_pause =\
 6687              		.loc 2 1933 66 is_stmt 0
 6688 21e8 0567     		li	a4,4096
 6689 21ea BA97     		add	a5,a5,a4
 6690 21ec 0547     		li	a4,1
 6691 21ee 23ACE786 		sw	a4,-1928(a5)
1934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0000003EU ;
 6692              		.loc 2 1934 17 is_stmt 1
1934:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x0000003EU ;
 6693              		.loc 2 1934 76 is_stmt 0
 6694 21f2 1307E003 		li	a4,62
 6695 21f6 23A0E78A 		sw	a4,-1888(a5)
1936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x00000000U;
 6696              		.loc 2 1936 17 is_stmt 1
1936:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 0x00000000U;
 6697              		.loc 2 1936 76 is_stmt 0
 6698 21fa 23A0078A 		sw	zero,-1888(a5)
1938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_50_MICRO);
 6699              		.loc 2 1938 17 is_stmt 1
1938:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 delay(DELAY_CYCLES_50_MICRO);
 6700              		.loc 2 1938 66 is_stmt 0
 6701 21fe 2147     		li	a4,8
 6702 2200 23ACE786 		sw	a4,-1928(a5)
1939:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 //END PAUSE
 6703              		.loc 2 1939 17 is_stmt 1
 6704 2204 97000000 		call	delay
 6704      E7800000 
 6705              	.LVL440:
 6706 220c 6FE0EF95 		j	.L216
 6707              	.L209:
1919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 6708              		.loc 2 1919 25
1919:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     }
 6709              		.loc 2 1919 45 is_stmt 0
 6710 2210 8947     		li	a5,2
 6711 2212 65BF     		j	.L317
 6712              	.L208:
1925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 6713              		.loc 2 1925 21 is_stmt 1
1925:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     rpc_166_fifo_offset = DEFAULT_RPC_166_VALUE;
 6714              		.loc 2 1925 41 is_stmt 0
 6715 2214 97070000 		sb	zero,.LANCHOR15,a5
 6715      23800700 
1926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
 6716              		.loc 2 1926 21 is_stmt 1
1926:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                     ddr_training_state = DDR_TRAINING_FAIL;
 6717              		.loc 2 1926 41 is_stmt 0
 6718 221c 8947     		li	a5,2
 6719 221e 17060000 		sw	a5,.LANCHOR6,a2
 6719      2320F600 
1927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 6720              		.loc 2 1927 21 is_stmt 1
1927:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                 }
 6721              		.loc 2 1927 40 is_stmt 0
 6722 2226 97070000 		sw	a3,.LANCHOR2,a5
 6722      23A0D700 
 6723 222e 55B7     		j	.L210
 6724              	.LVL441:
 6725              	.L60:
1966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6726              		.loc 2 1966 13 is_stmt 1
1966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6727              		.loc 2 1966 22 is_stmt 0
 6728 2230 97070000 		lla	a5,.LANCHOR9
 6728      93870700 
 6729 2238 8043     		lw	s0,0(a5)
1968:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6730              		.loc 2 1968 36
 6731 223a 93076002 		li	a5,38
1966:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6732              		.loc 2 1966 15
 6733 223e 19E06FD0 		beq	s0,zero,.L318
 6733      DFEB
 6734 2244 BDBD     		j	.L204
 6735              	.L59:
1976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6736              		.loc 2 1976 13 is_stmt 1
1976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6737              		.loc 2 1976 22 is_stmt 0
 6738 2246 97070000 		lla	a5,.LANCHOR9
 6738      93870700 
 6739 224e 8043     		lw	s0,0(a5)
1978:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6740              		.loc 2 1978 36
 6741 2250 93077002 		li	a5,39
1976:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6742              		.loc 2 1976 15
 6743 2254 19E06FD0 		beq	s0,zero,.L318
 6743      7FEA
 6744 225a A5B5     		j	.L204
 6745              	.L58:
1986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6746              		.loc 2 1986 13 is_stmt 1
1986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6747              		.loc 2 1986 22 is_stmt 0
 6748 225c 97070000 		lla	a5,.LANCHOR9
 6748      93870700 
 6749 2264 8043     		lw	s0,0(a5)
1988:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6750              		.loc 2 1988 36
 6751 2266 93078002 		li	a5,40
1986:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6752              		.loc 2 1986 15
 6753 226a 19E06FD0 		beq	s0,zero,.L318
 6753      1FE9
 6754 2270 89BD     		j	.L204
 6755              	.L57:
1996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6756              		.loc 2 1996 13 is_stmt 1
1996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6757              		.loc 2 1996 22 is_stmt 0
 6758 2272 97070000 		lla	a5,.LANCHOR9
 6758      93870700 
 6759 227a 8043     		lw	s0,0(a5)
1998:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6760              		.loc 2 1998 36
 6761 227c 93079002 		li	a5,41
1996:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6762              		.loc 2 1996 15
 6763 2280 19E06FD0 		beq	s0,zero,.L318
 6763      BFE7
 6764 2286 35BD     		j	.L204
 6765              	.L56:
2018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6766              		.loc 2 2018 13 is_stmt 1
2018:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6767              		.loc 2 2018 32 is_stmt 0
 6768 2288 9307A002 		li	a5,42
 6769 228c 6FD03FF4 		j	.L319
 6770              	.L55:
2032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6771              		.loc 2 2032 13 is_stmt 1
2032:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6772              		.loc 2 2032 32 is_stmt 0
 6773 2290 9307B002 		li	a5,43
 6774 2294 6FD0BFF3 		j	.L319
 6775              	.L54:
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6776              		.loc 2 2039 13 is_stmt 1
 6777              	.LBB272:
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6778              		.loc 2 2039 46
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6779              		.loc 2 2039 46
 6780              	 #APP
 6781              	# 2039 "../src/platform/mpfs_hal/common/nwc/mss_ddr.c" 1
 6782              		csrr a5, cycle
 6783              	# 0 "" 2
 6784              	.LVL442:
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6785              		.loc 2 2039 46
 6786              	 #NO_APP
 6787              	.LBE272:
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6788              		.loc 2 2039 35 is_stmt 0
 6789 229c 97060000 		lla	a3,.LANCHOR3
 6789      93860600 
 6790 22a4 9462     		ld	a3,0(a3)
 6791 22a6 958F     		sub	a5,a5,a3
 6792              	.LVL443:
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6793              		.loc 2 2039 80
 6794 22a8 B7260900 		li	a3,598016
 6795 22ac 9386067C 		addi	a3,a3,1984
 6796 22b0 B3D7D702 		divu	a5,a5,a3
2039:../src/platform/mpfs_hal/common/nwc/mss_ddr.c **** #ifdef DEBUG_DDR_INIT
 6797              		.loc 2 2039 33
 6798 22b4 97060000 		sd	a5,ddr_diag,a3
 6798      23B0F600 
2052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6799              		.loc 2 2052 13 is_stmt 1
2052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6800              		.loc 2 2052 32 is_stmt 0
 6801 22bc 97070000 		lla	a5,.LANCHOR8
 6801      93870700 
 6802 22c4 9C43     		lw	a5,0(a5)
2052:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             {
 6803              		.loc 2 2052 15
 6804 22c6 99E7     		bne	a5,zero,.L211
2061:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             }
 6805              		.loc 2 2061 17 is_stmt 1
 6806 22c8 0545     		li	a0,1
 6807              	.LVL444:
 6808 22ca 97000000 		call	setup_ddr_segments
 6808      E7800000 
 6809              	.LVL445:
 312:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****     uint8_t number_of_lanes_to_calibrate;
 6810              		.loc 2 312 14 is_stmt 0
 6811 22d2 0147     		li	a4,0
 6812              	.L211:
 6813              	.LVL446:
2063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FINISHED;
 6814              		.loc 2 2063 13 is_stmt 1
2063:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             ddr_training_state = DDR_TRAINING_FINISHED;
 6815              		.loc 2 2063 24 is_stmt 0
 6816 22d4 13641700 		ori	s0,a4,1
 6817              	.LVL447:
2064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6818              		.loc 2 2064 13 is_stmt 1
2064:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****             break;
 6819              		.loc 2 2064 32 is_stmt 0
 6820 22d8 9307C002 		li	a5,44
 6821 22dc 6FD01FE2 		j	.L318
 6822              	.LVL448:
 6823              	.L154:
 6824              	.LBB273:
 6825              	.LBB230:
 6826              	.LBB223:
 6827              	.LBB220:
5281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
 6828              		.loc 2 5281 26 is_stmt 1
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 6829              		.loc 2 5282 33 is_stmt 0
 6830 22e0 8147     		li	a5,0
5281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
 6831              		.loc 2 5281 29
 6832 22e2 638158BF 		beq	a7,s5,.L213
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 6833              		.loc 2 5282 30 is_stmt 1
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 6834              		.loc 2 5282 33 is_stmt 0
 6835 22e6 631F55BD 		bne	a0,s5,.L213
 6836 22ea E687     		mv	a5,s9
 6837 22ec 6FF08FBD 		j	.L213
 6838              	.LVL449:
 6839              	.L152:
5281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
 6840              		.loc 2 5281 26 is_stmt 1
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 6841              		.loc 2 5282 33 is_stmt 0
 6842 22f0 8147     		li	a5,0
5281:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              if (rx_ck == 0x5U)
 6843              		.loc 2 5281 29
 6844 22f2 639E5801 		bne	a7,s5,.L214
 6845              	.LVL450:
 6846              	.L156:
5304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 6847              		.loc 2 5304 26 is_stmt 1
5304:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                          {
 6848              		.loc 2 5304 29 is_stmt 0
 6849 22f6 BB866C41 		subw	a3,s9,s6
 6850 22fa 639CD6BD 		bne	a3,t4,.L157
5306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 6851              		.loc 2 5306 30 is_stmt 1
5306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 6852              		.loc 2 5306 56 is_stmt 0
 6853 22fe 9346FEFF 		not	a3,t3
 6854 2302 F98E     		and	a3,a3,a4
5306:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                              {
 6855              		.loc 2 5306 32
 6856 2304 639706BC 		bne	a3,zero,.L157
5308:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  rx_a5_last=rx_a5;
 6857              		.loc 2 5308 47
 6858 2308 014B     		li	s6,0
 6859              	.LVL451:
 6860 230a 6FF06FBC 		j	.L316
 6861              	.LVL452:
 6862              	.L214:
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 6863              		.loc 2 5282 30 is_stmt 1
5282:../src/platform/mpfs_hal/common/nwc/mss_ddr.c ****                                  transition_ck=i; //SET TRANSITION DETECTED AT I
 6864              		.loc 2 5282 33 is_stmt 0
 6865 230e E31455FF 		bne	a0,s5,.L156
 6866 2312 E687     		mv	a5,s9
 6867 2314 CDB7     		j	.L156
 6868              	.LBE220:
 6869              	.LBE223:
 6870              	.LBE230:
 6871              	.LBE273:
 6872              	.LBE283:
 6873              	.LBE293:
 6874              		.cfi_endproc
 6875              	.LFE24:
 6877              		.globl	REFCLK_OFFSETS
 6878              		.comm	ddr_diag,16,8
 6879              		.comm	calib_data,128,8
 6880              		.section	.rodata.REFCLK_OFFSETS,"a"
 6881              		.align	3
 6882              		.set	.LANCHOR14,. + 0
 6885              	REFCLK_OFFSETS:
 6886 0000 03       		.byte	3
 6887 0001 00       		.byte	0
 6888 0002 01       		.byte	1
 6889 0003 07       		.byte	7
 6890 0004 00       		.byte	0
 6891 0005 03       		.byte	3
 6892 0006 00       		.byte	0
 6893 0007 01       		.byte	1
 6894 0008 00       		.byte	0
 6895 0009 00       		.byte	0
 6896 000a 04       		.byte	4
 6897 000b 07       		.byte	7
 6898 000c 06       		.byte	6
 6899 000d 05       		.byte	5
 6900 000e 00       		.byte	0
 6901 000f 03       		.byte	3
 6902 0010 07       		.byte	7
 6903 0011 00       		.byte	0
 6904 0012 01       		.byte	1
 6905 0013 02       		.byte	2
 6906 0014 04       		.byte	4
 6907 0015 03       		.byte	3
 6908 0016 04       		.byte	4
 6909 0017 02       		.byte	2
 6910 0018 05       		.byte	5
 6911 0019 01       		.byte	1
 6912 001a 01       		.byte	1
 6913 001b 02       		.byte	2
 6914 001c 03       		.byte	3
 6915 001d 02       		.byte	2
 6916 001e 01       		.byte	1
 6917 001f 01       		.byte	1
 6918 0020 02       		.byte	2
 6919 0021 03       		.byte	3
 6920 0022 02       		.byte	2
 6921 0023 04       		.byte	4
 6922 0024 00       		.byte	0
 6923 0025 01       		.byte	1
 6924 0026 06       		.byte	6
 6925 0027 07       		.byte	7
 6926 0028 02       		.byte	2
 6927 0029 00       		.byte	0
 6928 002a 01       		.byte	1
 6929 002b 06       		.byte	6
 6930 002c 00       		.byte	0
 6931 002d 03       		.byte	3
 6932 002e 02       		.byte	2
 6933 002f 01       		.byte	1
 6934 0030 03       		.byte	3
 6935 0031 00       		.byte	0
 6936              		.section	.rodata.setup_ddr_segments.cst8,"aM",@progbits,8
 6937              		.align	3
 6938              	.LC0:
 6939 0000 807F0000 		.dword	123145302343552
 6939      00700000 
 6940              	.LC1:
 6941 0008 407F0000 		.dword	118747255832384
 6941      006C0000 
 6942              	.LC2:
 6943 0010 307F0000 		.dword	114349209321264
 6943      00680000 
 6944              	.LC3:
 6945 0018 807F0000 		.dword	123351460773760
 6945      30700000 
 6946              		.section	.sbss.bclk_answer.14241,"aw",@nobits
 6947              		.align	2
 6948              		.set	.LANCHOR12,. + 0
 6951              	bclk_answer.14241:
 6952 0000 00000000 		.zero	4
 6953              		.section	.sbss.ddr_error_count,"aw",@nobits
 6954              		.align	2
 6955              		.set	.LANCHOR8,. + 0
 6958              	ddr_error_count:
 6959 0000 00000000 		.zero	4
 6960              		.section	.sbss.ddr_state.14220,"aw",@nobits
 6961              		.align	2
 6962              		.set	.LANCHOR0,. + 0
 6965              	ddr_state.14220:
 6966 0000 00000000 		.zero	4
 6967              		.section	.sbss.ddr_training_state.14230,"aw",@nobits
 6968              		.align	2
 6969              		.set	.LANCHOR2,. + 0
 6972              	ddr_training_state.14230:
 6973 0000 00000000 		.zero	4
 6974              		.section	.sbss.dpc_bits.14236,"aw",@nobits
 6975              		.align	2
 6976              		.set	.LANCHOR5,. + 0
 6979              	dpc_bits.14236:
 6980 0000 00000000 		.zero	4
 6981              		.section	.sbss.error.14231,"aw",@nobits
 6982              		.align	2
 6983              		.set	.LANCHOR9,. + 0
 6986              	error.14231:
 6987 0000 00000000 		.zero	4
 6988              		.section	.sbss.num_rpc_166_retires.14238,"aw",@nobits
 6989              		.set	.LANCHOR15,. + 0
 6992              	num_rpc_166_retires.14238:
 6993 0000 00       		.zero	1
 6994              		.section	.sbss.refclk_offset.14239,"aw",@nobits
 6995              		.set	.LANCHOR7,. + 0
 6998              	refclk_offset.14239:
 6999 0000 00       		.zero	1
 7000              		.section	.sbss.retry_count.14233,"aw",@nobits
 7001              		.align	2
 7002              		.set	.LANCHOR10,. + 0
 7005              	retry_count.14233:
 7006 0000 00000000 		.zero	4
 7007              		.section	.sbss.return_status.14221,"aw",@nobits
 7008              		.align	2
 7009              		.set	.LANCHOR1,. + 0
 7012              	return_status.14221:
 7013 0000 00000000 		.zero	4
 7014              		.section	.sbss.rpc_166_fifo_offset,"aw",@nobits
 7015              		.align	2
 7016              		.set	.LANCHOR6,. + 0
 7019              	rpc_166_fifo_offset:
 7020 0000 00000000 		.zero	4
 7021              		.section	.sbss.timeout.14232,"aw",@nobits
 7022              		.align	2
 7023              		.set	.LANCHOR11,. + 0
 7026              	timeout.14232:
 7027 0000 00000000 		.zero	4
 7028              		.section	.sbss.tip_cfg_params.14235,"aw",@nobits
 7029              		.align	2
 7030              		.set	.LANCHOR4,. + 0
 7033              	tip_cfg_params.14235:
 7034 0000 00000000 		.zero	4
 7035              		.section	.sbss.training_start_cycle.14237,"aw",@nobits
 7036              		.align	3
 7037              		.set	.LANCHOR3,. + 0
 7040              	training_start_cycle.14237:
 7041 0000 00000000 		.zero	8
 7041      00000000 
 7042              		.section	.sdata.refclk_sweep_index.14240,"aw"
 7043              		.set	.LANCHOR13,. + 0
 7046              	refclk_sweep_index.14240:
 7047 0000 0F       		.byte	15
 7048              		.text
 7049              	.Letext0:
 7050              		.file 3 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/lib
 7051              		.file 4 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 7052              		.file 5 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 7053              		.file 6 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 7054              		.file 7 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 7055              		.file 8 "/home/vinay/Desktop/soft_console/SoftConsole-v2022.2-RISC-V-747/riscv-unknown-elf-gcc/ris
 7056              		.file 9 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/../
 7057              		.file 10 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 7058              		.file 11 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 7059              		.file 12 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 7060              		.file 13 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 7061              		.file 14 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 7062              		.file 15 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_mp
 7063              		.file 16 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_pl
 7064              		.file 17 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/mss_se
 7065              		.file 18 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/startup_gcc/s
 7066              		.file 19 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
 7067              		.file 20 "/home/vinay/Desktop/softconsole_watershed/Water-shed/src/platform/mpfs_hal/common/nwc/ms
DEFINED SYMBOLS
                            *ABS*:0000000000000000 mss_ddr.c
     /tmp/ccfWI5Jo.s:12     .text.delay:0000000000000000 delay
     /tmp/ccfWI5Jo.s:16     .text.delay:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:18     .text.delay:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:20     .text.delay:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:21     .text.delay:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:23     .text.delay:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:24     .text.delay:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:25     .text.delay:0000000000000002 .L0 
../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:121    .text.delay:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:36     .text.delay:0000000000000006 .L0 
     /tmp/ccfWI5Jo.s:37     .text.delay:0000000000000006 .L0 
     /tmp/ccfWI5Jo.s:42     .text.delay:000000000000000c .L0 
     /tmp/ccfWI5Jo.s:46     .text.delay:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:48     .text.delay:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:49     .text.delay:000000000000000e .L0 
../src/platform/mpfs_hal/common/nwc/mss_nwc_init.h:122    .text.delay:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:58     .text.delay:0000000000000012 .L0 
     /tmp/ccfWI5Jo.s:59     .text.delay:0000000000000012 .L0 
     /tmp/ccfWI5Jo.s:61     .text.delay:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:63     .text.delay:0000000000000018 .L0 
     /tmp/ccfWI5Jo.s:64     .text.delay:000000000000001a .L0 
     /tmp/ccfWI5Jo.s:66     .text.delay:000000000000001c .L0 
     /tmp/ccfWI5Jo.s:72     .text.mode_register_masked_write_x5:0000000000000000 mode_register_masked_write_x5
     /tmp/ccfWI5Jo.s:76     .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:78     .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:79     .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:80     .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:81     .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:82     .text.mode_register_masked_write_x5:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:83     .text.mode_register_masked_write_x5:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:87     .text.mode_register_masked_write_x5:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:91     .text.mode_register_masked_write_x5:000000000000000a .L0 
     /tmp/ccfWI5Jo.s:92     .text.mode_register_masked_write_x5:000000000000000c .L0 
     /tmp/ccfWI5Jo.s:96     .text.mode_register_masked_write_x5:000000000000000c .L0 
     /tmp/ccfWI5Jo.s:100    .text.mode_register_masked_write_x5:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:105    .text.mode_register_masked_write_x5:0000000000000012 .L0 
     /tmp/ccfWI5Jo.s:106    .text.mode_register_masked_write_x5:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:107    .text.mode_register_masked_write_x5:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:109    .text.mode_register_masked_write_x5:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:111    .text.mode_register_masked_write_x5:0000000000000018 .L0 
     /tmp/ccfWI5Jo.s:115    .text.mode_register_masked_write_x5:000000000000001a .L0 
     /tmp/ccfWI5Jo.s:120    .text.mode_register_masked_write_x5:0000000000000024 .L0 
     /tmp/ccfWI5Jo.s:121    .text.mode_register_masked_write_x5:0000000000000024 .L0 
     /tmp/ccfWI5Jo.s:122    .text.mode_register_masked_write_x5:0000000000000024 .L0 
     /tmp/ccfWI5Jo.s:123    .text.mode_register_masked_write_x5:0000000000000024 .L0 
     /tmp/ccfWI5Jo.s:124    .text.mode_register_masked_write_x5:0000000000000024 .L0 
     /tmp/ccfWI5Jo.s:126    .text.mode_register_masked_write_x5:0000000000000024 .L0 
     /tmp/ccfWI5Jo.s:129    .text.mode_register_masked_write_x5:0000000000000028 .L0 
     /tmp/ccfWI5Jo.s:133    .text.mode_register_masked_write_x5:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:136    .text.mode_register_masked_write_x5:000000000000002e .L0 
     /tmp/ccfWI5Jo.s:138    .text.mode_register_masked_write_x5:0000000000000030 .L0 
     /tmp/ccfWI5Jo.s:146    .text.mode_register_masked_write_x5:0000000000000034 .L0 
     /tmp/ccfWI5Jo.s:147    .text.mode_register_masked_write_x5:0000000000000034 .L0 
     /tmp/ccfWI5Jo.s:148    .text.mode_register_masked_write_x5:0000000000000034 .L0 
     /tmp/ccfWI5Jo.s:150    .text.mode_register_masked_write_x5:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:151    .text.mode_register_masked_write_x5:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:153    .text.mode_register_masked_write_x5:000000000000003c .L0 
     /tmp/ccfWI5Jo.s:154    .text.mode_register_masked_write_x5:000000000000003c .L0 
     /tmp/ccfWI5Jo.s:156    .text.mode_register_masked_write_x5:0000000000000040 .L0 
     /tmp/ccfWI5Jo.s:157    .text.mode_register_masked_write_x5:0000000000000040 .L0 
     /tmp/ccfWI5Jo.s:159    .text.mode_register_masked_write_x5:0000000000000044 .L0 
     /tmp/ccfWI5Jo.s:160    .text.mode_register_masked_write_x5:0000000000000044 .L0 
     /tmp/ccfWI5Jo.s:162    .text.mode_register_masked_write_x5:0000000000000048 .L0 
     /tmp/ccfWI5Jo.s:163    .text.mode_register_masked_write_x5:0000000000000048 .L0 
     /tmp/ccfWI5Jo.s:165    .text.mode_register_masked_write_x5:000000000000004c .L0 
     /tmp/ccfWI5Jo.s:169    .text.mode_register_masked_write_x5:0000000000000056 .L0 
     /tmp/ccfWI5Jo.s:170    .text.mode_register_masked_write_x5:0000000000000056 .L0 
     /tmp/ccfWI5Jo.s:176    .text.mode_register_masked_write_x5:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:180    .text.mode_register_masked_write_x5:0000000000000060 .L0 
     /tmp/ccfWI5Jo.s:183    .text.mode_register_masked_write_x5:0000000000000062 .L0 
     /tmp/ccfWI5Jo.s:185    .text.mode_register_masked_write_x5:0000000000000066 .L0 
     /tmp/ccfWI5Jo.s:186    .text.mode_register_masked_write_x5:0000000000000066 .L0 
     /tmp/ccfWI5Jo.s:187    .text.mode_register_masked_write_x5:0000000000000068 .L0 
     /tmp/ccfWI5Jo.s:189    .text.mode_register_masked_write_x5:000000000000006a .L0 
     /tmp/ccfWI5Jo.s:192    .text.mode_register_masked_write_x5:000000000000006e .L0 
     /tmp/ccfWI5Jo.s:194    .text.mode_register_masked_write_x5:0000000000000070 .L0 
     /tmp/ccfWI5Jo.s:197    .text.mode_register_masked_write_x5:0000000000000072 .L0 
     /tmp/ccfWI5Jo.s:199    .text.mode_register_masked_write_x5:0000000000000074 .L0 
     /tmp/ccfWI5Jo.s:201    .text.mode_register_masked_write_x5:0000000000000076 .L0 
     /tmp/ccfWI5Jo.s:203    .text.mode_register_masked_write_x5:0000000000000078 .L0 
     /tmp/ccfWI5Jo.s:205    .text.mode_register_masked_write_x5:000000000000007a .L0 
     /tmp/ccfWI5Jo.s:207    .text.mode_register_masked_write_x5:000000000000007c .L0 
     /tmp/ccfWI5Jo.s:213    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 MTC_test.isra.0.part.1.constprop.9
     /tmp/ccfWI5Jo.s:216    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:218    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:219    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:220    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:223    .text.MTC_test.isra.0.part.1.constprop.9:000000000000000a .L0 
     /tmp/ccfWI5Jo.s:225    .text.MTC_test.isra.0.part.1.constprop.9:000000000000000c .L0 
     /tmp/ccfWI5Jo.s:227    .text.MTC_test.isra.0.part.1.constprop.9:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:230    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:231    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:233    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000018 .L0 
     /tmp/ccfWI5Jo.s:234    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000018 .L0 
     /tmp/ccfWI5Jo.s:236    .text.MTC_test.isra.0.part.1.constprop.9:000000000000001c .L0 
     /tmp/ccfWI5Jo.s:237    .text.MTC_test.isra.0.part.1.constprop.9:000000000000001c .L0 
     /tmp/ccfWI5Jo.s:238    .text.MTC_test.isra.0.part.1.constprop.9:000000000000001e .L0 
     /tmp/ccfWI5Jo.s:240    .text.MTC_test.isra.0.part.1.constprop.9:000000000000001e .L0 
     /tmp/ccfWI5Jo.s:242    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:243    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:245    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000026 .L0 
     /tmp/ccfWI5Jo.s:247    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000026 .L0 
     /tmp/ccfWI5Jo.s:248    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000026 .L0 
     /tmp/ccfWI5Jo.s:249    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000026 .L0 
     /tmp/ccfWI5Jo.s:250    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000026 .L0 
     /tmp/ccfWI5Jo.s:252    .text.MTC_test.isra.0.part.1.constprop.9:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:253    .text.MTC_test.isra.0.part.1.constprop.9:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:255    .text.MTC_test.isra.0.part.1.constprop.9:000000000000002e .L0 
     /tmp/ccfWI5Jo.s:256    .text.MTC_test.isra.0.part.1.constprop.9:000000000000002e .L0 
     /tmp/ccfWI5Jo.s:262    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:263    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:266    .text.MTC_test.isra.0.part.1.constprop.9:000000000000003e .L0 
     /tmp/ccfWI5Jo.s:267    .text.MTC_test.isra.0.part.1.constprop.9:000000000000003e .L0 
     /tmp/ccfWI5Jo.s:269    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000042 .L0 
     /tmp/ccfWI5Jo.s:270    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000042 .L0 
     /tmp/ccfWI5Jo.s:272    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000046 .L0 
     /tmp/ccfWI5Jo.s:273    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000046 .L0 
     /tmp/ccfWI5Jo.s:275    .text.MTC_test.isra.0.part.1.constprop.9:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:276    .text.MTC_test.isra.0.part.1.constprop.9:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:278    .text.MTC_test.isra.0.part.1.constprop.9:000000000000004e .L0 
     /tmp/ccfWI5Jo.s:279    .text.MTC_test.isra.0.part.1.constprop.9:000000000000004e .L0 
     /tmp/ccfWI5Jo.s:282    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000054 .L0 
     /tmp/ccfWI5Jo.s:283    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000054 .L0 
     /tmp/ccfWI5Jo.s:285    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000058 .L0 
     /tmp/ccfWI5Jo.s:289    .text.MTC_test.isra.0.part.1.constprop.9:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:293    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000066 .L0 
     /tmp/ccfWI5Jo.s:294    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000066 .L0 
     /tmp/ccfWI5Jo.s:299    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000072 .L0 
     /tmp/ccfWI5Jo.s:300    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000072 .L0 
     /tmp/ccfWI5Jo.s:307    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000084 .L0 
     /tmp/ccfWI5Jo.s:308    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000084 .L0 
     /tmp/ccfWI5Jo.s:315    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000096 .L0 
     /tmp/ccfWI5Jo.s:316    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000096 .L0 
     /tmp/ccfWI5Jo.s:321    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000a0 .L0 
     /tmp/ccfWI5Jo.s:322    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000a0 .L0 
     /tmp/ccfWI5Jo.s:325    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000a6 .L0 
     /tmp/ccfWI5Jo.s:326    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000a6 .L0 
     /tmp/ccfWI5Jo.s:335    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000bc .L0 
     /tmp/ccfWI5Jo.s:336    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000bc .L0 
     /tmp/ccfWI5Jo.s:343    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000ce .L0 
     /tmp/ccfWI5Jo.s:344    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000ce .L0 
     /tmp/ccfWI5Jo.s:351    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000e0 .L0 
     /tmp/ccfWI5Jo.s:352    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000e0 .L0 
     /tmp/ccfWI5Jo.s:359    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000f2 .L0 
     /tmp/ccfWI5Jo.s:360    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000f2 .L0 
     /tmp/ccfWI5Jo.s:365    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000fc .L0 
     /tmp/ccfWI5Jo.s:366    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000fc .L0 
     /tmp/ccfWI5Jo.s:369    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000102 .L0 
     /tmp/ccfWI5Jo.s:370    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000102 .L0 
     /tmp/ccfWI5Jo.s:379    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000118 .L0 
     /tmp/ccfWI5Jo.s:380    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000118 .L0 
     /tmp/ccfWI5Jo.s:387    .text.MTC_test.isra.0.part.1.constprop.9:000000000000012a .L0 
     /tmp/ccfWI5Jo.s:388    .text.MTC_test.isra.0.part.1.constprop.9:000000000000012a .L0 
     /tmp/ccfWI5Jo.s:393    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000136 .L0 
     /tmp/ccfWI5Jo.s:394    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000136 .L0 
     /tmp/ccfWI5Jo.s:399    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000142 .L0 
     /tmp/ccfWI5Jo.s:400    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000142 .L0 
     /tmp/ccfWI5Jo.s:406    .text.MTC_test.isra.0.part.1.constprop.9:000000000000014e .L0 
     /tmp/ccfWI5Jo.s:407    .text.MTC_test.isra.0.part.1.constprop.9:000000000000014e .L0 
     /tmp/ccfWI5Jo.s:410    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000154 .L0 
     /tmp/ccfWI5Jo.s:411    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000154 .L0 
     /tmp/ccfWI5Jo.s:415    .text.MTC_test.isra.0.part.1.constprop.9:000000000000015c .L0 
     /tmp/ccfWI5Jo.s:418    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000160 .L0 
     /tmp/ccfWI5Jo.s:422    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000168 .L0 
     /tmp/ccfWI5Jo.s:423    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000168 .L0 
     /tmp/ccfWI5Jo.s:428    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000174 .L0 
     /tmp/ccfWI5Jo.s:429    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000174 .L0 
     /tmp/ccfWI5Jo.s:434    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000180 .L0 
     /tmp/ccfWI5Jo.s:435    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000180 .L0 
     /tmp/ccfWI5Jo.s:440    .text.MTC_test.isra.0.part.1.constprop.9:000000000000018e .L0 
     /tmp/ccfWI5Jo.s:441    .text.MTC_test.isra.0.part.1.constprop.9:000000000000018e .L0 
     /tmp/ccfWI5Jo.s:447    .text.MTC_test.isra.0.part.1.constprop.9:000000000000019a .L0 
     /tmp/ccfWI5Jo.s:448    .text.MTC_test.isra.0.part.1.constprop.9:000000000000019a .L0 
     /tmp/ccfWI5Jo.s:452    .text.MTC_test.isra.0.part.1.constprop.9:000000000000019e .L0 
     /tmp/ccfWI5Jo.s:453    .text.MTC_test.isra.0.part.1.constprop.9:000000000000019e .L0 
     /tmp/ccfWI5Jo.s:457    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001a6 .L0 
     /tmp/ccfWI5Jo.s:460    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001ac .L0 
     /tmp/ccfWI5Jo.s:463    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001b2 .L0 
     /tmp/ccfWI5Jo.s:464    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001b2 .L0 
     /tmp/ccfWI5Jo.s:469    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001be .L0 
     /tmp/ccfWI5Jo.s:470    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001be .L0 
     /tmp/ccfWI5Jo.s:475    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001cc .L0 
     /tmp/ccfWI5Jo.s:476    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001cc .L0 
     /tmp/ccfWI5Jo.s:481    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001d8 .L0 
     /tmp/ccfWI5Jo.s:482    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001d8 .L0 
     /tmp/ccfWI5Jo.s:490    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001e8 .L0 
     /tmp/ccfWI5Jo.s:491    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001e8 .L0 
     /tmp/ccfWI5Jo.s:495    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001f0 .L0 
     /tmp/ccfWI5Jo.s:496    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001f0 .L0 
     /tmp/ccfWI5Jo.s:498    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001f4 .L0 
     /tmp/ccfWI5Jo.s:499    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001f4 .L0 
     /tmp/ccfWI5Jo.s:502    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001fa .L0 
     /tmp/ccfWI5Jo.s:503    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001fa .L0 
     /tmp/ccfWI5Jo.s:505    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001fc .L0 
     /tmp/ccfWI5Jo.s:506    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001fc .L0 
     /tmp/ccfWI5Jo.s:509    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000200 .L0 
     /tmp/ccfWI5Jo.s:511    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000204 .L0 
     /tmp/ccfWI5Jo.s:515    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000208 .L0 
     /tmp/ccfWI5Jo.s:516    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000208 .L0 
     /tmp/ccfWI5Jo.s:518    .text.MTC_test.isra.0.part.1.constprop.9:000000000000020c .L0 
     /tmp/ccfWI5Jo.s:521    .text.MTC_test.isra.0.part.1.constprop.9:000000000000020e .L0 
     /tmp/ccfWI5Jo.s:522    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000210 .L0 
     /tmp/ccfWI5Jo.s:523    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000210 .L0 
     /tmp/ccfWI5Jo.s:527    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000212 .L0 
     /tmp/ccfWI5Jo.s:529    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000212 .L0 
     /tmp/ccfWI5Jo.s:530    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000212 .L0 
     /tmp/ccfWI5Jo.s:536    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000218 .L0 
     /tmp/ccfWI5Jo.s:537    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000218 .L0 
     /tmp/ccfWI5Jo.s:541    .text.MTC_test.isra.0.part.1.constprop.9:000000000000021e .L0 
     /tmp/ccfWI5Jo.s:542    .text.MTC_test.isra.0.part.1.constprop.9:000000000000021e .L0 
     /tmp/ccfWI5Jo.s:544    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000220 .L0 
     /tmp/ccfWI5Jo.s:546    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000224 .L0 
     /tmp/ccfWI5Jo.s:549    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000228 .L0 
     /tmp/ccfWI5Jo.s:555    .text.MTC_test.isra.0.constprop.8:0000000000000000 MTC_test.isra.0.constprop.8
     /tmp/ccfWI5Jo.s:558    .text.MTC_test.isra.0.constprop.8:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:560    .text.MTC_test.isra.0.constprop.8:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:561    .text.MTC_test.isra.0.constprop.8:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:562    .text.MTC_test.isra.0.constprop.8:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:564    .text.MTC_test.isra.0.constprop.8:0000000000000004 .L0 
     /tmp/ccfWI5Jo.s:569    .text.MTC_test.isra.0.constprop.8:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:570    .text.MTC_test.isra.0.constprop.8:000000000000000e .L0 
     /tmp/ccfWI5Jo.s:573    .text.MTC_test.isra.0.constprop.8:0000000000000012 .L0 
     /tmp/ccfWI5Jo.s:574    .text.MTC_test.isra.0.constprop.8:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:581    .text.setup_ddr_segments:0000000000000000 setup_ddr_segments
     /tmp/ccfWI5Jo.s:584    .text.setup_ddr_segments:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:586    .text.setup_ddr_segments:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:587    .text.setup_ddr_segments:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:588    .text.setup_ddr_segments:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:590    .text.setup_ddr_segments:0000000000000004 .L0 
     /tmp/ccfWI5Jo.s:592    .text.setup_ddr_segments:0000000000000006 .L0 
     /tmp/ccfWI5Jo.s:593    .text.setup_ddr_segments:0000000000000006 .L0 
     /tmp/ccfWI5Jo.s:594    .text.setup_ddr_segments:0000000000000006 .L0 
     /tmp/ccfWI5Jo.s:598    .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:599    .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:600    .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:601    .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:602    .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:606    .text.setup_ddr_segments:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:610    .text.setup_ddr_segments:000000000000002c .L0 
     /tmp/ccfWI5Jo.s:612    .text.setup_ddr_segments:0000000000000030 .L0 
     /tmp/ccfWI5Jo.s:613    .text.setup_ddr_segments:0000000000000030 .L0 
     /tmp/ccfWI5Jo.s:617    .text.setup_ddr_segments:000000000000003a .L0 
     /tmp/ccfWI5Jo.s:620    .text.setup_ddr_segments:000000000000003c .L0 
     /tmp/ccfWI5Jo.s:621    .text.setup_ddr_segments:000000000000003c .L0 
     /tmp/ccfWI5Jo.s:622    .text.setup_ddr_segments:000000000000003c .L0 
     /tmp/ccfWI5Jo.s:626    .text.setup_ddr_segments:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:627    .text.setup_ddr_segments:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:628    .text.setup_ddr_segments:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:629    .text.setup_ddr_segments:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:630    .text.setup_ddr_segments:000000000000004a .L0 
     /tmp/ccfWI5Jo.s:634    .text.setup_ddr_segments:0000000000000054 .L0 
     /tmp/ccfWI5Jo.s:636    .text.setup_ddr_segments:000000000000005a .L0 
     /tmp/ccfWI5Jo.s:643    .text.ddr_state_machine:0000000000000000 ddr_state_machine
     /tmp/ccfWI5Jo.s:646    .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:648    .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:649    .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:650    .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:651    .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:652    .text.ddr_state_machine:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:654    .text.ddr_state_machine:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:655    .text.ddr_state_machine:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:656    .text.ddr_state_machine:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:664    .text.ddr_state_machine:0000000000000018 .L0 
     /tmp/ccfWI5Jo.s:665    .text.ddr_state_machine:0000000000000018 .L0 
     /tmp/ccfWI5Jo.s:668    .text.ddr_state_machine:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:669    .text.ddr_state_machine:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:672    .text.ddr_state_machine:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:673    .text.ddr_state_machine:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:674    .text.ddr_state_machine:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:675    .text.ddr_state_machine:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:679    .text.ddr_state_machine:0000000000000034 .L0 
     /tmp/ccfWI5Jo.s:685    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:686    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:687    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:688    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:689    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:690    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:691    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:692    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:693    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:694    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:695    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:696    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:697    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:698    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:699    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:700    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:701    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:702    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:703    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:706    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:707    .text.ddr_state_machine:0000000000000036 .L0 
     /tmp/ccfWI5Jo.s:708    .text.ddr_state_machine:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:712    .text.ddr_state_machine:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:716    .text.ddr_state_machine:0000000000000040 .L0 
     /tmp/ccfWI5Jo.s:717    .text.ddr_state_machine:0000000000000042 .L0 
     /tmp/ccfWI5Jo.s:721    .text.ddr_state_machine:0000000000000042 .L0 
     /tmp/ccfWI5Jo.s:725    .text.ddr_state_machine:0000000000000044 .L0 
     /tmp/ccfWI5Jo.s:737    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:738    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:739    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:740    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:741    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:742    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:743    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:744    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:745    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:746    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:747    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:748    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:752    .text.ddr_state_machine:000000000000005c .L0 
     /tmp/ccfWI5Jo.s:826    .text.ddr_state_machine:0000000000000078 .L0 
     /tmp/ccfWI5Jo.s:827    .text.ddr_state_machine:0000000000000078 .L0 
../src/platform/mpfs_hal/common/nwc/mss_ddr.c:323    .text.ddr_state_machine:0000000000000078 .L0 
     /tmp/ccfWI5Jo.s:836    .text.ddr_state_machine:000000000000007c .L0 
     /tmp/ccfWI5Jo.s:837    .text.ddr_state_machine:000000000000007c .L0 
     /tmp/ccfWI5Jo.s:839    .text.ddr_state_machine:0000000000000084 .L0 
     /tmp/ccfWI5Jo.s:840    .text.ddr_state_machine:0000000000000084 .L0 
     /tmp/ccfWI5Jo.s:845    .text.ddr_state_machine:0000000000000094 .L0 
     /tmp/ccfWI5Jo.s:846    .text.ddr_state_machine:0000000000000094 .L0 
     /tmp/ccfWI5Jo.s:850    .text.ddr_state_machine:00000000000000a4 .L0 
     /tmp/ccfWI5Jo.s:851    .text.ddr_state_machine:00000000000000a4 .L0 
     /tmp/ccfWI5Jo.s:852    .text.ddr_state_machine:00000000000000a4 .L0 
     /tmp/ccfWI5Jo.s:855    .text.ddr_state_machine:00000000000000ae .L0 
     /tmp/ccfWI5Jo.s:856    .text.ddr_state_machine:00000000000000ae .L0 
     /tmp/ccfWI5Jo.s:858    .text.ddr_state_machine:00000000000000b2 .L0 
     /tmp/ccfWI5Jo.s:860    .text.ddr_state_machine:00000000000000b4 .L0 
                            *COM*:0000000000000080 calib_data
     /tmp/ccfWI5Jo.s:864    .text.ddr_state_machine:00000000000000be .L0 
     /tmp/ccfWI5Jo.s:866    .text.ddr_state_machine:00000000000000c6 .L0 
     /tmp/ccfWI5Jo.s:867    .text.ddr_state_machine:00000000000000c6 .L0 
     /tmp/ccfWI5Jo.s:869    .text.ddr_state_machine:00000000000000ce .L0 
     /tmp/ccfWI5Jo.s:870    .text.ddr_state_machine:00000000000000ce .L0 
     /tmp/ccfWI5Jo.s:872    .text.ddr_state_machine:00000000000000d6 .L0 
     /tmp/ccfWI5Jo.s:875    .text.ddr_state_machine:00000000000000de .L0 
                            *COM*:0000000000000010 ddr_diag
     /tmp/ccfWI5Jo.s:881    .text.ddr_state_machine:00000000000000f2 .L0 
     /tmp/ccfWI5Jo.s:882    .text.ddr_state_machine:00000000000000f2 .L0 
     /tmp/ccfWI5Jo.s:884    .text.ddr_state_machine:00000000000000fa .L0 
     /tmp/ccfWI5Jo.s:885    .text.ddr_state_machine:00000000000000fa .L0 
     /tmp/ccfWI5Jo.s:889    .text.ddr_state_machine:00000000000000fc .L0 
     /tmp/ccfWI5Jo.s:893    .text.ddr_state_machine:0000000000000104 .L0 
     /tmp/ccfWI5Jo.s:896    .text.ddr_state_machine:0000000000000104 .L0 
     /tmp/ccfWI5Jo.s:897    .text.ddr_state_machine:0000000000000104 .L0 
     /tmp/ccfWI5Jo.s:899    .text.ddr_state_machine:000000000000010c .L0 
     /tmp/ccfWI5Jo.s:900    .text.ddr_state_machine:000000000000010c .L0 
     /tmp/ccfWI5Jo.s:901    .text.ddr_state_machine:000000000000010c .L0 
     /tmp/ccfWI5Jo.s:902    .text.ddr_state_machine:000000000000010c .L0 
     /tmp/ccfWI5Jo.s:903    .text.ddr_state_machine:000000000000010e .L0 
     /tmp/ccfWI5Jo.s:904    .text.ddr_state_machine:000000000000010e .L0 
     /tmp/ccfWI5Jo.s:906    .text.ddr_state_machine:0000000000000110 .L0 
     /tmp/ccfWI5Jo.s:908    .text.ddr_state_machine:0000000000000110 .L0 
     /tmp/ccfWI5Jo.s:911    .text.ddr_state_machine:000000000000011a .L0 
     /tmp/ccfWI5Jo.s:912    .text.ddr_state_machine:000000000000011c .L0 
     /tmp/ccfWI5Jo.s:914    .text.ddr_state_machine:000000000000011e .L0 
     /tmp/ccfWI5Jo.s:916    .text.ddr_state_machine:0000000000000120 .L0 
     /tmp/ccfWI5Jo.s:918    .text.ddr_state_machine:0000000000000122 .L0 
     /tmp/ccfWI5Jo.s:920    .text.ddr_state_machine:0000000000000124 .L0 
     /tmp/ccfWI5Jo.s:922    .text.ddr_state_machine:0000000000000126 .L0 
     /tmp/ccfWI5Jo.s:924    .text.ddr_state_machine:0000000000000128 .L0 
     /tmp/ccfWI5Jo.s:926    .text.ddr_state_machine:000000000000012a .L0 
     /tmp/ccfWI5Jo.s:928    .text.ddr_state_machine:000000000000012c .L0 
     /tmp/ccfWI5Jo.s:930    .text.ddr_state_machine:000000000000012e .L0 
     /tmp/ccfWI5Jo.s:932    .text.ddr_state_machine:0000000000000130 .L0 
     /tmp/ccfWI5Jo.s:934    .text.ddr_state_machine:0000000000000132 .L0 
     /tmp/ccfWI5Jo.s:938    .text.ddr_state_machine:0000000000000134 .L0 
     /tmp/ccfWI5Jo.s:942    .text.ddr_state_machine:0000000000000134 .L0 
     /tmp/ccfWI5Jo.s:943    .text.ddr_state_machine:0000000000000134 .L0 
     /tmp/ccfWI5Jo.s:946    .text.ddr_state_machine:000000000000013e .L0 
     /tmp/ccfWI5Jo.s:951    .text.ddr_state_machine:0000000000000148 .L0 
     /tmp/ccfWI5Jo.s:952    .text.ddr_state_machine:0000000000000148 .L0 
     /tmp/ccfWI5Jo.s:956    .text.ddr_state_machine:000000000000014e .L0 
     /tmp/ccfWI5Jo.s:958    .text.ddr_state_machine:0000000000000152 .L0 
     /tmp/ccfWI5Jo.s:961    .text.ddr_state_machine:000000000000015a .L0 
     /tmp/ccfWI5Jo.s:962    .text.ddr_state_machine:000000000000015a .L0 
     /tmp/ccfWI5Jo.s:965    .text.ddr_state_machine:0000000000000162 .L0 
     /tmp/ccfWI5Jo.s:967    .text.ddr_state_machine:0000000000000166 .L0 
     /tmp/ccfWI5Jo.s:970    .text.ddr_state_machine:000000000000016e .L0 
     /tmp/ccfWI5Jo.s:971    .text.ddr_state_machine:000000000000016e .L0 
     /tmp/ccfWI5Jo.s:974    .text.ddr_state_machine:0000000000000178 .L0 
     /tmp/ccfWI5Jo.s:977    .text.ddr_state_machine:000000000000017e .L0 
     /tmp/ccfWI5Jo.s:979    .text.ddr_state_machine:0000000000000180 .L0 
     /tmp/ccfWI5Jo.s:981    .text.ddr_state_machine:0000000000000188 .L0 
     /tmp/ccfWI5Jo.s:983    .text.ddr_state_machine:0000000000000190 .L0 
     /tmp/ccfWI5Jo.s:984    .text.ddr_state_machine:0000000000000190 .L0 
     /tmp/ccfWI5Jo.s:986    .text.ddr_state_machine:0000000000000198 .L0 
     /tmp/ccfWI5Jo.s:987    .text.ddr_state_machine:0000000000000198 .L0 
     /tmp/ccfWI5Jo.s:989    .text.ddr_state_machine:00000000000001a0 .L0 
     /tmp/ccfWI5Jo.s:990    .text.ddr_state_machine:00000000000001a0 .L0 
     /tmp/ccfWI5Jo.s:992    .text.ddr_state_machine:00000000000001a8 .L0 
     /tmp/ccfWI5Jo.s:995    .text.ddr_state_machine:00000000000001b0 .L0 
     /tmp/ccfWI5Jo.s:996    .text.ddr_state_machine:00000000000001b0 .L0 
     /tmp/ccfWI5Jo.s:999    .text.ddr_state_machine:00000000000001b4 .L0 
     /tmp/ccfWI5Jo.s:1002   .text.ddr_state_machine:00000000000001be .L0 
     /tmp/ccfWI5Jo.s:1004   .text.ddr_state_machine:00000000000001c2 .L0 
     /tmp/ccfWI5Jo.s:1005   .text.ddr_state_machine:00000000000001c2 .L0 
     /tmp/ccfWI5Jo.s:1007   .text.ddr_state_machine:00000000000001c6 .L0 
     /tmp/ccfWI5Jo.s:1008   .text.ddr_state_machine:00000000000001c6 .L0 
     /tmp/ccfWI5Jo.s:1011   .text.ddr_state_machine:00000000000001cc .L0 
     /tmp/ccfWI5Jo.s:1012   .text.ddr_state_machine:00000000000001cc .L0 
     /tmp/ccfWI5Jo.s:1015   .text.ddr_state_machine:00000000000001ce .L0 
     /tmp/ccfWI5Jo.s:1017   .text.ddr_state_machine:00000000000001d6 .L0 
     /tmp/ccfWI5Jo.s:1021   .text.ddr_state_machine:00000000000001d8 .L0 
     /tmp/ccfWI5Jo.s:1022   .text.ddr_state_machine:00000000000001d8 .L0 
     /tmp/ccfWI5Jo.s:1023   .text.ddr_state_machine:00000000000001d8 .L0 
     /tmp/ccfWI5Jo.s:1024   .text.ddr_state_machine:00000000000001d8 .L0 
     /tmp/ccfWI5Jo.s:1028   .text.ddr_state_machine:00000000000001dc .L0 
     /tmp/ccfWI5Jo.s:1034   .text.ddr_state_machine:00000000000001e6 .L0 
     /tmp/ccfWI5Jo.s:1035   .text.ddr_state_machine:00000000000001e6 .L0 
     /tmp/ccfWI5Jo.s:1036   .text.ddr_state_machine:00000000000001e6 .L0 
     /tmp/ccfWI5Jo.s:1037   .text.ddr_state_machine:00000000000001e6 .L0 
     /tmp/ccfWI5Jo.s:1040   .text.ddr_state_machine:00000000000001f0 .L0 
     /tmp/ccfWI5Jo.s:1044   .text.ddr_state_machine:00000000000001f8 .L0 
     /tmp/ccfWI5Jo.s:1049   .text.ddr_state_machine:0000000000000204 .L0 
     /tmp/ccfWI5Jo.s:1050   .text.ddr_state_machine:0000000000000204 .L0 
     /tmp/ccfWI5Jo.s:1055   .text.ddr_state_machine:0000000000000208 .L0 
     /tmp/ccfWI5Jo.s:1056   .text.ddr_state_machine:0000000000000208 .L0 
     /tmp/ccfWI5Jo.s:1057   .text.ddr_state_machine:0000000000000208 .L0 
     /tmp/ccfWI5Jo.s:1059   .text.ddr_state_machine:000000000000020c .L0 
     /tmp/ccfWI5Jo.s:1061   .text.ddr_state_machine:0000000000000210 .L0 
     /tmp/ccfWI5Jo.s:1063   .text.ddr_state_machine:0000000000000214 .L0 
     /tmp/ccfWI5Jo.s:1064   .text.ddr_state_machine:0000000000000214 .L0 
     /tmp/ccfWI5Jo.s:1066   .text.ddr_state_machine:0000000000000218 .L0 
     /tmp/ccfWI5Jo.s:1067   .text.ddr_state_machine:0000000000000218 .L0 
     /tmp/ccfWI5Jo.s:1072   .text.ddr_state_machine:000000000000021c .L0 
     /tmp/ccfWI5Jo.s:1073   .text.ddr_state_machine:000000000000021c .L0 
     /tmp/ccfWI5Jo.s:1076   .text.ddr_state_machine:0000000000000226 .L0 
     /tmp/ccfWI5Jo.s:1079   .text.ddr_state_machine:000000000000022c .L0 
     /tmp/ccfWI5Jo.s:1080   .text.ddr_state_machine:000000000000022c .L0 
     /tmp/ccfWI5Jo.s:1082   .text.ddr_state_machine:0000000000000230 .L0 
     /tmp/ccfWI5Jo.s:1083   .text.ddr_state_machine:0000000000000230 .L0 
     /tmp/ccfWI5Jo.s:1085   .text.ddr_state_machine:0000000000000234 .L0 
     /tmp/ccfWI5Jo.s:1086   .text.ddr_state_machine:0000000000000234 .L0 
     /tmp/ccfWI5Jo.s:1093   .text.ddr_state_machine:0000000000000238 .L0 
     /tmp/ccfWI5Jo.s:1094   .text.ddr_state_machine:0000000000000238 .L0 
     /tmp/ccfWI5Jo.s:1095   .text.ddr_state_machine:0000000000000238 .L0 
     /tmp/ccfWI5Jo.s:1096   .text.ddr_state_machine:0000000000000238 .L0 
     /tmp/ccfWI5Jo.s:1097   .text.ddr_state_machine:0000000000000238 .L0 
     /tmp/ccfWI5Jo.s:1100   .text.ddr_state_machine:0000000000000242 .L0 
     /tmp/ccfWI5Jo.s:1102   .text.ddr_state_machine:0000000000000244 .L0 
     /tmp/ccfWI5Jo.s:1104   .text.ddr_state_machine:0000000000000246 .L0 
     /tmp/ccfWI5Jo.s:1106   .text.ddr_state_machine:000000000000024a .L0 
     /tmp/ccfWI5Jo.s:1107   .text.ddr_state_machine:000000000000024a .L0 
     /tmp/ccfWI5Jo.s:1110   .text.ddr_state_machine:0000000000000250 .L0 
     /tmp/ccfWI5Jo.s:1111   .text.ddr_state_machine:0000000000000250 .L0 
     /tmp/ccfWI5Jo.s:1114   .text.ddr_state_machine:0000000000000254 .L0 
     /tmp/ccfWI5Jo.s:1115   .text.ddr_state_machine:0000000000000254 .L0 
     /tmp/ccfWI5Jo.s:1117   .text.ddr_state_machine:0000000000000258 .L0 
     /tmp/ccfWI5Jo.s:1118   .text.ddr_state_machine:0000000000000258 .L0 
     /tmp/ccfWI5Jo.s:1119   .text.ddr_state_machine:0000000000000258 .L0 
     /tmp/ccfWI5Jo.s:1121   .text.ddr_state_machine:000000000000025c .L0 
     /tmp/ccfWI5Jo.s:1122   .text.ddr_state_machine:000000000000025c .L0 
     /tmp/ccfWI5Jo.s:1125   .text.ddr_state_machine:0000000000000262 .L0 
     /tmp/ccfWI5Jo.s:1126   .text.ddr_state_machine:0000000000000262 .L0 
     /tmp/ccfWI5Jo.s:1128   .text.ddr_state_machine:0000000000000266 .L0 
     /tmp/ccfWI5Jo.s:1129   .text.ddr_state_machine:0000000000000266 .L0 
     /tmp/ccfWI5Jo.s:1131   .text.ddr_state_machine:000000000000026a .L0 
     /tmp/ccfWI5Jo.s:1132   .text.ddr_state_machine:000000000000026a .L0 
     /tmp/ccfWI5Jo.s:1134   .text.ddr_state_machine:000000000000026e .L0 
     /tmp/ccfWI5Jo.s:1135   .text.ddr_state_machine:000000000000026e .L0 
     /tmp/ccfWI5Jo.s:1138   .text.ddr_state_machine:0000000000000274 .L0 
     /tmp/ccfWI5Jo.s:1139   .text.ddr_state_machine:0000000000000274 .L0 
     /tmp/ccfWI5Jo.s:1142   .text.ddr_state_machine:000000000000027a .L0 
     /tmp/ccfWI5Jo.s:1143   .text.ddr_state_machine:000000000000027a .L0 
     /tmp/ccfWI5Jo.s:1146   .text.ddr_state_machine:0000000000000284 .L0 
     /tmp/ccfWI5Jo.s:1148   .text.ddr_state_machine:0000000000000288 .L0 
     /tmp/ccfWI5Jo.s:1149   .text.ddr_state_machine:0000000000000288 .L0 
     /tmp/ccfWI5Jo.s:1151   .text.ddr_state_machine:000000000000028c .L0 
     /tmp/ccfWI5Jo.s:1152   .text.ddr_state_machine:000000000000028c .L0 
     /tmp/ccfWI5Jo.s:1157   .text.ddr_state_machine:0000000000000290 .L0 
     /tmp/ccfWI5Jo.s:1158   .text.ddr_state_machine:0000000000000290 .L0 
     /tmp/ccfWI5Jo.s:1159   .text.ddr_state_machine:0000000000000290 .L0 
     /tmp/ccfWI5Jo.s:1160   .text.ddr_state_machine:0000000000000290 .L0 
     /tmp/ccfWI5Jo.s:1164   .text.ddr_state_machine:000000000000029a .L0 
     /tmp/ccfWI5Jo.s:1165   .text.ddr_state_machine:000000000000029a .L0 
     /tmp/ccfWI5Jo.s:1168   .text.ddr_state_machine:00000000000002a2 .L0 
     /tmp/ccfWI5Jo.s:1169   .text.ddr_state_machine:00000000000002a2 .L0 
     /tmp/ccfWI5Jo.s:1172   .text.ddr_state_machine:00000000000002aa .L0 
     /tmp/ccfWI5Jo.s:1173   .text.ddr_state_machine:00000000000002aa .L0 
     /tmp/ccfWI5Jo.s:1175   .text.ddr_state_machine:00000000000002ae .L0 
     /tmp/ccfWI5Jo.s:1176   .text.ddr_state_machine:00000000000002ae .L0 
     /tmp/ccfWI5Jo.s:1178   .text.ddr_state_machine:00000000000002b2 .L0 
     /tmp/ccfWI5Jo.s:1179   .text.ddr_state_machine:00000000000002b2 .L0 
     /tmp/ccfWI5Jo.s:1181   .text.ddr_state_machine:00000000000002b6 .L0 
     /tmp/ccfWI5Jo.s:1182   .text.ddr_state_machine:00000000000002b6 .L0 
     /tmp/ccfWI5Jo.s:1184   .text.ddr_state_machine:00000000000002ba .L0 
     /tmp/ccfWI5Jo.s:1185   .text.ddr_state_machine:00000000000002ba .L0 
     /tmp/ccfWI5Jo.s:1188   .text.ddr_state_machine:00000000000002c2 .L0 
     /tmp/ccfWI5Jo.s:1189   .text.ddr_state_machine:00000000000002c2 .L0 
     /tmp/ccfWI5Jo.s:1191   .text.ddr_state_machine:00000000000002c6 .L0 
     /tmp/ccfWI5Jo.s:1192   .text.ddr_state_machine:00000000000002c6 .L0 
     /tmp/ccfWI5Jo.s:1194   .text.ddr_state_machine:00000000000002ca .L0 
     /tmp/ccfWI5Jo.s:1195   .text.ddr_state_machine:00000000000002ca .L0 
     /tmp/ccfWI5Jo.s:1198   .text.ddr_state_machine:00000000000002d2 .L0 
     /tmp/ccfWI5Jo.s:1199   .text.ddr_state_machine:00000000000002d2 .L0 
     /tmp/ccfWI5Jo.s:1201   .text.ddr_state_machine:00000000000002d6 .L0 
     /tmp/ccfWI5Jo.s:1202   .text.ddr_state_machine:00000000000002d6 .L0 
     /tmp/ccfWI5Jo.s:1204   .text.ddr_state_machine:00000000000002da .L0 
     /tmp/ccfWI5Jo.s:1205   .text.ddr_state_machine:00000000000002da .L0 
     /tmp/ccfWI5Jo.s:1207   .text.ddr_state_machine:00000000000002de .L0 
     /tmp/ccfWI5Jo.s:1208   .text.ddr_state_machine:00000000000002de .L0 
     /tmp/ccfWI5Jo.s:1210   .text.ddr_state_machine:00000000000002e2 .L0 
     /tmp/ccfWI5Jo.s:1211   .text.ddr_state_machine:00000000000002e2 .L0 
     /tmp/ccfWI5Jo.s:1213   .text.ddr_state_machine:00000000000002e6 .L0 
     /tmp/ccfWI5Jo.s:1214   .text.ddr_state_machine:00000000000002e6 .L0 
     /tmp/ccfWI5Jo.s:1216   .text.ddr_state_machine:00000000000002ea .L0 
     /tmp/ccfWI5Jo.s:1217   .text.ddr_state_machine:00000000000002ea .L0 
     /tmp/ccfWI5Jo.s:1219   .text.ddr_state_machine:00000000000002ee .L0 
     /tmp/ccfWI5Jo.s:1221   .text.ddr_state_machine:00000000000002f2 .L0 
     /tmp/ccfWI5Jo.s:1222   .text.ddr_state_machine:00000000000002f2 .L0 
     /tmp/ccfWI5Jo.s:1224   .text.ddr_state_machine:00000000000002f6 .L0 
     /tmp/ccfWI5Jo.s:1225   .text.ddr_state_machine:00000000000002f6 .L0 
     /tmp/ccfWI5Jo.s:1228   .text.ddr_state_machine:00000000000002fe .L0 
     /tmp/ccfWI5Jo.s:1229   .text.ddr_state_machine:00000000000002fe .L0 
     /tmp/ccfWI5Jo.s:1231   .text.ddr_state_machine:0000000000000302 .L0 
     /tmp/ccfWI5Jo.s:1232   .text.ddr_state_machine:0000000000000302 .L0 
     /tmp/ccfWI5Jo.s:1234   .text.ddr_state_machine:0000000000000306 .L0 
     /tmp/ccfWI5Jo.s:1235   .text.ddr_state_machine:0000000000000306 .L0 
     /tmp/ccfWI5Jo.s:1237   .text.ddr_state_machine:000000000000030a .L0 
     /tmp/ccfWI5Jo.s:1238   .text.ddr_state_machine:000000000000030a .L0 
     /tmp/ccfWI5Jo.s:1245   .text.ddr_state_machine:000000000000030e .L0 
     /tmp/ccfWI5Jo.s:1246   .text.ddr_state_machine:000000000000030e .L0 
     /tmp/ccfWI5Jo.s:1250   .text.ddr_state_machine:0000000000000312 .L0 
     /tmp/ccfWI5Jo.s:1251   .text.ddr_state_machine:0000000000000312 .L0 
     /tmp/ccfWI5Jo.s:1255   .text.ddr_state_machine:000000000000031a .L0 
     /tmp/ccfWI5Jo.s:1256   .text.ddr_state_machine:000000000000031a .L0 
     /tmp/ccfWI5Jo.s:1260   .text.ddr_state_machine:000000000000031e .L0 
     /tmp/ccfWI5Jo.s:1263   .text.ddr_state_machine:0000000000000326 .L0 
     /tmp/ccfWI5Jo.s:1264   .text.ddr_state_machine:0000000000000326 .L0 
     /tmp/ccfWI5Jo.s:1269   .text.ddr_state_machine:000000000000032a .L0 
     /tmp/ccfWI5Jo.s:1274   .text.ddr_state_machine:0000000000000334 .L0 
     /tmp/ccfWI5Jo.s:1275   .text.ddr_state_machine:0000000000000334 .L0 
     /tmp/ccfWI5Jo.s:1279   .text.ddr_state_machine:0000000000000340 .L0 
     /tmp/ccfWI5Jo.s:1280   .text.ddr_state_machine:0000000000000340 .L0 
     /tmp/ccfWI5Jo.s:1285   .text.ddr_state_machine:0000000000000344 .L0 
     /tmp/ccfWI5Jo.s:1286   .text.ddr_state_machine:0000000000000344 .L0 
     /tmp/ccfWI5Jo.s:1289   .text.ddr_state_machine:000000000000034c .L0 
     /tmp/ccfWI5Jo.s:1291   .text.ddr_state_machine:000000000000034e .L0 
     /tmp/ccfWI5Jo.s:1293   .text.ddr_state_machine:0000000000000352 .L0 
     /tmp/ccfWI5Jo.s:1294   .text.ddr_state_machine:0000000000000352 .L0 
     /tmp/ccfWI5Jo.s:1298   .text.ddr_state_machine:0000000000000360 .L0 
     /tmp/ccfWI5Jo.s:1302   .text.ddr_state_machine:000000000000036a .L0 
     /tmp/ccfWI5Jo.s:1306   .text.ddr_state_machine:000000000000036e .L0 
     /tmp/ccfWI5Jo.s:1307   .text.ddr_state_machine:000000000000036e .L0 
     /tmp/ccfWI5Jo.s:1312   .text.ddr_state_machine:0000000000000374 .L0 
     /tmp/ccfWI5Jo.s:1317   .text.ddr_state_machine:000000000000037e .L0 
     /tmp/ccfWI5Jo.s:1318   .text.ddr_state_machine:000000000000037e .L0 
     /tmp/ccfWI5Jo.s:1325   .text.ddr_state_machine:0000000000000392 .L0 
     /tmp/ccfWI5Jo.s:1326   .text.ddr_state_machine:0000000000000392 .L0 
     /tmp/ccfWI5Jo.s:1328   .text.ddr_state_machine:0000000000000396 .L0 
     /tmp/ccfWI5Jo.s:1331   .text.ddr_state_machine:000000000000039c .L0 
     /tmp/ccfWI5Jo.s:1335   .text.ddr_state_machine:00000000000003a4 .L0 
     /tmp/ccfWI5Jo.s:1336   .text.ddr_state_machine:00000000000003a4 .L0 
     /tmp/ccfWI5Jo.s:1341   .text.ddr_state_machine:00000000000003b0 .L0 
     /tmp/ccfWI5Jo.s:1342   .text.ddr_state_machine:00000000000003b0 .L0 
     /tmp/ccfWI5Jo.s:1349   .text.ddr_state_machine:00000000000003b4 .L0 
     /tmp/ccfWI5Jo.s:1350   .text.ddr_state_machine:00000000000003b4 .L0 
     /tmp/ccfWI5Jo.s:1351   .text.ddr_state_machine:00000000000003b4 .L0 
     /tmp/ccfWI5Jo.s:1354   .text.ddr_state_machine:00000000000003be .L0 
     /tmp/ccfWI5Jo.s:1356   .text.ddr_state_machine:00000000000003c0 .L0 
     /tmp/ccfWI5Jo.s:1358   .text.ddr_state_machine:00000000000003c2 .L0 
     /tmp/ccfWI5Jo.s:1361   .text.ddr_state_machine:00000000000003c8 .L0 
     /tmp/ccfWI5Jo.s:1362   .text.ddr_state_machine:00000000000003c8 .L0 
     /tmp/ccfWI5Jo.s:1364   .text.ddr_state_machine:00000000000003cc .L0 
     /tmp/ccfWI5Jo.s:1365   .text.ddr_state_machine:00000000000003cc .L0 
     /tmp/ccfWI5Jo.s:1367   .text.ddr_state_machine:00000000000003d0 .L0 
     /tmp/ccfWI5Jo.s:1368   .text.ddr_state_machine:00000000000003d0 .L0 
     /tmp/ccfWI5Jo.s:1371   .text.ddr_state_machine:00000000000003d6 .L0 
     /tmp/ccfWI5Jo.s:1372   .text.ddr_state_machine:00000000000003d6 .L0 
     /tmp/ccfWI5Jo.s:1374   .text.ddr_state_machine:00000000000003d8 .L0 
     /tmp/ccfWI5Jo.s:1376   .text.ddr_state_machine:00000000000003da .L0 
     /tmp/ccfWI5Jo.s:1378   .text.ddr_state_machine:00000000000003de .L0 
     /tmp/ccfWI5Jo.s:1379   .text.ddr_state_machine:00000000000003de .L0 
     /tmp/ccfWI5Jo.s:1382   .text.ddr_state_machine:00000000000003e6 .L0 
     /tmp/ccfWI5Jo.s:1383   .text.ddr_state_machine:00000000000003e6 .L0 
     /tmp/ccfWI5Jo.s:1385   .text.ddr_state_machine:00000000000003ea .L0 
     /tmp/ccfWI5Jo.s:1387   .text.ddr_state_machine:00000000000003ee .L0 
     /tmp/ccfWI5Jo.s:1388   .text.ddr_state_machine:00000000000003ee .L0 
     /tmp/ccfWI5Jo.s:1391   .text.ddr_state_machine:00000000000003f6 .L0 
     /tmp/ccfWI5Jo.s:1392   .text.ddr_state_machine:00000000000003f6 .L0 
     /tmp/ccfWI5Jo.s:1396   .text.ddr_state_machine:0000000000000402 .L0 
     /tmp/ccfWI5Jo.s:1397   .text.ddr_state_machine:0000000000000402 .L0 
     /tmp/ccfWI5Jo.s:1401   .text.ddr_state_machine:000000000000040e .L0 
     /tmp/ccfWI5Jo.s:1402   .text.ddr_state_machine:000000000000040e .L0 
     /tmp/ccfWI5Jo.s:1404   .text.ddr_state_machine:0000000000000412 .L0 
     /tmp/ccfWI5Jo.s:1406   .text.ddr_state_machine:0000000000000416 .L0 
     /tmp/ccfWI5Jo.s:1407   .text.ddr_state_machine:0000000000000416 .L0 
     /tmp/ccfWI5Jo.s:1410   .text.ddr_state_machine:000000000000041e .L0 
     /tmp/ccfWI5Jo.s:1411   .text.ddr_state_machine:000000000000041e .L0 
     /tmp/ccfWI5Jo.s:1415   .text.ddr_state_machine:000000000000042a .L0 
     /tmp/ccfWI5Jo.s:1416   .text.ddr_state_machine:000000000000042a .L0 
     /tmp/ccfWI5Jo.s:1418   .text.ddr_state_machine:000000000000042c .L0 
     /tmp/ccfWI5Jo.s:1420   .text.ddr_state_machine:0000000000000430 .L0 
     /tmp/ccfWI5Jo.s:1421   .text.ddr_state_machine:0000000000000430 .L0 
     /tmp/ccfWI5Jo.s:1425   .text.ddr_state_machine:000000000000043c .L0 
     /tmp/ccfWI5Jo.s:1426   .text.ddr_state_machine:000000000000043c .L0 
     /tmp/ccfWI5Jo.s:1429   .text.ddr_state_machine:0000000000000444 .L0 
     /tmp/ccfWI5Jo.s:1430   .text.ddr_state_machine:0000000000000444 .L0 
     /tmp/ccfWI5Jo.s:1432   .text.ddr_state_machine:0000000000000448 .L0 
     /tmp/ccfWI5Jo.s:1433   .text.ddr_state_machine:0000000000000448 .L0 
     /tmp/ccfWI5Jo.s:1435   .text.ddr_state_machine:000000000000044c .L0 
     /tmp/ccfWI5Jo.s:1436   .text.ddr_state_machine:000000000000044c .L0 
     /tmp/ccfWI5Jo.s:1439   .text.ddr_state_machine:0000000000000452 .L0 
     /tmp/ccfWI5Jo.s:1440   .text.ddr_state_machine:0000000000000452 .L0 
     /tmp/ccfWI5Jo.s:1442   .text.ddr_state_machine:0000000000000456 .L0 
     /tmp/ccfWI5Jo.s:1443   .text.ddr_state_machine:0000000000000456 .L0 
     /tmp/ccfWI5Jo.s:1445   .text.ddr_state_machine:000000000000045a .L0 
     /tmp/ccfWI5Jo.s:1446   .text.ddr_state_machine:000000000000045a .L0 
     /tmp/ccfWI5Jo.s:1448   .text.ddr_state_machine:000000000000045c .L0 
     /tmp/ccfWI5Jo.s:1450   .text.ddr_state_machine:0000000000000460 .L0 
     /tmp/ccfWI5Jo.s:1451   .text.ddr_state_machine:0000000000000460 .L0 
     /tmp/ccfWI5Jo.s:1453   .text.ddr_state_machine:0000000000000464 .L0 
     /tmp/ccfWI5Jo.s:1454   .text.ddr_state_machine:0000000000000464 .L0 
     /tmp/ccfWI5Jo.s:1456   .text.ddr_state_machine:0000000000000468 .L0 
     /tmp/ccfWI5Jo.s:1457   .text.ddr_state_machine:0000000000000468 .L0 
     /tmp/ccfWI5Jo.s:1460   .text.ddr_state_machine:000000000000046e .L0 
     /tmp/ccfWI5Jo.s:1461   .text.ddr_state_machine:000000000000046e .L0 
     /tmp/ccfWI5Jo.s:1463   .text.ddr_state_machine:0000000000000472 .L0 
     /tmp/ccfWI5Jo.s:1464   .text.ddr_state_machine:0000000000000472 .L0 
     /tmp/ccfWI5Jo.s:1466   .text.ddr_state_machine:0000000000000474 .L0 
     /tmp/ccfWI5Jo.s:1468   .text.ddr_state_machine:0000000000000478 .L0 
     /tmp/ccfWI5Jo.s:1469   .text.ddr_state_machine:0000000000000478 .L0 
     /tmp/ccfWI5Jo.s:1472   .text.ddr_state_machine:0000000000000480 .L0 
     /tmp/ccfWI5Jo.s:1473   .text.ddr_state_machine:0000000000000480 .L0 
     /tmp/ccfWI5Jo.s:1475   .text.ddr_state_machine:0000000000000484 .L0 
     /tmp/ccfWI5Jo.s:1476   .text.ddr_state_machine:0000000000000484 .L0 
     /tmp/ccfWI5Jo.s:1478   .text.ddr_state_machine:0000000000000488 .L0 
     /tmp/ccfWI5Jo.s:1479   .text.ddr_state_machine:0000000000000488 .L0 
     /tmp/ccfWI5Jo.s:1481   .text.ddr_state_machine:000000000000048c .L0 
     /tmp/ccfWI5Jo.s:1482   .text.ddr_state_machine:000000000000048c .L0 
     /tmp/ccfWI5Jo.s:1484   .text.ddr_state_machine:0000000000000490 .L0 
     /tmp/ccfWI5Jo.s:1485   .text.ddr_state_machine:0000000000000490 .L0 
     /tmp/ccfWI5Jo.s:1487   .text.ddr_state_machine:0000000000000494 .L0 
     /tmp/ccfWI5Jo.s:1488   .text.ddr_state_machine:0000000000000494 .L0 
     /tmp/ccfWI5Jo.s:1490   .text.ddr_state_machine:0000000000000498 .L0 
     /tmp/ccfWI5Jo.s:1491   .text.ddr_state_machine:0000000000000498 .L0 
     /tmp/ccfWI5Jo.s:1493   .text.ddr_state_machine:000000000000049c .L0 
     /tmp/ccfWI5Jo.s:1494   .text.ddr_state_machine:000000000000049c .L0 
     /tmp/ccfWI5Jo.s:1496   .text.ddr_state_machine:00000000000004a0 .L0 
     /tmp/ccfWI5Jo.s:1497   .text.ddr_state_machine:00000000000004a0 .L0 
     /tmp/ccfWI5Jo.s:1499   .text.ddr_state_machine:00000000000004a4 .L0 
     /tmp/ccfWI5Jo.s:1500   .text.ddr_state_machine:00000000000004a4 .L0 
     /tmp/ccfWI5Jo.s:1502   .text.ddr_state_machine:00000000000004a8 .L0 
     /tmp/ccfWI5Jo.s:1503   .text.ddr_state_machine:00000000000004a8 .L0 
     /tmp/ccfWI5Jo.s:1505   .text.ddr_state_machine:00000000000004ac .L0 
     /tmp/ccfWI5Jo.s:1506   .text.ddr_state_machine:00000000000004ac .L0 
     /tmp/ccfWI5Jo.s:1508   .text.ddr_state_machine:00000000000004b0 .L0 
     /tmp/ccfWI5Jo.s:1509   .text.ddr_state_machine:00000000000004b0 .L0 
     /tmp/ccfWI5Jo.s:1511   .text.ddr_state_machine:00000000000004b4 .L0 
     /tmp/ccfWI5Jo.s:1512   .text.ddr_state_machine:00000000000004b4 .L0 
     /tmp/ccfWI5Jo.s:1514   .text.ddr_state_machine:00000000000004b8 .L0 
     /tmp/ccfWI5Jo.s:1515   .text.ddr_state_machine:00000000000004b8 .L0 
     /tmp/ccfWI5Jo.s:1517   .text.ddr_state_machine:00000000000004bc .L0 
     /tmp/ccfWI5Jo.s:1518   .text.ddr_state_machine:00000000000004bc .L0 
     /tmp/ccfWI5Jo.s:1520   .text.ddr_state_machine:00000000000004c0 .L0 
     /tmp/ccfWI5Jo.s:1521   .text.ddr_state_machine:00000000000004c0 .L0 
     /tmp/ccfWI5Jo.s:1523   .text.ddr_state_machine:00000000000004c4 .L0 
     /tmp/ccfWI5Jo.s:1524   .text.ddr_state_machine:00000000000004c4 .L0 
     /tmp/ccfWI5Jo.s:1526   .text.ddr_state_machine:00000000000004c8 .L0 
     /tmp/ccfWI5Jo.s:1527   .text.ddr_state_machine:00000000000004c8 .L0 
     /tmp/ccfWI5Jo.s:1529   .text.ddr_state_machine:00000000000004cc .L0 
     /tmp/ccfWI5Jo.s:1530   .text.ddr_state_machine:00000000000004cc .L0 
     /tmp/ccfWI5Jo.s:1532   .text.ddr_state_machine:00000000000004d0 .L0 
     /tmp/ccfWI5Jo.s:1533   .text.ddr_state_machine:00000000000004d0 .L0 
     /tmp/ccfWI5Jo.s:1535   .text.ddr_state_machine:00000000000004d4 .L0 
     /tmp/ccfWI5Jo.s:1536   .text.ddr_state_machine:00000000000004d4 .L0 
     /tmp/ccfWI5Jo.s:1538   .text.ddr_state_machine:00000000000004d8 .L0 
     /tmp/ccfWI5Jo.s:1539   .text.ddr_state_machine:00000000000004d8 .L0 
     /tmp/ccfWI5Jo.s:1541   .text.ddr_state_machine:00000000000004dc .L0 
     /tmp/ccfWI5Jo.s:1542   .text.ddr_state_machine:00000000000004dc .L0 
     /tmp/ccfWI5Jo.s:1544   .text.ddr_state_machine:00000000000004e0 .L0 
     /tmp/ccfWI5Jo.s:1545   .text.ddr_state_machine:00000000000004e0 .L0 
     /tmp/ccfWI5Jo.s:1548   .text.ddr_state_machine:00000000000004e6 .L0 
     /tmp/ccfWI5Jo.s:1549   .text.ddr_state_machine:00000000000004e6 .L0 
     /tmp/ccfWI5Jo.s:1551   .text.ddr_state_machine:00000000000004ea .L0 
     /tmp/ccfWI5Jo.s:1552   .text.ddr_state_machine:00000000000004ea .L0 
     /tmp/ccfWI5Jo.s:1554   .text.ddr_state_machine:00000000000004ee .L0 
     /tmp/ccfWI5Jo.s:1555   .text.ddr_state_machine:00000000000004ee .L0 
     /tmp/ccfWI5Jo.s:1557   .text.ddr_state_machine:00000000000004f2 .L0 
     /tmp/ccfWI5Jo.s:1558   .text.ddr_state_machine:00000000000004f2 .L0 
     /tmp/ccfWI5Jo.s:1562   .text.ddr_state_machine:00000000000004f8 .L0 
     /tmp/ccfWI5Jo.s:1563   .text.ddr_state_machine:00000000000004f8 .L0 
     /tmp/ccfWI5Jo.s:1565   .text.ddr_state_machine:00000000000004fc .L0 
     /tmp/ccfWI5Jo.s:1566   .text.ddr_state_machine:00000000000004fc .L0 
     /tmp/ccfWI5Jo.s:1569   .text.ddr_state_machine:0000000000000502 .L0 
     /tmp/ccfWI5Jo.s:1570   .text.ddr_state_machine:0000000000000502 .L0 
     /tmp/ccfWI5Jo.s:1572   .text.ddr_state_machine:0000000000000506 .L0 
     /tmp/ccfWI5Jo.s:1573   .text.ddr_state_machine:0000000000000506 .L0 
     /tmp/ccfWI5Jo.s:1575   .text.ddr_state_machine:000000000000050a .L0 
     /tmp/ccfWI5Jo.s:1576   .text.ddr_state_machine:000000000000050a .L0 
     /tmp/ccfWI5Jo.s:1578   .text.ddr_state_machine:000000000000050e .L0 
     /tmp/ccfWI5Jo.s:1579   .text.ddr_state_machine:000000000000050e .L0 
     /tmp/ccfWI5Jo.s:1581   .text.ddr_state_machine:0000000000000512 .L0 
     /tmp/ccfWI5Jo.s:1582   .text.ddr_state_machine:0000000000000512 .L0 
     /tmp/ccfWI5Jo.s:1584   .text.ddr_state_machine:0000000000000516 .L0 
     /tmp/ccfWI5Jo.s:1586   .text.ddr_state_machine:000000000000051a .L0 
     /tmp/ccfWI5Jo.s:1587   .text.ddr_state_machine:000000000000051a .L0 
     /tmp/ccfWI5Jo.s:1589   .text.ddr_state_machine:000000000000051e .L0 
     /tmp/ccfWI5Jo.s:1590   .text.ddr_state_machine:000000000000051e .L0 
     /tmp/ccfWI5Jo.s:1592   .text.ddr_state_machine:0000000000000522 .L0 
     /tmp/ccfWI5Jo.s:1593   .text.ddr_state_machine:0000000000000522 .L0 
     /tmp/ccfWI5Jo.s:1595   .text.ddr_state_machine:0000000000000526 .L0 
     /tmp/ccfWI5Jo.s:1596   .text.ddr_state_machine:0000000000000526 .L0 
     /tmp/ccfWI5Jo.s:1598   .text.ddr_state_machine:000000000000052a .L0 
     /tmp/ccfWI5Jo.s:1600   .text.ddr_state_machine:000000000000052e .L0 
     /tmp/ccfWI5Jo.s:1601   .text.ddr_state_machine:000000000000052e .L0 
     /tmp/ccfWI5Jo.s:1604   .text.ddr_state_machine:0000000000000536 .L0 
     /tmp/ccfWI5Jo.s:1605   .text.ddr_state_machine:0000000000000536 .L0 
     /tmp/ccfWI5Jo.s:1609   .text.ddr_state_machine:0000000000000540 .L0 
     /tmp/ccfWI5Jo.s:1610   .text.ddr_state_machine:0000000000000540 .L0 
     /tmp/ccfWI5Jo.s:1614   .text.ddr_state_machine:000000000000054c .L0 
     /tmp/ccfWI5Jo.s:1615   .text.ddr_state_machine:000000000000054c .L0 
     /tmp/ccfWI5Jo.s:1618   .text.ddr_state_machine:0000000000000554 .L0 
     /tmp/ccfWI5Jo.s:1619   .text.ddr_state_machine:0000000000000554 .L0 
     /tmp/ccfWI5Jo.s:1623   .text.ddr_state_machine:0000000000000560 .L0 
     /tmp/ccfWI5Jo.s:1624   .text.ddr_state_machine:0000000000000560 .L0 
     /tmp/ccfWI5Jo.s:1627   .text.ddr_state_machine:0000000000000568 .L0 
     /tmp/ccfWI5Jo.s:1628   .text.ddr_state_machine:0000000000000568 .L0 
     /tmp/ccfWI5Jo.s:1632   .text.ddr_state_machine:0000000000000574 .L0 
     /tmp/ccfWI5Jo.s:1633   .text.ddr_state_machine:0000000000000574 .L0 
     /tmp/ccfWI5Jo.s:1636   .text.ddr_state_machine:000000000000057c .L0 
     /tmp/ccfWI5Jo.s:1637   .text.ddr_state_machine:000000000000057c .L0 
     /tmp/ccfWI5Jo.s:1641   .text.ddr_state_machine:0000000000000588 .L0 
     /tmp/ccfWI5Jo.s:1642   .text.ddr_state_machine:0000000000000588 .L0 
     /tmp/ccfWI5Jo.s:1645   .text.ddr_state_machine:0000000000000590 .L0 
     /tmp/ccfWI5Jo.s:1646   .text.ddr_state_machine:0000000000000590 .L0 
     /tmp/ccfWI5Jo.s:1650   .text.ddr_state_machine:000000000000059c .L0 
     /tmp/ccfWI5Jo.s:1651   .text.ddr_state_machine:000000000000059c .L0 
     /tmp/ccfWI5Jo.s:1654   .text.ddr_state_machine:00000000000005a4 .L0 
     /tmp/ccfWI5Jo.s:1655   .text.ddr_state_machine:00000000000005a4 .L0 
     /tmp/ccfWI5Jo.s:1659   .text.ddr_state_machine:00000000000005b0 .L0 
     /tmp/ccfWI5Jo.s:1660   .text.ddr_state_machine:00000000000005b0 .L0 
     /tmp/ccfWI5Jo.s:1663   .text.ddr_state_machine:00000000000005b8 .L0 
     /tmp/ccfWI5Jo.s:1664   .text.ddr_state_machine:00000000000005b8 .L0 
     /tmp/ccfWI5Jo.s:1668   .text.ddr_state_machine:00000000000005c4 .L0 
     /tmp/ccfWI5Jo.s:1669   .text.ddr_state_machine:00000000000005c4 .L0 
     /tmp/ccfWI5Jo.s:1672   .text.ddr_state_machine:00000000000005cc .L0 
     /tmp/ccfWI5Jo.s:1673   .text.ddr_state_machine:00000000000005cc .L0 
     /tmp/ccfWI5Jo.s:1677   .text.ddr_state_machine:00000000000005d8 .L0 
     /tmp/ccfWI5Jo.s:1678   .text.ddr_state_machine:00000000000005d8 .L0 
     /tmp/ccfWI5Jo.s:1682   .text.ddr_state_machine:00000000000005e2 .L0 
     /tmp/ccfWI5Jo.s:1683   .text.ddr_state_machine:00000000000005e2 .L0 
     /tmp/ccfWI5Jo.s:1687   .text.ddr_state_machine:00000000000005ee .L0 
     /tmp/ccfWI5Jo.s:1688   .text.ddr_state_machine:00000000000005ee .L0 
     /tmp/ccfWI5Jo.s:1691   .text.ddr_state_machine:00000000000005f6 .L0 
     /tmp/ccfWI5Jo.s:1692   .text.ddr_state_machine:00000000000005f6 .L0 
     /tmp/ccfWI5Jo.s:1696   .text.ddr_state_machine:0000000000000602 .L0 
     /tmp/ccfWI5Jo.s:1697   .text.ddr_state_machine:0000000000000602 .L0 
     /tmp/ccfWI5Jo.s:1700   .text.ddr_state_machine:000000000000060a .L0 
     /tmp/ccfWI5Jo.s:1701   .text.ddr_state_machine:000000000000060a .L0 
     /tmp/ccfWI5Jo.s:1705   .text.ddr_state_machine:0000000000000616 .L0 
     /tmp/ccfWI5Jo.s:1706   .text.ddr_state_machine:0000000000000616 .L0 
     /tmp/ccfWI5Jo.s:1709   .text.ddr_state_machine:000000000000061e .L0 
     /tmp/ccfWI5Jo.s:1710   .text.ddr_state_machine:000000000000061e .L0 
     /tmp/ccfWI5Jo.s:1714   .text.ddr_state_machine:000000000000062a .L0 
     /tmp/ccfWI5Jo.s:1715   .text.ddr_state_machine:000000000000062a .L0 
     /tmp/ccfWI5Jo.s:1718   .text.ddr_state_machine:0000000000000632 .L0 
     /tmp/ccfWI5Jo.s:1719   .text.ddr_state_machine:0000000000000632 .L0 
     /tmp/ccfWI5Jo.s:1723   .text.ddr_state_machine:000000000000063e .L0 
     /tmp/ccfWI5Jo.s:1724   .text.ddr_state_machine:000000000000063e .L0 
     /tmp/ccfWI5Jo.s:1727   .text.ddr_state_machine:0000000000000646 .L0 
     /tmp/ccfWI5Jo.s:1728   .text.ddr_state_machine:0000000000000646 .L0 
     /tmp/ccfWI5Jo.s:1732   .text.ddr_state_machine:0000000000000652 .L0 
     /tmp/ccfWI5Jo.s:1733   .text.ddr_state_machine:0000000000000652 .L0 
     /tmp/ccfWI5Jo.s:1736   .text.ddr_state_machine:000000000000065a .L0 
     /tmp/ccfWI5Jo.s:1737   .text.ddr_state_machine:000000000000065a .L0 
     /tmp/ccfWI5Jo.s:1741   .text.ddr_state_machine:0000000000000666 .L0 
     /tmp/ccfWI5Jo.s:1742   .text.ddr_state_machine:0000000000000666 .L0 
     /tmp/ccfWI5Jo.s:1745   .text.ddr_state_machine:000000000000066e .L0 
     /tmp/ccfWI5Jo.s:1746   .text.ddr_state_machine:000000000000066e .L0 
     /tmp/ccfWI5Jo.s:1748   .text.ddr_state_machine:0000000000000672 .L0 
     /tmp/ccfWI5Jo.s:1749   .text.ddr_state_machine:0000000000000672 .L0 
     /tmp/ccfWI5Jo.s:1752   .text.ddr_state_machine:000000000000067a .L0 
     /tmp/ccfWI5Jo.s:1753   .text.ddr_state_machine:000000000000067a .L0 
     /tmp/ccfWI5Jo.s:1756   .text.ddr_state_machine:0000000000000682 .L0 
     /tmp/ccfWI5Jo.s:1757   .text.ddr_state_machine:0000000000000682 .L0 
     /tmp/ccfWI5Jo.s:1760   .text.ddr_state_machine:000000000000068a .L0 
     /tmp/ccfWI5Jo.s:1761   .text.ddr_state_machine:000000000000068a .L0 
     /tmp/ccfWI5Jo.s:1763   .text.ddr_state_machine:000000000000068e .L0 
     /tmp/ccfWI5Jo.s:1764   .text.ddr_state_machine:000000000000068e .L0 
     /tmp/ccfWI5Jo.s:1767   .text.ddr_state_machine:0000000000000694 .L0 
     /tmp/ccfWI5Jo.s:1768   .text.ddr_state_machine:0000000000000694 .L0 
     /tmp/ccfWI5Jo.s:1770   .text.ddr_state_machine:0000000000000698 .L0 
     /tmp/ccfWI5Jo.s:1771   .text.ddr_state_machine:0000000000000698 .L0 
     /tmp/ccfWI5Jo.s:1773   .text.ddr_state_machine:000000000000069a .L0 
     /tmp/ccfWI5Jo.s:1774   .text.ddr_state_machine:000000000000069a .L0 
     /tmp/ccfWI5Jo.s:1776   .text.ddr_state_machine:000000000000069e .L0 
     /tmp/ccfWI5Jo.s:1777   .text.ddr_state_machine:000000000000069e .L0 
     /tmp/ccfWI5Jo.s:1779   .text.ddr_state_machine:00000000000006a2 .L0 
     /tmp/ccfWI5Jo.s:1780   .text.ddr_state_machine:00000000000006a2 .L0 
     /tmp/ccfWI5Jo.s:1782   .text.ddr_state_machine:00000000000006a6 .L0 
     /tmp/ccfWI5Jo.s:1783   .text.ddr_state_machine:00000000000006a6 .L0 
     /tmp/ccfWI5Jo.s:1785   .text.ddr_state_machine:00000000000006aa .L0 
     /tmp/ccfWI5Jo.s:1786   .text.ddr_state_machine:00000000000006aa .L0 
     /tmp/ccfWI5Jo.s:1788   .text.ddr_state_machine:00000000000006ae .L0 
     /tmp/ccfWI5Jo.s:1789   .text.ddr_state_machine:00000000000006ae .L0 
     /tmp/ccfWI5Jo.s:1791   .text.ddr_state_machine:00000000000006b2 .L0 
     /tmp/ccfWI5Jo.s:1792   .text.ddr_state_machine:00000000000006b2 .L0 
     /tmp/ccfWI5Jo.s:1794   .text.ddr_state_machine:00000000000006b6 .L0 
     /tmp/ccfWI5Jo.s:1795   .text.ddr_state_machine:00000000000006b6 .L0 
     /tmp/ccfWI5Jo.s:1797   .text.ddr_state_machine:00000000000006ba .L0 
     /tmp/ccfWI5Jo.s:1798   .text.ddr_state_machine:00000000000006ba .L0 
     /tmp/ccfWI5Jo.s:1800   .text.ddr_state_machine:00000000000006be .L0 
     /tmp/ccfWI5Jo.s:1801   .text.ddr_state_machine:00000000000006be .L0 
     /tmp/ccfWI5Jo.s:1803   .text.ddr_state_machine:00000000000006c2 .L0 
     /tmp/ccfWI5Jo.s:1804   .text.ddr_state_machine:00000000000006c2 .L0 
     /tmp/ccfWI5Jo.s:1806   .text.ddr_state_machine:00000000000006c6 .L0 
     /tmp/ccfWI5Jo.s:1807   .text.ddr_state_machine:00000000000006c6 .L0 
     /tmp/ccfWI5Jo.s:1809   .text.ddr_state_machine:00000000000006ca .L0 
     /tmp/ccfWI5Jo.s:1810   .text.ddr_state_machine:00000000000006ca .L0 
     /tmp/ccfWI5Jo.s:1812   .text.ddr_state_machine:00000000000006cc .L0 
     /tmp/ccfWI5Jo.s:1813   .text.ddr_state_machine:00000000000006cc .L0 
     /tmp/ccfWI5Jo.s:1816   .text.ddr_state_machine:00000000000006d2 .L0 
     /tmp/ccfWI5Jo.s:1817   .text.ddr_state_machine:00000000000006d2 .L0 
     /tmp/ccfWI5Jo.s:1820   .text.ddr_state_machine:00000000000006d6 .L0 
     /tmp/ccfWI5Jo.s:1821   .text.ddr_state_machine:00000000000006d6 .L0 
     /tmp/ccfWI5Jo.s:1824   .text.ddr_state_machine:00000000000006da .L0 
     /tmp/ccfWI5Jo.s:1825   .text.ddr_state_machine:00000000000006da .L0 
     /tmp/ccfWI5Jo.s:1828   .text.ddr_state_machine:00000000000006e0 .L0 
     /tmp/ccfWI5Jo.s:1829   .text.ddr_state_machine:00000000000006e0 .L0 
     /tmp/ccfWI5Jo.s:1832   .text.ddr_state_machine:00000000000006e8 .L0 
     /tmp/ccfWI5Jo.s:1833   .text.ddr_state_machine:00000000000006e8 .L0 
     /tmp/ccfWI5Jo.s:1835   .text.ddr_state_machine:00000000000006ec .L0 
     /tmp/ccfWI5Jo.s:1836   .text.ddr_state_machine:00000000000006ec .L0 
     /tmp/ccfWI5Jo.s:1839   .text.ddr_state_machine:00000000000006f4 .L0 
     /tmp/ccfWI5Jo.s:1840   .text.ddr_state_machine:00000000000006f4 .L0 
     /tmp/ccfWI5Jo.s:1842   .text.ddr_state_machine:00000000000006f6 .L0 
     /tmp/ccfWI5Jo.s:1843   .text.ddr_state_machine:00000000000006f6 .L0 
     /tmp/ccfWI5Jo.s:1845   .text.ddr_state_machine:00000000000006f8 .L0 
     /tmp/ccfWI5Jo.s:1846   .text.ddr_state_machine:00000000000006f8 .L0 
     /tmp/ccfWI5Jo.s:1848   .text.ddr_state_machine:00000000000006fa .L0 
     /tmp/ccfWI5Jo.s:1849   .text.ddr_state_machine:00000000000006fa .L0 
     /tmp/ccfWI5Jo.s:1851   .text.ddr_state_machine:00000000000006fe .L0 
     /tmp/ccfWI5Jo.s:1852   .text.ddr_state_machine:00000000000006fe .L0 
     /tmp/ccfWI5Jo.s:1854   .text.ddr_state_machine:0000000000000702 .L0 
     /tmp/ccfWI5Jo.s:1855   .text.ddr_state_machine:0000000000000702 .L0 
     /tmp/ccfWI5Jo.s:1858   .text.ddr_state_machine:0000000000000708 .L0 
     /tmp/ccfWI5Jo.s:1859   .text.ddr_state_machine:0000000000000708 .L0 
     /tmp/ccfWI5Jo.s:1861   .text.ddr_state_machine:000000000000070c .L0 
     /tmp/ccfWI5Jo.s:1862   .text.ddr_state_machine:000000000000070c .L0 
     /tmp/ccfWI5Jo.s:1864   .text.ddr_state_machine:0000000000000710 .L0 
     /tmp/ccfWI5Jo.s:1865   .text.ddr_state_machine:0000000000000710 .L0 
     /tmp/ccfWI5Jo.s:1867   .text.ddr_state_machine:0000000000000714 .L0 
     /tmp/ccfWI5Jo.s:1868   .text.ddr_state_machine:0000000000000714 .L0 
     /tmp/ccfWI5Jo.s:1870   .text.ddr_state_machine:0000000000000718 .L0 
     /tmp/ccfWI5Jo.s:1871   .text.ddr_state_machine:0000000000000718 .L0 
     /tmp/ccfWI5Jo.s:1873   .text.ddr_state_machine:000000000000071c .L0 
     /tmp/ccfWI5Jo.s:1874   .text.ddr_state_machine:000000000000071c .L0 
     /tmp/ccfWI5Jo.s:1876   .text.ddr_state_machine:0000000000000720 .L0 
     /tmp/ccfWI5Jo.s:1877   .text.ddr_state_machine:0000000000000720 .L0 
     /tmp/ccfWI5Jo.s:1879   .text.ddr_state_machine:0000000000000724 .L0 
     /tmp/ccfWI5Jo.s:1880   .text.ddr_state_machine:0000000000000724 .L0 
     /tmp/ccfWI5Jo.s:1882   .text.ddr_state_machine:0000000000000728 .L0 
     /tmp/ccfWI5Jo.s:1883   .text.ddr_state_machine:0000000000000728 .L0 
     /tmp/ccfWI5Jo.s:1885   .text.ddr_state_machine:000000000000072c .L0 
     /tmp/ccfWI5Jo.s:1886   .text.ddr_state_machine:000000000000072c .L0 
     /tmp/ccfWI5Jo.s:1889   .text.ddr_state_machine:0000000000000732 .L0 
     /tmp/ccfWI5Jo.s:1890   .text.ddr_state_machine:0000000000000732 .L0 
     /tmp/ccfWI5Jo.s:1893   .text.ddr_state_machine:0000000000000738 .L0 
     /tmp/ccfWI5Jo.s:1894   .text.ddr_state_machine:0000000000000738 .L0 
     /tmp/ccfWI5Jo.s:1896   .text.ddr_state_machine:000000000000073c .L0 
     /tmp/ccfWI5Jo.s:1897   .text.ddr_state_machine:000000000000073c .L0 
     /tmp/ccfWI5Jo.s:1899   .text.ddr_state_machine:0000000000000740 .L0 
     /tmp/ccfWI5Jo.s:1900   .text.ddr_state_machine:0000000000000740 .L0 
     /tmp/ccfWI5Jo.s:1902   .text.ddr_state_machine:0000000000000744 .L0 
     /tmp/ccfWI5Jo.s:1903   .text.ddr_state_machine:0000000000000744 .L0 
     /tmp/ccfWI5Jo.s:1906   .text.ddr_state_machine:000000000000074a .L0 
     /tmp/ccfWI5Jo.s:1907   .text.ddr_state_machine:000000000000074a .L0 
     /tmp/ccfWI5Jo.s:1909   .text.ddr_state_machine:000000000000074c .L0 
     /tmp/ccfWI5Jo.s:1911   .text.ddr_state_machine:0000000000000750 .L0 
     /tmp/ccfWI5Jo.s:1912   .text.ddr_state_machine:0000000000000750 .L0 
     /tmp/ccfWI5Jo.s:1915   .text.ddr_state_machine:0000000000000758 .L0 
     /tmp/ccfWI5Jo.s:1916   .text.ddr_state_machine:0000000000000758 .L0 
     /tmp/ccfWI5Jo.s:1920   .text.ddr_state_machine:0000000000000764 .L0 
     /tmp/ccfWI5Jo.s:1921   .text.ddr_state_machine:0000000000000764 .L0 
     /tmp/ccfWI5Jo.s:1923   .text.ddr_state_machine:0000000000000768 .L0 
     /tmp/ccfWI5Jo.s:1924   .text.ddr_state_machine:0000000000000768 .L0 
     /tmp/ccfWI5Jo.s:1926   .text.ddr_state_machine:000000000000076c .L0 
     /tmp/ccfWI5Jo.s:1927   .text.ddr_state_machine:000000000000076c .L0 
     /tmp/ccfWI5Jo.s:1929   .text.ddr_state_machine:0000000000000770 .L0 
     /tmp/ccfWI5Jo.s:1930   .text.ddr_state_machine:0000000000000770 .L0 
     /tmp/ccfWI5Jo.s:1932   .text.ddr_state_machine:0000000000000774 .L0 
     /tmp/ccfWI5Jo.s:1933   .text.ddr_state_machine:0000000000000774 .L0 
     /tmp/ccfWI5Jo.s:1935   .text.ddr_state_machine:0000000000000778 .L0 
     /tmp/ccfWI5Jo.s:1936   .text.ddr_state_machine:0000000000000778 .L0 
     /tmp/ccfWI5Jo.s:1938   .text.ddr_state_machine:000000000000077c .L0 
     /tmp/ccfWI5Jo.s:1939   .text.ddr_state_machine:000000000000077c .L0 
     /tmp/ccfWI5Jo.s:1941   .text.ddr_state_machine:0000000000000780 .L0 
     /tmp/ccfWI5Jo.s:1942   .text.ddr_state_machine:0000000000000780 .L0 
     /tmp/ccfWI5Jo.s:1944   .text.ddr_state_machine:0000000000000784 .L0 
     /tmp/ccfWI5Jo.s:1945   .text.ddr_state_machine:0000000000000784 .L0 
     /tmp/ccfWI5Jo.s:1947   .text.ddr_state_machine:0000000000000788 .L0 
     /tmp/ccfWI5Jo.s:1948   .text.ddr_state_machine:0000000000000788 .L0 
     /tmp/ccfWI5Jo.s:1950   .text.ddr_state_machine:000000000000078c .L0 
     /tmp/ccfWI5Jo.s:1951   .text.ddr_state_machine:000000000000078c .L0 
     /tmp/ccfWI5Jo.s:1953   .text.ddr_state_machine:0000000000000790 .L0 
     /tmp/ccfWI5Jo.s:1954   .text.ddr_state_machine:0000000000000790 .L0 
     /tmp/ccfWI5Jo.s:1956   .text.ddr_state_machine:0000000000000794 .L0 
     /tmp/ccfWI5Jo.s:1957   .text.ddr_state_machine:0000000000000794 .L0 
     /tmp/ccfWI5Jo.s:1959   .text.ddr_state_machine:0000000000000798 .L0 
     /tmp/ccfWI5Jo.s:1960   .text.ddr_state_machine:0000000000000798 .L0 
     /tmp/ccfWI5Jo.s:1962   .text.ddr_state_machine:000000000000079c .L0 
     /tmp/ccfWI5Jo.s:1963   .text.ddr_state_machine:000000000000079c .L0 
     /tmp/ccfWI5Jo.s:1965   .text.ddr_state_machine:00000000000007a0 .L0 
     /tmp/ccfWI5Jo.s:1966   .text.ddr_state_machine:00000000000007a0 .L0 
     /tmp/ccfWI5Jo.s:1968   .text.ddr_state_machine:00000000000007a4 .L0 
     /tmp/ccfWI5Jo.s:1969   .text.ddr_state_machine:00000000000007a4 .L0 
     /tmp/ccfWI5Jo.s:1971   .text.ddr_state_machine:00000000000007a8 .L0 
     /tmp/ccfWI5Jo.s:1972   .text.ddr_state_machine:00000000000007a8 .L0 
     /tmp/ccfWI5Jo.s:1974   .text.ddr_state_machine:00000000000007ac .L0 
     /tmp/ccfWI5Jo.s:1975   .text.ddr_state_machine:00000000000007ac .L0 
     /tmp/ccfWI5Jo.s:1977   .text.ddr_state_machine:00000000000007b0 .L0 
     /tmp/ccfWI5Jo.s:1978   .text.ddr_state_machine:00000000000007b0 .L0 
     /tmp/ccfWI5Jo.s:1980   .text.ddr_state_machine:00000000000007b4 .L0 
     /tmp/ccfWI5Jo.s:1981   .text.ddr_state_machine:00000000000007b4 .L0 
     /tmp/ccfWI5Jo.s:1983   .text.ddr_state_machine:00000000000007b8 .L0 
     /tmp/ccfWI5Jo.s:1984   .text.ddr_state_machine:00000000000007b8 .L0 
     /tmp/ccfWI5Jo.s:1986   .text.ddr_state_machine:00000000000007bc .L0 
     /tmp/ccfWI5Jo.s:1987   .text.ddr_state_machine:00000000000007bc .L0 
     /tmp/ccfWI5Jo.s:1989   .text.ddr_state_machine:00000000000007c0 .L0 
     /tmp/ccfWI5Jo.s:1990   .text.ddr_state_machine:00000000000007c0 .L0 
     /tmp/ccfWI5Jo.s:1992   .text.ddr_state_machine:00000000000007c4 .L0 
     /tmp/ccfWI5Jo.s:1993   .text.ddr_state_machine:00000000000007c4 .L0 
     /tmp/ccfWI5Jo.s:1995   .text.ddr_state_machine:00000000000007c8 .L0 
     /tmp/ccfWI5Jo.s:1996   .text.ddr_state_machine:00000000000007c8 .L0 
     /tmp/ccfWI5Jo.s:1998   .text.ddr_state_machine:00000000000007cc .L0 
     /tmp/ccfWI5Jo.s:1999   .text.ddr_state_machine:00000000000007cc .L0 
     /tmp/ccfWI5Jo.s:2001   .text.ddr_state_machine:00000000000007d0 .L0 
     /tmp/ccfWI5Jo.s:2002   .text.ddr_state_machine:00000000000007d0 .L0 
     /tmp/ccfWI5Jo.s:2004   .text.ddr_state_machine:00000000000007d4 .L0 
     /tmp/ccfWI5Jo.s:2005   .text.ddr_state_machine:00000000000007d4 .L0 
     /tmp/ccfWI5Jo.s:2007   .text.ddr_state_machine:00000000000007d8 .L0 
     /tmp/ccfWI5Jo.s:2008   .text.ddr_state_machine:00000000000007d8 .L0 
     /tmp/ccfWI5Jo.s:2011   .text.ddr_state_machine:00000000000007e0 .L0 
     /tmp/ccfWI5Jo.s:2012   .text.ddr_state_machine:00000000000007e0 .L0 
     /tmp/ccfWI5Jo.s:2014   .text.ddr_state_machine:00000000000007e4 .L0 
     /tmp/ccfWI5Jo.s:2015   .text.ddr_state_machine:00000000000007e4 .L0 
     /tmp/ccfWI5Jo.s:2017   .text.ddr_state_machine:00000000000007e8 .L0 
     /tmp/ccfWI5Jo.s:2018   .text.ddr_state_machine:00000000000007e8 .L0 
     /tmp/ccfWI5Jo.s:2020   .text.ddr_state_machine:00000000000007ec .L0 
     /tmp/ccfWI5Jo.s:2021   .text.ddr_state_machine:00000000000007ec .L0 
     /tmp/ccfWI5Jo.s:2023   .text.ddr_state_machine:00000000000007f0 .L0 
     /tmp/ccfWI5Jo.s:2024   .text.ddr_state_machine:00000000000007f0 .L0 
     /tmp/ccfWI5Jo.s:2026   .text.ddr_state_machine:00000000000007f4 .L0 
     /tmp/ccfWI5Jo.s:2027   .text.ddr_state_machine:00000000000007f4 .L0 
     /tmp/ccfWI5Jo.s:2029   .text.ddr_state_machine:00000000000007f8 .L0 
     /tmp/ccfWI5Jo.s:2030   .text.ddr_state_machine:00000000000007f8 .L0 
     /tmp/ccfWI5Jo.s:2032   .text.ddr_state_machine:00000000000007fc .L0 
     /tmp/ccfWI5Jo.s:2033   .text.ddr_state_machine:00000000000007fc .L0 
     /tmp/ccfWI5Jo.s:2035   .text.ddr_state_machine:0000000000000800 .L0 
     /tmp/ccfWI5Jo.s:2036   .text.ddr_state_machine:0000000000000800 .L0 
     /tmp/ccfWI5Jo.s:2038   .text.ddr_state_machine:0000000000000804 .L0 
     /tmp/ccfWI5Jo.s:2039   .text.ddr_state_machine:0000000000000804 .L0 
     /tmp/ccfWI5Jo.s:2041   .text.ddr_state_machine:0000000000000808 .L0 
     /tmp/ccfWI5Jo.s:2042   .text.ddr_state_machine:0000000000000808 .L0 
     /tmp/ccfWI5Jo.s:2044   .text.ddr_state_machine:000000000000080c .L0 
     /tmp/ccfWI5Jo.s:2045   .text.ddr_state_machine:000000000000080c .L0 
     /tmp/ccfWI5Jo.s:2047   .text.ddr_state_machine:0000000000000810 .L0 
     /tmp/ccfWI5Jo.s:2048   .text.ddr_state_machine:0000000000000810 .L0 
     /tmp/ccfWI5Jo.s:2050   .text.ddr_state_machine:0000000000000814 .L0 
     /tmp/ccfWI5Jo.s:2051   .text.ddr_state_machine:0000000000000814 .L0 
     /tmp/ccfWI5Jo.s:2054   .text.ddr_state_machine:000000000000081c .L0 
     /tmp/ccfWI5Jo.s:2055   .text.ddr_state_machine:000000000000081c .L0 
     /tmp/ccfWI5Jo.s:2057   .text.ddr_state_machine:0000000000000820 .L0 
     /tmp/ccfWI5Jo.s:2058   .text.ddr_state_machine:0000000000000820 .L0 
     /tmp/ccfWI5Jo.s:2060   .text.ddr_state_machine:0000000000000824 .L0 
     /tmp/ccfWI5Jo.s:2061   .text.ddr_state_machine:0000000000000824 .L0 
     /tmp/ccfWI5Jo.s:2063   .text.ddr_state_machine:0000000000000828 .L0 
     /tmp/ccfWI5Jo.s:2064   .text.ddr_state_machine:0000000000000828 .L0 
     /tmp/ccfWI5Jo.s:2066   .text.ddr_state_machine:000000000000082c .L0 
     /tmp/ccfWI5Jo.s:2067   .text.ddr_state_machine:000000000000082c .L0 
     /tmp/ccfWI5Jo.s:2069   .text.ddr_state_machine:0000000000000830 .L0 
     /tmp/ccfWI5Jo.s:2070   .text.ddr_state_machine:0000000000000830 .L0 
     /tmp/ccfWI5Jo.s:2072   .text.ddr_state_machine:0000000000000834 .L0 
     /tmp/ccfWI5Jo.s:2073   .text.ddr_state_machine:0000000000000834 .L0 
     /tmp/ccfWI5Jo.s:2075   .text.ddr_state_machine:0000000000000838 .L0 
     /tmp/ccfWI5Jo.s:2076   .text.ddr_state_machine:0000000000000838 .L0 
     /tmp/ccfWI5Jo.s:2078   .text.ddr_state_machine:000000000000083c .L0 
     /tmp/ccfWI5Jo.s:2079   .text.ddr_state_machine:000000000000083c .L0 
     /tmp/ccfWI5Jo.s:2081   .text.ddr_state_machine:0000000000000840 .L0 
     /tmp/ccfWI5Jo.s:2082   .text.ddr_state_machine:0000000000000840 .L0 
     /tmp/ccfWI5Jo.s:2084   .text.ddr_state_machine:0000000000000844 .L0 
     /tmp/ccfWI5Jo.s:2085   .text.ddr_state_machine:0000000000000844 .L0 
     /tmp/ccfWI5Jo.s:2087   .text.ddr_state_machine:0000000000000848 .L0 
     /tmp/ccfWI5Jo.s:2088   .text.ddr_state_machine:0000000000000848 .L0 
     /tmp/ccfWI5Jo.s:2090   .text.ddr_state_machine:000000000000084c .L0 
     /tmp/ccfWI5Jo.s:2091   .text.ddr_state_machine:000000000000084c .L0 
     /tmp/ccfWI5Jo.s:2093   .text.ddr_state_machine:0000000000000850 .L0 
     /tmp/ccfWI5Jo.s:2094   .text.ddr_state_machine:0000000000000850 .L0 
     /tmp/ccfWI5Jo.s:2097   .text.ddr_state_machine:0000000000000858 .L0 
     /tmp/ccfWI5Jo.s:2098   .text.ddr_state_machine:0000000000000858 .L0 
     /tmp/ccfWI5Jo.s:2100   .text.ddr_state_machine:000000000000085c .L0 
     /tmp/ccfWI5Jo.s:2101   .text.ddr_state_machine:000000000000085c .L0 
     /tmp/ccfWI5Jo.s:2103   .text.ddr_state_machine:0000000000000860 .L0 
     /tmp/ccfWI5Jo.s:2104   .text.ddr_state_machine:0000000000000860 .L0 
     /tmp/ccfWI5Jo.s:2106   .text.ddr_state_machine:0000000000000864 .L0 
     /tmp/ccfWI5Jo.s:2107   .text.ddr_state_machine:0000000000000864 .L0 
     /tmp/ccfWI5Jo.s:2110   .text.ddr_state_machine:000000000000086c .L0 
     /tmp/ccfWI5Jo.s:2111   .text.ddr_state_machine:000000000000086c .L0 
     /tmp/ccfWI5Jo.s:2113   .text.ddr_state_machine:0000000000000870 .L0 
     /tmp/ccfWI5Jo.s:2114   .text.ddr_state_machine:0000000000000870 .L0 
     /tmp/ccfWI5Jo.s:2116   .text.ddr_state_machine:0000000000000874 .L0 
     /tmp/ccfWI5Jo.s:2117   .text.ddr_state_machine:0000000000000874 .L0 
     /tmp/ccfWI5Jo.s:2119   .text.ddr_state_machine:0000000000000878 .L0 
     /tmp/ccfWI5Jo.s:2120   .text.ddr_state_machine:0000000000000878 .L0 
     /tmp/ccfWI5Jo.s:2122   .text.ddr_state_machine:000000000000087c .L0 
     /tmp/ccfWI5Jo.s:2123   .text.ddr_state_machine:000000000000087c .L0 
     /tmp/ccfWI5Jo.s:2126   .text.ddr_state_machine:0000000000000882 .L0 
     /tmp/ccfWI5Jo.s:2127   .text.ddr_state_machine:0000000000000882 .L0 
     /tmp/ccfWI5Jo.s:2129   .text.ddr_state_machine:0000000000000886 .L0 
     /tmp/ccfWI5Jo.s:2130   .text.ddr_state_machine:0000000000000886 .L0 
     /tmp/ccfWI5Jo.s:2132   .text.ddr_state_machine:000000000000088a .L0 
     /tmp/ccfWI5Jo.s:2133   .text.ddr_state_machine:000000000000088a .L0 
     /tmp/ccfWI5Jo.s:2135   .text.ddr_state_machine:000000000000088e .L0 
     /tmp/ccfWI5Jo.s:2136   .text.ddr_state_machine:000000000000088e .L0 
     /tmp/ccfWI5Jo.s:2138   .text.ddr_state_machine:0000000000000892 .L0 
     /tmp/ccfWI5Jo.s:2139   .text.ddr_state_machine:0000000000000892 .L0 
     /tmp/ccfWI5Jo.s:2141   .text.ddr_state_machine:0000000000000896 .L0 
     /tmp/ccfWI5Jo.s:2142   .text.ddr_state_machine:0000000000000896 .L0 
     /tmp/ccfWI5Jo.s:2144   .text.ddr_state_machine:000000000000089a .L0 
     /tmp/ccfWI5Jo.s:2145   .text.ddr_state_machine:000000000000089a .L0 
     /tmp/ccfWI5Jo.s:2147   .text.ddr_state_machine:000000000000089e .L0 
     /tmp/ccfWI5Jo.s:2148   .text.ddr_state_machine:000000000000089e .L0 
     /tmp/ccfWI5Jo.s:2150   .text.ddr_state_machine:00000000000008a2 .L0 
     /tmp/ccfWI5Jo.s:2151   .text.ddr_state_machine:00000000000008a2 .L0 
     /tmp/ccfWI5Jo.s:2153   .text.ddr_state_machine:00000000000008a6 .L0 
     /tmp/ccfWI5Jo.s:2154   .text.ddr_state_machine:00000000000008a6 .L0 
     /tmp/ccfWI5Jo.s:2156   .text.ddr_state_machine:00000000000008aa .L0 
     /tmp/ccfWI5Jo.s:2157   .text.ddr_state_machine:00000000000008aa .L0 
     /tmp/ccfWI5Jo.s:2159   .text.ddr_state_machine:00000000000008ae .L0 
     /tmp/ccfWI5Jo.s:2160   .text.ddr_state_machine:00000000000008ae .L0 
     /tmp/ccfWI5Jo.s:2162   .text.ddr_state_machine:00000000000008b2 .L0 
     /tmp/ccfWI5Jo.s:2163   .text.ddr_state_machine:00000000000008b2 .L0 
     /tmp/ccfWI5Jo.s:2165   .text.ddr_state_machine:00000000000008b6 .L0 
     /tmp/ccfWI5Jo.s:2166   .text.ddr_state_machine:00000000000008b6 .L0 
     /tmp/ccfWI5Jo.s:2168   .text.ddr_state_machine:00000000000008ba .L0 
     /tmp/ccfWI5Jo.s:2169   .text.ddr_state_machine:00000000000008ba .L0 
     /tmp/ccfWI5Jo.s:2171   .text.ddr_state_machine:00000000000008be .L0 
     /tmp/ccfWI5Jo.s:2172   .text.ddr_state_machine:00000000000008be .L0 
     /tmp/ccfWI5Jo.s:2174   .text.ddr_state_machine:00000000000008c2 .L0 
     /tmp/ccfWI5Jo.s:2175   .text.ddr_state_machine:00000000000008c2 .L0 
     /tmp/ccfWI5Jo.s:2177   .text.ddr_state_machine:00000000000008c6 .L0 
     /tmp/ccfWI5Jo.s:2178   .text.ddr_state_machine:00000000000008c6 .L0 
     /tmp/ccfWI5Jo.s:2181   .text.ddr_state_machine:00000000000008cc .L0 
     /tmp/ccfWI5Jo.s:2182   .text.ddr_state_machine:00000000000008cc .L0 
     /tmp/ccfWI5Jo.s:2184   .text.ddr_state_machine:00000000000008d0 .L0 
     /tmp/ccfWI5Jo.s:2185   .text.ddr_state_machine:00000000000008d0 .L0 
     /tmp/ccfWI5Jo.s:2187   .text.ddr_state_machine:00000000000008d4 .L0 
     /tmp/ccfWI5Jo.s:2188   .text.ddr_state_machine:00000000000008d4 .L0 
     /tmp/ccfWI5Jo.s:2190   .text.ddr_state_machine:00000000000008d8 .L0 
     /tmp/ccfWI5Jo.s:2191   .text.ddr_state_machine:00000000000008d8 .L0 
     /tmp/ccfWI5Jo.s:2193   .text.ddr_state_machine:00000000000008dc .L0 
     /tmp/ccfWI5Jo.s:2194   .text.ddr_state_machine:00000000000008dc .L0 
     /tmp/ccfWI5Jo.s:2196   .text.ddr_state_machine:00000000000008e0 .L0 
     /tmp/ccfWI5Jo.s:2197   .text.ddr_state_machine:00000000000008e0 .L0 
     /tmp/ccfWI5Jo.s:2199   .text.ddr_state_machine:00000000000008e4 .L0 
     /tmp/ccfWI5Jo.s:2200   .text.ddr_state_machine:00000000000008e4 .L0 
     /tmp/ccfWI5Jo.s:2202   .text.ddr_state_machine:00000000000008e8 .L0 
     /tmp/ccfWI5Jo.s:2203   .text.ddr_state_machine:00000000000008e8 .L0 
     /tmp/ccfWI5Jo.s:2205   .text.ddr_state_machine:00000000000008ec .L0 
     /tmp/ccfWI5Jo.s:2206   .text.ddr_state_machine:00000000000008ec .L0 
     /tmp/ccfWI5Jo.s:2208   .text.ddr_state_machine:00000000000008f0 .L0 
     /tmp/ccfWI5Jo.s:2209   .text.ddr_state_machine:00000000000008f0 .L0 
     /tmp/ccfWI5Jo.s:2211   .text.ddr_state_machine:00000000000008f4 .L0 
     /tmp/ccfWI5Jo.s:2212   .text.ddr_state_machine:00000000000008f4 .L0 
     /tmp/ccfWI5Jo.s:2214   .text.ddr_state_machine:00000000000008f8 .L0 
     /tmp/ccfWI5Jo.s:2215   .text.ddr_state_machine:00000000000008f8 .L0 
     /tmp/ccfWI5Jo.s:2217   .text.ddr_state_machine:00000000000008fc .L0 
     /tmp/ccfWI5Jo.s:2218   .text.ddr_state_machine:00000000000008fc .L0 
     /tmp/ccfWI5Jo.s:2220   .text.ddr_state_machine:0000000000000900 .L0 
     /tmp/ccfWI5Jo.s:2221   .text.ddr_state_machine:0000000000000900 .L0 
     /tmp/ccfWI5Jo.s:2223   .text.ddr_state_machine:0000000000000904 .L0 
     /tmp/ccfWI5Jo.s:2224   .text.ddr_state_machine:0000000000000904 .L0 
     /tmp/ccfWI5Jo.s:2226   .text.ddr_state_machine:0000000000000908 .L0 
     /tmp/ccfWI5Jo.s:2227   .text.ddr_state_machine:0000000000000908 .L0 
     /tmp/ccfWI5Jo.s:2229   .text.ddr_state_machine:000000000000090c .L0 
     /tmp/ccfWI5Jo.s:2230   .text.ddr_state_machine:000000000000090c .L0 
     /tmp/ccfWI5Jo.s:2232   .text.ddr_state_machine:0000000000000910 .L0 
     /tmp/ccfWI5Jo.s:2233   .text.ddr_state_machine:0000000000000910 .L0 
     /tmp/ccfWI5Jo.s:2235   .text.ddr_state_machine:0000000000000914 .L0 
     /tmp/ccfWI5Jo.s:2236   .text.ddr_state_machine:0000000000000914 .L0 
     /tmp/ccfWI5Jo.s:2238   .text.ddr_state_machine:0000000000000918 .L0 
     /tmp/ccfWI5Jo.s:2239   .text.ddr_state_machine:0000000000000918 .L0 
     /tmp/ccfWI5Jo.s:2241   .text.ddr_state_machine:000000000000091c .L0 
     /tmp/ccfWI5Jo.s:2242   .text.ddr_state_machine:000000000000091c .L0 
     /tmp/ccfWI5Jo.s:2244   .text.ddr_state_machine:0000000000000920 .L0 
     /tmp/ccfWI5Jo.s:2245   .text.ddr_state_machine:0000000000000920 .L0 
     /tmp/ccfWI5Jo.s:2247   .text.ddr_state_machine:0000000000000924 .L0 
     /tmp/ccfWI5Jo.s:2248   .text.ddr_state_machine:0000000000000924 .L0 
     /tmp/ccfWI5Jo.s:2251   .text.ddr_state_machine:000000000000092c .L0 
     /tmp/ccfWI5Jo.s:2252   .text.ddr_state_machine:000000000000092c .L0 
     /tmp/ccfWI5Jo.s:2255   .text.ddr_state_machine:0000000000000932 .L0 
     /tmp/ccfWI5Jo.s:2256   .text.ddr_state_machine:0000000000000932 .L0 
     /tmp/ccfWI5Jo.s:2258   .text.ddr_state_machine:0000000000000936 .L0 
     /tmp/ccfWI5Jo.s:2259   .text.ddr_state_machine:0000000000000936 .L0 
     /tmp/ccfWI5Jo.s:2261   .text.ddr_state_machine:000000000000093a .L0 
     /tmp/ccfWI5Jo.s:2262   .text.ddr_state_machine:000000000000093a .L0 
     /tmp/ccfWI5Jo.s:2264   .text.ddr_state_machine:000000000000093e .L0 
     /tmp/ccfWI5Jo.s:2265   .text.ddr_state_machine:000000000000093e .L0 
     /tmp/ccfWI5Jo.s:2267   .text.ddr_state_machine:0000000000000942 .L0 
     /tmp/ccfWI5Jo.s:2268   .text.ddr_state_machine:0000000000000942 .L0 
     /tmp/ccfWI5Jo.s:2270   .text.ddr_state_machine:0000000000000946 .L0 
     /tmp/ccfWI5Jo.s:2271   .text.ddr_state_machine:0000000000000946 .L0 
     /tmp/ccfWI5Jo.s:2273   .text.ddr_state_machine:000000000000094a .L0 
     /tmp/ccfWI5Jo.s:2274   .text.ddr_state_machine:000000000000094a .L0 
     /tmp/ccfWI5Jo.s:2276   .text.ddr_state_machine:000000000000094e .L0 
     /tmp/ccfWI5Jo.s:2277   .text.ddr_state_machine:000000000000094e .L0 
     /tmp/ccfWI5Jo.s:2279   .text.ddr_state_machine:0000000000000952 .L0 
     /tmp/ccfWI5Jo.s:2280   .text.ddr_state_machine:0000000000000952 .L0 
     /tmp/ccfWI5Jo.s:2283   .text.ddr_state_machine:0000000000000958 .L0 
     /tmp/ccfWI5Jo.s:2284   .text.ddr_state_machine:0000000000000958 .L0 
     /tmp/ccfWI5Jo.s:2286   .text.ddr_state_machine:000000000000095c .L0 
     /tmp/ccfWI5Jo.s:2287   .text.ddr_state_machine:000000000000095c .L0 
     /tmp/ccfWI5Jo.s:2289   .text.ddr_state_machine:0000000000000960 .L0 
     /tmp/ccfWI5Jo.s:2290   .text.ddr_state_machine:0000000000000960 .L0 
     /tmp/ccfWI5Jo.s:2292   .text.ddr_state_machine:0000000000000964 .L0 
     /tmp/ccfWI5Jo.s:2293   .text.ddr_state_machine:0000000000000964 .L0 
     /tmp/ccfWI5Jo.s:2295   .text.ddr_state_machine:0000000000000968 .L0 
     /tmp/ccfWI5Jo.s:2296   .text.ddr_state_machine:0000000000000968 .L0 
     /tmp/ccfWI5Jo.s:2298   .text.ddr_state_machine:000000000000096c .L0 
     /tmp/ccfWI5Jo.s:2299   .text.ddr_state_machine:000000000000096c .L0 
     /tmp/ccfWI5Jo.s:2301   .text.ddr_state_machine:0000000000000970 .L0 
     /tmp/ccfWI5Jo.s:2302   .text.ddr_state_machine:0000000000000970 .L0 
     /tmp/ccfWI5Jo.s:2304   .text.ddr_state_machine:0000000000000974 .L0 
     /tmp/ccfWI5Jo.s:2305   .text.ddr_state_machine:0000000000000974 .L0 
     /tmp/ccfWI5Jo.s:2307   .text.ddr_state_machine:0000000000000978 .L0 
     /tmp/ccfWI5Jo.s:2308   .text.ddr_state_machine:0000000000000978 .L0 
     /tmp/ccfWI5Jo.s:2312   .text.ddr_state_machine:0000000000000980 .L0 
     /tmp/ccfWI5Jo.s:2313   .text.ddr_state_machine:0000000000000980 .L0 
     /tmp/ccfWI5Jo.s:2315   .text.ddr_state_machine:0000000000000984 .L0 
     /tmp/ccfWI5Jo.s:2316   .text.ddr_state_machine:0000000000000984 .L0 
     /tmp/ccfWI5Jo.s:2318   .text.ddr_state_machine:0000000000000988 .L0 
     /tmp/ccfWI5Jo.s:2319   .text.ddr_state_machine:0000000000000988 .L0 
     /tmp/ccfWI5Jo.s:2321   .text.ddr_state_machine:000000000000098c .L0 
     /tmp/ccfWI5Jo.s:2322   .text.ddr_state_machine:000000000000098c .L0 
     /tmp/ccfWI5Jo.s:2324   .text.ddr_state_machine:0000000000000990 .L0 
     /tmp/ccfWI5Jo.s:2325   .text.ddr_state_machine:0000000000000990 .L0 
     /tmp/ccfWI5Jo.s:2327   .text.ddr_state_machine:0000000000000994 .L0 
     /tmp/ccfWI5Jo.s:2328   .text.ddr_state_machine:0000000000000994 .L0 
     /tmp/ccfWI5Jo.s:2330   .text.ddr_state_machine:0000000000000998 .L0 
     /tmp/ccfWI5Jo.s:2331   .text.ddr_state_machine:0000000000000998 .L0 
     /tmp/ccfWI5Jo.s:2333   .text.ddr_state_machine:000000000000099c .L0 
     /tmp/ccfWI5Jo.s:2334   .text.ddr_state_machine:000000000000099c .L0 
     /tmp/ccfWI5Jo.s:2336   .text.ddr_state_machine:000000000000099e .L0 
     /tmp/ccfWI5Jo.s:2337   .text.ddr_state_machine:000000000000099e .L0 
     /tmp/ccfWI5Jo.s:2339   .text.ddr_state_machine:00000000000009a0 .L0 
     /tmp/ccfWI5Jo.s:2340   .text.ddr_state_machine:00000000000009a0 .L0 
     /tmp/ccfWI5Jo.s:2342   .text.ddr_state_machine:00000000000009a4 .L0 
     /tmp/ccfWI5Jo.s:2343   .text.ddr_state_machine:00000000000009a4 .L0 
     /tmp/ccfWI5Jo.s:2345   .text.ddr_state_machine:00000000000009a6 .L0 
     /tmp/ccfWI5Jo.s:2346   .text.ddr_state_machine:00000000000009a6 .L0 
     /tmp/ccfWI5Jo.s:2349   .text.ddr_state_machine:00000000000009ac .L0 
     /tmp/ccfWI5Jo.s:2350   .text.ddr_state_machine:00000000000009ac .L0 
     /tmp/ccfWI5Jo.s:2352   .text.ddr_state_machine:00000000000009b0 .L0 
     /tmp/ccfWI5Jo.s:2353   .text.ddr_state_machine:00000000000009b0 .L0 
     /tmp/ccfWI5Jo.s:2355   .text.ddr_state_machine:00000000000009b4 .L0 
     /tmp/ccfWI5Jo.s:2356   .text.ddr_state_machine:00000000000009b4 .L0 
     /tmp/ccfWI5Jo.s:2358   .text.ddr_state_machine:00000000000009b8 .L0 
     /tmp/ccfWI5Jo.s:2359   .text.ddr_state_machine:00000000000009b8 .L0 
     /tmp/ccfWI5Jo.s:2361   .text.ddr_state_machine:00000000000009bc .L0 
     /tmp/ccfWI5Jo.s:2362   .text.ddr_state_machine:00000000000009bc .L0 
     /tmp/ccfWI5Jo.s:2364   .text.ddr_state_machine:00000000000009c0 .L0 
     /tmp/ccfWI5Jo.s:2365   .text.ddr_state_machine:00000000000009c0 .L0 
     /tmp/ccfWI5Jo.s:2369   .text.ddr_state_machine:00000000000009c8 .L0 
     /tmp/ccfWI5Jo.s:2370   .text.ddr_state_machine:00000000000009c8 .L0 
     /tmp/ccfWI5Jo.s:2372   .text.ddr_state_machine:00000000000009cc .L0 
     /tmp/ccfWI5Jo.s:2373   .text.ddr_state_machine:00000000000009cc .L0 
     /tmp/ccfWI5Jo.s:2375   .text.ddr_state_machine:00000000000009d0 .L0 
     /tmp/ccfWI5Jo.s:2376   .text.ddr_state_machine:00000000000009d0 .L0 
     /tmp/ccfWI5Jo.s:2378   .text.ddr_state_machine:00000000000009d4 .L0 
     /tmp/ccfWI5Jo.s:2379   .text.ddr_state_machine:00000000000009d4 .L0 
     /tmp/ccfWI5Jo.s:2381   .text.ddr_state_machine:00000000000009d8 .L0 
     /tmp/ccfWI5Jo.s:2382   .text.ddr_state_machine:00000000000009d8 .L0 
     /tmp/ccfWI5Jo.s:2384   .text.ddr_state_machine:00000000000009dc .L0 
     /tmp/ccfWI5Jo.s:2385   .text.ddr_state_machine:00000000000009dc .L0 
     /tmp/ccfWI5Jo.s:2387   .text.ddr_state_machine:00000000000009e0 .L0 
     /tmp/ccfWI5Jo.s:2388   .text.ddr_state_machine:00000000000009e0 .L0 
     /tmp/ccfWI5Jo.s:2390   .text.ddr_state_machine:00000000000009e4 .L0 
     /tmp/ccfWI5Jo.s:2391   .text.ddr_state_machine:00000000000009e4 .L0 
     /tmp/ccfWI5Jo.s:2393   .text.ddr_state_machine:00000000000009e8 .L0 
     /tmp/ccfWI5Jo.s:2394   .text.ddr_state_machine:00000000000009e8 .L0 
     /tmp/ccfWI5Jo.s:2396   .text.ddr_state_machine:00000000000009ec .L0 
     /tmp/ccfWI5Jo.s:2397   .text.ddr_state_machine:00000000000009ec .L0 
     /tmp/ccfWI5Jo.s:2399   .text.ddr_state_machine:00000000000009f0 .L0 
     /tmp/ccfWI5Jo.s:2400   .text.ddr_state_machine:00000000000009f0 .L0 
     /tmp/ccfWI5Jo.s:2402   .text.ddr_state_machine:00000000000009f4 .L0 
     /tmp/ccfWI5Jo.s:2403   .text.ddr_state_machine:00000000000009f4 .L0 
     /tmp/ccfWI5Jo.s:2405   .text.ddr_state_machine:00000000000009f8 .L0 
     /tmp/ccfWI5Jo.s:2406   .text.ddr_state_machine:00000000000009f8 .L0 
     /tmp/ccfWI5Jo.s:2408   .text.ddr_state_machine:00000000000009fc .L0 
     /tmp/ccfWI5Jo.s:2409   .text.ddr_state_machine:00000000000009fc .L0 
     /tmp/ccfWI5Jo.s:2411   .text.ddr_state_machine:0000000000000a00 .L0 
     /tmp/ccfWI5Jo.s:2412   .text.ddr_state_machine:0000000000000a00 .L0 
     /tmp/ccfWI5Jo.s:2414   .text.ddr_state_machine:0000000000000a04 .L0 
     /tmp/ccfWI5Jo.s:2415   .text.ddr_state_machine:0000000000000a04 .L0 
     /tmp/ccfWI5Jo.s:2417   .text.ddr_state_machine:0000000000000a08 .L0 
     /tmp/ccfWI5Jo.s:2418   .text.ddr_state_machine:0000000000000a08 .L0 
     /tmp/ccfWI5Jo.s:2420   .text.ddr_state_machine:0000000000000a0c .L0 
     /tmp/ccfWI5Jo.s:2421   .text.ddr_state_machine:0000000000000a0c .L0 
     /tmp/ccfWI5Jo.s:2423   .text.ddr_state_machine:0000000000000a10 .L0 
     /tmp/ccfWI5Jo.s:2424   .text.ddr_state_machine:0000000000000a10 .L0 
     /tmp/ccfWI5Jo.s:2426   .text.ddr_state_machine:0000000000000a14 .L0 
     /tmp/ccfWI5Jo.s:2427   .text.ddr_state_machine:0000000000000a14 .L0 
     /tmp/ccfWI5Jo.s:2429   .text.ddr_state_machine:0000000000000a18 .L0 
     /tmp/ccfWI5Jo.s:2430   .text.ddr_state_machine:0000000000000a18 .L0 
     /tmp/ccfWI5Jo.s:2432   .text.ddr_state_machine:0000000000000a1c .L0 
     /tmp/ccfWI5Jo.s:2433   .text.ddr_state_machine:0000000000000a1c .L0 
     /tmp/ccfWI5Jo.s:2435   .text.ddr_state_machine:0000000000000a20 .L0 
     /tmp/ccfWI5Jo.s:2436   .text.ddr_state_machine:0000000000000a20 .L0 
     /tmp/ccfWI5Jo.s:2438   .text.ddr_state_machine:0000000000000a24 .L0 
     /tmp/ccfWI5Jo.s:2439   .text.ddr_state_machine:0000000000000a24 .L0 
     /tmp/ccfWI5Jo.s:2441   .text.ddr_state_machine:0000000000000a26 .L0 
     /tmp/ccfWI5Jo.s:2443   .text.ddr_state_machine:0000000000000a2a .L0 
     /tmp/ccfWI5Jo.s:2444   .text.ddr_state_machine:0000000000000a2a .L0 
     /tmp/ccfWI5Jo.s:2447   .text.ddr_state_machine:0000000000000a32 .L0 
     /tmp/ccfWI5Jo.s:2448   .text.ddr_state_machine:0000000000000a32 .L0 
     /tmp/ccfWI5Jo.s:2450   .text.ddr_state_machine:0000000000000a36 .L0 
     /tmp/ccfWI5Jo.s:2451   .text.ddr_state_machine:0000000000000a36 .L0 
     /tmp/ccfWI5Jo.s:2453   .text.ddr_state_machine:0000000000000a3a .L0 
     /tmp/ccfWI5Jo.s:2454   .text.ddr_state_machine:0000000000000a3a .L0 
     /tmp/ccfWI5Jo.s:2456   .text.ddr_state_machine:0000000000000a3e .L0 
     /tmp/ccfWI5Jo.s:2457   .text.ddr_state_machine:0000000000000a3e .L0 
     /tmp/ccfWI5Jo.s:2462   .text.ddr_state_machine:0000000000000a46 .L0 
     /tmp/ccfWI5Jo.s:2463   .text.ddr_state_machine:0000000000000a46 .L0 
     /tmp/ccfWI5Jo.s:2465   .text.ddr_state_machine:0000000000000a4a .L0 
     /tmp/ccfWI5Jo.s:2466   .text.ddr_state_machine:0000000000000a4a .L0 
     /tmp/ccfWI5Jo.s:2468   .text.ddr_state_machine:0000000000000a4e .L0 
     /tmp/ccfWI5Jo.s:2469   .text.ddr_state_machine:0000000000000a4e .L0 
     /tmp/ccfWI5Jo.s:2471   .text.ddr_state_machine:0000000000000a50 .L0 
     /tmp/ccfWI5Jo.s:2472   .text.ddr_state_machine:0000000000000a50 .L0 
     /tmp/ccfWI5Jo.s:2474   .text.ddr_state_machine:0000000000000a54 .L0 
     /tmp/ccfWI5Jo.s:2475   .text.ddr_state_machine:0000000000000a54 .L0 
     /tmp/ccfWI5Jo.s:2477   .text.ddr_state_machine:0000000000000a58 .L0 
     /tmp/ccfWI5Jo.s:2478   .text.ddr_state_machine:0000000000000a58 .L0 
     /tmp/ccfWI5Jo.s:2480   .text.ddr_state_machine:0000000000000a5c .L0 
     /tmp/ccfWI5Jo.s:2481   .text.ddr_state_machine:0000000000000a5c .L0 
     /tmp/ccfWI5Jo.s:2483   .text.ddr_state_machine:0000000000000a60 .L0 
     /tmp/ccfWI5Jo.s:2484   .text.ddr_state_machine:0000000000000a60 .L0 
     /tmp/ccfWI5Jo.s:2486   .text.ddr_state_machine:0000000000000a64 .L0 
     /tmp/ccfWI5Jo.s:2487   .text.ddr_state_machine:0000000000000a64 .L0 
     /tmp/ccfWI5Jo.s:2489   .text.ddr_state_machine:0000000000000a68 .L0 
     /tmp/ccfWI5Jo.s:2490   .text.ddr_state_machine:0000000000000a68 .L0 
     /tmp/ccfWI5Jo.s:2492   .text.ddr_state_machine:0000000000000a6c .L0 
     /tmp/ccfWI5Jo.s:2493   .text.ddr_state_machine:0000000000000a6c .L0 
     /tmp/ccfWI5Jo.s:2495   .text.ddr_state_machine:0000000000000a70 .L0 
     /tmp/ccfWI5Jo.s:2496   .text.ddr_state_machine:0000000000000a70 .L0 
     /tmp/ccfWI5Jo.s:2498   .text.ddr_state_machine:0000000000000a72 .L0 
     /tmp/ccfWI5Jo.s:2499   .text.ddr_state_machine:0000000000000a72 .L0 
     /tmp/ccfWI5Jo.s:2503   .text.ddr_state_machine:0000000000000a7a .L0 
     /tmp/ccfWI5Jo.s:2504   .text.ddr_state_machine:0000000000000a7a .L0 
     /tmp/ccfWI5Jo.s:2506   .text.ddr_state_machine:0000000000000a7e .L0 
     /tmp/ccfWI5Jo.s:2507   .text.ddr_state_machine:0000000000000a7e .L0 
     /tmp/ccfWI5Jo.s:2509   .text.ddr_state_machine:0000000000000a82 .L0 
     /tmp/ccfWI5Jo.s:2510   .text.ddr_state_machine:0000000000000a82 .L0 
     /tmp/ccfWI5Jo.s:2512   .text.ddr_state_machine:0000000000000a86 .L0 
     /tmp/ccfWI5Jo.s:2514   .text.ddr_state_machine:0000000000000a8a .L0 
     /tmp/ccfWI5Jo.s:2515   .text.ddr_state_machine:0000000000000a8a .L0 
     /tmp/ccfWI5Jo.s:2518   .text.ddr_state_machine:0000000000000a92 .L0 
     /tmp/ccfWI5Jo.s:2519   .text.ddr_state_machine:0000000000000a92 .L0 
     /tmp/ccfWI5Jo.s:2521   .text.ddr_state_machine:0000000000000a96 .L0 
     /tmp/ccfWI5Jo.s:2522   .text.ddr_state_machine:0000000000000a96 .L0 
     /tmp/ccfWI5Jo.s:2524   .text.ddr_state_machine:0000000000000a9a .L0 
     /tmp/ccfWI5Jo.s:2525   .text.ddr_state_machine:0000000000000a9a .L0 
     /tmp/ccfWI5Jo.s:2527   .text.ddr_state_machine:0000000000000a9e .L0 
     /tmp/ccfWI5Jo.s:2528   .text.ddr_state_machine:0000000000000a9e .L0 
     /tmp/ccfWI5Jo.s:2530   .text.ddr_state_machine:0000000000000aa2 .L0 
     /tmp/ccfWI5Jo.s:2531   .text.ddr_state_machine:0000000000000aa2 .L0 
     /tmp/ccfWI5Jo.s:2533   .text.ddr_state_machine:0000000000000aa6 .L0 
     /tmp/ccfWI5Jo.s:2534   .text.ddr_state_machine:0000000000000aa6 .L0 
     /tmp/ccfWI5Jo.s:2536   .text.ddr_state_machine:0000000000000aaa .L0 
     /tmp/ccfWI5Jo.s:2537   .text.ddr_state_machine:0000000000000aaa .L0 
     /tmp/ccfWI5Jo.s:2539   .text.ddr_state_machine:0000000000000aae .L0 
     /tmp/ccfWI5Jo.s:2540   .text.ddr_state_machine:0000000000000aae .L0 
     /tmp/ccfWI5Jo.s:2542   .text.ddr_state_machine:0000000000000ab2 .L0 
     /tmp/ccfWI5Jo.s:2543   .text.ddr_state_machine:0000000000000ab2 .L0 
     /tmp/ccfWI5Jo.s:2545   .text.ddr_state_machine:0000000000000ab6 .L0 
     /tmp/ccfWI5Jo.s:2546   .text.ddr_state_machine:0000000000000ab6 .L0 
     /tmp/ccfWI5Jo.s:2548   .text.ddr_state_machine:0000000000000aba .L0 
     /tmp/ccfWI5Jo.s:2549   .text.ddr_state_machine:0000000000000aba .L0 
     /tmp/ccfWI5Jo.s:2554   .text.ddr_state_machine:0000000000000ac4 .L0 
     /tmp/ccfWI5Jo.s:2555   .text.ddr_state_machine:0000000000000ac4 .L0 
     /tmp/ccfWI5Jo.s:2557   .text.ddr_state_machine:0000000000000ac6 .L0 
     /tmp/ccfWI5Jo.s:2558   .text.ddr_state_machine:0000000000000ac6 .L0 
     /tmp/ccfWI5Jo.s:2560   .text.ddr_state_machine:0000000000000ac8 .L0 
     /tmp/ccfWI5Jo.s:2561   .text.ddr_state_machine:0000000000000ac8 .L0 
     /tmp/ccfWI5Jo.s:2563   .text.ddr_state_machine:0000000000000aca .L0 
     /tmp/ccfWI5Jo.s:2564   .text.ddr_state_machine:0000000000000aca .L0 
     /tmp/ccfWI5Jo.s:2566   .text.ddr_state_machine:0000000000000ace .L0 
     /tmp/ccfWI5Jo.s:2567   .text.ddr_state_machine:0000000000000ace .L0 
     /tmp/ccfWI5Jo.s:2569   .text.ddr_state_machine:0000000000000ad2 .L0 
     /tmp/ccfWI5Jo.s:2570   .text.ddr_state_machine:0000000000000ad2 .L0 
     /tmp/ccfWI5Jo.s:2572   .text.ddr_state_machine:0000000000000ad6 .L0 
     /tmp/ccfWI5Jo.s:2573   .text.ddr_state_machine:0000000000000ad6 .L0 
     /tmp/ccfWI5Jo.s:2576   .text.ddr_state_machine:0000000000000adc .L0 
     /tmp/ccfWI5Jo.s:2577   .text.ddr_state_machine:0000000000000adc .L0 
     /tmp/ccfWI5Jo.s:2579   .text.ddr_state_machine:0000000000000ade .L0 
     /tmp/ccfWI5Jo.s:2580   .text.ddr_state_machine:0000000000000ade .L0 
     /tmp/ccfWI5Jo.s:2582   .text.ddr_state_machine:0000000000000ae2 .L0 
     /tmp/ccfWI5Jo.s:2583   .text.ddr_state_machine:0000000000000ae2 .L0 
     /tmp/ccfWI5Jo.s:2585   .text.ddr_state_machine:0000000000000ae6 .L0 
     /tmp/ccfWI5Jo.s:2586   .text.ddr_state_machine:0000000000000ae6 .L0 
     /tmp/ccfWI5Jo.s:2588   .text.ddr_state_machine:0000000000000aea .L0 
     /tmp/ccfWI5Jo.s:2589   .text.ddr_state_machine:0000000000000aea .L0 
     /tmp/ccfWI5Jo.s:2591   .text.ddr_state_machine:0000000000000aee .L0 
     /tmp/ccfWI5Jo.s:2592   .text.ddr_state_machine:0000000000000aee .L0 
     /tmp/ccfWI5Jo.s:2594   .text.ddr_state_machine:0000000000000af2 .L0 
     /tmp/ccfWI5Jo.s:2595   .text.ddr_state_machine:0000000000000af2 .L0 
     /tmp/ccfWI5Jo.s:2597   .text.ddr_state_machine:0000000000000af4 .L0 
     /tmp/ccfWI5Jo.s:2598   .text.ddr_state_machine:0000000000000af4 .L0 
     /tmp/ccfWI5Jo.s:2600   .text.ddr_state_machine:0000000000000af8 .L0 
     /tmp/ccfWI5Jo.s:2601   .text.ddr_state_machine:0000000000000af8 .L0 
     /tmp/ccfWI5Jo.s:2605   .text.ddr_state_machine:0000000000000afc .L0 
     /tmp/ccfWI5Jo.s:2606   .text.ddr_state_machine:0000000000000afc .L0 
     /tmp/ccfWI5Jo.s:2608   .text.ddr_state_machine:0000000000000b04 .L0 
     /tmp/ccfWI5Jo.s:2612   .text.ddr_state_machine:0000000000000b06 .L0 
     /tmp/ccfWI5Jo.s:2613   .text.ddr_state_machine:0000000000000b06 .L0 
     /tmp/ccfWI5Jo.s:2620   .text.ddr_state_machine:0000000000000b1a .L0 
     /tmp/ccfWI5Jo.s:2621   .text.ddr_state_machine:0000000000000b1a .L0 
     /tmp/ccfWI5Jo.s:2622   .text.ddr_state_machine:0000000000000b1a .L0 
     /tmp/ccfWI5Jo.s:2629   .text.ddr_state_machine:0000000000000b2c .L0 
     /tmp/ccfWI5Jo.s:2630   .text.ddr_state_machine:0000000000000b2c .L0 
     /tmp/ccfWI5Jo.s:2632   .text.ddr_state_machine:0000000000000b30 .L0 
     /tmp/ccfWI5Jo.s:2633   .text.ddr_state_machine:0000000000000b30 .L0 
     /tmp/ccfWI5Jo.s:2635   .text.ddr_state_machine:0000000000000b32 .L0 
     /tmp/ccfWI5Jo.s:2636   .text.ddr_state_machine:0000000000000b32 .L0 
     /tmp/ccfWI5Jo.s:2640   .text.ddr_state_machine:0000000000000b38 .L0 
     /tmp/ccfWI5Jo.s:2641   .text.ddr_state_machine:0000000000000b38 .L0 
     /tmp/ccfWI5Jo.s:2648   .text.ddr_state_machine:0000000000000b4c .L0 
     /tmp/ccfWI5Jo.s:2649   .text.ddr_state_machine:0000000000000b4c .L0 
     /tmp/ccfWI5Jo.s:2652   .text.ddr_state_machine:0000000000000b52 .L0 
     /tmp/ccfWI5Jo.s:2653   .text.ddr_state_machine:0000000000000b52 .L0 
     /tmp/ccfWI5Jo.s:2656   .text.ddr_state_machine:0000000000000b5a .L0 
     /tmp/ccfWI5Jo.s:2657   .text.ddr_state_machine:0000000000000b5a .L0 
     /tmp/ccfWI5Jo.s:2660   .text.ddr_state_machine:0000000000000b62 .L0 
     /tmp/ccfWI5Jo.s:2661   .text.ddr_state_machine:0000000000000b62 .L0 
     /tmp/ccfWI5Jo.s:2663   .text.ddr_state_machine:0000000000000b66 .L0 
     /tmp/ccfWI5Jo.s:2664   .text.ddr_state_machine:0000000000000b66 .L0 
     /tmp/ccfWI5Jo.s:2666   .text.ddr_state_machine:0000000000000b6a .L0 
     /tmp/ccfWI5Jo.s:2667   .text.ddr_state_machine:0000000000000b6a .L0 
     /tmp/ccfWI5Jo.s:2669   .text.ddr_state_machine:0000000000000b6e .L0 
     /tmp/ccfWI5Jo.s:2670   .text.ddr_state_machine:0000000000000b6e .L0 
     /tmp/ccfWI5Jo.s:2673   .text.ddr_state_machine:0000000000000b76 .L0 
     /tmp/ccfWI5Jo.s:2674   .text.ddr_state_machine:0000000000000b76 .L0 
     /tmp/ccfWI5Jo.s:2678   .text.ddr_state_machine:0000000000000b7e .L0 
     /tmp/ccfWI5Jo.s:2680   .text.ddr_state_machine:0000000000000b7e .L0 
     /tmp/ccfWI5Jo.s:2681   .text.ddr_state_machine:0000000000000b7e .L0 
     /tmp/ccfWI5Jo.s:2682   .text.ddr_state_machine:0000000000000b7e .L0 
     /tmp/ccfWI5Jo.s:2685   .text.ddr_state_machine:0000000000000b86 .L0 
     /tmp/ccfWI5Jo.s:2686   .text.ddr_state_machine:0000000000000b86 .L0 
     /tmp/ccfWI5Jo.s:2689   .text.ddr_state_machine:0000000000000b8a .L0 
     /tmp/ccfWI5Jo.s:2690   .text.ddr_state_machine:0000000000000b8a .L0 
     /tmp/ccfWI5Jo.s:2692   .text.ddr_state_machine:0000000000000b8e .L0 
     /tmp/ccfWI5Jo.s:2693   .text.ddr_state_machine:0000000000000b8e .L0 
     /tmp/ccfWI5Jo.s:2697   .text.ddr_state_machine:0000000000000b92 .L0 
     /tmp/ccfWI5Jo.s:2698   .text.ddr_state_machine:0000000000000b92 .L0 
     /tmp/ccfWI5Jo.s:2700   .text.ddr_state_machine:0000000000000b96 .L0 
     /tmp/ccfWI5Jo.s:2701   .text.ddr_state_machine:0000000000000b96 .L0 
     /tmp/ccfWI5Jo.s:2703   .text.ddr_state_machine:0000000000000b9a .L0 
     /tmp/ccfWI5Jo.s:2704   .text.ddr_state_machine:0000000000000b9a .L0 
     /tmp/ccfWI5Jo.s:2707   .text.ddr_state_machine:0000000000000ba0 .L0 
     /tmp/ccfWI5Jo.s:2708   .text.ddr_state_machine:0000000000000ba0 .L0 
     /tmp/ccfWI5Jo.s:2711   .text.ddr_state_machine:0000000000000ba6 .L0 
     /tmp/ccfWI5Jo.s:2712   .text.ddr_state_machine:0000000000000ba6 .L0 
     /tmp/ccfWI5Jo.s:2714   .text.ddr_state_machine:0000000000000baa .L0 
     /tmp/ccfWI5Jo.s:2715   .text.ddr_state_machine:0000000000000baa .L0 
     /tmp/ccfWI5Jo.s:2717   .text.ddr_state_machine:0000000000000bae .L0 
     /tmp/ccfWI5Jo.s:2718   .text.ddr_state_machine:0000000000000bae .L0 
     /tmp/ccfWI5Jo.s:2720   .text.ddr_state_machine:0000000000000bb2 .L0 
     /tmp/ccfWI5Jo.s:2721   .text.ddr_state_machine:0000000000000bb2 .L0 
     /tmp/ccfWI5Jo.s:2723   .text.ddr_state_machine:0000000000000bb6 .L0 
     /tmp/ccfWI5Jo.s:2724   .text.ddr_state_machine:0000000000000bb6 .L0 
     /tmp/ccfWI5Jo.s:2727   .text.ddr_state_machine:0000000000000bbe .L0 
     /tmp/ccfWI5Jo.s:2728   .text.ddr_state_machine:0000000000000bbe .L0 
     /tmp/ccfWI5Jo.s:2730   .text.ddr_state_machine:0000000000000bc2 .L0 
     /tmp/ccfWI5Jo.s:2731   .text.ddr_state_machine:0000000000000bc2 .L0 
     /tmp/ccfWI5Jo.s:2734   .text.ddr_state_machine:0000000000000bc8 .L0 
     /tmp/ccfWI5Jo.s:2735   .text.ddr_state_machine:0000000000000bc8 .L0 
     /tmp/ccfWI5Jo.s:2737   .text.ddr_state_machine:0000000000000bcc .L0 
     /tmp/ccfWI5Jo.s:2738   .text.ddr_state_machine:0000000000000bcc .L0 
     /tmp/ccfWI5Jo.s:2741   .text.ddr_state_machine:0000000000000bd2 .L0 
     /tmp/ccfWI5Jo.s:2742   .text.ddr_state_machine:0000000000000bd2 .L0 
     /tmp/ccfWI5Jo.s:2744   .text.ddr_state_machine:0000000000000bd6 .L0 
     /tmp/ccfWI5Jo.s:2745   .text.ddr_state_machine:0000000000000bd6 .L0 
     /tmp/ccfWI5Jo.s:2747   .text.ddr_state_machine:0000000000000bda .L0 
     /tmp/ccfWI5Jo.s:2748   .text.ddr_state_machine:0000000000000bda .L0 
     /tmp/ccfWI5Jo.s:2750   .text.ddr_state_machine:0000000000000bde .L0 
     /tmp/ccfWI5Jo.s:2751   .text.ddr_state_machine:0000000000000bde .L0 
     /tmp/ccfWI5Jo.s:2753   .text.ddr_state_machine:0000000000000be2 .L0 
     /tmp/ccfWI5Jo.s:2754   .text.ddr_state_machine:0000000000000be2 .L0 
     /tmp/ccfWI5Jo.s:2756   .text.ddr_state_machine:0000000000000be6 .L0 
     /tmp/ccfWI5Jo.s:2757   .text.ddr_state_machine:0000000000000be6 .L0 
     /tmp/ccfWI5Jo.s:2759   .text.ddr_state_machine:0000000000000bea .L0 
     /tmp/ccfWI5Jo.s:2760   .text.ddr_state_machine:0000000000000bea .L0 
     /tmp/ccfWI5Jo.s:2762   .text.ddr_state_machine:0000000000000bee .L0 
     /tmp/ccfWI5Jo.s:2763   .text.ddr_state_machine:0000000000000bee .L0 
     /tmp/ccfWI5Jo.s:2765   .text.ddr_state_machine:0000000000000bf2 .L0 
     /tmp/ccfWI5Jo.s:2766   .text.ddr_state_machine:0000000000000bf2 .L0 
     /tmp/ccfWI5Jo.s:2768   .text.ddr_state_machine:0000000000000bf6 .L0 
     /tmp/ccfWI5Jo.s:2769   .text.ddr_state_machine:0000000000000bf6 .L0 
     /tmp/ccfWI5Jo.s:2771   .text.ddr_state_machine:0000000000000bfa .L0 
     /tmp/ccfWI5Jo.s:2772   .text.ddr_state_machine:0000000000000bfa .L0 
     /tmp/ccfWI5Jo.s:2774   .text.ddr_state_machine:0000000000000bfe .L0 
     /tmp/ccfWI5Jo.s:2775   .text.ddr_state_machine:0000000000000bfe .L0 
     /tmp/ccfWI5Jo.s:2780   .text.ddr_state_machine:0000000000000c04 .L0 
     /tmp/ccfWI5Jo.s:2781   .text.ddr_state_machine:0000000000000c04 .L0 
     /tmp/ccfWI5Jo.s:2789   .text.ddr_state_machine:0000000000000c20 .L0 
     /tmp/ccfWI5Jo.s:2790   .text.ddr_state_machine:0000000000000c20 .L0 
     /tmp/ccfWI5Jo.s:2797   .text.ddr_state_machine:0000000000000c2c .L0 
     /tmp/ccfWI5Jo.s:2798   .text.ddr_state_machine:0000000000000c2c .L0 
     /tmp/ccfWI5Jo.s:2799   .text.ddr_state_machine:0000000000000c2c .L0 
     /tmp/ccfWI5Jo.s:2802   .text.ddr_state_machine:0000000000000c2c .L0 
     /tmp/ccfWI5Jo.s:2803   .text.ddr_state_machine:0000000000000c2c .L0 
     /tmp/ccfWI5Jo.s:2804   .text.ddr_state_machine:0000000000000c2c .L0 
     /tmp/ccfWI5Jo.s:2809   .text.ddr_state_machine:0000000000000c32 .L0 
     /tmp/ccfWI5Jo.s:2810   .text.ddr_state_machine:0000000000000c32 .L0 
     /tmp/ccfWI5Jo.s:2811   .text.ddr_state_machine:0000000000000c32 .L0 
     /tmp/ccfWI5Jo.s:2815   .text.ddr_state_machine:0000000000000c3a .L0 
     /tmp/ccfWI5Jo.s:2816   .text.ddr_state_machine:0000000000000c3a .L0 
     /tmp/ccfWI5Jo.s:2819   .text.ddr_state_machine:0000000000000c3a .L0 
     /tmp/ccfWI5Jo.s:2820   .text.ddr_state_machine:0000000000000c3a .L0 
     /tmp/ccfWI5Jo.s:2823   .text.ddr_state_machine:0000000000000c44 .L0 
     /tmp/ccfWI5Jo.s:2827   .text.ddr_state_machine:0000000000000c4e .L0 
     /tmp/ccfWI5Jo.s:2829   .text.ddr_state_machine:0000000000000c50 .L0 
     /tmp/ccfWI5Jo.s:2831   .text.ddr_state_machine:0000000000000c52 .L0 
     /tmp/ccfWI5Jo.s:2835   .text.ddr_state_machine:0000000000000c56 .L0 
     /tmp/ccfWI5Jo.s:2841   .text.ddr_state_machine:0000000000000c5e .L0 
     /tmp/ccfWI5Jo.s:2843   .text.ddr_state_machine:0000000000000c5e .L0 
     /tmp/ccfWI5Jo.s:2845   .text.ddr_state_machine:0000000000000c5e .L0 
     /tmp/ccfWI5Jo.s:2846   .text.ddr_state_machine:0000000000000c5e .L0 
     /tmp/ccfWI5Jo.s:2851   .text.ddr_state_machine:0000000000000c62 .L0 
     /tmp/ccfWI5Jo.s:2854   .text.ddr_state_machine:0000000000000c64 .L0 
     /tmp/ccfWI5Jo.s:2857   .text.ddr_state_machine:0000000000000c66 .L0 
     /tmp/ccfWI5Jo.s:2859   .text.ddr_state_machine:0000000000000c68 .L0 
     /tmp/ccfWI5Jo.s:2861   .text.ddr_state_machine:0000000000000c6a .L0 
     /tmp/ccfWI5Jo.s:2864   .text.ddr_state_machine:0000000000000c6c .L0 
     /tmp/ccfWI5Jo.s:2868   .text.ddr_state_machine:0000000000000c6e .L0 
     /tmp/ccfWI5Jo.s:2873   .text.ddr_state_machine:0000000000000c72 .L0 
     /tmp/ccfWI5Jo.s:2874   .text.ddr_state_machine:0000000000000c72 .L0 
     /tmp/ccfWI5Jo.s:2875   .text.ddr_state_machine:0000000000000c72 .L0 
     /tmp/ccfWI5Jo.s:2876   .text.ddr_state_machine:0000000000000c72 .L0 
     /tmp/ccfWI5Jo.s:2879   .text.ddr_state_machine:0000000000000c7a .L0 
     /tmp/ccfWI5Jo.s:2882   .text.ddr_state_machine:0000000000000c82 .L0 
     /tmp/ccfWI5Jo.s:2884   .text.ddr_state_machine:0000000000000c86 .L0 
     /tmp/ccfWI5Jo.s:2889   .text.ddr_state_machine:0000000000000c94 .L0 
     /tmp/ccfWI5Jo.s:2890   .text.ddr_state_machine:0000000000000c94 .L0 
     /tmp/ccfWI5Jo.s:2893   .text.ddr_state_machine:0000000000000c9a .L0 
     /tmp/ccfWI5Jo.s:2894   .text.ddr_state_machine:0000000000000c9a .L0 
     /tmp/ccfWI5Jo.s:2896   .text.ddr_state_machine:0000000000000c9e .L0 
     /tmp/ccfWI5Jo.s:2897   .text.ddr_state_machine:0000000000000c9e .L0 
     /tmp/ccfWI5Jo.s:2899   .text.ddr_state_machine:0000000000000ca2 .L0 
     /tmp/ccfWI5Jo.s:2902   .text.ddr_state_machine:0000000000000ca6 .L0 
     /tmp/ccfWI5Jo.s:2904   .text.ddr_state_machine:0000000000000caa .L0 
     /tmp/ccfWI5Jo.s:2907   .text.ddr_state_machine:0000000000000cac .L0 
     /tmp/ccfWI5Jo.s:2908   .text.ddr_state_machine:0000000000000cac .L0 
     /tmp/ccfWI5Jo.s:2912   .text.ddr_state_machine:0000000000000cb0 .L0 
     /tmp/ccfWI5Jo.s:2913   .text.ddr_state_machine:0000000000000cb0 .L0 
     /tmp/ccfWI5Jo.s:2914   .text.ddr_state_machine:0000000000000cb0 .L0 
     /tmp/ccfWI5Jo.s:2926   .text.ddr_state_machine:0000000000000cc8 .L0 
     /tmp/ccfWI5Jo.s:2933   .text.ddr_state_machine:0000000000000ccc .L0 
     /tmp/ccfWI5Jo.s:2934   .text.ddr_state_machine:0000000000000ccc .L0 
     /tmp/ccfWI5Jo.s:2936   .text.ddr_state_machine:0000000000000cd0 .L0 
     /tmp/ccfWI5Jo.s:2938   .text.ddr_state_machine:0000000000000cd4 .L0 
     /tmp/ccfWI5Jo.s:2940   .text.ddr_state_machine:0000000000000cd6 .L0 
     /tmp/ccfWI5Jo.s:2946   .text.ddr_state_machine:0000000000000cda .L0 
     /tmp/ccfWI5Jo.s:2950   .text.ddr_state_machine:0000000000000cde .L0 
     /tmp/ccfWI5Jo.s:2954   .text.ddr_state_machine:0000000000000ce2 .L0 
     /tmp/ccfWI5Jo.s:2958   .text.ddr_state_machine:0000000000000ce4 .L0 
     /tmp/ccfWI5Jo.s:2961   .text.ddr_state_machine:0000000000000ce8 .L0 
     /tmp/ccfWI5Jo.s:2969   .text.ddr_state_machine:0000000000000cf8 .L0 
     /tmp/ccfWI5Jo.s:2970   .text.ddr_state_machine:0000000000000cf8 .L0 
     /tmp/ccfWI5Jo.s:2980   .text.ddr_state_machine:0000000000000cfe .L0 
     /tmp/ccfWI5Jo.s:2981   .text.ddr_state_machine:0000000000000cfe .L0 
     /tmp/ccfWI5Jo.s:2982   .text.ddr_state_machine:0000000000000cfe .L0 
     /tmp/ccfWI5Jo.s:2987   .text.ddr_state_machine:0000000000000cfe .L0 
     /tmp/ccfWI5Jo.s:2988   .text.ddr_state_machine:0000000000000cfe .L0 
     /tmp/ccfWI5Jo.s:2996   .text.ddr_state_machine:0000000000000d08 .L0 
     /tmp/ccfWI5Jo.s:2997   .text.ddr_state_machine:0000000000000d08 .L0 
     /tmp/ccfWI5Jo.s:2998   .text.ddr_state_machine:0000000000000d08 .L0 
     /tmp/ccfWI5Jo.s:3003   .text.ddr_state_machine:0000000000000d08 .L0 
     /tmp/ccfWI5Jo.s:3004   .text.ddr_state_machine:0000000000000d08 .L0 
     /tmp/ccfWI5Jo.s:3005   .text.ddr_state_machine:0000000000000d08 .L0 
     /tmp/ccfWI5Jo.s:3008   .text.ddr_state_machine:0000000000000d0e .L0 
     /tmp/ccfWI5Jo.s:3010   .text.ddr_state_machine:0000000000000d12 .L0 
     /tmp/ccfWI5Jo.s:3013   .text.ddr_state_machine:0000000000000d14 .L0 
     /tmp/ccfWI5Jo.s:3015   .text.ddr_state_machine:0000000000000d18 .L0 
     /tmp/ccfWI5Jo.s:3019   .text.ddr_state_machine:0000000000000d1e .L0 
     /tmp/ccfWI5Jo.s:3021   .text.ddr_state_machine:0000000000000d22 .L0 
     /tmp/ccfWI5Jo.s:3023   .text.ddr_state_machine:0000000000000d24 .L0 
     /tmp/ccfWI5Jo.s:3026   .text.ddr_state_machine:0000000000000d30 .L0 
     /tmp/ccfWI5Jo.s:3031   .text.ddr_state_machine:0000000000000d3c .L0 
     /tmp/ccfWI5Jo.s:3032   .text.ddr_state_machine:0000000000000d3c .L0 
     /tmp/ccfWI5Jo.s:3035   .text.ddr_state_machine:0000000000000d44 .L0 
     /tmp/ccfWI5Jo.s:3036   .text.ddr_state_machine:0000000000000d44 .L0 
     /tmp/ccfWI5Jo.s:3039   .text.ddr_state_machine:0000000000000d4e .L0 
     /tmp/ccfWI5Jo.s:3042   .text.ddr_state_machine:0000000000000d52 .L0 
     /tmp/ccfWI5Jo.s:3043   .text.ddr_state_machine:0000000000000d52 .L0 
     /tmp/ccfWI5Jo.s:3046   .text.ddr_state_machine:0000000000000d54 .L0 
     /tmp/ccfWI5Jo.s:3048   .text.ddr_state_machine:0000000000000d58 .L0 
     /tmp/ccfWI5Jo.s:3051   .text.ddr_state_machine:0000000000000d5c .L0 
     /tmp/ccfWI5Jo.s:3054   .text.ddr_state_machine:0000000000000d5e .L0 
     /tmp/ccfWI5Jo.s:3058   .text.ddr_state_machine:0000000000000d64 .L0 
     /tmp/ccfWI5Jo.s:3059   .text.ddr_state_machine:0000000000000d64 .L0 
     /tmp/ccfWI5Jo.s:3064   .text.ddr_state_machine:0000000000000d6a .L0 
     /tmp/ccfWI5Jo.s:3065   .text.ddr_state_machine:0000000000000d6a .L0 
     /tmp/ccfWI5Jo.s:3066   .text.ddr_state_machine:0000000000000d6a .L0 
     /tmp/ccfWI5Jo.s:3067   .text.ddr_state_machine:0000000000000d6a .L0 
     /tmp/ccfWI5Jo.s:3068   .text.ddr_state_machine:0000000000000d6a .L0 
     /tmp/ccfWI5Jo.s:3073   .text.ddr_state_machine:0000000000000d70 .L0 
     /tmp/ccfWI5Jo.s:3076   .text.ddr_state_machine:0000000000000d70 .L0 
     /tmp/ccfWI5Jo.s:3077   .text.ddr_state_machine:0000000000000d70 .L0 
     /tmp/ccfWI5Jo.s:3079   .text.ddr_state_machine:0000000000000d74 .L0 
     /tmp/ccfWI5Jo.s:3088   .text.ddr_state_machine:0000000000000d80 .L0 
     /tmp/ccfWI5Jo.s:3089   .text.ddr_state_machine:0000000000000d80 .L0 
     /tmp/ccfWI5Jo.s:3093   .text.ddr_state_machine:0000000000000d84 .L0 
     /tmp/ccfWI5Jo.s:3094   .text.ddr_state_machine:0000000000000d84 .L0 
     /tmp/ccfWI5Jo.s:3098   .text.ddr_state_machine:0000000000000d88 .L0 
     /tmp/ccfWI5Jo.s:3101   .text.ddr_state_machine:0000000000000d8c .L0 
     /tmp/ccfWI5Jo.s:3102   .text.ddr_state_machine:0000000000000d8c .L0 
     /tmp/ccfWI5Jo.s:3103   .text.ddr_state_machine:0000000000000d8c .L0 
     /tmp/ccfWI5Jo.s:3105   .text.ddr_state_machine:0000000000000d8c .L0 
     /tmp/ccfWI5Jo.s:3107   .text.ddr_state_machine:0000000000000d8c .L0 
     /tmp/ccfWI5Jo.s:3108   .text.ddr_state_machine:0000000000000d8c .L0 
     /tmp/ccfWI5Jo.s:3113   .text.ddr_state_machine:0000000000000d90 .L0 
     /tmp/ccfWI5Jo.s:3115   .text.ddr_state_machine:0000000000000d92 .L0 
     /tmp/ccfWI5Jo.s:3117   .text.ddr_state_machine:0000000000000d94 .L0 
     /tmp/ccfWI5Jo.s:3120   .text.ddr_state_machine:0000000000000d96 .L0 
     /tmp/ccfWI5Jo.s:3123   .text.ddr_state_machine:0000000000000d98 .L0 
     /tmp/ccfWI5Jo.s:3127   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3128   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3129   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3130   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3131   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3132   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3133   .text.ddr_state_machine:0000000000000d9a .L0 
     /tmp/ccfWI5Jo.s:3136   .text.ddr_state_machine:0000000000000da2 .L0 
     /tmp/ccfWI5Jo.s:3140   .text.ddr_state_machine:0000000000000da6 .L0 
     /tmp/ccfWI5Jo.s:3141   .text.ddr_state_machine:0000000000000da6 .L0 
     /tmp/ccfWI5Jo.s:3144   .text.ddr_state_machine:0000000000000dae .L0 
     /tmp/ccfWI5Jo.s:3148   .text.ddr_state_machine:0000000000000dba .L0 
     /tmp/ccfWI5Jo.s:3149   .text.ddr_state_machine:0000000000000dba .L0 
     /tmp/ccfWI5Jo.s:3151   .text.ddr_state_machine:0000000000000dbe .L0 
     /tmp/ccfWI5Jo.s:3153   .text.ddr_state_machine:0000000000000dc0 .L0 
     /tmp/ccfWI5Jo.s:3155   .text.ddr_state_machine:0000000000000dc4 .L0 
     /tmp/ccfWI5Jo.s:3157   .text.ddr_state_machine:0000000000000dc6 .L0 
     /tmp/ccfWI5Jo.s:3159   .text.ddr_state_machine:0000000000000dc8 .L0 
     /tmp/ccfWI5Jo.s:3162   .text.ddr_state_machine:0000000000000dce .L0 
     /tmp/ccfWI5Jo.s:3167   .text.ddr_state_machine:0000000000000dd6 .L0 
     /tmp/ccfWI5Jo.s:3168   .text.ddr_state_machine:0000000000000dd6 .L0 
     /tmp/ccfWI5Jo.s:3170   .text.ddr_state_machine:0000000000000dda .L0 
     /tmp/ccfWI5Jo.s:3173   .text.ddr_state_machine:0000000000000de2 .L0 
     /tmp/ccfWI5Jo.s:3174   .text.ddr_state_machine:0000000000000de2 .L0 
     /tmp/ccfWI5Jo.s:3177   .text.ddr_state_machine:0000000000000de8 .L0 
     /tmp/ccfWI5Jo.s:3181   .text.ddr_state_machine:0000000000000df4 .L0 
     /tmp/ccfWI5Jo.s:3183   .text.ddr_state_machine:0000000000000df4 .L0 
     /tmp/ccfWI5Jo.s:3185   .text.ddr_state_machine:0000000000000df4 .L0 
     /tmp/ccfWI5Jo.s:3186   .text.ddr_state_machine:0000000000000df4 .L0 
     /tmp/ccfWI5Jo.s:3188   .text.ddr_state_machine:0000000000000df6 .L0 
     /tmp/ccfWI5Jo.s:3190   .text.ddr_state_machine:0000000000000dfa .L0 
     /tmp/ccfWI5Jo.s:3193   .text.ddr_state_machine:0000000000000dfc .L0 
     /tmp/ccfWI5Jo.s:3197   .text.ddr_state_machine:0000000000000e00 .L0 
     /tmp/ccfWI5Jo.s:3198   .text.ddr_state_machine:0000000000000e00 .L0 
     /tmp/ccfWI5Jo.s:3200   .text.ddr_state_machine:0000000000000e04 .L0 
     /tmp/ccfWI5Jo.s:3201   .text.ddr_state_machine:0000000000000e04 .L0 
     /tmp/ccfWI5Jo.s:3203   .text.ddr_state_machine:0000000000000e08 .L0 
     /tmp/ccfWI5Jo.s:3204   .text.ddr_state_machine:0000000000000e08 .L0 
     /tmp/ccfWI5Jo.s:3206   .text.ddr_state_machine:0000000000000e0c .L0 
     /tmp/ccfWI5Jo.s:3207   .text.ddr_state_machine:0000000000000e0c .L0 
     /tmp/ccfWI5Jo.s:3209   .text.ddr_state_machine:0000000000000e10 .L0 
     /tmp/ccfWI5Jo.s:3210   .text.ddr_state_machine:0000000000000e10 .L0 
     /tmp/ccfWI5Jo.s:3212   .text.ddr_state_machine:0000000000000e14 .L0 
     /tmp/ccfWI5Jo.s:3213   .text.ddr_state_machine:0000000000000e14 .L0 
     /tmp/ccfWI5Jo.s:3215   .text.ddr_state_machine:0000000000000e18 .L0 
     /tmp/ccfWI5Jo.s:3216   .text.ddr_state_machine:0000000000000e18 .L0 
     /tmp/ccfWI5Jo.s:3218   .text.ddr_state_machine:0000000000000e1c .L0 
     /tmp/ccfWI5Jo.s:3219   .text.ddr_state_machine:0000000000000e1c .L0 
     /tmp/ccfWI5Jo.s:3222   .text.ddr_state_machine:0000000000000e20 .L0 
     /tmp/ccfWI5Jo.s:3223   .text.ddr_state_machine:0000000000000e20 .L0 
     /tmp/ccfWI5Jo.s:3224   .text.ddr_state_machine:0000000000000e20 .L0 
     /tmp/ccfWI5Jo.s:3225   .text.ddr_state_machine:0000000000000e20 .L0 
     /tmp/ccfWI5Jo.s:3230   .text.ddr_state_machine:0000000000000e2c .L0 
     /tmp/ccfWI5Jo.s:3232   .text.ddr_state_machine:0000000000000e2c .L0 
     /tmp/ccfWI5Jo.s:3233   .text.ddr_state_machine:0000000000000e2c .L0 
     /tmp/ccfWI5Jo.s:3236   .text.ddr_state_machine:0000000000000e2e .L0 
     /tmp/ccfWI5Jo.s:3239   .text.ddr_state_machine:0000000000000e30 .L0 
     /tmp/ccfWI5Jo.s:3244   .text.ddr_state_machine:0000000000000e32 .L0 
     /tmp/ccfWI5Jo.s:3246   .text.ddr_state_machine:0000000000000e36 .L0 
     /tmp/ccfWI5Jo.s:3248   .text.ddr_state_machine:0000000000000e3a .L0 
     /tmp/ccfWI5Jo.s:3250   .text.ddr_state_machine:0000000000000e3e .L0 
     /tmp/ccfWI5Jo.s:3256   .text.ddr_state_machine:0000000000000e48 .L0 
     /tmp/ccfWI5Jo.s:3257   .text.ddr_state_machine:0000000000000e48 .L0 
     /tmp/ccfWI5Jo.s:3258   .text.ddr_state_machine:0000000000000e48 .L0 
     /tmp/ccfWI5Jo.s:3259   .text.ddr_state_machine:0000000000000e48 .L0 
     /tmp/ccfWI5Jo.s:3262   .text.ddr_state_machine:0000000000000e50 .L0 
     /tmp/ccfWI5Jo.s:3263   .text.ddr_state_machine:0000000000000e50 .L0 
     /tmp/ccfWI5Jo.s:3265   .text.ddr_state_machine:0000000000000e54 .L0 
     /tmp/ccfWI5Jo.s:3268   .text.ddr_state_machine:0000000000000e58 .L0 
     /tmp/ccfWI5Jo.s:3270   .text.ddr_state_machine:0000000000000e5c .L0 
     /tmp/ccfWI5Jo.s:3273   .text.ddr_state_machine:0000000000000e5e .L0 
     /tmp/ccfWI5Jo.s:3274   .text.ddr_state_machine:0000000000000e5e .L0 
     /tmp/ccfWI5Jo.s:3277   .text.ddr_state_machine:0000000000000e64 .L0 
     /tmp/ccfWI5Jo.s:3278   .text.ddr_state_machine:0000000000000e64 .L0 
     /tmp/ccfWI5Jo.s:3280   .text.ddr_state_machine:0000000000000e68 .L0 
     /tmp/ccfWI5Jo.s:3286   .text.ddr_state_machine:0000000000000e6e .L0 
     /tmp/ccfWI5Jo.s:3294   .text.ddr_state_machine:0000000000000e7a .L0 
     /tmp/ccfWI5Jo.s:3306   .text.ddr_state_machine:0000000000000e88 .L0 
     /tmp/ccfWI5Jo.s:3307   .text.ddr_state_machine:0000000000000e88 .L0 
     /tmp/ccfWI5Jo.s:3308   .text.ddr_state_machine:0000000000000e88 .L0 
     /tmp/ccfWI5Jo.s:3311   .text.ddr_state_machine:0000000000000e90 .L0 
     /tmp/ccfWI5Jo.s:3315   .text.ddr_state_machine:0000000000000e94 .L0 
     /tmp/ccfWI5Jo.s:3319   .text.ddr_state_machine:0000000000000e96 .L0 
     /tmp/ccfWI5Jo.s:3321   .text.ddr_state_machine:0000000000000e98 .L0 
     /tmp/ccfWI5Jo.s:3324   .text.ddr_state_machine:0000000000000e9c .L0 
     /tmp/ccfWI5Jo.s:3325   .text.ddr_state_machine:0000000000000e9c .L0 
     /tmp/ccfWI5Jo.s:3331   .text.ddr_state_machine:0000000000000ea2 .L0 
     /tmp/ccfWI5Jo.s:3334   .text.ddr_state_machine:0000000000000ea6 .L0 
     /tmp/ccfWI5Jo.s:3335   .text.ddr_state_machine:0000000000000ea6 .L0 
     /tmp/ccfWI5Jo.s:3337   .text.ddr_state_machine:0000000000000ea8 .L0 
     /tmp/ccfWI5Jo.s:3340   .text.ddr_state_machine:0000000000000eac .L0 
     /tmp/ccfWI5Jo.s:3341   .text.ddr_state_machine:0000000000000eac .L0 
     /tmp/ccfWI5Jo.s:3343   .text.ddr_state_machine:0000000000000eb0 .L0 
     /tmp/ccfWI5Jo.s:3347   .text.ddr_state_machine:0000000000000eb2 .L0 
     /tmp/ccfWI5Jo.s:3348   .text.ddr_state_machine:0000000000000eb2 .L0 
     /tmp/ccfWI5Jo.s:3351   .text.ddr_state_machine:0000000000000eb8 .L0 
     /tmp/ccfWI5Jo.s:3352   .text.ddr_state_machine:0000000000000eb8 .L0 
     /tmp/ccfWI5Jo.s:3354   .text.ddr_state_machine:0000000000000ebc .L0 
     /tmp/ccfWI5Jo.s:3355   .text.ddr_state_machine:0000000000000ebc .L0 
     /tmp/ccfWI5Jo.s:3359   .text.ddr_state_machine:0000000000000ec0 .L0 
     /tmp/ccfWI5Jo.s:3360   .text.ddr_state_machine:0000000000000ec0 .L0 
     /tmp/ccfWI5Jo.s:3363   .text.ddr_state_machine:0000000000000ec6 .L0 
     /tmp/ccfWI5Jo.s:3364   .text.ddr_state_machine:0000000000000ec6 .L0 
     /tmp/ccfWI5Jo.s:3367   .text.ddr_state_machine:0000000000000eca .L0 
     /tmp/ccfWI5Jo.s:3372   .text.ddr_state_machine:0000000000000ed0 .L0 
     /tmp/ccfWI5Jo.s:3373   .text.ddr_state_machine:0000000000000ed0 .L0 
     /tmp/ccfWI5Jo.s:3374   .text.ddr_state_machine:0000000000000ed0 .L0 
     /tmp/ccfWI5Jo.s:3380   .text.ddr_state_machine:0000000000000eda .L0 
     /tmp/ccfWI5Jo.s:3381   .text.ddr_state_machine:0000000000000eda .L0 
     /tmp/ccfWI5Jo.s:3384   .text.ddr_state_machine:0000000000000edc .L0 
     /tmp/ccfWI5Jo.s:3389   .text.ddr_state_machine:0000000000000ee6 .L0 
     /tmp/ccfWI5Jo.s:3393   .text.ddr_state_machine:0000000000000eea .L0 
     /tmp/ccfWI5Jo.s:3394   .text.ddr_state_machine:0000000000000eea .L0 
     /tmp/ccfWI5Jo.s:3400   .text.ddr_state_machine:0000000000000ef0 .L0 
     /tmp/ccfWI5Jo.s:3405   .text.ddr_state_machine:0000000000000ef8 .L0 
     /tmp/ccfWI5Jo.s:3406   .text.ddr_state_machine:0000000000000ef8 .L0 
     /tmp/ccfWI5Jo.s:3409   .text.ddr_state_machine:0000000000000f00 .L0 
     /tmp/ccfWI5Jo.s:3413   .text.ddr_state_machine:0000000000000f0c .L0 
     /tmp/ccfWI5Jo.s:3416   .text.ddr_state_machine:0000000000000f14 .L0 
     /tmp/ccfWI5Jo.s:3418   .text.ddr_state_machine:0000000000000f18 .L0 
     /tmp/ccfWI5Jo.s:3420   .text.ddr_state_machine:0000000000000f1c .L0 
     /tmp/ccfWI5Jo.s:3422   .text.ddr_state_machine:0000000000000f1e .L0 
     /tmp/ccfWI5Jo.s:3424   .text.ddr_state_machine:0000000000000f20 .L0 
     /tmp/ccfWI5Jo.s:3427   .text.ddr_state_machine:0000000000000f24 .L0 
     /tmp/ccfWI5Jo.s:3428   .text.ddr_state_machine:0000000000000f24 .L0 
     /tmp/ccfWI5Jo.s:3429   .text.ddr_state_machine:0000000000000f24 .L0 
     /tmp/ccfWI5Jo.s:3434   .text.ddr_state_machine:0000000000000f2a .L0 
     /tmp/ccfWI5Jo.s:3435   .text.ddr_state_machine:0000000000000f2a .L0 
     /tmp/ccfWI5Jo.s:3437   .text.ddr_state_machine:0000000000000f2e .L0 
     /tmp/ccfWI5Jo.s:3441   .text.ddr_state_machine:0000000000000f3a .L0 
     /tmp/ccfWI5Jo.s:3442   .text.ddr_state_machine:0000000000000f3a .L0 
     /tmp/ccfWI5Jo.s:3445   .text.ddr_state_machine:0000000000000f40 .L0 
     /tmp/ccfWI5Jo.s:3448   .text.ddr_state_machine:0000000000000f48 .L0 
     /tmp/ccfWI5Jo.s:3450   .text.ddr_state_machine:0000000000000f4c .L0 
     /tmp/ccfWI5Jo.s:3454   .text.ddr_state_machine:0000000000000f54 .L0 
     /tmp/ccfWI5Jo.s:3455   .text.ddr_state_machine:0000000000000f54 .L0 
     /tmp/ccfWI5Jo.s:3456   .text.ddr_state_machine:0000000000000f54 .L0 
     /tmp/ccfWI5Jo.s:3457   .text.ddr_state_machine:0000000000000f54 .L0 
     /tmp/ccfWI5Jo.s:3458   .text.ddr_state_machine:0000000000000f54 .L0 
     /tmp/ccfWI5Jo.s:3461   .text.ddr_state_machine:0000000000000f58 .L0 
     /tmp/ccfWI5Jo.s:3462   .text.ddr_state_machine:0000000000000f58 .L0 
     /tmp/ccfWI5Jo.s:3464   .text.ddr_state_machine:0000000000000f5c .L0 
     /tmp/ccfWI5Jo.s:3467   .text.ddr_state_machine:0000000000000f62 .L0 
     /tmp/ccfWI5Jo.s:3470   .text.ddr_state_machine:0000000000000f64 .L0 
     /tmp/ccfWI5Jo.s:3471   .text.ddr_state_machine:0000000000000f64 .L0 
     /tmp/ccfWI5Jo.s:3474   .text.ddr_state_machine:0000000000000f66 .L0 
     /tmp/ccfWI5Jo.s:3477   .text.ddr_state_machine:0000000000000f6a .L0 
     /tmp/ccfWI5Jo.s:3482   .text.ddr_state_machine:0000000000000f74 .L0 
     /tmp/ccfWI5Jo.s:3483   .text.ddr_state_machine:0000000000000f74 .L0 
     /tmp/ccfWI5Jo.s:3486   .text.ddr_state_machine:0000000000000f7c .L0 
     /tmp/ccfWI5Jo.s:3487   .text.ddr_state_machine:0000000000000f7c .L0 
     /tmp/ccfWI5Jo.s:3489   .text.ddr_state_machine:0000000000000f80 .L0 
     /tmp/ccfWI5Jo.s:3493   .text.ddr_state_machine:0000000000000f8c .L0 
     /tmp/ccfWI5Jo.s:3494   .text.ddr_state_machine:0000000000000f8c .L0 
     /tmp/ccfWI5Jo.s:3496   .text.ddr_state_machine:0000000000000f90 .L0 
     /tmp/ccfWI5Jo.s:3498   .text.ddr_state_machine:0000000000000f94 .L0 
     /tmp/ccfWI5Jo.s:3501   .text.ddr_state_machine:0000000000000f9c .L0 
     /tmp/ccfWI5Jo.s:3502   .text.ddr_state_machine:0000000000000f9c .L0 
     /tmp/ccfWI5Jo.s:3504   .text.ddr_state_machine:0000000000000f9e .L0 
     /tmp/ccfWI5Jo.s:3506   .text.ddr_state_machine:0000000000000fa2 .L0 
     /tmp/ccfWI5Jo.s:3508   .text.ddr_state_machine:0000000000000fa6 .L0 
     /tmp/ccfWI5Jo.s:3512   .text.ddr_state_machine:0000000000000fb0 .L0 
     /tmp/ccfWI5Jo.s:3515   .text.ddr_state_machine:0000000000000fb6 .L0 
     /tmp/ccfWI5Jo.s:3517   .text.ddr_state_machine:0000000000000fb8 .L0 
     /tmp/ccfWI5Jo.s:3519   .text.ddr_state_machine:0000000000000fba .L0 
     /tmp/ccfWI5Jo.s:3521   .text.ddr_state_machine:0000000000000fbc .L0 
     /tmp/ccfWI5Jo.s:3524   .text.ddr_state_machine:0000000000000fc2 .L0 
     /tmp/ccfWI5Jo.s:3526   .text.ddr_state_machine:0000000000000fc6 .L0 
     /tmp/ccfWI5Jo.s:3529   .text.ddr_state_machine:0000000000000fce .L0 
     /tmp/ccfWI5Jo.s:3530   .text.ddr_state_machine:0000000000000fce .L0 
     /tmp/ccfWI5Jo.s:3532   .text.ddr_state_machine:0000000000000fd2 .L0 
     /tmp/ccfWI5Jo.s:3534   .text.ddr_state_machine:0000000000000fd6 .L0 
     /tmp/ccfWI5Jo.s:3537   .text.ddr_state_machine:0000000000000fde .L0 
     /tmp/ccfWI5Jo.s:3538   .text.ddr_state_machine:0000000000000fde .L0 
     /tmp/ccfWI5Jo.s:3541   .text.ddr_state_machine:0000000000000fe4 .L0 
     /tmp/ccfWI5Jo.s:3542   .text.ddr_state_machine:0000000000000fe4 .L0 
     /tmp/ccfWI5Jo.s:3548   .text.ddr_state_machine:0000000000000fee .L0 
     /tmp/ccfWI5Jo.s:3549   .text.ddr_state_machine:0000000000000fee .L0 
     /tmp/ccfWI5Jo.s:3553   .text.ddr_state_machine:0000000000000ffc .L0 
     /tmp/ccfWI5Jo.s:3555   .text.ddr_state_machine:0000000000001004 .L0 
     /tmp/ccfWI5Jo.s:3557   .text.ddr_state_machine:0000000000001008 .L0 
     /tmp/ccfWI5Jo.s:3571   .text.ddr_state_machine:0000000000001010 .L0 
     /tmp/ccfWI5Jo.s:3572   .text.ddr_state_machine:0000000000001010 .L0 
     /tmp/ccfWI5Jo.s:3573   .text.ddr_state_machine:0000000000001010 .L0 
     /tmp/ccfWI5Jo.s:3576   .text.ddr_state_machine:0000000000001016 .L0 
     /tmp/ccfWI5Jo.s:3577   .text.ddr_state_machine:0000000000001016 .L0 
     /tmp/ccfWI5Jo.s:3580   .text.ddr_state_machine:000000000000101c .L0 
     /tmp/ccfWI5Jo.s:3582   .text.ddr_state_machine:0000000000001020 .L0 
     /tmp/ccfWI5Jo.s:3587   .text.ddr_state_machine:0000000000001024 .L0 
     /tmp/ccfWI5Jo.s:3594   .text.ddr_state_machine:0000000000001028 .L0 
     /tmp/ccfWI5Jo.s:3595   .text.ddr_state_machine:0000000000001028 .L0 
     /tmp/ccfWI5Jo.s:3601   .text.ddr_state_machine:000000000000102e .L0 
     /tmp/ccfWI5Jo.s:3602   .text.ddr_state_machine:000000000000102e .L0 
     /tmp/ccfWI5Jo.s:3608   .text.ddr_state_machine:0000000000001034 .L0 
     /tmp/ccfWI5Jo.s:3618   .text.ddr_state_machine:0000000000001038 .L0 
     /tmp/ccfWI5Jo.s:3619   .text.ddr_state_machine:0000000000001038 .L0 
     /tmp/ccfWI5Jo.s:3620   .text.ddr_state_machine:0000000000001038 .L0 
     /tmp/ccfWI5Jo.s:3623   .text.ddr_state_machine:000000000000103c .L0 
     /tmp/ccfWI5Jo.s:3625   .text.ddr_state_machine:0000000000001040 .L0 
     /tmp/ccfWI5Jo.s:3636   .text.ddr_state_machine:000000000000104a .L0 
     /tmp/ccfWI5Jo.s:3637   .text.ddr_state_machine:000000000000104a .L0 
     /tmp/ccfWI5Jo.s:3640   .text.ddr_state_machine:0000000000001054 .L0 
     /tmp/ccfWI5Jo.s:3645   .text.ddr_state_machine:000000000000105e .L0 
     /tmp/ccfWI5Jo.s:3646   .text.ddr_state_machine:000000000000105e .L0 
     /tmp/ccfWI5Jo.s:3647   .text.ddr_state_machine:000000000000105e .L0 
     /tmp/ccfWI5Jo.s:3649   .text.ddr_state_machine:0000000000001062 .L0 
     /tmp/ccfWI5Jo.s:3650   .text.ddr_state_machine:0000000000001062 .L0 
     /tmp/ccfWI5Jo.s:3652   .text.ddr_state_machine:0000000000001066 .L0 
     /tmp/ccfWI5Jo.s:3653   .text.ddr_state_machine:0000000000001066 .L0 
     /tmp/ccfWI5Jo.s:3656   .text.ddr_state_machine:0000000000001070 .L0 
     /tmp/ccfWI5Jo.s:3658   .text.ddr_state_machine:0000000000001072 .L0 
     /tmp/ccfWI5Jo.s:3660   .text.ddr_state_machine:0000000000001074 .L0 
     /tmp/ccfWI5Jo.s:3663   .text.ddr_state_machine:000000000000107c .L0 
     /tmp/ccfWI5Jo.s:3664   .text.ddr_state_machine:000000000000107c .L0 
     /tmp/ccfWI5Jo.s:3666   .text.ddr_state_machine:000000000000107e .L0 
     /tmp/ccfWI5Jo.s:3667   .text.ddr_state_machine:000000000000107e .L0 
     /tmp/ccfWI5Jo.s:3671   .text.ddr_state_machine:0000000000001086 .L0 
     /tmp/ccfWI5Jo.s:3672   .text.ddr_state_machine:0000000000001086 .L0 
     /tmp/ccfWI5Jo.s:3674   .text.ddr_state_machine:0000000000001088 .L0 
     /tmp/ccfWI5Jo.s:3676   .text.ddr_state_machine:000000000000108a .L0 
     /tmp/ccfWI5Jo.s:3677   .text.ddr_state_machine:000000000000108a .L0 
     /tmp/ccfWI5Jo.s:3679   .text.ddr_state_machine:0000000000001092 .L0 
     /tmp/ccfWI5Jo.s:3680   .text.ddr_state_machine:0000000000001092 .L0 
     /tmp/ccfWI5Jo.s:3684   .text.ddr_state_machine:0000000000001098 .L0 
     /tmp/ccfWI5Jo.s:3685   .text.ddr_state_machine:0000000000001098 .L0 
     /tmp/ccfWI5Jo.s:3688   .text.ddr_state_machine:00000000000010a4 .L0 
     /tmp/ccfWI5Jo.s:3692   .text.ddr_state_machine:00000000000010ac .L0 
     /tmp/ccfWI5Jo.s:3695   .text.ddr_state_machine:00000000000010b2 .L0 
     /tmp/ccfWI5Jo.s:3697   .text.ddr_state_machine:00000000000010b6 .L0 
     /tmp/ccfWI5Jo.s:3700   .text.ddr_state_machine:00000000000010b6 .L0 
     /tmp/ccfWI5Jo.s:3701   .text.ddr_state_machine:00000000000010b6 .L0 
     /tmp/ccfWI5Jo.s:3705   .text.ddr_state_machine:00000000000010b8 .L0 
     /tmp/ccfWI5Jo.s:3709   .text.ddr_state_machine:00000000000010c0 .L0 
     /tmp/ccfWI5Jo.s:3713   .text.ddr_state_machine:00000000000010c4 .L0 
     /tmp/ccfWI5Jo.s:3717   .text.ddr_state_machine:00000000000010c6 .L0 
     /tmp/ccfWI5Jo.s:3719   .text.ddr_state_machine:00000000000010c8 .L0 
     /tmp/ccfWI5Jo.s:3721   .text.ddr_state_machine:00000000000010ca .L0 
     /tmp/ccfWI5Jo.s:3723   .text.ddr_state_machine:00000000000010ce .L0 
     /tmp/ccfWI5Jo.s:3726   .text.ddr_state_machine:00000000000010d2 .L0 
     /tmp/ccfWI5Jo.s:3730   .text.ddr_state_machine:00000000000010d6 .L0 
     /tmp/ccfWI5Jo.s:3735   .text.ddr_state_machine:00000000000010d8 .L0 
     /tmp/ccfWI5Jo.s:3736   .text.ddr_state_machine:00000000000010d8 .L0 
     /tmp/ccfWI5Jo.s:3737   .text.ddr_state_machine:00000000000010d8 .L0 
     /tmp/ccfWI5Jo.s:3740   .text.ddr_state_machine:00000000000010e0 .L0 
     /tmp/ccfWI5Jo.s:3741   .text.ddr_state_machine:00000000000010e0 .L0 
     /tmp/ccfWI5Jo.s:3743   .text.ddr_state_machine:00000000000010e4 .L0 
     /tmp/ccfWI5Jo.s:3745   .text.ddr_state_machine:00000000000010e8 .L0 
     /tmp/ccfWI5Jo.s:3746   .text.ddr_state_machine:00000000000010e8 .L0 
     /tmp/ccfWI5Jo.s:3748   .text.ddr_state_machine:00000000000010ec .L0 
     /tmp/ccfWI5Jo.s:3752   .text.ddr_state_machine:00000000000010f8 .L0 
     /tmp/ccfWI5Jo.s:3753   .text.ddr_state_machine:00000000000010f8 .L0 
     /tmp/ccfWI5Jo.s:3755   .text.ddr_state_machine:00000000000010fc .L0 
     /tmp/ccfWI5Jo.s:3757   .text.ddr_state_machine:0000000000001100 .L0 
     /tmp/ccfWI5Jo.s:3761   .text.ddr_state_machine:000000000000110c .L0 
     /tmp/ccfWI5Jo.s:3762   .text.ddr_state_machine:000000000000110c .L0 
     /tmp/ccfWI5Jo.s:3764   .text.ddr_state_machine:000000000000110e .L0 
     /tmp/ccfWI5Jo.s:3766   .text.ddr_state_machine:0000000000001112 .L0 
     /tmp/ccfWI5Jo.s:3770   .text.ddr_state_machine:000000000000111e .L0 
     /tmp/ccfWI5Jo.s:3771   .text.ddr_state_machine:000000000000111e .L0 
     /tmp/ccfWI5Jo.s:3773   .text.ddr_state_machine:0000000000001122 .L0 
     /tmp/ccfWI5Jo.s:3774   .text.ddr_state_machine:0000000000001122 .L0 
     /tmp/ccfWI5Jo.s:3776   .text.ddr_state_machine:0000000000001126 .L0 
     /tmp/ccfWI5Jo.s:3778   .text.ddr_state_machine:000000000000112a .L0 
     /tmp/ccfWI5Jo.s:3781   .text.ddr_state_machine:0000000000001132 .L0 
     /tmp/ccfWI5Jo.s:3785   .text.ddr_state_machine:000000000000113e .L0 
     /tmp/ccfWI5Jo.s:3786   .text.ddr_state_machine:000000000000113e .L0 
     /tmp/ccfWI5Jo.s:3789   .text.ddr_state_machine:000000000000114a .L0 
     /tmp/ccfWI5Jo.s:3792   .text.ddr_state_machine:0000000000001150 .L0 
     /tmp/ccfWI5Jo.s:3794   .text.ddr_state_machine:0000000000001154 .L0 
     /tmp/ccfWI5Jo.s:3796   .text.ddr_state_machine:0000000000001158 .L0 
     /tmp/ccfWI5Jo.s:3798   .text.ddr_state_machine:000000000000115c .L0 
     /tmp/ccfWI5Jo.s:3800   .text.ddr_state_machine:0000000000001160 .L0 
     /tmp/ccfWI5Jo.s:3802   .text.ddr_state_machine:0000000000001164 .L0 
     /tmp/ccfWI5Jo.s:3805   .text.ddr_state_machine:000000000000116c .L0 
     /tmp/ccfWI5Jo.s:3807   .text.ddr_state_machine:0000000000001170 .L0 
     /tmp/ccfWI5Jo.s:3809   .text.ddr_state_machine:0000000000001174 .L0 
     /tmp/ccfWI5Jo.s:3812   .text.ddr_state_machine:0000000000001176 .L0 
     /tmp/ccfWI5Jo.s:3813   .text.ddr_state_machine:0000000000001176 .L0 
     /tmp/ccfWI5Jo.s:3816   .text.ddr_state_machine:0000000000001178 .L0 
     /tmp/ccfWI5Jo.s:3817   .text.ddr_state_machine:0000000000001178 .L0 
     /tmp/ccfWI5Jo.s:3820   .text.ddr_state_machine:000000000000117c .L0 
     /tmp/ccfWI5Jo.s:3823   .text.ddr_state_machine:0000000000001180 .L0 
     /tmp/ccfWI5Jo.s:3826   .text.ddr_state_machine:0000000000001182 .L0 
     /tmp/ccfWI5Jo.s:3827   .text.ddr_state_machine:0000000000001182 .L0 
     /tmp/ccfWI5Jo.s:3830   .text.ddr_state_machine:0000000000001184 .L0 
     /tmp/ccfWI5Jo.s:3831   .text.ddr_state_machine:0000000000001184 .L0 
     /tmp/ccfWI5Jo.s:3832   .text.ddr_state_machine:0000000000001184 .L0 
     /tmp/ccfWI5Jo.s:3833   .text.ddr_state_machine:0000000000001184 .L0 
     /tmp/ccfWI5Jo.s:3834   .text.ddr_state_machine:0000000000001184 .L0 
     /tmp/ccfWI5Jo.s:3837   .text.ddr_state_machine:0000000000001188 .L0 
     /tmp/ccfWI5Jo.s:3839   .text.ddr_state_machine:000000000000118c .L0 
     /tmp/ccfWI5Jo.s:3842   .text.ddr_state_machine:0000000000001190 .L0 
     /tmp/ccfWI5Jo.s:3844   .text.ddr_state_machine:0000000000001194 .L0 
     /tmp/ccfWI5Jo.s:3846   .text.ddr_state_machine:0000000000001198 .L0 
     /tmp/ccfWI5Jo.s:3848   .text.ddr_state_machine:000000000000119c .L0 
     /tmp/ccfWI5Jo.s:3849   .text.ddr_state_machine:000000000000119c .L0 
     /tmp/ccfWI5Jo.s:3851   .text.ddr_state_machine:00000000000011a0 .L0 
     /tmp/ccfWI5Jo.s:3853   .text.ddr_state_machine:00000000000011a4 .L0 
     /tmp/ccfWI5Jo.s:3854   .text.ddr_state_machine:00000000000011a4 .L0 
     /tmp/ccfWI5Jo.s:3857   .text.ddr_state_machine:00000000000011ae .L0 
     /tmp/ccfWI5Jo.s:3860   .text.ddr_state_machine:00000000000011b2 .L0 
     /tmp/ccfWI5Jo.s:3861   .text.ddr_state_machine:00000000000011b2 .L0 
     /tmp/ccfWI5Jo.s:3864   .text.ddr_state_machine:00000000000011b8 .L0 
     /tmp/ccfWI5Jo.s:3866   .text.ddr_state_machine:00000000000011ba .L0 
     /tmp/ccfWI5Jo.s:3868   .text.ddr_state_machine:00000000000011be .L0 
     /tmp/ccfWI5Jo.s:3870   .text.ddr_state_machine:00000000000011c0 .L0 
     /tmp/ccfWI5Jo.s:3875   .text.ddr_state_machine:00000000000011ce .L0 
     /tmp/ccfWI5Jo.s:3876   .text.ddr_state_machine:00000000000011ce .L0 
     /tmp/ccfWI5Jo.s:3878   .text.ddr_state_machine:00000000000011d2 .L0 
     /tmp/ccfWI5Jo.s:3881   .text.ddr_state_machine:00000000000011d6 .L0 
     /tmp/ccfWI5Jo.s:3883   .text.ddr_state_machine:00000000000011d8 .L0 
     /tmp/ccfWI5Jo.s:3885   .text.ddr_state_machine:00000000000011dc .L0 
     /tmp/ccfWI5Jo.s:3887   .text.ddr_state_machine:00000000000011e0 .L0 
     /tmp/ccfWI5Jo.s:3888   .text.ddr_state_machine:00000000000011e0 .L0 
     /tmp/ccfWI5Jo.s:3890   .text.ddr_state_machine:00000000000011e4 .L0 
     /tmp/ccfWI5Jo.s:3892   .text.ddr_state_machine:00000000000011e8 .L0 
     /tmp/ccfWI5Jo.s:3894   .text.ddr_state_machine:00000000000011ea .L0 
     /tmp/ccfWI5Jo.s:3896   .text.ddr_state_machine:00000000000011ec .L0 
     /tmp/ccfWI5Jo.s:3899   .text.ddr_state_machine:00000000000011f4 .L0 
     /tmp/ccfWI5Jo.s:3900   .text.ddr_state_machine:00000000000011f4 .L0 
     /tmp/ccfWI5Jo.s:3903   .text.ddr_state_machine:00000000000011fc .L0 
     /tmp/ccfWI5Jo.s:3904   .text.ddr_state_machine:00000000000011fc .L0 
     /tmp/ccfWI5Jo.s:3907   .text.ddr_state_machine:0000000000001204 .L0 
     /tmp/ccfWI5Jo.s:3908   .text.ddr_state_machine:0000000000001204 .L0 
     /tmp/ccfWI5Jo.s:3910   .text.ddr_state_machine:0000000000001208 .L0 
     /tmp/ccfWI5Jo.s:3911   .text.ddr_state_machine:0000000000001208 .L0 
     /tmp/ccfWI5Jo.s:3914   .text.ddr_state_machine:000000000000120e .L0 
     /tmp/ccfWI5Jo.s:3917   .text.ddr_state_machine:0000000000001216 .L0 
     /tmp/ccfWI5Jo.s:3918   .text.ddr_state_machine:0000000000001216 .L0 
     /tmp/ccfWI5Jo.s:3920   .text.ddr_state_machine:0000000000001218 .L0 
     /tmp/ccfWI5Jo.s:3922   .text.ddr_state_machine:000000000000121c .L0 
     /tmp/ccfWI5Jo.s:3924   .text.ddr_state_machine:000000000000121e .L0 
     /tmp/ccfWI5Jo.s:3926   .text.ddr_state_machine:0000000000001222 .L0 
     /tmp/ccfWI5Jo.s:3928   .text.ddr_state_machine:0000000000001226 .L0 
     /tmp/ccfWI5Jo.s:3931   .text.ddr_state_machine:000000000000122e .L0 
     /tmp/ccfWI5Jo.s:3932   .text.ddr_state_machine:000000000000122e .L0 
     /tmp/ccfWI5Jo.s:3934   .text.ddr_state_machine:0000000000001232 .L0 
     /tmp/ccfWI5Jo.s:3935   .text.ddr_state_machine:0000000000001232 .L0 
     /tmp/ccfWI5Jo.s:3937   .text.ddr_state_machine:0000000000001236 .L0 
     /tmp/ccfWI5Jo.s:3939   .text.ddr_state_machine:000000000000123a .L0 
     /tmp/ccfWI5Jo.s:3942   .text.ddr_state_machine:0000000000001242 .L0 
     /tmp/ccfWI5Jo.s:3943   .text.ddr_state_machine:0000000000001242 .L0 
     /tmp/ccfWI5Jo.s:3945   .text.ddr_state_machine:0000000000001246 .L0 
     /tmp/ccfWI5Jo.s:3947   .text.ddr_state_machine:000000000000124a .L0 
     /tmp/ccfWI5Jo.s:3948   .text.ddr_state_machine:000000000000124a .L0 
     /tmp/ccfWI5Jo.s:3950   .text.ddr_state_machine:000000000000124e .L0 
     /tmp/ccfWI5Jo.s:3952   .text.ddr_state_machine:0000000000001252 .L0 
     /tmp/ccfWI5Jo.s:3955   .text.ddr_state_machine:000000000000125a .L0 
     /tmp/ccfWI5Jo.s:3956   .text.ddr_state_machine:000000000000125a .L0 
     /tmp/ccfWI5Jo.s:3959   .text.ddr_state_machine:0000000000001262 .L0 
     /tmp/ccfWI5Jo.s:3961   .text.ddr_state_machine:0000000000001266 .L0 
     /tmp/ccfWI5Jo.s:3964   .text.ddr_state_machine:000000000000126e .L0 
     /tmp/ccfWI5Jo.s:3965   .text.ddr_state_machine:000000000000126e .L0 
     /tmp/ccfWI5Jo.s:3968   .text.ddr_state_machine:0000000000001274 .L0 
     /tmp/ccfWI5Jo.s:3970   .text.ddr_state_machine:0000000000001278 .L0 
     /tmp/ccfWI5Jo.s:3973   .text.ddr_state_machine:0000000000001280 .L0 
     /tmp/ccfWI5Jo.s:3977   .text.ddr_state_machine:000000000000128a .L0 
     /tmp/ccfWI5Jo.s:3981   .text.ddr_state_machine:0000000000001294 .L0 
     /tmp/ccfWI5Jo.s:3985   .text.ddr_state_machine:000000000000129e .L0 
     /tmp/ccfWI5Jo.s:3989   .text.ddr_state_machine:00000000000012a8 .L0 
     /tmp/ccfWI5Jo.s:3993   .text.ddr_state_machine:00000000000012b2 .L0 
     /tmp/ccfWI5Jo.s:3997   .text.ddr_state_machine:00000000000012bc .L0 
     /tmp/ccfWI5Jo.s:4001   .text.ddr_state_machine:00000000000012c6 .L0 
     /tmp/ccfWI5Jo.s:4005   .text.ddr_state_machine:00000000000012d0 .L0 
     /tmp/ccfWI5Jo.s:4009   .text.ddr_state_machine:00000000000012da .L0 
     /tmp/ccfWI5Jo.s:4010   .text.ddr_state_machine:00000000000012da .L0 
     /tmp/ccfWI5Jo.s:4012   .text.ddr_state_machine:00000000000012de .L0 
     /tmp/ccfWI5Jo.s:4014   .text.ddr_state_machine:00000000000012e2 .L0 
     /tmp/ccfWI5Jo.s:4017   .text.ddr_state_machine:00000000000012ea .L0 
     /tmp/ccfWI5Jo.s:4018   .text.ddr_state_machine:00000000000012ea .L0 
     /tmp/ccfWI5Jo.s:4020   .text.ddr_state_machine:00000000000012ee .L0 
     /tmp/ccfWI5Jo.s:4021   .text.ddr_state_machine:00000000000012ee .L0 
     /tmp/ccfWI5Jo.s:4023   .text.ddr_state_machine:00000000000012f2 .L0 
     /tmp/ccfWI5Jo.s:4024   .text.ddr_state_machine:00000000000012f2 .L0 
     /tmp/ccfWI5Jo.s:4027   .text.ddr_state_machine:00000000000012f6 .L0 
     /tmp/ccfWI5Jo.s:4028   .text.ddr_state_machine:00000000000012f6 .L0 
     /tmp/ccfWI5Jo.s:4031   .text.ddr_state_machine:00000000000012fc .L0 
     /tmp/ccfWI5Jo.s:4033   .text.ddr_state_machine:00000000000012fe .L0 
     /tmp/ccfWI5Jo.s:4035   .text.ddr_state_machine:0000000000001302 .L0 
     /tmp/ccfWI5Jo.s:4037   .text.ddr_state_machine:0000000000001304 .L0 
     /tmp/ccfWI5Jo.s:4042   .text.ddr_state_machine:0000000000001312 .L0 
     /tmp/ccfWI5Jo.s:4043   .text.ddr_state_machine:0000000000001312 .L0 
     /tmp/ccfWI5Jo.s:4045   .text.ddr_state_machine:0000000000001316 .L0 
     /tmp/ccfWI5Jo.s:4048   .text.ddr_state_machine:000000000000131a .L0 
     /tmp/ccfWI5Jo.s:4050   .text.ddr_state_machine:000000000000131c .L0 
     /tmp/ccfWI5Jo.s:4052   .text.ddr_state_machine:0000000000001320 .L0 
     /tmp/ccfWI5Jo.s:4054   .text.ddr_state_machine:0000000000001324 .L0 
     /tmp/ccfWI5Jo.s:4055   .text.ddr_state_machine:0000000000001324 .L0 
     /tmp/ccfWI5Jo.s:4057   .text.ddr_state_machine:0000000000001328 .L0 
     /tmp/ccfWI5Jo.s:4060   .text.ddr_state_machine:000000000000132c .L0 
     /tmp/ccfWI5Jo.s:4063   .text.ddr_state_machine:0000000000001330 .L0 
     /tmp/ccfWI5Jo.s:4065   .text.ddr_state_machine:0000000000001332 .L0 
     /tmp/ccfWI5Jo.s:4067   .text.ddr_state_machine:0000000000001336 .L0 
     /tmp/ccfWI5Jo.s:4069   .text.ddr_state_machine:000000000000133a .L0 
     /tmp/ccfWI5Jo.s:4070   .text.ddr_state_machine:000000000000133a .L0 
     /tmp/ccfWI5Jo.s:4073   .text.ddr_state_machine:0000000000001340 .L0 
     /tmp/ccfWI5Jo.s:4074   .text.ddr_state_machine:0000000000001340 .L0 
     /tmp/ccfWI5Jo.s:4077   .text.ddr_state_machine:0000000000001348 .L0 
     /tmp/ccfWI5Jo.s:4078   .text.ddr_state_machine:0000000000001348 .L0 
     /tmp/ccfWI5Jo.s:4080   .text.ddr_state_machine:000000000000134c .L0 
     /tmp/ccfWI5Jo.s:4081   .text.ddr_state_machine:000000000000134c .L0 
     /tmp/ccfWI5Jo.s:4084   .text.ddr_state_machine:0000000000001352 .L0 
     /tmp/ccfWI5Jo.s:4087   .text.ddr_state_machine:000000000000135a .L0 
     /tmp/ccfWI5Jo.s:4088   .text.ddr_state_machine:000000000000135a .L0 
     /tmp/ccfWI5Jo.s:4092   .text.ddr_state_machine:0000000000001360 .L0 
     /tmp/ccfWI5Jo.s:4094   .text.ddr_state_machine:0000000000001364 .L0 
     /tmp/ccfWI5Jo.s:4096   .text.ddr_state_machine:0000000000001366 .L0 
     /tmp/ccfWI5Jo.s:4101   .text.ddr_state_machine:0000000000001372 .L0 
     /tmp/ccfWI5Jo.s:4102   .text.ddr_state_machine:0000000000001372 .L0 
     /tmp/ccfWI5Jo.s:4103   .text.ddr_state_machine:0000000000001372 .L0 
     /tmp/ccfWI5Jo.s:4104   .text.ddr_state_machine:0000000000001372 .L0 
     /tmp/ccfWI5Jo.s:4105   .text.ddr_state_machine:0000000000001372 .L0 
     /tmp/ccfWI5Jo.s:4108   .text.ddr_state_machine:000000000000137a .L0 
     /tmp/ccfWI5Jo.s:4109   .text.ddr_state_machine:000000000000137a .L0 
     /tmp/ccfWI5Jo.s:4112   .text.ddr_state_machine:000000000000137e .L0 
     /tmp/ccfWI5Jo.s:4115   .text.ddr_state_machine:000000000000137e .L0 
     /tmp/ccfWI5Jo.s:4116   .text.ddr_state_machine:000000000000137e .L0 
     /tmp/ccfWI5Jo.s:4125   .text.ddr_state_machine:000000000000138a .L0 
     /tmp/ccfWI5Jo.s:4126   .text.ddr_state_machine:000000000000138a .L0 
     /tmp/ccfWI5Jo.s:4128   .text.ddr_state_machine:000000000000138e .L0 
     /tmp/ccfWI5Jo.s:4129   .text.ddr_state_machine:000000000000138e .L0 
     /tmp/ccfWI5Jo.s:4132   .text.ddr_state_machine:0000000000001392 .L0 
     /tmp/ccfWI5Jo.s:4133   .text.ddr_state_machine:0000000000001392 .L0 
     /tmp/ccfWI5Jo.s:4134   .text.ddr_state_machine:0000000000001392 .L0 
     /tmp/ccfWI5Jo.s:4136   .text.ddr_state_machine:0000000000001392 .L0 
     /tmp/ccfWI5Jo.s:4138   .text.ddr_state_machine:0000000000001392 .L0 
     /tmp/ccfWI5Jo.s:4139   .text.ddr_state_machine:0000000000001392 .L0 
     /tmp/ccfWI5Jo.s:4144   .text.ddr_state_machine:0000000000001394 .L0 
     /tmp/ccfWI5Jo.s:4148   .text.ddr_state_machine:0000000000001398 .L0 
     /tmp/ccfWI5Jo.s:4150   .text.ddr_state_machine:000000000000139a .L0 
     /tmp/ccfWI5Jo.s:4154   .text.ddr_state_machine:000000000000139c .L0 
     /tmp/ccfWI5Jo.s:4158   .text.ddr_state_machine:00000000000013a0 .L0 
     /tmp/ccfWI5Jo.s:4161   .text.ddr_state_machine:00000000000013a2 .L0 
     /tmp/ccfWI5Jo.s:4164   .text.ddr_state_machine:00000000000013a4 .L0 
     /tmp/ccfWI5Jo.s:4168   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4169   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4170   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4171   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4172   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4173   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4174   .text.ddr_state_machine:00000000000013a6 .L0 
     /tmp/ccfWI5Jo.s:4177   .text.ddr_state_machine:00000000000013ae .L0 
     /tmp/ccfWI5Jo.s:4181   .text.ddr_state_machine:00000000000013b2 .L0 
     /tmp/ccfWI5Jo.s:4182   .text.ddr_state_machine:00000000000013b2 .L0 
     /tmp/ccfWI5Jo.s:4185   .text.ddr_state_machine:00000000000013ba .L0 
     /tmp/ccfWI5Jo.s:4189   .text.ddr_state_machine:00000000000013c6 .L0 
     /tmp/ccfWI5Jo.s:4190   .text.ddr_state_machine:00000000000013c6 .L0 
     /tmp/ccfWI5Jo.s:4192   .text.ddr_state_machine:00000000000013ca .L0 
     /tmp/ccfWI5Jo.s:4194   .text.ddr_state_machine:00000000000013cc .L0 
     /tmp/ccfWI5Jo.s:4196   .text.ddr_state_machine:00000000000013d0 .L0 
     /tmp/ccfWI5Jo.s:4198   .text.ddr_state_machine:00000000000013d2 .L0 
     /tmp/ccfWI5Jo.s:4200   .text.ddr_state_machine:00000000000013d4 .L0 
     /tmp/ccfWI5Jo.s:4202   .text.ddr_state_machine:00000000000013d6 .L0 
     /tmp/ccfWI5Jo.s:4207   .text.ddr_state_machine:00000000000013de .L0 
     /tmp/ccfWI5Jo.s:4208   .text.ddr_state_machine:00000000000013de .L0 
     /tmp/ccfWI5Jo.s:4210   .text.ddr_state_machine:00000000000013e2 .L0 
     /tmp/ccfWI5Jo.s:4214   .text.ddr_state_machine:00000000000013ee .L0 
     /tmp/ccfWI5Jo.s:4215   .text.ddr_state_machine:00000000000013ee .L0 
     /tmp/ccfWI5Jo.s:4218   .text.ddr_state_machine:00000000000013f4 .L0 
     /tmp/ccfWI5Jo.s:4222   .text.ddr_state_machine:0000000000001400 .L0 
     /tmp/ccfWI5Jo.s:4224   .text.ddr_state_machine:0000000000001400 .L0 
     /tmp/ccfWI5Jo.s:4226   .text.ddr_state_machine:0000000000001400 .L0 
     /tmp/ccfWI5Jo.s:4227   .text.ddr_state_machine:0000000000001400 .L0 
     /tmp/ccfWI5Jo.s:4229   .text.ddr_state_machine:0000000000001402 .L0 
     /tmp/ccfWI5Jo.s:4231   .text.ddr_state_machine:0000000000001406 .L0 
     /tmp/ccfWI5Jo.s:4234   .text.ddr_state_machine:0000000000001408 .L0 
     /tmp/ccfWI5Jo.s:4238   .text.ddr_state_machine:000000000000140c .L0 
     /tmp/ccfWI5Jo.s:4239   .text.ddr_state_machine:000000000000140c .L0 
     /tmp/ccfWI5Jo.s:4241   .text.ddr_state_machine:0000000000001410 .L0 
     /tmp/ccfWI5Jo.s:4242   .text.ddr_state_machine:0000000000001410 .L0 
     /tmp/ccfWI5Jo.s:4244   .text.ddr_state_machine:0000000000001414 .L0 
     /tmp/ccfWI5Jo.s:4245   .text.ddr_state_machine:0000000000001414 .L0 
     /tmp/ccfWI5Jo.s:4247   .text.ddr_state_machine:0000000000001418 .L0 
     /tmp/ccfWI5Jo.s:4248   .text.ddr_state_machine:0000000000001418 .L0 
     /tmp/ccfWI5Jo.s:4250   .text.ddr_state_machine:000000000000141c .L0 
     /tmp/ccfWI5Jo.s:4251   .text.ddr_state_machine:000000000000141c .L0 
     /tmp/ccfWI5Jo.s:4253   .text.ddr_state_machine:0000000000001420 .L0 
     /tmp/ccfWI5Jo.s:4254   .text.ddr_state_machine:0000000000001420 .L0 
     /tmp/ccfWI5Jo.s:4256   .text.ddr_state_machine:0000000000001424 .L0 
     /tmp/ccfWI5Jo.s:4257   .text.ddr_state_machine:0000000000001424 .L0 
     /tmp/ccfWI5Jo.s:4259   .text.ddr_state_machine:0000000000001428 .L0 
     /tmp/ccfWI5Jo.s:4261   .text.ddr_state_machine:000000000000142c .L0 
     /tmp/ccfWI5Jo.s:4263   .text.ddr_state_machine:0000000000001430 .L0 
     /tmp/ccfWI5Jo.s:4265   .text.ddr_state_machine:0000000000001432 .L0 
     /tmp/ccfWI5Jo.s:4267   .text.ddr_state_machine:0000000000001432 .L0 
     /tmp/ccfWI5Jo.s:4268   .text.ddr_state_machine:0000000000001432 .L0 
     /tmp/ccfWI5Jo.s:4269   .text.ddr_state_machine:0000000000001432 .L0 
     /tmp/ccfWI5Jo.s:4270   .text.ddr_state_machine:0000000000001432 .L0 
     /tmp/ccfWI5Jo.s:4274   .text.ddr_state_machine:000000000000143a .L0 
     /tmp/ccfWI5Jo.s:4276   .text.ddr_state_machine:000000000000143a .L0 
     /tmp/ccfWI5Jo.s:4277   .text.ddr_state_machine:000000000000143a .L0 
     /tmp/ccfWI5Jo.s:4279   .text.ddr_state_machine:000000000000143c .L0 
     /tmp/ccfWI5Jo.s:4282   .text.ddr_state_machine:000000000000143e .L0 
     /tmp/ccfWI5Jo.s:4285   .text.ddr_state_machine:0000000000001440 .L0 
     /tmp/ccfWI5Jo.s:4290   .text.ddr_state_machine:0000000000001442 .L0 
     /tmp/ccfWI5Jo.s:4292   .text.ddr_state_machine:0000000000001446 .L0 
     /tmp/ccfWI5Jo.s:4294   .text.ddr_state_machine:000000000000144a .L0 
     /tmp/ccfWI5Jo.s:4296   .text.ddr_state_machine:000000000000144e .L0 
     /tmp/ccfWI5Jo.s:4302   .text.ddr_state_machine:0000000000001458 .L0 
     /tmp/ccfWI5Jo.s:4303   .text.ddr_state_machine:0000000000001458 .L0 
     /tmp/ccfWI5Jo.s:4304   .text.ddr_state_machine:0000000000001458 .L0 
     /tmp/ccfWI5Jo.s:4306   .text.ddr_state_machine:000000000000145a .L0 
     /tmp/ccfWI5Jo.s:4307   .text.ddr_state_machine:000000000000145a .L0 
     /tmp/ccfWI5Jo.s:4310   .text.ddr_state_machine:0000000000001462 .L0 
     /tmp/ccfWI5Jo.s:4311   .text.ddr_state_machine:0000000000001462 .L0 
     /tmp/ccfWI5Jo.s:4313   .text.ddr_state_machine:0000000000001466 .L0 
     /tmp/ccfWI5Jo.s:4316   .text.ddr_state_machine:000000000000146a .L0 
     /tmp/ccfWI5Jo.s:4318   .text.ddr_state_machine:000000000000146e .L0 
     /tmp/ccfWI5Jo.s:4321   .text.ddr_state_machine:0000000000001470 .L0 
     /tmp/ccfWI5Jo.s:4322   .text.ddr_state_machine:0000000000001470 .L0 
     /tmp/ccfWI5Jo.s:4326   .text.ddr_state_machine:0000000000001476 .L0 
     /tmp/ccfWI5Jo.s:4327   .text.ddr_state_machine:0000000000001476 .L0 
     /tmp/ccfWI5Jo.s:4329   .text.ddr_state_machine:000000000000147a .L0 
     /tmp/ccfWI5Jo.s:4335   .text.ddr_state_machine:0000000000001480 .L0 
     /tmp/ccfWI5Jo.s:4343   .text.ddr_state_machine:000000000000148c .L0 
     /tmp/ccfWI5Jo.s:4355   .text.ddr_state_machine:000000000000149a .L0 
     /tmp/ccfWI5Jo.s:4356   .text.ddr_state_machine:000000000000149a .L0 
     /tmp/ccfWI5Jo.s:4357   .text.ddr_state_machine:000000000000149a .L0 
     /tmp/ccfWI5Jo.s:4360   .text.ddr_state_machine:00000000000014a0 .L0 
     /tmp/ccfWI5Jo.s:4364   .text.ddr_state_machine:00000000000014a4 .L0 
     /tmp/ccfWI5Jo.s:4368   .text.ddr_state_machine:00000000000014a6 .L0 
     /tmp/ccfWI5Jo.s:4370   .text.ddr_state_machine:00000000000014a8 .L0 
     /tmp/ccfWI5Jo.s:4373   .text.ddr_state_machine:00000000000014ac .L0 
     /tmp/ccfWI5Jo.s:4374   .text.ddr_state_machine:00000000000014ac .L0 
     /tmp/ccfWI5Jo.s:4380   .text.ddr_state_machine:00000000000014b0 .L0 
     /tmp/ccfWI5Jo.s:4383   .text.ddr_state_machine:00000000000014b4 .L0 
     /tmp/ccfWI5Jo.s:4384   .text.ddr_state_machine:00000000000014b4 .L0 
     /tmp/ccfWI5Jo.s:4386   .text.ddr_state_machine:00000000000014b6 .L0 
     /tmp/ccfWI5Jo.s:4389   .text.ddr_state_machine:00000000000014ba .L0 
     /tmp/ccfWI5Jo.s:4390   .text.ddr_state_machine:00000000000014ba .L0 
     /tmp/ccfWI5Jo.s:4392   .text.ddr_state_machine:00000000000014be .L0 
     /tmp/ccfWI5Jo.s:4396   .text.ddr_state_machine:00000000000014c0 .L0 
     /tmp/ccfWI5Jo.s:4397   .text.ddr_state_machine:00000000000014c0 .L0 
     /tmp/ccfWI5Jo.s:4400   .text.ddr_state_machine:00000000000014c6 .L0 
     /tmp/ccfWI5Jo.s:4401   .text.ddr_state_machine:00000000000014c6 .L0 
     /tmp/ccfWI5Jo.s:4403   .text.ddr_state_machine:00000000000014ca .L0 
     /tmp/ccfWI5Jo.s:4404   .text.ddr_state_machine:00000000000014ca .L0 
     /tmp/ccfWI5Jo.s:4408   .text.ddr_state_machine:00000000000014ce .L0 
     /tmp/ccfWI5Jo.s:4409   .text.ddr_state_machine:00000000000014ce .L0 
     /tmp/ccfWI5Jo.s:4412   .text.ddr_state_machine:00000000000014d4 .L0 
     /tmp/ccfWI5Jo.s:4413   .text.ddr_state_machine:00000000000014d4 .L0 
     /tmp/ccfWI5Jo.s:4415   .text.ddr_state_machine:00000000000014d8 .L0 
     /tmp/ccfWI5Jo.s:4420   .text.ddr_state_machine:00000000000014e0 .L0 
     /tmp/ccfWI5Jo.s:4421   .text.ddr_state_machine:00000000000014e0 .L0 
     /tmp/ccfWI5Jo.s:4422   .text.ddr_state_machine:00000000000014e0 .L0 
     /tmp/ccfWI5Jo.s:4428   .text.ddr_state_machine:00000000000014ea .L0 
     /tmp/ccfWI5Jo.s:4429   .text.ddr_state_machine:00000000000014ea .L0 
     /tmp/ccfWI5Jo.s:4432   .text.ddr_state_machine:00000000000014ec .L0 
     /tmp/ccfWI5Jo.s:4437   .text.ddr_state_machine:00000000000014f6 .L0 
     /tmp/ccfWI5Jo.s:4441   .text.ddr_state_machine:00000000000014fa .L0 
     /tmp/ccfWI5Jo.s:4442   .text.ddr_state_machine:00000000000014fa .L0 
     /tmp/ccfWI5Jo.s:4449   .text.ddr_state_machine:0000000000001500 .L0 
     /tmp/ccfWI5Jo.s:4454   .text.ddr_state_machine:0000000000001508 .L0 
     /tmp/ccfWI5Jo.s:4455   .text.ddr_state_machine:0000000000001508 .L0 
     /tmp/ccfWI5Jo.s:4458   .text.ddr_state_machine:0000000000001510 .L0 
     /tmp/ccfWI5Jo.s:4462   .text.ddr_state_machine:000000000000151c .L0 
     /tmp/ccfWI5Jo.s:4465   .text.ddr_state_machine:0000000000001524 .L0 
     /tmp/ccfWI5Jo.s:4467   .text.ddr_state_machine:0000000000001528 .L0 
     /tmp/ccfWI5Jo.s:4469   .text.ddr_state_machine:000000000000152c .L0 
     /tmp/ccfWI5Jo.s:4471   .text.ddr_state_machine:000000000000152e .L0 
     /tmp/ccfWI5Jo.s:4473   .text.ddr_state_machine:0000000000001530 .L0 
     /tmp/ccfWI5Jo.s:4476   .text.ddr_state_machine:0000000000001534 .L0 
     /tmp/ccfWI5Jo.s:4477   .text.ddr_state_machine:0000000000001534 .L0 
     /tmp/ccfWI5Jo.s:4478   .text.ddr_state_machine:0000000000001534 .L0 
     /tmp/ccfWI5Jo.s:4483   .text.ddr_state_machine:000000000000153a .L0 
     /tmp/ccfWI5Jo.s:4484   .text.ddr_state_machine:000000000000153a .L0 
     /tmp/ccfWI5Jo.s:4486   .text.ddr_state_machine:000000000000153e .L0 
     /tmp/ccfWI5Jo.s:4490   .text.ddr_state_machine:000000000000154a .L0 
     /tmp/ccfWI5Jo.s:4491   .text.ddr_state_machine:000000000000154a .L0 
     /tmp/ccfWI5Jo.s:4494   .text.ddr_state_machine:0000000000001550 .L0 
     /tmp/ccfWI5Jo.s:4496   .text.ddr_state_machine:0000000000001554 .L0 
     /tmp/ccfWI5Jo.s:4498   .text.ddr_state_machine:0000000000001556 .L0 
     /tmp/ccfWI5Jo.s:4504   .text.ddr_state_machine:0000000000001562 .L0 
     /tmp/ccfWI5Jo.s:4505   .text.ddr_state_machine:0000000000001562 .L0 
     /tmp/ccfWI5Jo.s:4506   .text.ddr_state_machine:0000000000001562 .L0 
     /tmp/ccfWI5Jo.s:4507   .text.ddr_state_machine:0000000000001562 .L0 
     /tmp/ccfWI5Jo.s:4508   .text.ddr_state_machine:0000000000001562 .L0 
     /tmp/ccfWI5Jo.s:4509   .text.ddr_state_machine:0000000000001562 .L0 
     /tmp/ccfWI5Jo.s:4511   .text.ddr_state_machine:0000000000001566 .L0 
     /tmp/ccfWI5Jo.s:4513   .text.ddr_state_machine:000000000000156a .L0 
     /tmp/ccfWI5Jo.s:4515   .text.ddr_state_machine:000000000000156c .L0 
     /tmp/ccfWI5Jo.s:4517   .text.ddr_state_machine:000000000000156e .L0 
     /tmp/ccfWI5Jo.s:4519   .text.ddr_state_machine:0000000000001570 .L0 
     /tmp/ccfWI5Jo.s:4522   .text.ddr_state_machine:0000000000001576 .L0 
     /tmp/ccfWI5Jo.s:4525   .text.ddr_state_machine:000000000000157c .L0 
     /tmp/ccfWI5Jo.s:4528   .text.ddr_state_machine:0000000000001580 .L0 
     /tmp/ccfWI5Jo.s:4529   .text.ddr_state_machine:0000000000001580 .L0 
     /tmp/ccfWI5Jo.s:4530   .text.ddr_state_machine:0000000000001580 .L0 
     /tmp/ccfWI5Jo.s:4531   .text.ddr_state_machine:0000000000001580 .L0 
     /tmp/ccfWI5Jo.s:4536   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4537   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4538   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4539   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4540   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4541   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4542   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4546   .text.ddr_state_machine:0000000000001590 .L0 
     /tmp/ccfWI5Jo.s:4547   .text.ddr_state_machine:0000000000001590 .L0 
     /tmp/ccfWI5Jo.s:4550   .text.ddr_state_machine:0000000000001598 .L0 
     /tmp/ccfWI5Jo.s:4551   .text.ddr_state_machine:0000000000001598 .L0 
     /tmp/ccfWI5Jo.s:4553   .text.ddr_state_machine:00000000000015a0 .L0 
     /tmp/ccfWI5Jo.s:4555   .text.ddr_state_machine:00000000000015a2 .L0 
     /tmp/ccfWI5Jo.s:4560   .text.ddr_state_machine:00000000000015b0 .L0 
     /tmp/ccfWI5Jo.s:4561   .text.ddr_state_machine:00000000000015b0 .L0 
     /tmp/ccfWI5Jo.s:4566   .text.ddr_state_machine:00000000000015b8 .L0 
     /tmp/ccfWI5Jo.s:4567   .text.ddr_state_machine:00000000000015b8 .L0 
     /tmp/ccfWI5Jo.s:4572   .text.ddr_state_machine:00000000000015c0 .L0 
     /tmp/ccfWI5Jo.s:4575   .text.ddr_state_machine:00000000000015c4 .L0 
     /tmp/ccfWI5Jo.s:4578   .text.ddr_state_machine:00000000000015c8 .L0 
     /tmp/ccfWI5Jo.s:4580   .text.ddr_state_machine:00000000000015cc .L0 
     /tmp/ccfWI5Jo.s:4583   .text.ddr_state_machine:00000000000015ce .L0 
     /tmp/ccfWI5Jo.s:4585   .text.ddr_state_machine:00000000000015d0 .L0 
     /tmp/ccfWI5Jo.s:4588   .text.ddr_state_machine:00000000000015d6 .L0 
     /tmp/ccfWI5Jo.s:4591   .text.ddr_state_machine:00000000000015d8 .L0 
     /tmp/ccfWI5Jo.s:4593   .text.ddr_state_machine:00000000000015da .L0 
     /tmp/ccfWI5Jo.s:4596   .text.ddr_state_machine:00000000000015dc .L0 
     /tmp/ccfWI5Jo.s:4598   .text.ddr_state_machine:00000000000015de .L0 
     /tmp/ccfWI5Jo.s:4602   .text.ddr_state_machine:00000000000015e0 .L0 
     /tmp/ccfWI5Jo.s:4603   .text.ddr_state_machine:00000000000015e0 .L0 
     /tmp/ccfWI5Jo.s:4604   .text.ddr_state_machine:00000000000015e0 .L0 
     /tmp/ccfWI5Jo.s:4606   .text.ddr_state_machine:00000000000015e4 .L0 
     /tmp/ccfWI5Jo.s:4608   .text.ddr_state_machine:00000000000015e8 .L0 
     /tmp/ccfWI5Jo.s:4609   .text.ddr_state_machine:00000000000015e8 .L0 
     /tmp/ccfWI5Jo.s:4611   .text.ddr_state_machine:00000000000015ec .L0 
     /tmp/ccfWI5Jo.s:4612   .text.ddr_state_machine:00000000000015ec .L0 
     /tmp/ccfWI5Jo.s:4615   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4616   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4617   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4618   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4619   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4620   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4621   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4622   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4623   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4624   .text.ddr_state_machine:00000000000015f4 .L0 
     /tmp/ccfWI5Jo.s:4629   .text.ddr_state_machine:00000000000015fc .L0 
     /tmp/ccfWI5Jo.s:4630   .text.ddr_state_machine:00000000000015fc .L0 
     /tmp/ccfWI5Jo.s:4635   .text.ddr_state_machine:0000000000001604 .L0 
     /tmp/ccfWI5Jo.s:4637   .text.ddr_state_machine:0000000000001604 .L0 
     /tmp/ccfWI5Jo.s:4638   .text.ddr_state_machine:0000000000001604 .L0 
     /tmp/ccfWI5Jo.s:4639   .text.ddr_state_machine:0000000000001604 .L0 
     /tmp/ccfWI5Jo.s:4641   .text.ddr_state_machine:0000000000001606 .L0 
     /tmp/ccfWI5Jo.s:4643   .text.ddr_state_machine:0000000000001608 .L0 
     /tmp/ccfWI5Jo.s:4647   .text.ddr_state_machine:000000000000160c .L0 
     /tmp/ccfWI5Jo.s:4648   .text.ddr_state_machine:000000000000160c .L0 
     /tmp/ccfWI5Jo.s:4650   .text.ddr_state_machine:0000000000001610 .L0 
     /tmp/ccfWI5Jo.s:4651   .text.ddr_state_machine:0000000000001610 .L0 
     /tmp/ccfWI5Jo.s:4653   .text.ddr_state_machine:0000000000001614 .L0 
     /tmp/ccfWI5Jo.s:4654   .text.ddr_state_machine:0000000000001614 .L0 
     /tmp/ccfWI5Jo.s:4656   .text.ddr_state_machine:0000000000001616 .L0 
     /tmp/ccfWI5Jo.s:4658   .text.ddr_state_machine:000000000000161a .L0 
     /tmp/ccfWI5Jo.s:4659   .text.ddr_state_machine:000000000000161a .L0 
     /tmp/ccfWI5Jo.s:4661   .text.ddr_state_machine:000000000000161e .L0 
     /tmp/ccfWI5Jo.s:4663   .text.ddr_state_machine:0000000000001622 .L0 
     /tmp/ccfWI5Jo.s:4664   .text.ddr_state_machine:0000000000001622 .L0 
     /tmp/ccfWI5Jo.s:4666   .text.ddr_state_machine:0000000000001624 .L0 
     /tmp/ccfWI5Jo.s:4668   .text.ddr_state_machine:0000000000001628 .L0 
     /tmp/ccfWI5Jo.s:4669   .text.ddr_state_machine:0000000000001628 .L0 
     /tmp/ccfWI5Jo.s:4672   .text.ddr_state_machine:000000000000162c .L0 
     /tmp/ccfWI5Jo.s:4674   .text.ddr_state_machine:0000000000001630 .L0 
     /tmp/ccfWI5Jo.s:4675   .text.ddr_state_machine:0000000000001630 .L0 
     /tmp/ccfWI5Jo.s:4677   .text.ddr_state_machine:0000000000001634 .L0 
     /tmp/ccfWI5Jo.s:4678   .text.ddr_state_machine:0000000000001634 .L0 
     /tmp/ccfWI5Jo.s:4681   .text.ddr_state_machine:0000000000001638 .L0 
     /tmp/ccfWI5Jo.s:4682   .text.ddr_state_machine:0000000000001638 .L0 
     /tmp/ccfWI5Jo.s:4683   .text.ddr_state_machine:0000000000001638 .L0 
     /tmp/ccfWI5Jo.s:4686   .text.ddr_state_machine:000000000000163e .L0 
     /tmp/ccfWI5Jo.s:4687   .text.ddr_state_machine:000000000000163e .L0 
     /tmp/ccfWI5Jo.s:4690   .text.ddr_state_machine:0000000000001646 .L0 
     /tmp/ccfWI5Jo.s:4691   .text.ddr_state_machine:0000000000001646 .L0 
     /tmp/ccfWI5Jo.s:4694   .text.ddr_state_machine:000000000000164a .L0 
     /tmp/ccfWI5Jo.s:4695   .text.ddr_state_machine:000000000000164a .L0 
     /tmp/ccfWI5Jo.s:4696   .text.ddr_state_machine:000000000000164a .L0 
     /tmp/ccfWI5Jo.s:4697   .text.ddr_state_machine:000000000000164a .L0 
     /tmp/ccfWI5Jo.s:4698   .text.ddr_state_machine:000000000000164a .L0 
     /tmp/ccfWI5Jo.s:4702   .text.ddr_state_machine:0000000000001656 .L0 
     /tmp/ccfWI5Jo.s:4703   .text.ddr_state_machine:0000000000001656 .L0 
     /tmp/ccfWI5Jo.s:4704   .text.ddr_state_machine:0000000000001656 .L0 
     /tmp/ccfWI5Jo.s:4705   .text.ddr_state_machine:0000000000001656 .L0 
     /tmp/ccfWI5Jo.s:4707   .text.ddr_state_machine:0000000000001658 .L0 
     /tmp/ccfWI5Jo.s:4709   .text.ddr_state_machine:000000000000165a .L0 
     /tmp/ccfWI5Jo.s:4711   .text.ddr_state_machine:000000000000165c .L0 
     /tmp/ccfWI5Jo.s:4713   .text.ddr_state_machine:000000000000165e .L0 
     /tmp/ccfWI5Jo.s:4717   .text.ddr_state_machine:0000000000001660 .L0 
     /tmp/ccfWI5Jo.s:4719   .text.ddr_state_machine:0000000000001664 .L0 
     /tmp/ccfWI5Jo.s:4721   .text.ddr_state_machine:0000000000001668 .L0 
     /tmp/ccfWI5Jo.s:4723   .text.ddr_state_machine:000000000000166c .L0 
     /tmp/ccfWI5Jo.s:4728   .text.ddr_state_machine:0000000000001674 .L0 
     /tmp/ccfWI5Jo.s:4729   .text.ddr_state_machine:0000000000001674 .L0 
     /tmp/ccfWI5Jo.s:4730   .text.ddr_state_machine:0000000000001674 .L0 
     /tmp/ccfWI5Jo.s:4731   .text.ddr_state_machine:0000000000001674 .L0 
     /tmp/ccfWI5Jo.s:4734   .text.ddr_state_machine:000000000000167c .L0 
     /tmp/ccfWI5Jo.s:4735   .text.ddr_state_machine:000000000000167c .L0 
     /tmp/ccfWI5Jo.s:4737   .text.ddr_state_machine:0000000000001680 .L0 
     /tmp/ccfWI5Jo.s:4739   .text.ddr_state_machine:0000000000001684 .L0 
     /tmp/ccfWI5Jo.s:4741   .text.ddr_state_machine:0000000000001686 .L0 
     /tmp/ccfWI5Jo.s:4743   .text.ddr_state_machine:000000000000168a .L0 
     /tmp/ccfWI5Jo.s:4746   .text.ddr_state_machine:000000000000168c .L0 
     /tmp/ccfWI5Jo.s:4747   .text.ddr_state_machine:000000000000168c .L0 
     /tmp/ccfWI5Jo.s:4750   .text.ddr_state_machine:000000000000168e .L0 
     /tmp/ccfWI5Jo.s:4751   .text.ddr_state_machine:000000000000168e .L0 
     /tmp/ccfWI5Jo.s:4756   .text.ddr_state_machine:0000000000001698 .L0 
     /tmp/ccfWI5Jo.s:4758   .text.ddr_state_machine:000000000000169c .L0 
     /tmp/ccfWI5Jo.s:4759   .text.ddr_state_machine:000000000000169c .L0 
     /tmp/ccfWI5Jo.s:4763   .text.ddr_state_machine:00000000000016a6 .L0 
     /tmp/ccfWI5Jo.s:4768   .text.ddr_state_machine:00000000000016ae .L0 
     /tmp/ccfWI5Jo.s:4769   .text.ddr_state_machine:00000000000016ae .L0 
     /tmp/ccfWI5Jo.s:4772   .text.ddr_state_machine:00000000000016b6 .L0 
     /tmp/ccfWI5Jo.s:4773   .text.ddr_state_machine:00000000000016b6 .L0 
     /tmp/ccfWI5Jo.s:4775   .text.ddr_state_machine:00000000000016ba .L0 
     /tmp/ccfWI5Jo.s:4779   .text.ddr_state_machine:00000000000016bc .L0 
     /tmp/ccfWI5Jo.s:4780   .text.ddr_state_machine:00000000000016bc .L0 
     /tmp/ccfWI5Jo.s:4787   .text.ddr_state_machine:00000000000016c4 .L0 
     /tmp/ccfWI5Jo.s:4788   .text.ddr_state_machine:00000000000016c4 .L0 
     /tmp/ccfWI5Jo.s:4792   .text.ddr_state_machine:00000000000016cc .L0 
     /tmp/ccfWI5Jo.s:4795   .text.ddr_state_machine:00000000000016d0 .L0 
     /tmp/ccfWI5Jo.s:4799   .text.ddr_state_machine:00000000000016d2 .L0 
     /tmp/ccfWI5Jo.s:4800   .text.ddr_state_machine:00000000000016d2 .L0 
     /tmp/ccfWI5Jo.s:4801   .text.ddr_state_machine:00000000000016d2 .L0 
     /tmp/ccfWI5Jo.s:4802   .text.ddr_state_machine:00000000000016d2 .L0 
     /tmp/ccfWI5Jo.s:4804   .text.ddr_state_machine:00000000000016d4 .L0 
     /tmp/ccfWI5Jo.s:4807   .text.ddr_state_machine:00000000000016d6 .L0 
     /tmp/ccfWI5Jo.s:4813   .text.ddr_state_machine:00000000000016e0 .L0 
     /tmp/ccfWI5Jo.s:4814   .text.ddr_state_machine:00000000000016e0 .L0 
     /tmp/ccfWI5Jo.s:4816   .text.ddr_state_machine:00000000000016e4 .L0 
     /tmp/ccfWI5Jo.s:4817   .text.ddr_state_machine:00000000000016e4 .L0 
     /tmp/ccfWI5Jo.s:4821   .text.ddr_state_machine:00000000000016e8 .L0 
     /tmp/ccfWI5Jo.s:4823   .text.ddr_state_machine:00000000000016ea .L0 
     /tmp/ccfWI5Jo.s:4826   .text.ddr_state_machine:00000000000016f0 .L0 
     /tmp/ccfWI5Jo.s:4827   .text.ddr_state_machine:00000000000016f0 .L0 
     /tmp/ccfWI5Jo.s:4836   .text.ddr_state_machine:00000000000016fe .L0 
     /tmp/ccfWI5Jo.s:4842   .text.ddr_state_machine:0000000000001706 .L0 
     /tmp/ccfWI5Jo.s:4846   .text.ddr_state_machine:000000000000170a .L0 
     /tmp/ccfWI5Jo.s:4847   .text.ddr_state_machine:000000000000170a .L0 
     /tmp/ccfWI5Jo.s:4851   .text.ddr_state_machine:0000000000001710 .L0 
     /tmp/ccfWI5Jo.s:4853   .text.ddr_state_machine:0000000000001714 .L0 
     /tmp/ccfWI5Jo.s:4855   .text.ddr_state_machine:0000000000001718 .L0 
     /tmp/ccfWI5Jo.s:4856   .text.ddr_state_machine:0000000000001718 .L0 
     /tmp/ccfWI5Jo.s:4864   .text.ddr_state_machine:0000000000001724 .L0 
     /tmp/ccfWI5Jo.s:4869   .text.ddr_state_machine:000000000000172a .L0 
     /tmp/ccfWI5Jo.s:4872   .text.ddr_state_machine:000000000000172c .L0 
     /tmp/ccfWI5Jo.s:4874   .text.ddr_state_machine:000000000000172e .L0 
     /tmp/ccfWI5Jo.s:4876   .text.ddr_state_machine:0000000000001730 .L0 
     /tmp/ccfWI5Jo.s:4878   .text.ddr_state_machine:0000000000001734 .L0 
     /tmp/ccfWI5Jo.s:4880   .text.ddr_state_machine:0000000000001738 .L0 
     /tmp/ccfWI5Jo.s:4884   .text.ddr_state_machine:000000000000173c .L0 
     /tmp/ccfWI5Jo.s:4888   .text.ddr_state_machine:000000000000173e .L0 
     /tmp/ccfWI5Jo.s:4889   .text.ddr_state_machine:000000000000173e .L0 
     /tmp/ccfWI5Jo.s:4893   .text.ddr_state_machine:000000000000174a .L0 
     /tmp/ccfWI5Jo.s:4896   .text.ddr_state_machine:000000000000174e .L0 
     /tmp/ccfWI5Jo.s:4897   .text.ddr_state_machine:000000000000174e .L0 
     /tmp/ccfWI5Jo.s:4898   .text.ddr_state_machine:000000000000174e .L0 
     /tmp/ccfWI5Jo.s:4901   .text.ddr_state_machine:0000000000001752 .L0 
     /tmp/ccfWI5Jo.s:4902   .text.ddr_state_machine:0000000000001752 .L0 
     /tmp/ccfWI5Jo.s:4903   .text.ddr_state_machine:0000000000001752 .L0 
     /tmp/ccfWI5Jo.s:4904   .text.ddr_state_machine:0000000000001752 .L0 
     /tmp/ccfWI5Jo.s:4911   .text.ddr_state_machine:000000000000175e .L0 
     /tmp/ccfWI5Jo.s:4912   .text.ddr_state_machine:000000000000175e .L0 
     /tmp/ccfWI5Jo.s:4914   .text.ddr_state_machine:0000000000001762 .L0 
     /tmp/ccfWI5Jo.s:4927   .text.ddr_state_machine:0000000000001774 .L0 
     /tmp/ccfWI5Jo.s:4930   .text.ddr_state_machine:0000000000001778 .L0 
     /tmp/ccfWI5Jo.s:4931   .text.ddr_state_machine:0000000000001778 .L0 
     /tmp/ccfWI5Jo.s:4935   .text.ddr_state_machine:0000000000001782 .L0 
     /tmp/ccfWI5Jo.s:4938   .text.ddr_state_machine:0000000000001786 .L0 
     /tmp/ccfWI5Jo.s:4942   .text.ddr_state_machine:000000000000178a .L0 
     /tmp/ccfWI5Jo.s:4943   .text.ddr_state_machine:000000000000178a .L0 
     /tmp/ccfWI5Jo.s:4945   .text.ddr_state_machine:000000000000178e .L0 
     /tmp/ccfWI5Jo.s:4946   .text.ddr_state_machine:000000000000178e .L0 
     /tmp/ccfWI5Jo.s:4951   .text.ddr_state_machine:0000000000001794 .L0 
     /tmp/ccfWI5Jo.s:4952   .text.ddr_state_machine:0000000000001794 .L0 
     /tmp/ccfWI5Jo.s:4957   .text.ddr_state_machine:000000000000179c .L0 
     /tmp/ccfWI5Jo.s:4958   .text.ddr_state_machine:000000000000179c .L0 
     /tmp/ccfWI5Jo.s:4959   .text.ddr_state_machine:000000000000179c .L0 
     /tmp/ccfWI5Jo.s:4962   .text.ddr_state_machine:00000000000017a0 .L0 
     /tmp/ccfWI5Jo.s:4968   .text.ddr_state_machine:00000000000017a6 .L0 
     /tmp/ccfWI5Jo.s:4969   .text.ddr_state_machine:00000000000017a6 .L0 
     /tmp/ccfWI5Jo.s:4972   .text.ddr_state_machine:00000000000017aa .L0 
     /tmp/ccfWI5Jo.s:4973   .text.ddr_state_machine:00000000000017aa .L0 
     /tmp/ccfWI5Jo.s:4974   .text.ddr_state_machine:00000000000017aa .L0 
     /tmp/ccfWI5Jo.s:4976   .text.ddr_state_machine:00000000000017b2 .L0 
     /tmp/ccfWI5Jo.s:4978   .text.ddr_state_machine:00000000000017b4 .L0 
     /tmp/ccfWI5Jo.s:4981   .text.ddr_state_machine:00000000000017b6 .L0 
     /tmp/ccfWI5Jo.s:4983   .text.ddr_state_machine:00000000000017ba .L0 
     /tmp/ccfWI5Jo.s:4985   .text.ddr_state_machine:00000000000017bc .L0 
     /tmp/ccfWI5Jo.s:4991   .text.ddr_state_machine:00000000000017c8 .L0 
     /tmp/ccfWI5Jo.s:4992   .text.ddr_state_machine:00000000000017c8 .L0 
     /tmp/ccfWI5Jo.s:4995   .text.ddr_state_machine:00000000000017d0 .L0 
     /tmp/ccfWI5Jo.s:4996   .text.ddr_state_machine:00000000000017d0 .L0 
     /tmp/ccfWI5Jo.s:4998   .text.ddr_state_machine:00000000000017d2 .L0 
     /tmp/ccfWI5Jo.s:5000   .text.ddr_state_machine:00000000000017d6 .L0 
     /tmp/ccfWI5Jo.s:5001   .text.ddr_state_machine:00000000000017d6 .L0 
     /tmp/ccfWI5Jo.s:5004   .text.ddr_state_machine:00000000000017dc .L0 
     /tmp/ccfWI5Jo.s:5005   .text.ddr_state_machine:00000000000017dc .L0 
     /tmp/ccfWI5Jo.s:5007   .text.ddr_state_machine:00000000000017e0 .L0 
     /tmp/ccfWI5Jo.s:5008   .text.ddr_state_machine:00000000000017e0 .L0 
     /tmp/ccfWI5Jo.s:5011   .text.ddr_state_machine:00000000000017e8 .L0 
     /tmp/ccfWI5Jo.s:5012   .text.ddr_state_machine:00000000000017e8 .L0 
     /tmp/ccfWI5Jo.s:5014   .text.ddr_state_machine:00000000000017ec .L0 
     /tmp/ccfWI5Jo.s:5015   .text.ddr_state_machine:00000000000017ec .L0 
     /tmp/ccfWI5Jo.s:5017   .text.ddr_state_machine:00000000000017f0 .L0 
     /tmp/ccfWI5Jo.s:5018   .text.ddr_state_machine:00000000000017f0 .L0 
     /tmp/ccfWI5Jo.s:5020   .text.ddr_state_machine:00000000000017f4 .L0 
     /tmp/ccfWI5Jo.s:5021   .text.ddr_state_machine:00000000000017f4 .L0 
     /tmp/ccfWI5Jo.s:5023   .text.ddr_state_machine:00000000000017f8 .L0 
     /tmp/ccfWI5Jo.s:5024   .text.ddr_state_machine:00000000000017f8 .L0 
     /tmp/ccfWI5Jo.s:5027   .text.ddr_state_machine:00000000000017fc .L0 
     /tmp/ccfWI5Jo.s:5030   .text.ddr_state_machine:00000000000017fc .L0 
     /tmp/ccfWI5Jo.s:5031   .text.ddr_state_machine:00000000000017fc .L0 
     /tmp/ccfWI5Jo.s:5034   .text.ddr_state_machine:0000000000001800 .L0 
     /tmp/ccfWI5Jo.s:5035   .text.ddr_state_machine:0000000000001800 .L0 
     /tmp/ccfWI5Jo.s:5039   .text.ddr_state_machine:0000000000001808 .L0 
     /tmp/ccfWI5Jo.s:5040   .text.ddr_state_machine:0000000000001808 .L0 
     /tmp/ccfWI5Jo.s:5046   .text.ddr_state_machine:000000000000180c .L0 
     /tmp/ccfWI5Jo.s:5047   .text.ddr_state_machine:000000000000180c .L0 
     /tmp/ccfWI5Jo.s:5052   .text.ddr_state_machine:0000000000001816 .L0 
     /tmp/ccfWI5Jo.s:5053   .text.ddr_state_machine:0000000000001816 .L0 
     /tmp/ccfWI5Jo.s:5055   .text.ddr_state_machine:000000000000181a .L0 
     /tmp/ccfWI5Jo.s:5056   .text.ddr_state_machine:000000000000181a .L0 
     /tmp/ccfWI5Jo.s:5059   .text.ddr_state_machine:0000000000001820 .L0 
     /tmp/ccfWI5Jo.s:5060   .text.ddr_state_machine:0000000000001820 .L0 
     /tmp/ccfWI5Jo.s:5063   .text.ddr_state_machine:0000000000001828 .L0 
     /tmp/ccfWI5Jo.s:5064   .text.ddr_state_machine:0000000000001828 .L0 
     /tmp/ccfWI5Jo.s:5066   .text.ddr_state_machine:000000000000182c .L0 
     /tmp/ccfWI5Jo.s:5067   .text.ddr_state_machine:000000000000182c .L0 
     /tmp/ccfWI5Jo.s:5069   .text.ddr_state_machine:0000000000001830 .L0 
     /tmp/ccfWI5Jo.s:5074   .text.ddr_state_machine:000000000000183c .L0 
     /tmp/ccfWI5Jo.s:5075   .text.ddr_state_machine:000000000000183c .L0 
     /tmp/ccfWI5Jo.s:5078   .text.ddr_state_machine:0000000000001840 .L0 
     /tmp/ccfWI5Jo.s:5081   .text.ddr_state_machine:0000000000001848 .L0 
     /tmp/ccfWI5Jo.s:5083   .text.ddr_state_machine:000000000000184c .L0 
     /tmp/ccfWI5Jo.s:5086   .text.ddr_state_machine:0000000000001854 .L0 
     /tmp/ccfWI5Jo.s:5090   .text.ddr_state_machine:000000000000185e .L0 
     /tmp/ccfWI5Jo.s:5094   .text.ddr_state_machine:0000000000001868 .L0 
     /tmp/ccfWI5Jo.s:5098   .text.ddr_state_machine:0000000000001872 .L0 
     /tmp/ccfWI5Jo.s:5102   .text.ddr_state_machine:000000000000187c .L0 
     /tmp/ccfWI5Jo.s:5106   .text.ddr_state_machine:0000000000001886 .L0 
     /tmp/ccfWI5Jo.s:5110   .text.ddr_state_machine:0000000000001890 .L0 
     /tmp/ccfWI5Jo.s:5114   .text.ddr_state_machine:000000000000189a .L0 
     /tmp/ccfWI5Jo.s:5118   .text.ddr_state_machine:00000000000018a4 .L0 
     /tmp/ccfWI5Jo.s:5122   .text.ddr_state_machine:00000000000018ae .L0 
     /tmp/ccfWI5Jo.s:5126   .text.ddr_state_machine:00000000000018b8 .L0 
     /tmp/ccfWI5Jo.s:5127   .text.ddr_state_machine:00000000000018b8 .L0 
     /tmp/ccfWI5Jo.s:5130   .text.ddr_state_machine:00000000000018be .L0 
     /tmp/ccfWI5Jo.s:5131   .text.ddr_state_machine:00000000000018be .L0 
     /tmp/ccfWI5Jo.s:5133   .text.ddr_state_machine:00000000000018c2 .L0 
     /tmp/ccfWI5Jo.s:5134   .text.ddr_state_machine:00000000000018c2 .L0 
     /tmp/ccfWI5Jo.s:5136   .text.ddr_state_machine:00000000000018c4 .L0 
     /tmp/ccfWI5Jo.s:5137   .text.ddr_state_machine:00000000000018c4 .L0 
     /tmp/ccfWI5Jo.s:5140   .text.ddr_state_machine:00000000000018c8 .L0 
     /tmp/ccfWI5Jo.s:5143   .text.ddr_state_machine:00000000000018cc .L0 
     /tmp/ccfWI5Jo.s:5145   .text.ddr_state_machine:00000000000018ce .L0 
     /tmp/ccfWI5Jo.s:5148   .text.ddr_state_machine:00000000000018d2 .L0 
     /tmp/ccfWI5Jo.s:5151   .text.ddr_state_machine:00000000000018d6 .L0 
     /tmp/ccfWI5Jo.s:5152   .text.ddr_state_machine:00000000000018d6 .L0 
     /tmp/ccfWI5Jo.s:5157   .text.ddr_state_machine:00000000000018da .L0 
     /tmp/ccfWI5Jo.s:5160   .text.ddr_state_machine:00000000000018e4 .L0 
     /tmp/ccfWI5Jo.s:5164   .text.ddr_state_machine:00000000000018e6 .L0 
     /tmp/ccfWI5Jo.s:5168   .text.ddr_state_machine:00000000000018ea .L0 
     /tmp/ccfWI5Jo.s:5169   .text.ddr_state_machine:00000000000018ea .L0 
     /tmp/ccfWI5Jo.s:5173   .text.ddr_state_machine:00000000000018ec .L0 
     /tmp/ccfWI5Jo.s:5178   .text.ddr_state_machine:00000000000018f0 .L0 
     /tmp/ccfWI5Jo.s:5179   .text.ddr_state_machine:00000000000018f0 .L0 
     /tmp/ccfWI5Jo.s:5180   .text.ddr_state_machine:00000000000018f0 .L0 
     /tmp/ccfWI5Jo.s:5181   .text.ddr_state_machine:00000000000018f0 .L0 
     /tmp/ccfWI5Jo.s:5185   .text.ddr_state_machine:00000000000018f8 .L0 
     /tmp/ccfWI5Jo.s:5186   .text.ddr_state_machine:00000000000018f8 .L0 
     /tmp/ccfWI5Jo.s:5190   .text.ddr_state_machine:0000000000001906 .L0 
     /tmp/ccfWI5Jo.s:5192   .text.ddr_state_machine:000000000000190e .L0 
     /tmp/ccfWI5Jo.s:5194   .text.ddr_state_machine:0000000000001912 .L0 
     /tmp/ccfWI5Jo.s:5208   .text.ddr_state_machine:000000000000191c .L0 
     /tmp/ccfWI5Jo.s:5209   .text.ddr_state_machine:000000000000191c .L0 
     /tmp/ccfWI5Jo.s:5210   .text.ddr_state_machine:000000000000191c .L0 
     /tmp/ccfWI5Jo.s:5213   .text.ddr_state_machine:0000000000001922 .L0 
     /tmp/ccfWI5Jo.s:5214   .text.ddr_state_machine:0000000000001922 .L0 
     /tmp/ccfWI5Jo.s:5217   .text.ddr_state_machine:0000000000001928 .L0 
     /tmp/ccfWI5Jo.s:5219   .text.ddr_state_machine:000000000000192c .L0 
     /tmp/ccfWI5Jo.s:5224   .text.ddr_state_machine:0000000000001930 .L0 
     /tmp/ccfWI5Jo.s:5231   .text.ddr_state_machine:0000000000001934 .L0 
     /tmp/ccfWI5Jo.s:5232   .text.ddr_state_machine:0000000000001934 .L0 
     /tmp/ccfWI5Jo.s:5238   .text.ddr_state_machine:000000000000193a .L0 
     /tmp/ccfWI5Jo.s:5239   .text.ddr_state_machine:000000000000193a .L0 
     /tmp/ccfWI5Jo.s:5245   .text.ddr_state_machine:0000000000001940 .L0 
     /tmp/ccfWI5Jo.s:5255   .text.ddr_state_machine:0000000000001944 .L0 
     /tmp/ccfWI5Jo.s:5256   .text.ddr_state_machine:0000000000001944 .L0 
     /tmp/ccfWI5Jo.s:5257   .text.ddr_state_machine:0000000000001944 .L0 
     /tmp/ccfWI5Jo.s:5260   .text.ddr_state_machine:0000000000001948 .L0 
     /tmp/ccfWI5Jo.s:5262   .text.ddr_state_machine:000000000000194c .L0 
     /tmp/ccfWI5Jo.s:5273   .text.ddr_state_machine:0000000000001956 .L0 
     /tmp/ccfWI5Jo.s:5279   .text.ddr_state_machine:000000000000195c .L0 
     /tmp/ccfWI5Jo.s:5280   .text.ddr_state_machine:000000000000195c .L0 
     /tmp/ccfWI5Jo.s:5286   .text.ddr_state_machine:0000000000001964 .L0 
     /tmp/ccfWI5Jo.s:5292   .text.ddr_state_machine:0000000000001968 .L0 
     /tmp/ccfWI5Jo.s:5297   .text.ddr_state_machine:000000000000196c .L0 
     /tmp/ccfWI5Jo.s:5303   .text.ddr_state_machine:0000000000001970 .L0 
     /tmp/ccfWI5Jo.s:5304   .text.ddr_state_machine:0000000000001970 .L0 
     /tmp/ccfWI5Jo.s:5305   .text.ddr_state_machine:0000000000001970 .L0 
     /tmp/ccfWI5Jo.s:5316   .text.ddr_state_machine:000000000000197c .L0 
     /tmp/ccfWI5Jo.s:5317   .text.ddr_state_machine:000000000000197c .L0 
     /tmp/ccfWI5Jo.s:5319   .text.ddr_state_machine:0000000000001980 .L0 
     /tmp/ccfWI5Jo.s:5320   .text.ddr_state_machine:0000000000001980 .L0 
     /tmp/ccfWI5Jo.s:5323   .text.ddr_state_machine:0000000000001984 .L0 
     /tmp/ccfWI5Jo.s:5324   .text.ddr_state_machine:0000000000001984 .L0 
     /tmp/ccfWI5Jo.s:5326   .text.ddr_state_machine:0000000000001988 .L0 
     /tmp/ccfWI5Jo.s:5333   .text.ddr_state_machine:000000000000198c .L0 
     /tmp/ccfWI5Jo.s:5334   .text.ddr_state_machine:000000000000198c .L0 
     /tmp/ccfWI5Jo.s:5338   .text.ddr_state_machine:0000000000001992 .L0 
     /tmp/ccfWI5Jo.s:5339   .text.ddr_state_machine:0000000000001992 .L0 
     /tmp/ccfWI5Jo.s:5342   .text.ddr_state_machine:000000000000199a .L0 
     /tmp/ccfWI5Jo.s:5345   .text.ddr_state_machine:000000000000199c .L0 
     /tmp/ccfWI5Jo.s:5353   .text.ddr_state_machine:00000000000019a2 .L0 
     /tmp/ccfWI5Jo.s:5357   .text.ddr_state_machine:00000000000019ac .L0 
     /tmp/ccfWI5Jo.s:5358   .text.ddr_state_machine:00000000000019ac .L0 
     /tmp/ccfWI5Jo.s:5367   .text.ddr_state_machine:00000000000019b4 .L0 
     /tmp/ccfWI5Jo.s:5368   .text.ddr_state_machine:00000000000019b4 .L0 
     /tmp/ccfWI5Jo.s:5374   .text.ddr_state_machine:00000000000019c6 .L0 
     /tmp/ccfWI5Jo.s:5377   .text.ddr_state_machine:00000000000019ca .L0 
     /tmp/ccfWI5Jo.s:5378   .text.ddr_state_machine:00000000000019ca .L0 
     /tmp/ccfWI5Jo.s:5382   .text.ddr_state_machine:00000000000019d6 .L0 
     /tmp/ccfWI5Jo.s:5383   .text.ddr_state_machine:00000000000019d6 .L0 
     /tmp/ccfWI5Jo.s:5387   .text.ddr_state_machine:00000000000019e0 .L0 
     /tmp/ccfWI5Jo.s:5388   .text.ddr_state_machine:00000000000019e0 .L0 
     /tmp/ccfWI5Jo.s:5392   .text.ddr_state_machine:00000000000019ee .L0 
     /tmp/ccfWI5Jo.s:5394   .text.ddr_state_machine:00000000000019f6 .L0 
     /tmp/ccfWI5Jo.s:5396   .text.ddr_state_machine:00000000000019fa .L0 
     /tmp/ccfWI5Jo.s:5400   .text.ddr_state_machine:0000000000001a04 .L0 
     /tmp/ccfWI5Jo.s:5401   .text.ddr_state_machine:0000000000001a04 .L0 
     /tmp/ccfWI5Jo.s:5402   .text.ddr_state_machine:0000000000001a04 .L0 
     /tmp/ccfWI5Jo.s:5403   .text.ddr_state_machine:0000000000001a04 .L0 
     /tmp/ccfWI5Jo.s:5406   .text.ddr_state_machine:0000000000001a0e .L0 
     /tmp/ccfWI5Jo.s:5407   .text.ddr_state_machine:0000000000001a0e .L0 
     /tmp/ccfWI5Jo.s:5413   .text.ddr_state_machine:0000000000001a20 .L0 
     /tmp/ccfWI5Jo.s:5414   .text.ddr_state_machine:0000000000001a20 .L0 
     /tmp/ccfWI5Jo.s:5415   .text.ddr_state_machine:0000000000001a20 .L0 
     /tmp/ccfWI5Jo.s:5421   .text.ddr_state_machine:0000000000001a32 .L0 
     /tmp/ccfWI5Jo.s:5423   .text.ddr_state_machine:0000000000001a34 .L0 
     /tmp/ccfWI5Jo.s:5425   .text.ddr_state_machine:0000000000001a36 .L0 
     /tmp/ccfWI5Jo.s:5426   .text.ddr_state_machine:0000000000001a36 .L0 
     /tmp/ccfWI5Jo.s:5430   .text.ddr_state_machine:0000000000001a44 .L0 
     /tmp/ccfWI5Jo.s:5431   .text.ddr_state_machine:0000000000001a44 .L0 
     /tmp/ccfWI5Jo.s:5435   .text.ddr_state_machine:0000000000001a4e .L0 
     /tmp/ccfWI5Jo.s:5436   .text.ddr_state_machine:0000000000001a4e .L0 
     /tmp/ccfWI5Jo.s:5440   .text.ddr_state_machine:0000000000001a5c .L0 
     /tmp/ccfWI5Jo.s:5442   .text.ddr_state_machine:0000000000001a64 .L0 
     /tmp/ccfWI5Jo.s:5444   .text.ddr_state_machine:0000000000001a68 .L0 
     /tmp/ccfWI5Jo.s:5448   .text.ddr_state_machine:0000000000001a72 .L0 
     /tmp/ccfWI5Jo.s:5449   .text.ddr_state_machine:0000000000001a72 .L0 
     /tmp/ccfWI5Jo.s:5451   .text.ddr_state_machine:0000000000001a7a .L0 
     /tmp/ccfWI5Jo.s:5453   .text.ddr_state_machine:0000000000001a82 .L0 
     /tmp/ccfWI5Jo.s:5455   .text.ddr_state_machine:0000000000001a84 .L0 
     /tmp/ccfWI5Jo.s:5458   .text.ddr_state_machine:0000000000001a8a .L0 
     /tmp/ccfWI5Jo.s:5459   .text.ddr_state_machine:0000000000001a8a .L0 
     /tmp/ccfWI5Jo.s:5462   .text.ddr_state_machine:0000000000001a90 .L0 
     /tmp/ccfWI5Jo.s:5463   .text.ddr_state_machine:0000000000001a90 .L0 
     /tmp/ccfWI5Jo.s:5464   .text.ddr_state_machine:0000000000001a90 .L0 
     /tmp/ccfWI5Jo.s:5468   .text.ddr_state_machine:0000000000001a98 .L0 
     /tmp/ccfWI5Jo.s:5470   .text.ddr_state_machine:0000000000001a9a .L0 
     /tmp/ccfWI5Jo.s:5472   .text.ddr_state_machine:0000000000001a9c .L0 
     /tmp/ccfWI5Jo.s:5473   .text.ddr_state_machine:0000000000001a9c .L0 
     /tmp/ccfWI5Jo.s:5477   .text.ddr_state_machine:0000000000001aa8 .L0 
     /tmp/ccfWI5Jo.s:5478   .text.ddr_state_machine:0000000000001aa8 .L0 
     /tmp/ccfWI5Jo.s:5482   .text.ddr_state_machine:0000000000001ab2 .L0 
     /tmp/ccfWI5Jo.s:5483   .text.ddr_state_machine:0000000000001ab2 .L0 
     /tmp/ccfWI5Jo.s:5487   .text.ddr_state_machine:0000000000001ac0 .L0 
     /tmp/ccfWI5Jo.s:5489   .text.ddr_state_machine:0000000000001ac8 .L0 
     /tmp/ccfWI5Jo.s:5491   .text.ddr_state_machine:0000000000001acc .L0 
     /tmp/ccfWI5Jo.s:5495   .text.ddr_state_machine:0000000000001ad6 .L0 
     /tmp/ccfWI5Jo.s:5496   .text.ddr_state_machine:0000000000001ad6 .L0 
     /tmp/ccfWI5Jo.s:5497   .text.ddr_state_machine:0000000000001ad6 .L0 
     /tmp/ccfWI5Jo.s:5503   .text.ddr_state_machine:0000000000001ae8 .L0 
     /tmp/ccfWI5Jo.s:5505   .text.ddr_state_machine:0000000000001aea .L0 
     /tmp/ccfWI5Jo.s:5507   .text.ddr_state_machine:0000000000001aec .L0 
     /tmp/ccfWI5Jo.s:5508   .text.ddr_state_machine:0000000000001aec .L0 
     /tmp/ccfWI5Jo.s:5512   .text.ddr_state_machine:0000000000001af8 .L0 
     /tmp/ccfWI5Jo.s:5513   .text.ddr_state_machine:0000000000001af8 .L0 
     /tmp/ccfWI5Jo.s:5517   .text.ddr_state_machine:0000000000001b02 .L0 
     /tmp/ccfWI5Jo.s:5518   .text.ddr_state_machine:0000000000001b02 .L0 
     /tmp/ccfWI5Jo.s:5522   .text.ddr_state_machine:0000000000001b10 .L0 
     /tmp/ccfWI5Jo.s:5524   .text.ddr_state_machine:0000000000001b18 .L0 
     /tmp/ccfWI5Jo.s:5526   .text.ddr_state_machine:0000000000001b1c .L0 
     /tmp/ccfWI5Jo.s:5530   .text.ddr_state_machine:0000000000001b26 .L0 
     /tmp/ccfWI5Jo.s:5531   .text.ddr_state_machine:0000000000001b26 .L0 
     /tmp/ccfWI5Jo.s:5537   .text.ddr_state_machine:0000000000001b38 .L0 
     /tmp/ccfWI5Jo.s:5539   .text.ddr_state_machine:0000000000001b3c .L0 
     /tmp/ccfWI5Jo.s:5542   .text.ddr_state_machine:0000000000001b40 .L0 
     /tmp/ccfWI5Jo.s:5544   .text.ddr_state_machine:0000000000001b42 .L0 
     /tmp/ccfWI5Jo.s:5547   .text.ddr_state_machine:0000000000001b44 .L0 
     /tmp/ccfWI5Jo.s:5549   .text.ddr_state_machine:0000000000001b4c .L0 
     /tmp/ccfWI5Jo.s:5551   .text.ddr_state_machine:0000000000001b4e .L0 
     /tmp/ccfWI5Jo.s:5553   .text.ddr_state_machine:0000000000001b50 .L0 
     /tmp/ccfWI5Jo.s:5555   .text.ddr_state_machine:0000000000001b52 .L0 
     /tmp/ccfWI5Jo.s:5557   .text.ddr_state_machine:0000000000001b54 .L0 
     /tmp/ccfWI5Jo.s:5561   .text.ddr_state_machine:0000000000001b56 .L0 
     /tmp/ccfWI5Jo.s:5562   .text.ddr_state_machine:0000000000001b56 .L0 
     /tmp/ccfWI5Jo.s:5566   .text.ddr_state_machine:0000000000001b60 .L0 
     /tmp/ccfWI5Jo.s:5567   .text.ddr_state_machine:0000000000001b60 .L0 
     /tmp/ccfWI5Jo.s:5568   .text.ddr_state_machine:0000000000001b60 .L0 
     /tmp/ccfWI5Jo.s:5570   .text.ddr_state_machine:0000000000001b64 .L0 
     /tmp/ccfWI5Jo.s:5572   .text.ddr_state_machine:0000000000001b66 .L0 
     /tmp/ccfWI5Jo.s:5575   .text.ddr_state_machine:0000000000001b6e .L0 
     /tmp/ccfWI5Jo.s:5579   .text.ddr_state_machine:0000000000001b76 .L0 
     /tmp/ccfWI5Jo.s:5580   .text.ddr_state_machine:0000000000001b76 .L0 
     /tmp/ccfWI5Jo.s:5582   .text.ddr_state_machine:0000000000001b7a .L0 
     /tmp/ccfWI5Jo.s:5584   .text.ddr_state_machine:0000000000001b7e .L0 
     /tmp/ccfWI5Jo.s:5586   .text.ddr_state_machine:0000000000001b82 .L0 
     /tmp/ccfWI5Jo.s:5588   .text.ddr_state_machine:0000000000001b86 .L0 
     /tmp/ccfWI5Jo.s:5590   .text.ddr_state_machine:0000000000001b8a .L0 
     /tmp/ccfWI5Jo.s:5592   .text.ddr_state_machine:0000000000001b8e .L0 
     /tmp/ccfWI5Jo.s:5594   .text.ddr_state_machine:0000000000001b92 .L0 
     /tmp/ccfWI5Jo.s:5597   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5598   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5599   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5605   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5611   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5612   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5614   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5615   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5616   .text.ddr_state_machine:0000000000001b96 .L0 
     /tmp/ccfWI5Jo.s:5618   .text.ddr_state_machine:0000000000001b9a .L0 
     /tmp/ccfWI5Jo.s:5620   .text.ddr_state_machine:0000000000001b9c .L0 
     /tmp/ccfWI5Jo.s:5622   .text.ddr_state_machine:0000000000001b9e .L0 
     /tmp/ccfWI5Jo.s:5625   .text.ddr_state_machine:0000000000001ba0 .L0 
     /tmp/ccfWI5Jo.s:5628   .text.ddr_state_machine:0000000000001ba8 .L0 
     /tmp/ccfWI5Jo.s:5629   .text.ddr_state_machine:0000000000001ba8 .L0 
     /tmp/ccfWI5Jo.s:5632   .text.ddr_state_machine:0000000000001bae .L0 
     /tmp/ccfWI5Jo.s:5634   .text.ddr_state_machine:0000000000001bb2 .L0 
     /tmp/ccfWI5Jo.s:5635   .text.ddr_state_machine:0000000000001bb2 .L0 
     /tmp/ccfWI5Jo.s:5641   .text.ddr_state_machine:0000000000001bb8 .L0 
     /tmp/ccfWI5Jo.s:5642   .text.ddr_state_machine:0000000000001bb8 .L0 
     /tmp/ccfWI5Jo.s:5646   .text.ddr_state_machine:0000000000001bc2 .L0 
     /tmp/ccfWI5Jo.s:5648   .text.ddr_state_machine:0000000000001bc6 .L0 
     /tmp/ccfWI5Jo.s:5649   .text.ddr_state_machine:0000000000001bc6 .L0 
     /tmp/ccfWI5Jo.s:5653   .text.ddr_state_machine:0000000000001bca .L0 
     /tmp/ccfWI5Jo.s:5654   .text.ddr_state_machine:0000000000001bca .L0 
     /tmp/ccfWI5Jo.s:5657   .text.ddr_state_machine:0000000000001bd2 .L0 
     /tmp/ccfWI5Jo.s:5659   .text.ddr_state_machine:0000000000001bd6 .L0 
     /tmp/ccfWI5Jo.s:5661   .text.ddr_state_machine:0000000000001bd8 .L0 
     /tmp/ccfWI5Jo.s:5664   .text.ddr_state_machine:0000000000001bda .L0 
     /tmp/ccfWI5Jo.s:5665   .text.ddr_state_machine:0000000000001bda .L0 
     /tmp/ccfWI5Jo.s:5669   .text.ddr_state_machine:0000000000001be0 .L0 
     /tmp/ccfWI5Jo.s:5670   .text.ddr_state_machine:0000000000001be0 .L0 
     /tmp/ccfWI5Jo.s:5671   .text.ddr_state_machine:0000000000001be0 .L0 
     /tmp/ccfWI5Jo.s:5673   .text.ddr_state_machine:0000000000001be2 .L0 
     /tmp/ccfWI5Jo.s:5675   .text.ddr_state_machine:0000000000001be4 .L0 
     /tmp/ccfWI5Jo.s:5676   .text.ddr_state_machine:0000000000001be4 .L0 
     /tmp/ccfWI5Jo.s:5680   .text.ddr_state_machine:0000000000001be8 .L0 
     /tmp/ccfWI5Jo.s:5681   .text.ddr_state_machine:0000000000001be8 .L0 
     /tmp/ccfWI5Jo.s:5684   .text.ddr_state_machine:0000000000001bf0 .L0 
     /tmp/ccfWI5Jo.s:5686   .text.ddr_state_machine:0000000000001bf4 .L0 
     /tmp/ccfWI5Jo.s:5689   .text.ddr_state_machine:0000000000001bfa .L0 
     /tmp/ccfWI5Jo.s:5690   .text.ddr_state_machine:0000000000001bfa .L0 
     /tmp/ccfWI5Jo.s:5693   .text.ddr_state_machine:0000000000001bfc .L0 
     /tmp/ccfWI5Jo.s:5694   .text.ddr_state_machine:0000000000001bfc .L0 
     /tmp/ccfWI5Jo.s:5696   .text.ddr_state_machine:0000000000001c00 .L0 
     /tmp/ccfWI5Jo.s:5697   .text.ddr_state_machine:0000000000001c00 .L0 
     /tmp/ccfWI5Jo.s:5701   .text.ddr_state_machine:0000000000001c04 .L0 
     /tmp/ccfWI5Jo.s:5702   .text.ddr_state_machine:0000000000001c04 .L0 
     /tmp/ccfWI5Jo.s:5705   .text.ddr_state_machine:0000000000001c0c .L0 
     /tmp/ccfWI5Jo.s:5707   .text.ddr_state_machine:0000000000001c10 .L0 
     /tmp/ccfWI5Jo.s:5710   .text.ddr_state_machine:0000000000001c16 .L0 
     /tmp/ccfWI5Jo.s:5711   .text.ddr_state_machine:0000000000001c16 .L0 
     /tmp/ccfWI5Jo.s:5714   .text.ddr_state_machine:0000000000001c18 .L0 
     /tmp/ccfWI5Jo.s:5715   .text.ddr_state_machine:0000000000001c18 .L0 
     /tmp/ccfWI5Jo.s:5717   .text.ddr_state_machine:0000000000001c1c .L0 
     /tmp/ccfWI5Jo.s:5718   .text.ddr_state_machine:0000000000001c1c .L0 
     /tmp/ccfWI5Jo.s:5722   .text.ddr_state_machine:0000000000001c20 .L0 
     /tmp/ccfWI5Jo.s:5723   .text.ddr_state_machine:0000000000001c20 .L0 
     /tmp/ccfWI5Jo.s:5726   .text.ddr_state_machine:0000000000001c26 .L0 
     /tmp/ccfWI5Jo.s:5729   .text.ddr_state_machine:0000000000001c2c .L0 
     /tmp/ccfWI5Jo.s:5730   .text.ddr_state_machine:0000000000001c2c .L0 
     /tmp/ccfWI5Jo.s:5732   .text.ddr_state_machine:0000000000001c2e .L0 
     /tmp/ccfWI5Jo.s:5735   .text.ddr_state_machine:0000000000001c30 .L0 
     /tmp/ccfWI5Jo.s:5736   .text.ddr_state_machine:0000000000001c30 .L0 
     /tmp/ccfWI5Jo.s:5738   .text.ddr_state_machine:0000000000001c34 .L0 
     /tmp/ccfWI5Jo.s:5739   .text.ddr_state_machine:0000000000001c34 .L0 
     /tmp/ccfWI5Jo.s:5743   .text.ddr_state_machine:0000000000001c38 .L0 
     /tmp/ccfWI5Jo.s:5744   .text.ddr_state_machine:0000000000001c38 .L0 
     /tmp/ccfWI5Jo.s:5746   .text.ddr_state_machine:0000000000001c3c .L0 
     /tmp/ccfWI5Jo.s:5747   .text.ddr_state_machine:0000000000001c3c .L0 
     /tmp/ccfWI5Jo.s:5752   .text.ddr_state_machine:0000000000001c40 .L0 
     /tmp/ccfWI5Jo.s:5755   .text.ddr_state_machine:0000000000001c42 .L0 
     /tmp/ccfWI5Jo.s:5757   .text.ddr_state_machine:0000000000001c46 .L0 
     /tmp/ccfWI5Jo.s:5758   .text.ddr_state_machine:0000000000001c46 .L0 
     /tmp/ccfWI5Jo.s:5761   .text.ddr_state_machine:0000000000001c48 .L0 
     /tmp/ccfWI5Jo.s:5763   .text.ddr_state_machine:0000000000001c4e .L0 
     /tmp/ccfWI5Jo.s:5764   .text.ddr_state_machine:0000000000001c4e .L0 
     /tmp/ccfWI5Jo.s:5765   .text.ddr_state_machine:0000000000001c4e .L0 
     /tmp/ccfWI5Jo.s:5771   .text.ddr_state_machine:0000000000001c56 .L0 
     /tmp/ccfWI5Jo.s:5772   .text.ddr_state_machine:0000000000001c56 .L0 
     /tmp/ccfWI5Jo.s:5776   .text.ddr_state_machine:0000000000001c5e .L0 
     /tmp/ccfWI5Jo.s:5777   .text.ddr_state_machine:0000000000001c5e .L0 
     /tmp/ccfWI5Jo.s:5785   .text.ddr_state_machine:0000000000001c70 .L0 
     /tmp/ccfWI5Jo.s:5786   .text.ddr_state_machine:0000000000001c70 .L0 
     /tmp/ccfWI5Jo.s:5787   .text.ddr_state_machine:0000000000001c70 .L0 
     /tmp/ccfWI5Jo.s:5794   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5795   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5796   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5797   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5798   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5801   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5802   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5803   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5806   .text.ddr_state_machine:0000000000001c82 .L0 
     /tmp/ccfWI5Jo.s:5808   .text.ddr_state_machine:0000000000001c8a .L0 
     /tmp/ccfWI5Jo.s:5810   .text.ddr_state_machine:0000000000001c8c .L0 
     /tmp/ccfWI5Jo.s:5812   .text.ddr_state_machine:0000000000001c90 .L0 
     /tmp/ccfWI5Jo.s:5816   .text.ddr_state_machine:0000000000001c98 .L0 
     /tmp/ccfWI5Jo.s:5817   .text.ddr_state_machine:0000000000001c98 .L0 
     /tmp/ccfWI5Jo.s:5819   .text.ddr_state_machine:0000000000001c9c .L0 
     /tmp/ccfWI5Jo.s:5820   .text.ddr_state_machine:0000000000001c9c .L0 
     /tmp/ccfWI5Jo.s:5822   .text.ddr_state_machine:0000000000001c9c .L0 
     /tmp/ccfWI5Jo.s:5823   .text.ddr_state_machine:0000000000001c9c .L0 
     /tmp/ccfWI5Jo.s:5824   .text.ddr_state_machine:0000000000001c9c .L0 
     /tmp/ccfWI5Jo.s:5825   .text.ddr_state_machine:0000000000001c9c .L0 
     /tmp/ccfWI5Jo.s:5831   .text.ddr_state_machine:0000000000001ca2 .L0 
     /tmp/ccfWI5Jo.s:5832   .text.ddr_state_machine:0000000000001ca2 .L0 
     /tmp/ccfWI5Jo.s:5836   .text.ddr_state_machine:0000000000001ca4 .L0 
     /tmp/ccfWI5Jo.s:5840   .text.ddr_state_machine:0000000000001ca6 .L0 
     /tmp/ccfWI5Jo.s:5842   .text.ddr_state_machine:0000000000001caa .L0 
     /tmp/ccfWI5Jo.s:5844   .text.ddr_state_machine:0000000000001cae .L0 
     /tmp/ccfWI5Jo.s:5848   .text.ddr_state_machine:0000000000001cb0 .L0 
     /tmp/ccfWI5Jo.s:5854   .text.ddr_state_machine:0000000000001cb4 .L0 
     /tmp/ccfWI5Jo.s:5855   .text.ddr_state_machine:0000000000001cb4 .L0 
     /tmp/ccfWI5Jo.s:5856   .text.ddr_state_machine:0000000000001cb4 .L0 
     /tmp/ccfWI5Jo.s:5857   .text.ddr_state_machine:0000000000001cb4 .L0 
     /tmp/ccfWI5Jo.s:5859   .text.ddr_state_machine:0000000000001cb8 .L0 
     /tmp/ccfWI5Jo.s:5860   .text.ddr_state_machine:0000000000001cb8 .L0 
     /tmp/ccfWI5Jo.s:5862   .text.ddr_state_machine:0000000000001cbc .L0 
     /tmp/ccfWI5Jo.s:5863   .text.ddr_state_machine:0000000000001cbc .L0 
     /tmp/ccfWI5Jo.s:5865   .text.ddr_state_machine:0000000000001cc0 .L0 
     /tmp/ccfWI5Jo.s:5866   .text.ddr_state_machine:0000000000001cc0 .L0 
     /tmp/ccfWI5Jo.s:5867   .text.ddr_state_machine:0000000000001cc0 .L0 
     /tmp/ccfWI5Jo.s:5869   .text.ddr_state_machine:0000000000001cc4 .L0 
     /tmp/ccfWI5Jo.s:5871   .text.ddr_state_machine:0000000000001cc8 .L0 
     /tmp/ccfWI5Jo.s:5872   .text.ddr_state_machine:0000000000001cc8 .L0 
     /tmp/ccfWI5Jo.s:5874   .text.ddr_state_machine:0000000000001ccc .L0 
     /tmp/ccfWI5Jo.s:5875   .text.ddr_state_machine:0000000000001ccc .L0 
     /tmp/ccfWI5Jo.s:5876   .text.ddr_state_machine:0000000000001ccc .L0 
     /tmp/ccfWI5Jo.s:5878   .text.ddr_state_machine:0000000000001cd0 .L0 
     /tmp/ccfWI5Jo.s:5879   .text.ddr_state_machine:0000000000001cd0 .L0 
     /tmp/ccfWI5Jo.s:5884   .text.ddr_state_machine:0000000000001cd6 .L0 
     /tmp/ccfWI5Jo.s:5890   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5891   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5892   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5893   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5894   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5895   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5896   .text.ddr_state_machine:0000000000001cda .L0 
     /tmp/ccfWI5Jo.s:5898   .text.ddr_state_machine:0000000000001cdc .L0 
     /tmp/ccfWI5Jo.s:5900   .text.ddr_state_machine:0000000000001cde .L0 
     /tmp/ccfWI5Jo.s:5902   .text.ddr_state_machine:0000000000001ce6 .L0 
     /tmp/ccfWI5Jo.s:5903   .text.ddr_state_machine:0000000000001ce6 .L0 
     /tmp/ccfWI5Jo.s:5906   .text.ddr_state_machine:0000000000001cea .L0 
     /tmp/ccfWI5Jo.s:5907   .text.ddr_state_machine:0000000000001cea .L0 
     /tmp/ccfWI5Jo.s:5910   .text.ddr_state_machine:0000000000001cf0 .L0 
     /tmp/ccfWI5Jo.s:5913   .text.ddr_state_machine:0000000000001cf2 .L0 
     /tmp/ccfWI5Jo.s:5916   .text.ddr_state_machine:0000000000001cf4 .L0 
     /tmp/ccfWI5Jo.s:5920   .text.ddr_state_machine:0000000000001cfc .L0 
     /tmp/ccfWI5Jo.s:5926   .text.ddr_state_machine:0000000000001d02 .L0 
     /tmp/ccfWI5Jo.s:5927   .text.ddr_state_machine:0000000000001d02 .L0 
     /tmp/ccfWI5Jo.s:5933   .text.ddr_state_machine:0000000000001d08 .L0 
     /tmp/ccfWI5Jo.s:5934   .text.ddr_state_machine:0000000000001d08 .L0 
     /tmp/ccfWI5Jo.s:5935   .text.ddr_state_machine:0000000000001d08 .L0 
     /tmp/ccfWI5Jo.s:5938   .text.ddr_state_machine:0000000000001d10 .L0 
     /tmp/ccfWI5Jo.s:5941   .text.ddr_state_machine:0000000000001d14 .L0 
     /tmp/ccfWI5Jo.s:5942   .text.ddr_state_machine:0000000000001d14 .L0 
     /tmp/ccfWI5Jo.s:5950   .text.ddr_state_machine:0000000000001d26 .L0 
     /tmp/ccfWI5Jo.s:5951   .text.ddr_state_machine:0000000000001d26 .L0 
     /tmp/ccfWI5Jo.s:5956   .text.ddr_state_machine:0000000000001d2a .L0 
     /tmp/ccfWI5Jo.s:5957   .text.ddr_state_machine:0000000000001d2a .L0 
     /tmp/ccfWI5Jo.s:5965   .text.ddr_state_machine:0000000000001d38 .L0 
     /tmp/ccfWI5Jo.s:5973   .text.ddr_state_machine:0000000000001d3e .L0 
     /tmp/ccfWI5Jo.s:5974   .text.ddr_state_machine:0000000000001d3e .L0 
     /tmp/ccfWI5Jo.s:5984   .text.ddr_state_machine:0000000000001d52 .L0 
     /tmp/ccfWI5Jo.s:5985   .text.ddr_state_machine:0000000000001d52 .L0 
     /tmp/ccfWI5Jo.s:5996   .text.ddr_state_machine:0000000000001d68 .L0 
     /tmp/ccfWI5Jo.s:5997   .text.ddr_state_machine:0000000000001d68 .L0 
     /tmp/ccfWI5Jo.s:6008   .text.ddr_state_machine:0000000000001d7e .L0 
     /tmp/ccfWI5Jo.s:6009   .text.ddr_state_machine:0000000000001d7e .L0 
     /tmp/ccfWI5Jo.s:6020   .text.ddr_state_machine:0000000000001d94 .L0 
     /tmp/ccfWI5Jo.s:6021   .text.ddr_state_machine:0000000000001d94 .L0 
     /tmp/ccfWI5Jo.s:6032   .text.ddr_state_machine:0000000000001daa .L0 
     /tmp/ccfWI5Jo.s:6033   .text.ddr_state_machine:0000000000001daa .L0 
     /tmp/ccfWI5Jo.s:6044   .text.ddr_state_machine:0000000000001dc0 .L0 
     /tmp/ccfWI5Jo.s:6045   .text.ddr_state_machine:0000000000001dc0 .L0 
     /tmp/ccfWI5Jo.s:6056   .text.ddr_state_machine:0000000000001dd6 .L0 
     /tmp/ccfWI5Jo.s:6057   .text.ddr_state_machine:0000000000001dd6 .L0 
     /tmp/ccfWI5Jo.s:6067   .text.ddr_state_machine:0000000000001dec .L0 
     /tmp/ccfWI5Jo.s:6070   .text.ddr_state_machine:0000000000001df0 .L0 
     /tmp/ccfWI5Jo.s:6071   .text.ddr_state_machine:0000000000001df0 .L0 
     /tmp/ccfWI5Jo.s:6074   .text.ddr_state_machine:0000000000001df2 .L0 
     /tmp/ccfWI5Jo.s:6075   .text.ddr_state_machine:0000000000001df2 .L0 
     /tmp/ccfWI5Jo.s:6077   .text.ddr_state_machine:0000000000001df6 .L0 
     /tmp/ccfWI5Jo.s:6079   .text.ddr_state_machine:0000000000001dfa .L0 
     /tmp/ccfWI5Jo.s:6082   .text.ddr_state_machine:0000000000001dfe .L0 
     /tmp/ccfWI5Jo.s:6083   .text.ddr_state_machine:0000000000001dfe .L0 
     /tmp/ccfWI5Jo.s:6087   .text.ddr_state_machine:0000000000001e08 .L0 
     /tmp/ccfWI5Jo.s:6088   .text.ddr_state_machine:0000000000001e08 .L0 
     /tmp/ccfWI5Jo.s:6092   .text.ddr_state_machine:0000000000001e14 .L0 
     /tmp/ccfWI5Jo.s:6094   .text.ddr_state_machine:0000000000001e14 .L0 
     /tmp/ccfWI5Jo.s:6095   .text.ddr_state_machine:0000000000001e14 .L0 
     /tmp/ccfWI5Jo.s:6097   .text.ddr_state_machine:0000000000001e18 .L0 
     /tmp/ccfWI5Jo.s:6098   .text.ddr_state_machine:0000000000001e18 .L0 
     /tmp/ccfWI5Jo.s:6101   .text.ddr_state_machine:0000000000001e1c .L0 
     /tmp/ccfWI5Jo.s:6104   .text.ddr_state_machine:0000000000001e1e .L0 
     /tmp/ccfWI5Jo.s:6105   .text.ddr_state_machine:0000000000001e1e .L0 
     /tmp/ccfWI5Jo.s:6107   .text.ddr_state_machine:0000000000001e22 .L0 
     /tmp/ccfWI5Jo.s:6110   .text.ddr_state_machine:0000000000001e24 .L0 
     /tmp/ccfWI5Jo.s:6111   .text.ddr_state_machine:0000000000001e24 .L0 
     /tmp/ccfWI5Jo.s:6113   .text.ddr_state_machine:0000000000001e28 .L0 
     /tmp/ccfWI5Jo.s:6116   .text.ddr_state_machine:0000000000001e2a .L0 
     /tmp/ccfWI5Jo.s:6117   .text.ddr_state_machine:0000000000001e2a .L0 
     /tmp/ccfWI5Jo.s:6119   .text.ddr_state_machine:0000000000001e2c .L0 
     /tmp/ccfWI5Jo.s:6124   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6125   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6126   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6127   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6128   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6129   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6130   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6131   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6132   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6133   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6134   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6135   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6136   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6137   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6140   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6141   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6142   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6143   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6144   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6145   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6146   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6147   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6148   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6149   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6150   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6151   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6152   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6153   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6154   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6155   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6156   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6157   .text.ddr_state_machine:0000000000001e2e .L0 
     /tmp/ccfWI5Jo.s:6159   .text.ddr_state_machine:0000000000001e32 .L0 
     /tmp/ccfWI5Jo.s:6161   .text.ddr_state_machine:0000000000001e36 .L0 
     /tmp/ccfWI5Jo.s:6163   .text.ddr_state_machine:0000000000001e3a .L0 
     /tmp/ccfWI5Jo.s:6165   .text.ddr_state_machine:0000000000001e3c .L0 
     /tmp/ccfWI5Jo.s:6168   .text.ddr_state_machine:0000000000001e44 .L0 
     /tmp/ccfWI5Jo.s:6170   .text.ddr_state_machine:0000000000001e46 .L0 
     /tmp/ccfWI5Jo.s:6173   .text.ddr_state_machine:0000000000001e4e .L0 
     /tmp/ccfWI5Jo.s:6177   .text.ddr_state_machine:0000000000001e52 .L0 
     /tmp/ccfWI5Jo.s:6179   .text.ddr_state_machine:0000000000001e5a .L0 
     /tmp/ccfWI5Jo.s:6180   .text.ddr_state_machine:0000000000001e5a .L0 
     /tmp/ccfWI5Jo.s:6185   .text.ddr_state_machine:0000000000001e64 .L0 
     /tmp/ccfWI5Jo.s:6186   .text.ddr_state_machine:0000000000001e64 .L0 
     /tmp/ccfWI5Jo.s:6187   .text.ddr_state_machine:0000000000001e64 .L0 
     /tmp/ccfWI5Jo.s:6188   .text.ddr_state_machine:0000000000001e64 .L0 
     /tmp/ccfWI5Jo.s:6189   .text.ddr_state_machine:0000000000001e64 .L0 
     /tmp/ccfWI5Jo.s:6193   .text.ddr_state_machine:0000000000001e68 .L0 
     /tmp/ccfWI5Jo.s:6194   .text.ddr_state_machine:0000000000001e68 .L0 
     /tmp/ccfWI5Jo.s:6195   .text.ddr_state_machine:0000000000001e68 .L0 
     /tmp/ccfWI5Jo.s:6199   .text.ddr_state_machine:0000000000001e68 .L0 
     /tmp/ccfWI5Jo.s:6200   .text.ddr_state_machine:0000000000001e68 .L0 
     /tmp/ccfWI5Jo.s:6204   .text.ddr_state_machine:0000000000001e70 .L0 
     /tmp/ccfWI5Jo.s:6205   .text.ddr_state_machine:0000000000001e70 .L0 
     /tmp/ccfWI5Jo.s:6206   .text.ddr_state_machine:0000000000001e70 .L0 
     /tmp/ccfWI5Jo.s:6207   .text.ddr_state_machine:0000000000001e70 .L0 
     /tmp/ccfWI5Jo.s:6209   .text.ddr_state_machine:0000000000001e74 .L0 
     /tmp/ccfWI5Jo.s:6211   .text.ddr_state_machine:0000000000001e76 .L0 
     /tmp/ccfWI5Jo.s:6213   .text.ddr_state_machine:0000000000001e7c .L0 
     /tmp/ccfWI5Jo.s:6214   .text.ddr_state_machine:0000000000001e7c .L0 
     /tmp/ccfWI5Jo.s:6217   .text.ddr_state_machine:0000000000001e82 .L0 
     /tmp/ccfWI5Jo.s:6218   .text.ddr_state_machine:0000000000001e82 .L0 
     /tmp/ccfWI5Jo.s:6222   .text.ddr_state_machine:0000000000001e8a .L0 
     /tmp/ccfWI5Jo.s:6223   .text.ddr_state_machine:0000000000001e8a .L0 
     /tmp/ccfWI5Jo.s:6224   .text.ddr_state_machine:0000000000001e8a .L0 
     /tmp/ccfWI5Jo.s:6233   .text.ddr_state_machine:0000000000001e92 .L0 
     /tmp/ccfWI5Jo.s:6238   .text.ddr_state_machine:0000000000001e94 .L0 
     /tmp/ccfWI5Jo.s:6242   .text.ddr_state_machine:0000000000001e96 .L0 
     /tmp/ccfWI5Jo.s:6246   .text.ddr_state_machine:0000000000001e9c .L0 
     /tmp/ccfWI5Jo.s:6249   .text.ddr_state_machine:0000000000001e9e .L0 
     /tmp/ccfWI5Jo.s:6251   .text.ddr_state_machine:0000000000001ea2 .L0 
     /tmp/ccfWI5Jo.s:6252   .text.ddr_state_machine:0000000000001ea2 .L0 
     /tmp/ccfWI5Jo.s:6253   .text.ddr_state_machine:0000000000001ea2 .L0 
     /tmp/ccfWI5Jo.s:6257   .text.ddr_state_machine:0000000000001ea2 .L0 
     /tmp/ccfWI5Jo.s:6258   .text.ddr_state_machine:0000000000001ea2 .L0 
     /tmp/ccfWI5Jo.s:6260   .text.ddr_state_machine:0000000000001eaa .L0 
     /tmp/ccfWI5Jo.s:6261   .text.ddr_state_machine:0000000000001eaa .L0 
     /tmp/ccfWI5Jo.s:6262   .text.ddr_state_machine:0000000000001eaa .L0 
     /tmp/ccfWI5Jo.s:6270   .text.ddr_state_machine:0000000000001ec0 .L0 
     /tmp/ccfWI5Jo.s:6271   .text.ddr_state_machine:0000000000001ec0 .L0 
     /tmp/ccfWI5Jo.s:6273   .text.ddr_state_machine:0000000000001ec8 .L0 
     /tmp/ccfWI5Jo.s:6274   .text.ddr_state_machine:0000000000001ec8 .L0 
     /tmp/ccfWI5Jo.s:6279   .text.ddr_state_machine:0000000000001ece .L0 
     /tmp/ccfWI5Jo.s:6286   .text.ddr_state_machine:0000000000001ee4 .L0 
     /tmp/ccfWI5Jo.s:6287   .text.ddr_state_machine:0000000000001ee4 .L0 
     /tmp/ccfWI5Jo.s:6288   .text.ddr_state_machine:0000000000001ee4 .L0 
     /tmp/ccfWI5Jo.s:6292   .text.ddr_state_machine:0000000000001ef0 .L0 
     /tmp/ccfWI5Jo.s:6294   .text.ddr_state_machine:0000000000001ef2 .L0 
     /tmp/ccfWI5Jo.s:6297   .text.ddr_state_machine:0000000000001ef6 .L0 
     /tmp/ccfWI5Jo.s:6299   .text.ddr_state_machine:0000000000001efa .L0 
     /tmp/ccfWI5Jo.s:6300   .text.ddr_state_machine:0000000000001efa .L0 
     /tmp/ccfWI5Jo.s:6302   .text.ddr_state_machine:0000000000001efe .L0 
     /tmp/ccfWI5Jo.s:6303   .text.ddr_state_machine:0000000000001efe .L0 
     /tmp/ccfWI5Jo.s:6304   .text.ddr_state_machine:0000000000001efe .L0 
     /tmp/ccfWI5Jo.s:6308   .text.ddr_state_machine:0000000000001f06 .L0 
     /tmp/ccfWI5Jo.s:6309   .text.ddr_state_machine:0000000000001f06 .L0 
     /tmp/ccfWI5Jo.s:6314   .text.ddr_state_machine:0000000000001f0a .L0 
     /tmp/ccfWI5Jo.s:6315   .text.ddr_state_machine:0000000000001f0a .L0 
     /tmp/ccfWI5Jo.s:6319   .text.ddr_state_machine:0000000000001f10 .L0 
     /tmp/ccfWI5Jo.s:6320   .text.ddr_state_machine:0000000000001f10 .L0 
     /tmp/ccfWI5Jo.s:6323   .text.ddr_state_machine:0000000000001f1a .L0 
     /tmp/ccfWI5Jo.s:6324   .text.ddr_state_machine:0000000000001f1a .L0 
     /tmp/ccfWI5Jo.s:6325   .text.ddr_state_machine:0000000000001f1a .L0 
     /tmp/ccfWI5Jo.s:6327   .text.ddr_state_machine:0000000000001f1e .L0 
     /tmp/ccfWI5Jo.s:6333   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6334   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6335   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6339   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6340   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6341   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6342   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6343   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6347   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6348   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6349   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6350   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6359   .text.ddr_state_machine:0000000000001f3e .L0 
     /tmp/ccfWI5Jo.s:6362   .text.ddr_state_machine:0000000000001f3e .L0 
     /tmp/ccfWI5Jo.s:6363   .text.ddr_state_machine:0000000000001f3e .L0 
     /tmp/ccfWI5Jo.s:6371   .text.ddr_state_machine:0000000000001f4c .L0 
     /tmp/ccfWI5Jo.s:6379   .text.ddr_state_machine:0000000000001f52 .L0 
     /tmp/ccfWI5Jo.s:6380   .text.ddr_state_machine:0000000000001f52 .L0 
     /tmp/ccfWI5Jo.s:6388   .text.ddr_state_machine:0000000000001f66 .L0 
     /tmp/ccfWI5Jo.s:6389   .text.ddr_state_machine:0000000000001f66 .L0 
     /tmp/ccfWI5Jo.s:6398   .text.ddr_state_machine:0000000000001f7c .L0 
     /tmp/ccfWI5Jo.s:6399   .text.ddr_state_machine:0000000000001f7c .L0 
     /tmp/ccfWI5Jo.s:6408   .text.ddr_state_machine:0000000000001f92 .L0 
     /tmp/ccfWI5Jo.s:6409   .text.ddr_state_machine:0000000000001f92 .L0 
     /tmp/ccfWI5Jo.s:6418   .text.ddr_state_machine:0000000000001fa8 .L0 
     /tmp/ccfWI5Jo.s:6419   .text.ddr_state_machine:0000000000001fa8 .L0 
     /tmp/ccfWI5Jo.s:6428   .text.ddr_state_machine:0000000000001fbe .L0 
     /tmp/ccfWI5Jo.s:6429   .text.ddr_state_machine:0000000000001fbe .L0 
     /tmp/ccfWI5Jo.s:6438   .text.ddr_state_machine:0000000000001fd4 .L0 
     /tmp/ccfWI5Jo.s:6439   .text.ddr_state_machine:0000000000001fd4 .L0 
     /tmp/ccfWI5Jo.s:6448   .text.ddr_state_machine:0000000000001fea .L0 
     /tmp/ccfWI5Jo.s:6449   .text.ddr_state_machine:0000000000001fea .L0 
     /tmp/ccfWI5Jo.s:6458   .text.ddr_state_machine:0000000000002000 .L0 
     /tmp/ccfWI5Jo.s:6459   .text.ddr_state_machine:0000000000002000 .L0 
     /tmp/ccfWI5Jo.s:6468   .text.ddr_state_machine:0000000000002016 .L0 
     /tmp/ccfWI5Jo.s:6469   .text.ddr_state_machine:0000000000002016 .L0 
     /tmp/ccfWI5Jo.s:6478   .text.ddr_state_machine:000000000000202c .L0 
     /tmp/ccfWI5Jo.s:6479   .text.ddr_state_machine:000000000000202c .L0 
     /tmp/ccfWI5Jo.s:6488   .text.ddr_state_machine:0000000000002042 .L0 
     /tmp/ccfWI5Jo.s:6489   .text.ddr_state_machine:0000000000002042 .L0 
     /tmp/ccfWI5Jo.s:6498   .text.ddr_state_machine:0000000000002058 .L0 
     /tmp/ccfWI5Jo.s:6499   .text.ddr_state_machine:0000000000002058 .L0 
     /tmp/ccfWI5Jo.s:6508   .text.ddr_state_machine:000000000000206e .L0 
     /tmp/ccfWI5Jo.s:6509   .text.ddr_state_machine:000000000000206e .L0 
     /tmp/ccfWI5Jo.s:6518   .text.ddr_state_machine:0000000000002084 .L0 
     /tmp/ccfWI5Jo.s:6519   .text.ddr_state_machine:0000000000002084 .L0 
     /tmp/ccfWI5Jo.s:6528   .text.ddr_state_machine:000000000000209a .L0 
     /tmp/ccfWI5Jo.s:6529   .text.ddr_state_machine:000000000000209a .L0 
     /tmp/ccfWI5Jo.s:6538   .text.ddr_state_machine:00000000000020b0 .L0 
     /tmp/ccfWI5Jo.s:6541   .text.ddr_state_machine:00000000000020b8 .L0 
     /tmp/ccfWI5Jo.s:6542   .text.ddr_state_machine:00000000000020b8 .L0 
     /tmp/ccfWI5Jo.s:6544   .text.ddr_state_machine:00000000000020bc .L0 
     /tmp/ccfWI5Jo.s:6548   .text.ddr_state_machine:00000000000020c2 .L0 
     /tmp/ccfWI5Jo.s:6549   .text.ddr_state_machine:00000000000020c2 .L0 
     /tmp/ccfWI5Jo.s:6554   .text.ddr_state_machine:00000000000020c8 .L0 
     /tmp/ccfWI5Jo.s:6555   .text.ddr_state_machine:00000000000020c8 .L0 
     /tmp/ccfWI5Jo.s:6564   .text.ddr_state_machine:00000000000020e0 .L0 
     /tmp/ccfWI5Jo.s:6566   .text.ddr_state_machine:00000000000020e8 .L0 
     /tmp/ccfWI5Jo.s:6567   .text.ddr_state_machine:00000000000020e8 .L0 
     /tmp/ccfWI5Jo.s:6569   .text.ddr_state_machine:00000000000020ec .L0 
     /tmp/ccfWI5Jo.s:6571   .text.ddr_state_machine:00000000000020f2 .L0 
     /tmp/ccfWI5Jo.s:6572   .text.ddr_state_machine:00000000000020f2 .L0 
     /tmp/ccfWI5Jo.s:6577   .text.ddr_state_machine:00000000000020fa .L0 
     /tmp/ccfWI5Jo.s:6578   .text.ddr_state_machine:00000000000020fa .L0 
     /tmp/ccfWI5Jo.s:6581   .text.ddr_state_machine:0000000000002104 .L0 
     /tmp/ccfWI5Jo.s:6583   .text.ddr_state_machine:0000000000002108 .L0 
     /tmp/ccfWI5Jo.s:6585   .text.ddr_state_machine:000000000000210e .L0 
     /tmp/ccfWI5Jo.s:6586   .text.ddr_state_machine:000000000000210e .L0 
     /tmp/ccfWI5Jo.s:6590   .text.ddr_state_machine:0000000000002116 .L0 
     /tmp/ccfWI5Jo.s:6598   .text.ddr_state_machine:0000000000002128 .L0 
     /tmp/ccfWI5Jo.s:6599   .text.ddr_state_machine:0000000000002128 .L0 
     /tmp/ccfWI5Jo.s:6602   .text.ddr_state_machine:0000000000002132 .L0 
     /tmp/ccfWI5Jo.s:6604   .text.ddr_state_machine:0000000000002136 .L0 
     /tmp/ccfWI5Jo.s:6609   .text.ddr_state_machine:000000000000213e .L0 
     /tmp/ccfWI5Jo.s:6610   .text.ddr_state_machine:000000000000213e .L0 
     /tmp/ccfWI5Jo.s:6616   .text.ddr_state_machine:000000000000214c .L0 
     /tmp/ccfWI5Jo.s:6618   .text.ddr_state_machine:0000000000002154 .L0 
     /tmp/ccfWI5Jo.s:6619   .text.ddr_state_machine:0000000000002154 .L0 
     /tmp/ccfWI5Jo.s:6624   .text.ddr_state_machine:0000000000002162 .L0 
     /tmp/ccfWI5Jo.s:6626   .text.ddr_state_machine:000000000000216a .L0 
     /tmp/ccfWI5Jo.s:6628   .text.ddr_state_machine:000000000000216c .L0 
     /tmp/ccfWI5Jo.s:6630   .text.ddr_state_machine:0000000000002170 .L0 
     /tmp/ccfWI5Jo.s:6632   .text.ddr_state_machine:0000000000002172 .L0 
     /tmp/ccfWI5Jo.s:6634   .text.ddr_state_machine:000000000000217a .L0 
     /tmp/ccfWI5Jo.s:6635   .text.ddr_state_machine:000000000000217a .L0 
     /tmp/ccfWI5Jo.s:6639   .text.ddr_state_machine:0000000000002184 .L0 
     /tmp/ccfWI5Jo.s:6643   .text.ddr_state_machine:000000000000218a .L0 
     /tmp/ccfWI5Jo.s:6645   .text.ddr_state_machine:0000000000002192 .L0 
     /tmp/ccfWI5Jo.s:6646   .text.ddr_state_machine:0000000000002192 .L0 
     /tmp/ccfWI5Jo.s:6648   .text.ddr_state_machine:0000000000002196 .L0 
     /tmp/ccfWI5Jo.s:6650   .text.ddr_state_machine:000000000000219c .L0 
     /tmp/ccfWI5Jo.s:6651   .text.ddr_state_machine:000000000000219c .L0 
     /tmp/ccfWI5Jo.s:6653   .text.ddr_state_machine:00000000000021a4 .L0 
     /tmp/ccfWI5Jo.s:6657   .text.ddr_state_machine:00000000000021b2 .L0 
     /tmp/ccfWI5Jo.s:6658   .text.ddr_state_machine:00000000000021b2 .L0 
     /tmp/ccfWI5Jo.s:6661   .text.ddr_state_machine:00000000000021bc .L0 
     /tmp/ccfWI5Jo.s:6662   .text.ddr_state_machine:00000000000021bc .L0 
     /tmp/ccfWI5Jo.s:6664   .text.ddr_state_machine:00000000000021be .L0 
     /tmp/ccfWI5Jo.s:6666   .text.ddr_state_machine:00000000000021c0 .L0 
     /tmp/ccfWI5Jo.s:6669   .text.ddr_state_machine:00000000000021c6 .L0 
     /tmp/ccfWI5Jo.s:6670   .text.ddr_state_machine:00000000000021c6 .L0 
     /tmp/ccfWI5Jo.s:6673   .text.ddr_state_machine:00000000000021ca .L0 
     /tmp/ccfWI5Jo.s:6676   .text.ddr_state_machine:00000000000021d2 .L0 
     /tmp/ccfWI5Jo.s:6677   .text.ddr_state_machine:00000000000021d2 .L0 
     /tmp/ccfWI5Jo.s:6680   .text.ddr_state_machine:00000000000021dc .L0 
     /tmp/ccfWI5Jo.s:6682   .text.ddr_state_machine:00000000000021de .L0 
     /tmp/ccfWI5Jo.s:6685   .text.ddr_state_machine:00000000000021e4 .L0 
     /tmp/ccfWI5Jo.s:6687   .text.ddr_state_machine:00000000000021e8 .L0 
     /tmp/ccfWI5Jo.s:6688   .text.ddr_state_machine:00000000000021e8 .L0 
     /tmp/ccfWI5Jo.s:6693   .text.ddr_state_machine:00000000000021f2 .L0 
     /tmp/ccfWI5Jo.s:6694   .text.ddr_state_machine:00000000000021f2 .L0 
     /tmp/ccfWI5Jo.s:6697   .text.ddr_state_machine:00000000000021fa .L0 
     /tmp/ccfWI5Jo.s:6698   .text.ddr_state_machine:00000000000021fa .L0 
     /tmp/ccfWI5Jo.s:6700   .text.ddr_state_machine:00000000000021fe .L0 
     /tmp/ccfWI5Jo.s:6701   .text.ddr_state_machine:00000000000021fe .L0 
     /tmp/ccfWI5Jo.s:6704   .text.ddr_state_machine:0000000000002204 .L0 
     /tmp/ccfWI5Jo.s:6709   .text.ddr_state_machine:0000000000002210 .L0 
     /tmp/ccfWI5Jo.s:6710   .text.ddr_state_machine:0000000000002210 .L0 
     /tmp/ccfWI5Jo.s:6714   .text.ddr_state_machine:0000000000002214 .L0 
     /tmp/ccfWI5Jo.s:6715   .text.ddr_state_machine:0000000000002214 .L0 
     /tmp/ccfWI5Jo.s:6717   .text.ddr_state_machine:000000000000221c .L0 
     /tmp/ccfWI5Jo.s:6718   .text.ddr_state_machine:000000000000221c .L0 
     /tmp/ccfWI5Jo.s:6721   .text.ddr_state_machine:0000000000002226 .L0 
     /tmp/ccfWI5Jo.s:6722   .text.ddr_state_machine:0000000000002226 .L0 
     /tmp/ccfWI5Jo.s:6727   .text.ddr_state_machine:0000000000002230 .L0 
     /tmp/ccfWI5Jo.s:6728   .text.ddr_state_machine:0000000000002230 .L0 
     /tmp/ccfWI5Jo.s:6731   .text.ddr_state_machine:000000000000223a .L0 
     /tmp/ccfWI5Jo.s:6733   .text.ddr_state_machine:000000000000223e .L0 
     /tmp/ccfWI5Jo.s:6737   .text.ddr_state_machine:0000000000002246 .L0 
     /tmp/ccfWI5Jo.s:6738   .text.ddr_state_machine:0000000000002246 .L0 
     /tmp/ccfWI5Jo.s:6741   .text.ddr_state_machine:0000000000002250 .L0 
     /tmp/ccfWI5Jo.s:6743   .text.ddr_state_machine:0000000000002254 .L0 
     /tmp/ccfWI5Jo.s:6747   .text.ddr_state_machine:000000000000225c .L0 
     /tmp/ccfWI5Jo.s:6748   .text.ddr_state_machine:000000000000225c .L0 
     /tmp/ccfWI5Jo.s:6751   .text.ddr_state_machine:0000000000002266 .L0 
     /tmp/ccfWI5Jo.s:6753   .text.ddr_state_machine:000000000000226a .L0 
     /tmp/ccfWI5Jo.s:6757   .text.ddr_state_machine:0000000000002272 .L0 
     /tmp/ccfWI5Jo.s:6758   .text.ddr_state_machine:0000000000002272 .L0 
     /tmp/ccfWI5Jo.s:6761   .text.ddr_state_machine:000000000000227c .L0 
     /tmp/ccfWI5Jo.s:6763   .text.ddr_state_machine:0000000000002280 .L0 
     /tmp/ccfWI5Jo.s:6767   .text.ddr_state_machine:0000000000002288 .L0 
     /tmp/ccfWI5Jo.s:6768   .text.ddr_state_machine:0000000000002288 .L0 
     /tmp/ccfWI5Jo.s:6772   .text.ddr_state_machine:0000000000002290 .L0 
     /tmp/ccfWI5Jo.s:6773   .text.ddr_state_machine:0000000000002290 .L0 
     /tmp/ccfWI5Jo.s:6778   .text.ddr_state_machine:0000000000002298 .L0 
     /tmp/ccfWI5Jo.s:6779   .text.ddr_state_machine:0000000000002298 .L0 
../src/platform/mpfs_hal/common/nwc/mss_ddr.c:2039   .text.ddr_state_machine:0000000000002298 .L0 
     /tmp/ccfWI5Jo.s:6788   .text.ddr_state_machine:000000000000229c .L0 
     /tmp/ccfWI5Jo.s:6789   .text.ddr_state_machine:000000000000229c .L0 
     /tmp/ccfWI5Jo.s:6794   .text.ddr_state_machine:00000000000022a8 .L0 
     /tmp/ccfWI5Jo.s:6798   .text.ddr_state_machine:00000000000022b4 .L0 
     /tmp/ccfWI5Jo.s:6800   .text.ddr_state_machine:00000000000022bc .L0 
     /tmp/ccfWI5Jo.s:6801   .text.ddr_state_machine:00000000000022bc .L0 
     /tmp/ccfWI5Jo.s:6804   .text.ddr_state_machine:00000000000022c6 .L0 
     /tmp/ccfWI5Jo.s:6806   .text.ddr_state_machine:00000000000022c8 .L0 
     /tmp/ccfWI5Jo.s:6811   .text.ddr_state_machine:00000000000022d2 .L0 
     /tmp/ccfWI5Jo.s:6815   .text.ddr_state_machine:00000000000022d4 .L0 
     /tmp/ccfWI5Jo.s:6816   .text.ddr_state_machine:00000000000022d4 .L0 
     /tmp/ccfWI5Jo.s:6819   .text.ddr_state_machine:00000000000022d8 .L0 
     /tmp/ccfWI5Jo.s:6820   .text.ddr_state_machine:00000000000022d8 .L0 
     /tmp/ccfWI5Jo.s:6829   .text.ddr_state_machine:00000000000022e0 .L0 
     /tmp/ccfWI5Jo.s:6830   .text.ddr_state_machine:00000000000022e0 .L0 
     /tmp/ccfWI5Jo.s:6832   .text.ddr_state_machine:00000000000022e2 .L0 
     /tmp/ccfWI5Jo.s:6834   .text.ddr_state_machine:00000000000022e6 .L0 
     /tmp/ccfWI5Jo.s:6835   .text.ddr_state_machine:00000000000022e6 .L0 
     /tmp/ccfWI5Jo.s:6841   .text.ddr_state_machine:00000000000022f0 .L0 
     /tmp/ccfWI5Jo.s:6842   .text.ddr_state_machine:00000000000022f0 .L0 
     /tmp/ccfWI5Jo.s:6844   .text.ddr_state_machine:00000000000022f2 .L0 
     /tmp/ccfWI5Jo.s:6848   .text.ddr_state_machine:00000000000022f6 .L0 
     /tmp/ccfWI5Jo.s:6849   .text.ddr_state_machine:00000000000022f6 .L0 
     /tmp/ccfWI5Jo.s:6852   .text.ddr_state_machine:00000000000022fe .L0 
     /tmp/ccfWI5Jo.s:6853   .text.ddr_state_machine:00000000000022fe .L0 
     /tmp/ccfWI5Jo.s:6856   .text.ddr_state_machine:0000000000002304 .L0 
     /tmp/ccfWI5Jo.s:6858   .text.ddr_state_machine:0000000000002308 .L0 
     /tmp/ccfWI5Jo.s:6864   .text.ddr_state_machine:000000000000230e .L0 
     /tmp/ccfWI5Jo.s:6865   .text.ddr_state_machine:000000000000230e .L0 
     /tmp/ccfWI5Jo.s:6874   .text.ddr_state_machine:0000000000002316 .L0 
     /tmp/ccfWI5Jo.s:6885   .rodata.REFCLK_OFFSETS:0000000000000000 REFCLK_OFFSETS
     /tmp/ccfWI5Jo.s:6882   .rodata.REFCLK_OFFSETS:0000000000000000 .LANCHOR14
     /tmp/ccfWI5Jo.s:6948   .sbss.bclk_answer.14241:0000000000000000 .LANCHOR12
     /tmp/ccfWI5Jo.s:6951   .sbss.bclk_answer.14241:0000000000000000 bclk_answer.14241
     /tmp/ccfWI5Jo.s:6955   .sbss.ddr_error_count:0000000000000000 .LANCHOR8
     /tmp/ccfWI5Jo.s:6958   .sbss.ddr_error_count:0000000000000000 ddr_error_count
     /tmp/ccfWI5Jo.s:6962   .sbss.ddr_state.14220:0000000000000000 .LANCHOR0
     /tmp/ccfWI5Jo.s:6965   .sbss.ddr_state.14220:0000000000000000 ddr_state.14220
     /tmp/ccfWI5Jo.s:6969   .sbss.ddr_training_state.14230:0000000000000000 .LANCHOR2
     /tmp/ccfWI5Jo.s:6972   .sbss.ddr_training_state.14230:0000000000000000 ddr_training_state.14230
     /tmp/ccfWI5Jo.s:6976   .sbss.dpc_bits.14236:0000000000000000 .LANCHOR5
     /tmp/ccfWI5Jo.s:6979   .sbss.dpc_bits.14236:0000000000000000 dpc_bits.14236
     /tmp/ccfWI5Jo.s:6983   .sbss.error.14231:0000000000000000 .LANCHOR9
     /tmp/ccfWI5Jo.s:6986   .sbss.error.14231:0000000000000000 error.14231
     /tmp/ccfWI5Jo.s:6989   .sbss.num_rpc_166_retires.14238:0000000000000000 .LANCHOR15
     /tmp/ccfWI5Jo.s:6992   .sbss.num_rpc_166_retires.14238:0000000000000000 num_rpc_166_retires.14238
     /tmp/ccfWI5Jo.s:6995   .sbss.refclk_offset.14239:0000000000000000 .LANCHOR7
     /tmp/ccfWI5Jo.s:6998   .sbss.refclk_offset.14239:0000000000000000 refclk_offset.14239
     /tmp/ccfWI5Jo.s:7002   .sbss.retry_count.14233:0000000000000000 .LANCHOR10
     /tmp/ccfWI5Jo.s:7005   .sbss.retry_count.14233:0000000000000000 retry_count.14233
     /tmp/ccfWI5Jo.s:7009   .sbss.return_status.14221:0000000000000000 .LANCHOR1
     /tmp/ccfWI5Jo.s:7012   .sbss.return_status.14221:0000000000000000 return_status.14221
     /tmp/ccfWI5Jo.s:7016   .sbss.rpc_166_fifo_offset:0000000000000000 .LANCHOR6
     /tmp/ccfWI5Jo.s:7019   .sbss.rpc_166_fifo_offset:0000000000000000 rpc_166_fifo_offset
     /tmp/ccfWI5Jo.s:7023   .sbss.timeout.14232:0000000000000000 .LANCHOR11
     /tmp/ccfWI5Jo.s:7026   .sbss.timeout.14232:0000000000000000 timeout.14232
     /tmp/ccfWI5Jo.s:7030   .sbss.tip_cfg_params.14235:0000000000000000 .LANCHOR4
     /tmp/ccfWI5Jo.s:7033   .sbss.tip_cfg_params.14235:0000000000000000 tip_cfg_params.14235
     /tmp/ccfWI5Jo.s:7037   .sbss.training_start_cycle.14237:0000000000000000 .LANCHOR3
     /tmp/ccfWI5Jo.s:7040   .sbss.training_start_cycle.14237:0000000000000000 training_start_cycle.14237
     /tmp/ccfWI5Jo.s:7043   .sdata.refclk_sweep_index.14240:0000000000000000 .LANCHOR13
     /tmp/ccfWI5Jo.s:7046   .sdata.refclk_sweep_index.14240:0000000000000000 refclk_sweep_index.14240
     /tmp/ccfWI5Jo.s:69     .text.delay:000000000000001c .L0 
     /tmp/ccfWI5Jo.s:210    .text.mode_register_masked_write_x5:000000000000007c .L0 
     /tmp/ccfWI5Jo.s:552    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000228 .L0 
     /tmp/ccfWI5Jo.s:577    .text.MTC_test.isra.0.constprop.8:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:639    .text.setup_ddr_segments:000000000000005a .L0 
     /tmp/ccfWI5Jo.s:6880   .text.ddr_state_machine:0000000000002316 .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:45     .text.delay:000000000000000e .L2
     /tmp/ccfWI5Jo.s:87     .text.mode_register_masked_write_x5:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:140    .text.mode_register_masked_write_x5:0000000000000034 .L6
     /tmp/ccfWI5Jo.s:220    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .L0 
     /tmp/ccfWI5Jo.s:526    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000212 .L10
     /tmp/ccfWI5Jo.s:319    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000a0 .L12
     /tmp/ccfWI5Jo.s:363    .text.MTC_test.isra.0.part.1.constprop.9:00000000000000fc .L13
     /tmp/ccfWI5Jo.s:404    .text.MTC_test.isra.0.part.1.constprop.9:000000000000014e .L14
     /tmp/ccfWI5Jo.s:445    .text.MTC_test.isra.0.part.1.constprop.9:000000000000019a .L15
     /tmp/ccfWI5Jo.s:488    .text.MTC_test.isra.0.part.1.constprop.9:00000000000001e8 .L16
     /tmp/ccfWI5Jo.s:533    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000218 .L19
     /tmp/ccfWI5Jo.s:246    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000026 .L37
     /tmp/ccfWI5Jo.s:507    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000200 .L17
     /tmp/ccfWI5Jo.s:519    .text.MTC_test.isra.0.part.1.constprop.9:000000000000020e .L18
     /tmp/ccfWI5Jo.s:567    .text.MTC_test.isra.0.constprop.8:000000000000000e .L42
     /tmp/ccfWI5Jo.s:6938   .rodata.setup_ddr_segments.cst8:0000000000000000 .LC0
     /tmp/ccfWI5Jo.s:594    .text.setup_ddr_segments:0000000000000006 .L0 
     /tmp/ccfWI5Jo.s:6940   .rodata.setup_ddr_segments.cst8:0000000000000008 .LC1
     /tmp/ccfWI5Jo.s:602    .text.setup_ddr_segments:0000000000000014 .L0 
     /tmp/ccfWI5Jo.s:6942   .rodata.setup_ddr_segments.cst8:0000000000000010 .LC2
     /tmp/ccfWI5Jo.s:606    .text.setup_ddr_segments:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:6944   .rodata.setup_ddr_segments.cst8:0000000000000018 .LC3
     /tmp/ccfWI5Jo.s:622    .text.setup_ddr_segments:000000000000003c .L0 
     /tmp/ccfWI5Jo.s:618    .text.setup_ddr_segments:000000000000003c .L44
     /tmp/ccfWI5Jo.s:608    .text.setup_ddr_segments:000000000000002c .L46
     /tmp/ccfWI5Jo.s:656    .text.ddr_state_machine:0000000000000002 .L0 
     /tmp/ccfWI5Jo.s:666    .text.ddr_state_machine:000000000000001a .L0 
     /tmp/ccfWI5Jo.s:669    .text.ddr_state_machine:0000000000000022 .L0 
     /tmp/ccfWI5Jo.s:675    .text.ddr_state_machine:000000000000002a .L0 
     /tmp/ccfWI5Jo.s:712    .text.ddr_state_machine:0000000000000038 .L0 
     /tmp/ccfWI5Jo.s:763    .rodata.ddr_state_machine:0000000000000000 .L53
     /tmp/ccfWI5Jo.s:754    .text.ddr_state_machine:0000000000000064 .L0 
     /tmp/ccfWI5Jo.s:837    .text.ddr_state_machine:000000000000007c .L0 
     /tmp/ccfWI5Jo.s:843    .text.ddr_state_machine:000000000000008c .L0 
     /tmp/ccfWI5Jo.s:848    .text.ddr_state_machine:000000000000009c .L0 
     /tmp/ccfWI5Jo.s:853    .text.ddr_state_machine:00000000000000a6 .L0 
     /tmp/ccfWI5Jo.s:861    .text.ddr_state_machine:00000000000000b6 .L0 
     /tmp/ccfWI5Jo.s:864    .text.ddr_state_machine:00000000000000be .L0 
     /tmp/ccfWI5Jo.s:867    .text.ddr_state_machine:00000000000000c6 .L0 
     /tmp/ccfWI5Jo.s:870    .text.ddr_state_machine:00000000000000ce .L0 
     /tmp/ccfWI5Jo.s:877    .text.ddr_state_machine:00000000000000e2 .L0 
     /tmp/ccfWI5Jo.s:882    .text.ddr_state_machine:00000000000000f2 .L0 
     /tmp/ccfWI5Jo.s:889    .text.ddr_state_machine:00000000000000fc .L0 
     /tmp/ccfWI5Jo.s:897    .text.ddr_state_machine:0000000000000104 .L0 
     /tmp/ccfWI5Jo.s:908    .text.ddr_state_machine:0000000000000110 .L0 
     /tmp/ccfWI5Jo.s:943    .text.ddr_state_machine:0000000000000134 .L0 
     /tmp/ccfWI5Jo.s:971    .text.ddr_state_machine:000000000000016e .L0 
     /tmp/ccfWI5Jo.s:979    .text.ddr_state_machine:0000000000000180 .L0 
     /tmp/ccfWI5Jo.s:981    .text.ddr_state_machine:0000000000000188 .L0 
     /tmp/ccfWI5Jo.s:984    .text.ddr_state_machine:0000000000000190 .L0 
     /tmp/ccfWI5Jo.s:987    .text.ddr_state_machine:0000000000000198 .L0 
     /tmp/ccfWI5Jo.s:990    .text.ddr_state_machine:00000000000001a0 .L0 
     /tmp/ccfWI5Jo.s:999    .text.ddr_state_machine:00000000000001b4 .L0 
     /tmp/ccfWI5Jo.s:1015   .text.ddr_state_machine:00000000000001ce .L0 
     /tmp/ccfWI5Jo.s:1028   .text.ddr_state_machine:00000000000001dc .L0 
     /tmp/ccfWI5Jo.s:1037   .text.ddr_state_machine:00000000000001e6 .L0 
     /tmp/ccfWI5Jo.s:1073   .text.ddr_state_machine:000000000000021c .L0 
     /tmp/ccfWI5Jo.s:1097   .text.ddr_state_machine:0000000000000238 .L0 
     /tmp/ccfWI5Jo.s:1143   .text.ddr_state_machine:000000000000027a .L0 
     /tmp/ccfWI5Jo.s:1277   .text.ddr_state_machine:0000000000000338 .L0 
     /tmp/ccfWI5Jo.s:1294   .text.ddr_state_machine:0000000000000352 .L0 
     /tmp/ccfWI5Jo.s:1298   .text.ddr_state_machine:0000000000000360 .L0 
     /tmp/ccfWI5Jo.s:1351   .text.ddr_state_machine:00000000000003b4 .L0 
     /tmp/ccfWI5Jo.s:2606   .text.ddr_state_machine:0000000000000afc .L0 
     /tmp/ccfWI5Jo.s:2613   .text.ddr_state_machine:0000000000000b06 .L0 
     /tmp/ccfWI5Jo.s:2622   .text.ddr_state_machine:0000000000000b1a .L0 
     /tmp/ccfWI5Jo.s:2641   .text.ddr_state_machine:0000000000000b38 .L0 
     /tmp/ccfWI5Jo.s:2781   .text.ddr_state_machine:0000000000000c04 .L0 
     /tmp/ccfWI5Jo.s:2783   .text.ddr_state_machine:0000000000000c0e .L0 
     /tmp/ccfWI5Jo.s:2792   .text.ddr_state_machine:0000000000000c24 .L0 
     /tmp/ccfWI5Jo.s:2811   .text.ddr_state_machine:0000000000000c32 .L0 
     /tmp/ccfWI5Jo.s:2820   .text.ddr_state_machine:0000000000000c3a .L0 
     /tmp/ccfWI5Jo.s:2823   .text.ddr_state_machine:0000000000000c44 .L0 
     /tmp/ccfWI5Jo.s:2963   .text.ddr_state_machine:0000000000000cf0 .L0 
     /tmp/ccfWI5Jo.s:2988   .text.ddr_state_machine:0000000000000cfe .L0 
     /tmp/ccfWI5Jo.s:3023   .text.ddr_state_machine:0000000000000d24 .L0 
     /tmp/ccfWI5Jo.s:3036   .text.ddr_state_machine:0000000000000d44 .L0 
     /tmp/ccfWI5Jo.s:3543   .text.ddr_state_machine:0000000000000fe6 .L0 
     /tmp/ccfWI5Jo.s:3549   .text.ddr_state_machine:0000000000000fee .L0 
     /tmp/ccfWI5Jo.s:3553   .text.ddr_state_machine:0000000000000ffc .L0 
     /tmp/ccfWI5Jo.s:3637   .text.ddr_state_machine:000000000000104a .L0 
     /tmp/ccfWI5Jo.s:3653   .text.ddr_state_machine:0000000000001066 .L0 
     /tmp/ccfWI5Jo.s:3677   .text.ddr_state_machine:000000000000108a .L0 
     /tmp/ccfWI5Jo.s:3685   .text.ddr_state_machine:0000000000001098 .L0 
     /tmp/ccfWI5Jo.s:3705   .text.ddr_state_machine:00000000000010b8 .L0 
     /tmp/ccfWI5Jo.s:3786   .text.ddr_state_machine:000000000000113e .L0 
     /tmp/ccfWI5Jo.s:3854   .text.ddr_state_machine:00000000000011a4 .L0 
     /tmp/ccfWI5Jo.s:4542   .text.ddr_state_machine:0000000000001582 .L0 
     /tmp/ccfWI5Jo.s:4547   .text.ddr_state_machine:0000000000001590 .L0 
     /tmp/ccfWI5Jo.s:4551   .text.ddr_state_machine:0000000000001598 .L0 
     /tmp/ccfWI5Jo.s:4555   .text.ddr_state_machine:00000000000015a2 .L0 
     /tmp/ccfWI5Jo.s:4561   .text.ddr_state_machine:00000000000015b0 .L0 
     /tmp/ccfWI5Jo.s:4567   .text.ddr_state_machine:00000000000015b8 .L0 
     /tmp/ccfWI5Jo.s:4974   .text.ddr_state_machine:00000000000017aa .L0 
     /tmp/ccfWI5Jo.s:5158   .text.ddr_state_machine:00000000000018dc .L0 
     /tmp/ccfWI5Jo.s:5181   .text.ddr_state_machine:00000000000018f0 .L0 
     /tmp/ccfWI5Jo.s:5186   .text.ddr_state_machine:00000000000018f8 .L0 
     /tmp/ccfWI5Jo.s:5190   .text.ddr_state_machine:0000000000001906 .L0 
     /tmp/ccfWI5Jo.s:5368   .text.ddr_state_machine:00000000000019b4 .L0 
     /tmp/ccfWI5Jo.s:5380   .text.ddr_state_machine:00000000000019ce .L0 
     /tmp/ccfWI5Jo.s:5384   .text.ddr_state_machine:00000000000019d8 .L0 
     /tmp/ccfWI5Jo.s:5388   .text.ddr_state_machine:00000000000019e0 .L0 
     /tmp/ccfWI5Jo.s:5392   .text.ddr_state_machine:00000000000019ee .L0 
     /tmp/ccfWI5Jo.s:5404   .text.ddr_state_machine:0000000000001a06 .L0 
     /tmp/ccfWI5Jo.s:5409   .text.ddr_state_machine:0000000000001a14 .L0 
     /tmp/ccfWI5Jo.s:5415   .text.ddr_state_machine:0000000000001a20 .L0 
     /tmp/ccfWI5Jo.s:5428   .text.ddr_state_machine:0000000000001a3c .L0 
     /tmp/ccfWI5Jo.s:5432   .text.ddr_state_machine:0000000000001a46 .L0 
     /tmp/ccfWI5Jo.s:5436   .text.ddr_state_machine:0000000000001a4e .L0 
     /tmp/ccfWI5Jo.s:5440   .text.ddr_state_machine:0000000000001a5c .L0 
     /tmp/ccfWI5Jo.s:5449   .text.ddr_state_machine:0000000000001a72 .L0 
     /tmp/ccfWI5Jo.s:5451   .text.ddr_state_machine:0000000000001a7a .L0 
     /tmp/ccfWI5Jo.s:5475   .text.ddr_state_machine:0000000000001aa0 .L0 
     /tmp/ccfWI5Jo.s:5479   .text.ddr_state_machine:0000000000001aaa .L0 
     /tmp/ccfWI5Jo.s:5483   .text.ddr_state_machine:0000000000001ab2 .L0 
     /tmp/ccfWI5Jo.s:5487   .text.ddr_state_machine:0000000000001ac0 .L0 
     /tmp/ccfWI5Jo.s:5497   .text.ddr_state_machine:0000000000001ad6 .L0 
     /tmp/ccfWI5Jo.s:5510   .text.ddr_state_machine:0000000000001af0 .L0 
     /tmp/ccfWI5Jo.s:5514   .text.ddr_state_machine:0000000000001afa .L0 
     /tmp/ccfWI5Jo.s:5518   .text.ddr_state_machine:0000000000001b02 .L0 
     /tmp/ccfWI5Jo.s:5522   .text.ddr_state_machine:0000000000001b10 .L0 
     /tmp/ccfWI5Jo.s:5531   .text.ddr_state_machine:0000000000001b26 .L0 
     /tmp/ccfWI5Jo.s:5547   .text.ddr_state_machine:0000000000001b44 .L0 
     /tmp/ccfWI5Jo.s:5777   .text.ddr_state_machine:0000000000001c5e .L0 
     /tmp/ccfWI5Jo.s:5803   .text.ddr_state_machine:0000000000001c76 .L0 
     /tmp/ccfWI5Jo.s:5806   .text.ddr_state_machine:0000000000001c82 .L0 
     /tmp/ccfWI5Jo.s:5900   .text.ddr_state_machine:0000000000001cde .L0 
     /tmp/ccfWI5Jo.s:5916   .text.ddr_state_machine:0000000000001cf4 .L0 
     /tmp/ccfWI5Jo.s:6089   .text.ddr_state_machine:0000000000001e0c .L0 
     /tmp/ccfWI5Jo.s:6177   .text.ddr_state_machine:0000000000001e52 .L0 
     /tmp/ccfWI5Jo.s:6200   .text.ddr_state_machine:0000000000001e68 .L0 
     /tmp/ccfWI5Jo.s:6218   .text.ddr_state_machine:0000000000001e82 .L0 
     /tmp/ccfWI5Jo.s:6258   .text.ddr_state_machine:0000000000001ea2 .L0 
     /tmp/ccfWI5Jo.s:6262   .text.ddr_state_machine:0000000000001eaa .L0 
     /tmp/ccfWI5Jo.s:6265   .text.ddr_state_machine:0000000000001eb6 .L0 
     /tmp/ccfWI5Jo.s:6271   .text.ddr_state_machine:0000000000001ec0 .L0 
     /tmp/ccfWI5Jo.s:6281   .text.ddr_state_machine:0000000000001ed4 .L0 
     /tmp/ccfWI5Jo.s:6288   .text.ddr_state_machine:0000000000001ee4 .L0 
     /tmp/ccfWI5Jo.s:6320   .text.ddr_state_machine:0000000000001f10 .L0 
     /tmp/ccfWI5Jo.s:6350   .text.ddr_state_machine:0000000000001f26 .L0 
     /tmp/ccfWI5Jo.s:6538   .text.ddr_state_machine:00000000000020b0 .L0 
     /tmp/ccfWI5Jo.s:6564   .text.ddr_state_machine:00000000000020e0 .L0 
     /tmp/ccfWI5Jo.s:6578   .text.ddr_state_machine:00000000000020fa .L0 
     /tmp/ccfWI5Jo.s:6599   .text.ddr_state_machine:0000000000002128 .L0 
     /tmp/ccfWI5Jo.s:6616   .text.ddr_state_machine:000000000000214c .L0 
     /tmp/ccfWI5Jo.s:6624   .text.ddr_state_machine:0000000000002162 .L0 
     /tmp/ccfWI5Jo.s:6632   .text.ddr_state_machine:0000000000002172 .L0 
     /tmp/ccfWI5Jo.s:6643   .text.ddr_state_machine:000000000000218a .L0 
     /tmp/ccfWI5Jo.s:6651   .text.ddr_state_machine:000000000000219c .L0 
     /tmp/ccfWI5Jo.s:6654   .text.ddr_state_machine:00000000000021a6 .L0 
     /tmp/ccfWI5Jo.s:6659   .text.ddr_state_machine:00000000000021b4 .L0 
     /tmp/ccfWI5Jo.s:6673   .text.ddr_state_machine:00000000000021ca .L0 
     /tmp/ccfWI5Jo.s:6677   .text.ddr_state_machine:00000000000021d2 .L0 
     /tmp/ccfWI5Jo.s:6715   .text.ddr_state_machine:0000000000002214 .L0 
     /tmp/ccfWI5Jo.s:6719   .text.ddr_state_machine:000000000000221e .L0 
     /tmp/ccfWI5Jo.s:6722   .text.ddr_state_machine:0000000000002226 .L0 
     /tmp/ccfWI5Jo.s:6728   .text.ddr_state_machine:0000000000002230 .L0 
     /tmp/ccfWI5Jo.s:6738   .text.ddr_state_machine:0000000000002246 .L0 
     /tmp/ccfWI5Jo.s:6748   .text.ddr_state_machine:000000000000225c .L0 
     /tmp/ccfWI5Jo.s:6758   .text.ddr_state_machine:0000000000002272 .L0 
     /tmp/ccfWI5Jo.s:6789   .text.ddr_state_machine:000000000000229c .L0 
     /tmp/ccfWI5Jo.s:6798   .text.ddr_state_machine:00000000000022b4 .L0 
     /tmp/ccfWI5Jo.s:6801   .text.ddr_state_machine:00000000000022bc .L0 
     /tmp/ccfWI5Jo.s:662    .text.ddr_state_machine:0000000000000018 .L48
     /tmp/ccfWI5Jo.s:671    .text.ddr_state_machine:000000000000002a .L312
     /tmp/ccfWI5Jo.s:681    .text.ddr_state_machine:0000000000000036 .L50
     /tmp/ccfWI5Jo.s:1300   .text.ddr_state_machine:000000000000036a .L216
     /tmp/ccfWI5Jo.s:1013   .text.ddr_state_machine:00000000000001ce .L319
     /tmp/ccfWI5Jo.s:1304   .text.ddr_state_machine:000000000000036e .L97
     /tmp/ccfWI5Jo.s:891    .text.ddr_state_machine:0000000000000104 .L51
     /tmp/ccfWI5Jo.s:887    .text.ddr_state_machine:00000000000000fc .L318
     /tmp/ccfWI5Jo.s:2922   .text.ddr_state_machine:0000000000000cc4 .L98
     /tmp/ccfWI5Jo.s:2943   .text.ddr_state_machine:0000000000000cda .L99
     /tmp/ccfWI5Jo.s:2928   .text.ddr_state_machine:0000000000000ccc .L100
     /tmp/ccfWI5Jo.s:2870   .text.ddr_state_machine:0000000000000c72 .L101
     /tmp/ccfWI5Jo.s:2965   .text.ddr_state_machine:0000000000000cf8 .L102
     /tmp/ccfWI5Jo.s:3138   .text.ddr_state_machine:0000000000000da6 .L103
     /tmp/ccfWI5Jo.s:3303   .text.ddr_state_machine:0000000000000e88 .L104
     /tmp/ccfWI5Jo.s:3560   .text.ddr_state_machine:0000000000001010 .L308
     /tmp/ccfWI5Jo.s:3290   .text.ddr_state_machine:0000000000000e76 .L110
     /tmp/ccfWI5Jo.s:3298   .text.ddr_state_machine:0000000000000e82 .L111
     /tmp/ccfWI5Jo.s:3327   .text.ddr_state_machine:0000000000000ea0 .L109
     /tmp/ccfWI5Jo.s:3585   .text.ddr_state_machine:0000000000001024 .L218
     /tmp/ccfWI5Jo.s:3241   .text.ddr_state_machine:0000000000000e32 .L108
     /tmp/ccfWI5Jo.s:3283   .text.ddr_state_machine:0000000000000e6e .L105
     /tmp/ccfWI5Jo.s:3195   .text.ddr_state_machine:0000000000000e00 .L112
     /tmp/ccfWI5Jo.s:3345   .text.ddr_state_machine:0000000000000eb2 .L113
     /tmp/ccfWI5Jo.s:3599   .text.ddr_state_machine:000000000000102e .L114
     /tmp/ccfWI5Jo.s:3590   .text.ddr_state_machine:0000000000001028 .L115
     /tmp/ccfWI5Jo.s:3370   .text.ddr_state_machine:0000000000000ed0 .L117
     /tmp/ccfWI5Jo.s:3606   .text.ddr_state_machine:0000000000001034 .L219
     /tmp/ccfWI5Jo.s:3125   .text.ddr_state_machine:0000000000000d9a .L119
     /tmp/ccfWI5Jo.s:3402   .text.ddr_state_machine:0000000000000ef8 .L120
     /tmp/ccfWI5Jo.s:3081   .text.ddr_state_machine:0000000000000d78 .L121
     /tmp/ccfWI5Jo.s:3612   .text.ddr_state_machine:0000000000001038 .L122
     /tmp/ccfWI5Jo.s:3316   .text.ddr_state_machine:0000000000000e96 .L107
     /tmp/ccfWI5Jo.s:3313   .text.ddr_state_machine:0000000000000e94 .L314
     /tmp/ccfWI5Jo.s:3357   .text.ddr_state_machine:0000000000000ec0 .L116
     /tmp/ccfWI5Jo.s:3391   .text.ddr_state_machine:0000000000000eea .L118
     /tmp/ccfWI5Jo.s:3432   .text.ddr_state_machine:0000000000000f2a .L123
     /tmp/ccfWI5Jo.s:5183   .text.ddr_state_machine:00000000000018f8 .L125
     /tmp/ccfWI5Jo.s:3858   .text.ddr_state_machine:00000000000011b2 .L126
     /tmp/ccfWI5Jo.s:4025   .text.ddr_state_machine:00000000000012f6 .L127
     /tmp/ccfWI5Jo.s:4179   .text.ddr_state_machine:00000000000013b2 .L128
     /tmp/ccfWI5Jo.s:4352   .text.ddr_state_machine:000000000000149a .L129
     /tmp/ccfWI5Jo.s:5197   .text.ddr_state_machine:000000000000191c .L309
     /tmp/ccfWI5Jo.s:4339   .text.ddr_state_machine:0000000000001488 .L135
     /tmp/ccfWI5Jo.s:4347   .text.ddr_state_machine:0000000000001494 .L136
     /tmp/ccfWI5Jo.s:4376   .text.ddr_state_machine:00000000000014ae .L134
     /tmp/ccfWI5Jo.s:5222   .text.ddr_state_machine:0000000000001930 .L220
     /tmp/ccfWI5Jo.s:4287   .text.ddr_state_machine:0000000000001442 .L133
     /tmp/ccfWI5Jo.s:4332   .text.ddr_state_machine:0000000000001480 .L130
     /tmp/ccfWI5Jo.s:4236   .text.ddr_state_machine:000000000000140c .L137
     /tmp/ccfWI5Jo.s:4394   .text.ddr_state_machine:00000000000014c0 .L138
     /tmp/ccfWI5Jo.s:5236   .text.ddr_state_machine:000000000000193a .L139
     /tmp/ccfWI5Jo.s:5227   .text.ddr_state_machine:0000000000001934 .L140
     /tmp/ccfWI5Jo.s:4418   .text.ddr_state_machine:00000000000014e0 .L142
     /tmp/ccfWI5Jo.s:5243   .text.ddr_state_machine:0000000000001940 .L221
     /tmp/ccfWI5Jo.s:4166   .text.ddr_state_machine:00000000000013a6 .L144
     /tmp/ccfWI5Jo.s:4451   .text.ddr_state_machine:0000000000001508 .L145
     /tmp/ccfWI5Jo.s:4118   .text.ddr_state_machine:0000000000001382 .L146
     /tmp/ccfWI5Jo.s:5249   .text.ddr_state_machine:0000000000001944 .L147
     /tmp/ccfWI5Jo.s:4569   .text.ddr_state_machine:00000000000015c0 .L149
     /tmp/ccfWI5Jo.s:4548   .text.ddr_state_machine:0000000000001598 .L150
     /tmp/ccfWI5Jo.s:5277   .text.ddr_state_machine:000000000000195c .L151
     /tmp/ccfWI5Jo.s:6839   .text.ddr_state_machine:00000000000022f0 .L152
     /tmp/ccfWI5Jo.s:4766   .text.ddr_state_machine:00000000000016ae .L153
     /tmp/ccfWI5Jo.s:5284   .text.ddr_state_machine:0000000000001964 .L223
     /tmp/ccfWI5Jo.s:4777   .text.ddr_state_machine:00000000000016bc .L155
     /tmp/ccfWI5Jo.s:6846   .text.ddr_state_machine:00000000000022f6 .L156
     /tmp/ccfWI5Jo.s:5290   .text.ddr_state_machine:0000000000001968 .L225
     /tmp/ccfWI5Jo.s:4811   .text.ddr_state_machine:00000000000016e0 .L235
     /tmp/ccfWI5Jo.s:5268   .text.ddr_state_machine:0000000000001956 .L226
     /tmp/ccfWI5Jo.s:5295   .text.ddr_state_machine:000000000000196c .L227
     /tmp/ccfWI5Jo.s:4831   .text.ddr_state_machine:00000000000016fc .L161
     /tmp/ccfWI5Jo.s:4645   .text.ddr_state_machine:000000000000160c .L162
     /tmp/ccfWI5Jo.s:4857   .text.ddr_state_machine:000000000000171c .L163
     /tmp/ccfWI5Jo.s:4844   .text.ddr_state_machine:000000000000170a .L164
     /tmp/ccfWI5Jo.s:4922   .text.ddr_state_machine:0000000000001770 .L165
     /tmp/ccfWI5Jo.s:4885   .text.ddr_state_machine:000000000000173e .L166
     /tmp/ccfWI5Jo.s:4936   .text.ddr_state_machine:0000000000001786 .L167
     /tmp/ccfWI5Jo.s:4949   .text.ddr_state_machine:0000000000001794 .L168
     /tmp/ccfWI5Jo.s:5301   .text.ddr_state_machine:0000000000001970 .L169
     /tmp/ccfWI5Jo.s:5330   .text.ddr_state_machine:000000000000198c .L171
     /tmp/ccfWI5Jo.s:5313   .text.ddr_state_machine:000000000000197c .L173
     /tmp/ccfWI5Jo.s:5149   .text.ddr_state_machine:00000000000018d6 .L178
     /tmp/ccfWI5Jo.s:5349   .text.ddr_state_machine:00000000000019a2 .L179
     /tmp/ccfWI5Jo.s:4365   .text.ddr_state_machine:00000000000014a6 .L132
     /tmp/ccfWI5Jo.s:4362   .text.ddr_state_machine:00000000000014a4 .L315
     /tmp/ccfWI5Jo.s:4406   .text.ddr_state_machine:00000000000014ce .L141
     /tmp/ccfWI5Jo.s:4439   .text.ddr_state_machine:00000000000014fa .L143
     /tmp/ccfWI5Jo.s:4481   .text.ddr_state_machine:000000000000153a .L148
     /tmp/ccfWI5Jo.s:4715   .text.ddr_state_machine:0000000000001660 .L158
     /tmp/ccfWI5Jo.s:6823   .text.ddr_state_machine:00000000000022e0 .L154
     /tmp/ccfWI5Jo.s:4796   .text.ddr_state_machine:00000000000016d2 .L157
     /tmp/ccfWI5Jo.s:4819   .text.ddr_state_machine:00000000000016e8 .L160
     /tmp/ccfWI5Jo.s:4966   .text.ddr_state_machine:00000000000017a6 .L170
     /tmp/ccfWI5Jo.s:5029   .text.ddr_state_machine:00000000000017fc .L172
     /tmp/ccfWI5Jo.s:4600   .text.ddr_state_machine:00000000000015e0 .L215
     /tmp/ccfWI5Jo.s:5042   .text.ddr_state_machine:000000000000180c .L174
     /tmp/ccfWI5Jo.s:5138   .text.ddr_state_machine:00000000000018c8 .L177
     /tmp/ccfWI5Jo.s:5385   .text.ddr_state_machine:00000000000019e0 .L180
     /tmp/ccfWI5Jo.s:5433   .text.ddr_state_machine:0000000000001a4e .L181
     /tmp/ccfWI5Jo.s:5480   .text.ddr_state_machine:0000000000001ab2 .L182
     /tmp/ccfWI5Jo.s:5515   .text.ddr_state_machine:0000000000001b02 .L183
     /tmp/ccfWI5Jo.s:5768   .text.ddr_state_machine:0000000000001c56 .L184
     /tmp/ccfWI5Jo.s:5639   .text.ddr_state_machine:0000000000001bb8 .L185
     /tmp/ccfWI5Jo.s:5651   .text.ddr_state_machine:0000000000001bca .L186
     /tmp/ccfWI5Jo.s:5678   .text.ddr_state_machine:0000000000001be8 .L187
     /tmp/ccfWI5Jo.s:5699   .text.ddr_state_machine:0000000000001c04 .L188
     /tmp/ccfWI5Jo.s:5720   .text.ddr_state_machine:0000000000001c20 .L189
     /tmp/ccfWI5Jo.s:5741   .text.ddr_state_machine:0000000000001c38 .L190
     /tmp/ccfWI5Jo.s:5749   .text.ddr_state_machine:0000000000001c40 .L191
     /tmp/ccfWI5Jo.s:5559   .text.ddr_state_machine:0000000000001b56 .L192
     /tmp/ccfWI5Jo.s:6203   .text.ddr_state_machine:0000000000001e70 .L194
     /tmp/ccfWI5Jo.s:5850   .text.ddr_state_machine:0000000000001cb4 .L195
     /tmp/ccfWI5Jo.s:6235   .text.ddr_state_machine:0000000000001e94 .L196
     /tmp/ccfWI5Jo.s:6090   .text.ddr_state_machine:0000000000001e14 .L197
     /tmp/ccfWI5Jo.s:6227   .text.ddr_state_machine:0000000000001e92 .L232
     /tmp/ccfWI5Jo.s:6268   .text.ddr_state_machine:0000000000001ec0 .L201
     /tmp/ccfWI5Jo.s:5931   .text.ddr_state_machine:0000000000001d08 .L198
     /tmp/ccfWI5Jo.s:5922   .text.ddr_state_machine:0000000000001cfe .L199
     /tmp/ccfWI5Jo.s:6306   .text.ddr_state_machine:0000000000001f06 .L202
     /tmp/ccfWI5Jo.s:5784   .text.ddr_state_machine:0000000000001c70 .L320
     /tmp/ccfWI5Jo.s:6221   .text.ddr_state_machine:0000000000001e8a .L203
     /tmp/ccfWI5Jo.s:6546   .text.ddr_state_machine:00000000000020c2 .L204
     /tmp/ccfWI5Jo.s:6712   .text.ddr_state_machine:0000000000002214 .L208
     /tmp/ccfWI5Jo.s:6707   .text.ddr_state_machine:0000000000002210 .L209
     /tmp/ccfWI5Jo.s:6671   .text.ddr_state_machine:00000000000021ca .L317
     /tmp/ccfWI5Jo.s:6674   .text.ddr_state_machine:00000000000021d2 .L210
     /tmp/ccfWI5Jo.s:6812   .text.ddr_state_machine:00000000000022d4 .L211
     /tmp/ccfWI5Jo.s:4785   .text.ddr_state_machine:00000000000016c4 .L213
     /tmp/ccfWI5Jo.s:6862   .text.ddr_state_machine:000000000000230e .L214
     /tmp/ccfWI5Jo.s:4793   .text.ddr_state_machine:00000000000016d0 .L316
     /tmp/ccfWI5Jo.s:823    .text.ddr_state_machine:0000000000000078 .L95
     /tmp/ccfWI5Jo.s:937    .text.ddr_state_machine:0000000000000134 .L94
     /tmp/ccfWI5Jo.s:1019   .text.ddr_state_machine:00000000000001d8 .L93
     /tmp/ccfWI5Jo.s:1026   .text.ddr_state_machine:00000000000001dc .L92
     /tmp/ccfWI5Jo.s:1070   .text.ddr_state_machine:000000000000021c .L91
     /tmp/ccfWI5Jo.s:1088   .text.ddr_state_machine:0000000000000238 .L90
     /tmp/ccfWI5Jo.s:1248   .text.ddr_state_machine:0000000000000312 .L89
     /tmp/ccfWI5Jo.s:1258   .text.ddr_state_machine:000000000000031e .L88
     /tmp/ccfWI5Jo.s:1267   .text.ddr_state_machine:000000000000032a .L87
     /tmp/ccfWI5Jo.s:1310   .text.ddr_state_machine:0000000000000374 .L86
     /tmp/ccfWI5Jo.s:1283   .text.ddr_state_machine:0000000000000344 .L85
     /tmp/ccfWI5Jo.s:1345   .text.ddr_state_machine:00000000000003b4 .L84
     /tmp/ccfWI5Jo.s:2610   .text.ddr_state_machine:0000000000000b06 .L83
     /tmp/ccfWI5Jo.s:2638   .text.ddr_state_machine:0000000000000b38 .L82
     /tmp/ccfWI5Jo.s:2778   .text.ddr_state_machine:0000000000000c04 .L81
     /tmp/ccfWI5Jo.s:2806   .text.ddr_state_machine:0000000000000c32 .L80
     /tmp/ccfWI5Jo.s:2973   .text.ddr_state_machine:0000000000000cfe .L79
     /tmp/ccfWI5Jo.s:3631   .text.ddr_state_machine:000000000000104a .L78
     /tmp/ccfWI5Jo.s:3682   .text.ddr_state_machine:0000000000001098 .L77
     /tmp/ccfWI5Jo.s:5363   .text.ddr_state_machine:00000000000019b4 .L76
     /tmp/ccfWI5Jo.s:5398   .text.ddr_state_machine:0000000000001a04 .L75
     /tmp/ccfWI5Jo.s:5411   .text.ddr_state_machine:0000000000001a20 .L74
     /tmp/ccfWI5Jo.s:5446   .text.ddr_state_machine:0000000000001a72 .L73
     /tmp/ccfWI5Jo.s:5493   .text.ddr_state_machine:0000000000001ad6 .L72
     /tmp/ccfWI5Jo.s:5528   .text.ddr_state_machine:0000000000001b26 .L71
     /tmp/ccfWI5Jo.s:5774   .text.ddr_state_machine:0000000000001c5e .L70
     /tmp/ccfWI5Jo.s:5790   .text.ddr_state_machine:0000000000001c76 .L69
     /tmp/ccfWI5Jo.s:6277   .text.ddr_state_machine:0000000000001ece .L68
     /tmp/ccfWI5Jo.s:6312   .text.ddr_state_machine:0000000000001f0a .L67
     /tmp/ccfWI5Jo.s:6317   .text.ddr_state_machine:0000000000001f10 .L66
     /tmp/ccfWI5Jo.s:6329   .text.ddr_state_machine:0000000000001f26 .L65
     /tmp/ccfWI5Jo.s:6552   .text.ddr_state_machine:00000000000020c8 .L64
     /tmp/ccfWI5Jo.s:6575   .text.ddr_state_machine:00000000000020fa .L63
     /tmp/ccfWI5Jo.s:6588   .text.ddr_state_machine:0000000000002116 .L62
     /tmp/ccfWI5Jo.s:6607   .text.ddr_state_machine:000000000000213e .L61
     /tmp/ccfWI5Jo.s:6725   .text.ddr_state_machine:0000000000002230 .L60
     /tmp/ccfWI5Jo.s:6735   .text.ddr_state_machine:0000000000002246 .L59
     /tmp/ccfWI5Jo.s:6745   .text.ddr_state_machine:000000000000225c .L58
     /tmp/ccfWI5Jo.s:6755   .text.ddr_state_machine:0000000000002272 .L57
     /tmp/ccfWI5Jo.s:6765   .text.ddr_state_machine:0000000000002288 .L56
     /tmp/ccfWI5Jo.s:6770   .text.ddr_state_machine:0000000000002290 .L55
     /tmp/ccfWI5Jo.s:6775   .text.ddr_state_machine:0000000000002298 .L54
     /tmp/ccfWI5Jo.s:80588  .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccfWI5Jo.s:88483  .debug_str:00000000000081b4 .LASF4031
     /tmp/ccfWI5Jo.s:90665  .debug_str:000000000000da0c .LASF4032
     /tmp/ccfWI5Jo.s:92775  .debug_str:00000000000131c5 .LASF4033
     /tmp/ccfWI5Jo.s:84959  .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccfWI5Jo.s:85311  .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccfWI5Jo.s:91049  .debug_str:000000000000eb25 .LASF0
     /tmp/ccfWI5Jo.s:85405  .debug_str:0000000000000470 .LASF1
     /tmp/ccfWI5Jo.s:85321  .debug_str:000000000000006d .LASF2
     /tmp/ccfWI5Jo.s:86041  .debug_str:0000000000001cb2 .LASF3
     /tmp/ccfWI5Jo.s:93307  .debug_str:000000000001486f .LASF6
     /tmp/ccfWI5Jo.s:93361  .debug_str:0000000000014ab2 .LASF4
     /tmp/ccfWI5Jo.s:91767  .debug_str:0000000000010996 .LASF5
     /tmp/ccfWI5Jo.s:86873  .debug_str:000000000000406d .LASF7
     /tmp/ccfWI5Jo.s:89381  .debug_str:000000000000a7d5 .LASF8
     /tmp/ccfWI5Jo.s:90757  .debug_str:000000000000de03 .LASF9
     /tmp/ccfWI5Jo.s:88989  .debug_str:0000000000009720 .LASF10
     /tmp/ccfWI5Jo.s:91061  .debug_str:000000000000ebd5 .LASF11
     /tmp/ccfWI5Jo.s:89963  .debug_str:000000000000bc08 .LASF12
     /tmp/ccfWI5Jo.s:91929  .debug_str:0000000000010ff4 .LASF13
     /tmp/ccfWI5Jo.s:93351  .debug_str:0000000000014a61 .LASF14
     /tmp/ccfWI5Jo.s:89109  .debug_str:0000000000009cc9 .LASF15
     /tmp/ccfWI5Jo.s:85511  .debug_str:00000000000008a6 .LASF16
     /tmp/ccfWI5Jo.s:89169  .debug_str:0000000000009f54 .LASF17
     /tmp/ccfWI5Jo.s:86691  .debug_str:00000000000038da .LASF18
     /tmp/ccfWI5Jo.s:89379  .debug_str:000000000000a7cd .LASF19
     /tmp/ccfWI5Jo.s:89251  .debug_str:000000000000a2a4 .LASF20
     /tmp/ccfWI5Jo.s:91857  .debug_str:0000000000010cdf .LASF21
     /tmp/ccfWI5Jo.s:92597  .debug_str:0000000000012ab0 .LASF22
     /tmp/ccfWI5Jo.s:88247  .debug_str:000000000000772d .LASF23
     /tmp/ccfWI5Jo.s:90541  .debug_str:000000000000d473 .LASF24
     /tmp/ccfWI5Jo.s:85643  .debug_str:0000000000000d80 .LASF29
     /tmp/ccfWI5Jo.s:89981  .debug_str:000000000000bc87 .LASF25
     /tmp/ccfWI5Jo.s:85695  .debug_str:0000000000000f7c .LASF26
     /tmp/ccfWI5Jo.s:86943  .debug_str:0000000000004388 .LASF27
     /tmp/ccfWI5Jo.s:87327  .debug_str:00000000000052bf .LASF28
     /tmp/ccfWI5Jo.s:87123  .debug_str:0000000000004b3c .LASF30
     /tmp/ccfWI5Jo.s:93229  .debug_str:000000000001457b .LASF31
     /tmp/ccfWI5Jo.s:91231  .debug_str:000000000000f2cd .LASF32
     /tmp/ccfWI5Jo.s:92801  .debug_str:0000000000013330 .LASF33
     /tmp/ccfWI5Jo.s:87975  .debug_str:0000000000006bb3 .LASF34
     /tmp/ccfWI5Jo.s:91619  .debug_str:0000000000010370 .LASF35
     /tmp/ccfWI5Jo.s:89377  .debug_str:000000000000a7c3 .LASF36
     /tmp/ccfWI5Jo.s:89513  .debug_str:000000000000ac70 .LASF37
     /tmp/ccfWI5Jo.s:93013  .debug_str:0000000000013b7e .LASF38
     /tmp/ccfWI5Jo.s:86395  .debug_str:0000000000002c47 .LASF39
     /tmp/ccfWI5Jo.s:85949  .debug_str:000000000000188f .LASF40
     /tmp/ccfWI5Jo.s:90403  .debug_str:000000000000ce14 .LASF41
     /tmp/ccfWI5Jo.s:92833  .debug_str:000000000001348f .LASF42
     /tmp/ccfWI5Jo.s:90493  .debug_str:000000000000d24c .LASF43
     /tmp/ccfWI5Jo.s:91797  .debug_str:0000000000010ab3 .LASF44
     /tmp/ccfWI5Jo.s:86567  .debug_str:000000000000334e .LASF45
     /tmp/ccfWI5Jo.s:90733  .debug_str:000000000000dd37 .LASF46
     /tmp/ccfWI5Jo.s:85441  .debug_str:00000000000005ad .LASF47
     /tmp/ccfWI5Jo.s:86735  .debug_str:0000000000003a74 .LASF48
     /tmp/ccfWI5Jo.s:92333  .debug_str:0000000000012030 .LASF49
     /tmp/ccfWI5Jo.s:89543  .debug_str:000000000000ad94 .LASF50
     /tmp/ccfWI5Jo.s:88287  .debug_str:000000000000791c .LASF51
     /tmp/ccfWI5Jo.s:88779  .debug_str:0000000000008efc .LASF52
     /tmp/ccfWI5Jo.s:87243  .debug_str:0000000000004fbb .LASF53
     /tmp/ccfWI5Jo.s:92651  .debug_str:0000000000012d23 .LASF54
     /tmp/ccfWI5Jo.s:87177  .debug_str:0000000000004d9a .LASF55
     /tmp/ccfWI5Jo.s:86481  .debug_str:0000000000002fba .LASF56
     /tmp/ccfWI5Jo.s:87863  .debug_str:0000000000006722 .LASF57
     /tmp/ccfWI5Jo.s:91669  .debug_str:000000000001054f .LASF58
     /tmp/ccfWI5Jo.s:90711  .debug_str:000000000000dc8b .LASF59
     /tmp/ccfWI5Jo.s:87061  .debug_str:0000000000004843 .LASF60
     /tmp/ccfWI5Jo.s:91175  .debug_str:000000000000f044 .LASF61
     /tmp/ccfWI5Jo.s:90731  .debug_str:000000000000dd32 .LASF62
     /tmp/ccfWI5Jo.s:87255  .debug_str:0000000000005047 .LASF63
     /tmp/ccfWI5Jo.s:86801  .debug_str:0000000000003d0a .LASF64
     /tmp/ccfWI5Jo.s:87239  .debug_str:0000000000004f9c .LASF65
     /tmp/ccfWI5Jo.s:91809  .debug_str:0000000000010afd .LASF66
     /tmp/ccfWI5Jo.s:88633  .debug_str:0000000000008884 .LASF67
     /tmp/ccfWI5Jo.s:92959  .debug_str:0000000000013959 .LASF68
     /tmp/ccfWI5Jo.s:87391  .debug_str:0000000000005480 .LASF69
     /tmp/ccfWI5Jo.s:92693  .debug_str:0000000000012e83 .LASF70
     /tmp/ccfWI5Jo.s:86237  .debug_str:00000000000024d4 .LASF71
     /tmp/ccfWI5Jo.s:88355  .debug_str:0000000000007bd9 .LASF72
     /tmp/ccfWI5Jo.s:86789  .debug_str:0000000000003c7a .LASF73
     /tmp/ccfWI5Jo.s:87547  .debug_str:0000000000005a1c .LASF74
     /tmp/ccfWI5Jo.s:88035  .debug_str:0000000000006e6b .LASF75
     /tmp/ccfWI5Jo.s:87057  .debug_str:0000000000004832 .LASF76
     /tmp/ccfWI5Jo.s:93331  .debug_str:00000000000149a3 .LASF77
     /tmp/ccfWI5Jo.s:88643  .debug_str:00000000000088e1 .LASF78
     /tmp/ccfWI5Jo.s:86097  .debug_str:0000000000001ed9 .LASF79
     /tmp/ccfWI5Jo.s:85939  .debug_str:0000000000001827 .LASF80
     /tmp/ccfWI5Jo.s:87241  .debug_str:0000000000004fb5 .LASF81
     /tmp/ccfWI5Jo.s:90769  .debug_str:000000000000de92 .LASF82
     /tmp/ccfWI5Jo.s:93385  .debug_str:0000000000014b87 .LASF83
     /tmp/ccfWI5Jo.s:89893  .debug_str:000000000000b9b3 .LASF84
     /tmp/ccfWI5Jo.s:92805  .debug_str:000000000001335b .LASF85
     /tmp/ccfWI5Jo.s:92565  .debug_str:000000000001295e .LASF86
     /tmp/ccfWI5Jo.s:93251  .debug_str:0000000000014603 .LASF87
     /tmp/ccfWI5Jo.s:87889  .debug_str:0000000000006843 .LASF88
     /tmp/ccfWI5Jo.s:88851  .debug_str:00000000000091e3 .LASF89
     /tmp/ccfWI5Jo.s:88919  .debug_str:00000000000094c7 .LASF90
     /tmp/ccfWI5Jo.s:88323  .debug_str:0000000000007a7e .LASF91
     /tmp/ccfWI5Jo.s:92507  .debug_str:00000000000126f9 .LASF92
     /tmp/ccfWI5Jo.s:89217  .debug_str:000000000000a136 .LASF93
     /tmp/ccfWI5Jo.s:88107  .debug_str:00000000000071ba .LASF94
     /tmp/ccfWI5Jo.s:93051  .debug_str:0000000000013d2a .LASF95
     /tmp/ccfWI5Jo.s:87491  .debug_str:0000000000005854 .LASF96
     /tmp/ccfWI5Jo.s:90329  .debug_str:000000000000cb02 .LASF97
     /tmp/ccfWI5Jo.s:93377  .debug_str:0000000000014b34 .LASF98
     /tmp/ccfWI5Jo.s:89533  .debug_str:000000000000ad42 .LASF99
     /tmp/ccfWI5Jo.s:86851  .debug_str:0000000000003f79 .LASF100
     /tmp/ccfWI5Jo.s:90135  .debug_str:000000000000c281 .LASF101
     /tmp/ccfWI5Jo.s:92129  .debug_str:0000000000011875 .LASF102
     /tmp/ccfWI5Jo.s:89391  .debug_str:000000000000a825 .LASF103
     /tmp/ccfWI5Jo.s:90269  .debug_str:000000000000c856 .LASF104
     /tmp/ccfWI5Jo.s:86229  .debug_str:0000000000002470 .LASF105
     /tmp/ccfWI5Jo.s:85565  .debug_str:0000000000000acf .LASF106
     /tmp/ccfWI5Jo.s:85417  .debug_str:00000000000004ba .LASF107
     /tmp/ccfWI5Jo.s:86217  .debug_str:00000000000023fc .LASF108
     /tmp/ccfWI5Jo.s:92197  .debug_str:0000000000011b07 .LASF109
     /tmp/ccfWI5Jo.s:88759  .debug_str:0000000000008e05 .LASF110
     /tmp/ccfWI5Jo.s:87469  .debug_str:0000000000005783 .LASF111
     /tmp/ccfWI5Jo.s:89233  .debug_str:000000000000a1df .LASF112
     /tmp/ccfWI5Jo.s:91133  .debug_str:000000000000ee9f .LASF113
     /tmp/ccfWI5Jo.s:85481  .debug_str:0000000000000740 .LASF114
     /tmp/ccfWI5Jo.s:91769  .debug_str:00000000000109a2 .LASF115
     /tmp/ccfWI5Jo.s:89355  .debug_str:000000000000a6fa .LASF116
     /tmp/ccfWI5Jo.s:87937  .debug_str:0000000000006a57 .LASF117
     /tmp/ccfWI5Jo.s:91881  .debug_str:0000000000010df4 .LASF118
     /tmp/ccfWI5Jo.s:91257  .debug_str:000000000000f398 .LASF119
     /tmp/ccfWI5Jo.s:86371  .debug_str:0000000000002b64 .LASF4034
     /tmp/ccfWI5Jo.s:87887  .debug_str:0000000000006833 .LASF120
     /tmp/ccfWI5Jo.s:86449  .debug_str:0000000000002e50 .LASF121
     /tmp/ccfWI5Jo.s:90565  .debug_str:000000000000d549 .LASF122
     /tmp/ccfWI5Jo.s:92777  .debug_str:00000000000131ff .LASF123
     /tmp/ccfWI5Jo.s:87925  .debug_str:00000000000069df .LASF124
     /tmp/ccfWI5Jo.s:92127  .debug_str:0000000000011866 .LASF125
     /tmp/ccfWI5Jo.s:89195  .debug_str:000000000000a052 .LASF126
     /tmp/ccfWI5Jo.s:93243  .debug_str:00000000000145e6 .LASF127
     /tmp/ccfWI5Jo.s:85965  .debug_str:0000000000001922 .LASF128
     /tmp/ccfWI5Jo.s:87989  .debug_str:0000000000006c87 .LASF129
     /tmp/ccfWI5Jo.s:93079  .debug_str:0000000000013ea0 .LASF130
     /tmp/ccfWI5Jo.s:92723  .debug_str:0000000000012f95 .LASF131
     /tmp/ccfWI5Jo.s:92725  .debug_str:0000000000012f9b .LASF132
     /tmp/ccfWI5Jo.s:88401  .debug_str:0000000000007e5e .LASF133
     /tmp/ccfWI5Jo.s:91315  .debug_str:000000000000f654 .LASF134
     /tmp/ccfWI5Jo.s:90639  .debug_str:000000000000d8a8 .LASF135
     /tmp/ccfWI5Jo.s:92089  .debug_str:000000000001174d .LASF136
     /tmp/ccfWI5Jo.s:91149  .debug_str:000000000000ef31 .LASF137
     /tmp/ccfWI5Jo.s:91279  .debug_str:000000000000f4b8 .LASF138
     /tmp/ccfWI5Jo.s:86553  .debug_str:00000000000032d2 .LASF139
     /tmp/ccfWI5Jo.s:87713  .debug_str:0000000000006098 .LASF140
     /tmp/ccfWI5Jo.s:89063  .debug_str:0000000000009ad7 .LASF141
     /tmp/ccfWI5Jo.s:91707  .debug_str:000000000001071d .LASF142
     /tmp/ccfWI5Jo.s:91709  .debug_str:000000000001072e .LASF143
     /tmp/ccfWI5Jo.s:91711  .debug_str:000000000001073f .LASF144
     /tmp/ccfWI5Jo.s:91713  .debug_str:0000000000010750 .LASF145
     /tmp/ccfWI5Jo.s:91715  .debug_str:0000000000010761 .LASF146
     /tmp/ccfWI5Jo.s:90029  .debug_str:000000000000be37 .LASF147
     /tmp/ccfWI5Jo.s:90031  .debug_str:000000000000be47 .LASF148
     /tmp/ccfWI5Jo.s:90033  .debug_str:000000000000be57 .LASF149
     /tmp/ccfWI5Jo.s:90035  .debug_str:000000000000be67 .LASF150
     /tmp/ccfWI5Jo.s:88849  .debug_str:00000000000091d4 .LASF151
     /tmp/ccfWI5Jo.s:85935  .debug_str:000000000000180b .LASF152
     /tmp/ccfWI5Jo.s:91717  .debug_str:0000000000010772 .LASF153
     /tmp/ccfWI5Jo.s:91719  .debug_str:0000000000010783 .LASF154
     /tmp/ccfWI5Jo.s:91721  .debug_str:0000000000010794 .LASF155
     /tmp/ccfWI5Jo.s:91723  .debug_str:00000000000107a5 .LASF156
     /tmp/ccfWI5Jo.s:89747  .debug_str:000000000000b4d8 .LASF157
     /tmp/ccfWI5Jo.s:89749  .debug_str:000000000000b4ea .LASF158
     /tmp/ccfWI5Jo.s:89751  .debug_str:000000000000b4fc .LASF159
     /tmp/ccfWI5Jo.s:89753  .debug_str:000000000000b50e .LASF160
     /tmp/ccfWI5Jo.s:89755  .debug_str:000000000000b520 .LASF161
     /tmp/ccfWI5Jo.s:89757  .debug_str:000000000000b532 .LASF162
     /tmp/ccfWI5Jo.s:90419  .debug_str:000000000000cef8 .LASF163
     /tmp/ccfWI5Jo.s:87133  .debug_str:0000000000004bb0 .LASF164
     /tmp/ccfWI5Jo.s:90865  .debug_str:000000000000e2ec .LASF165
     /tmp/ccfWI5Jo.s:88405  .debug_str:0000000000007e85 .LASF166
     /tmp/ccfWI5Jo.s:86253  .debug_str:000000000000259e .LASF167
     /tmp/ccfWI5Jo.s:86483  .debug_str:0000000000002fc0 .LASF168
     /tmp/ccfWI5Jo.s:86827  .debug_str:0000000000003e54 .LASF169
     /tmp/ccfWI5Jo.s:89053  .debug_str:0000000000009a84 .LASF170
     /tmp/ccfWI5Jo.s:86485  .debug_str:0000000000002fd2 .LASF171
     /tmp/ccfWI5Jo.s:85791  .debug_str:00000000000012f6 .LASF172
     /tmp/ccfWI5Jo.s:91629  .debug_str:00000000000103cd .LASF173
     /tmp/ccfWI5Jo.s:90439  .debug_str:000000000000d00b .LASF174
     /tmp/ccfWI5Jo.s:93127  .debug_str:00000000000140d2 .LASF175
     /tmp/ccfWI5Jo.s:89763  .debug_str:000000000000b568 .LASF176
     /tmp/ccfWI5Jo.s:89977  .debug_str:000000000000bc6c .LASF177
     /tmp/ccfWI5Jo.s:88009  .debug_str:0000000000006d29 .LASF178
     /tmp/ccfWI5Jo.s:85513  .debug_str:00000000000008af .LASF179
     /tmp/ccfWI5Jo.s:85447  .debug_str:00000000000005e7 .LASF180
     /tmp/ccfWI5Jo.s:89765  .debug_str:000000000000b575 .LASF181
     /tmp/ccfWI5Jo.s:89759  .debug_str:000000000000b544 .LASF182
     /tmp/ccfWI5Jo.s:89761  .debug_str:000000000000b556 .LASF183
     /tmp/ccfWI5Jo.s:89823  .debug_str:000000000000b77d .LASF184
     /tmp/ccfWI5Jo.s:89825  .debug_str:000000000000b78f .LASF185
     /tmp/ccfWI5Jo.s:89827  .debug_str:000000000000b7a1 .LASF186
     /tmp/ccfWI5Jo.s:89829  .debug_str:000000000000b7b3 .LASF187
     /tmp/ccfWI5Jo.s:89831  .debug_str:000000000000b7c5 .LASF188
     /tmp/ccfWI5Jo.s:89833  .debug_str:000000000000b7d7 .LASF189
     /tmp/ccfWI5Jo.s:89835  .debug_str:000000000000b7e9 .LASF190
     /tmp/ccfWI5Jo.s:92155  .debug_str:00000000000119b4 .LASF191
     /tmp/ccfWI5Jo.s:90535  .debug_str:000000000000d41f .LASF192
     /tmp/ccfWI5Jo.s:91955  .debug_str:000000000001113c .LASF193
     /tmp/ccfWI5Jo.s:89715  .debug_str:000000000000b350 .LASF194
     /tmp/ccfWI5Jo.s:86557  .debug_str:00000000000032e5 .LASF195
     /tmp/ccfWI5Jo.s:91911  .debug_str:0000000000010f41 .LASF196
     /tmp/ccfWI5Jo.s:86911  .debug_str:000000000000420e .LASF197
     /tmp/ccfWI5Jo.s:87795  .debug_str:00000000000063f9 .LASF198
     /tmp/ccfWI5Jo.s:85327  .debug_str:000000000000009e .LASF199
     /tmp/ccfWI5Jo.s:85329  .debug_str:00000000000000ac .LASF200
     /tmp/ccfWI5Jo.s:90559  .debug_str:000000000000d50f .LASF201
     /tmp/ccfWI5Jo.s:92655  .debug_str:0000000000012d4d .LASF202
     /tmp/ccfWI5Jo.s:92657  .debug_str:0000000000012d5b .LASF203
     /tmp/ccfWI5Jo.s:89965  .debug_str:000000000000bc13 .LASF204
     /tmp/ccfWI5Jo.s:89837  .debug_str:000000000000b7fb .LASF205
     /tmp/ccfWI5Jo.s:89839  .debug_str:000000000000b80d .LASF206
     /tmp/ccfWI5Jo.s:89841  .debug_str:000000000000b81f .LASF207
     /tmp/ccfWI5Jo.s:89911  .debug_str:000000000000ba87 .LASF208
     /tmp/ccfWI5Jo.s:89913  .debug_str:000000000000ba99 .LASF209
     /tmp/ccfWI5Jo.s:89915  .debug_str:000000000000baab .LASF210
     /tmp/ccfWI5Jo.s:87175  .debug_str:0000000000004d85 .LASF211
     /tmp/ccfWI5Jo.s:91961  .debug_str:0000000000011179 .LASF212
     /tmp/ccfWI5Jo.s:92423  .debug_str:00000000000123ab .LASF213
     /tmp/ccfWI5Jo.s:86153  .debug_str:00000000000020f3 .LASF214
     /tmp/ccfWI5Jo.s:91363  .debug_str:000000000000f851 .LASF215
     /tmp/ccfWI5Jo.s:91807  .debug_str:0000000000010af5 .LASF216
     /tmp/ccfWI5Jo.s:88145  .debug_str:000000000000736a .LASF217
     /tmp/ccfWI5Jo.s:89201  .debug_str:000000000000a072 .LASF218
     /tmp/ccfWI5Jo.s:89917  .debug_str:000000000000babd .LASF219
     /tmp/ccfWI5Jo.s:89919  .debug_str:000000000000bacf .LASF220
     /tmp/ccfWI5Jo.s:89175  .debug_str:0000000000009f83 .LASF221
     /tmp/ccfWI5Jo.s:86099  .debug_str:0000000000001ee1 .LASF222
     /tmp/ccfWI5Jo.s:88455  .debug_str:00000000000080a1 .LASF223
     /tmp/ccfWI5Jo.s:92503  .debug_str:00000000000126ce .LASF224
     /tmp/ccfWI5Jo.s:89921  .debug_str:000000000000bae1 .LASF225
     /tmp/ccfWI5Jo.s:89923  .debug_str:000000000000baf3 .LASF226
     /tmp/ccfWI5Jo.s:89925  .debug_str:000000000000bb05 .LASF227
     /tmp/ccfWI5Jo.s:89927  .debug_str:000000000000bb17 .LASF228
     /tmp/ccfWI5Jo.s:89929  .debug_str:000000000000bb29 .LASF229
     /tmp/ccfWI5Jo.s:90001  .debug_str:000000000000bd35 .LASF230
     /tmp/ccfWI5Jo.s:90003  .debug_str:000000000000bd47 .LASF231
     /tmp/ccfWI5Jo.s:90005  .debug_str:000000000000bd59 .LASF232
     /tmp/ccfWI5Jo.s:90007  .debug_str:000000000000bd6b .LASF233
     /tmp/ccfWI5Jo.s:90009  .debug_str:000000000000bd7d .LASF234
     /tmp/ccfWI5Jo.s:90011  .debug_str:000000000000bd8f .LASF235
     /tmp/ccfWI5Jo.s:90013  .debug_str:000000000000bda1 .LASF236
     /tmp/ccfWI5Jo.s:90015  .debug_str:000000000000bdb3 .LASF237
     /tmp/ccfWI5Jo.s:90017  .debug_str:000000000000bdc5 .LASF238
     /tmp/ccfWI5Jo.s:90019  .debug_str:000000000000bdd7 .LASF239
     /tmp/ccfWI5Jo.s:90079  .debug_str:000000000000c034 .LASF240
     /tmp/ccfWI5Jo.s:90081  .debug_str:000000000000c046 .LASF241
     /tmp/ccfWI5Jo.s:90083  .debug_str:000000000000c058 .LASF242
     /tmp/ccfWI5Jo.s:90085  .debug_str:000000000000c06a .LASF243
     /tmp/ccfWI5Jo.s:90087  .debug_str:000000000000c07c .LASF244
     /tmp/ccfWI5Jo.s:90089  .debug_str:000000000000c08e .LASF245
     /tmp/ccfWI5Jo.s:90091  .debug_str:000000000000c0a0 .LASF246
     /tmp/ccfWI5Jo.s:90093  .debug_str:000000000000c0b2 .LASF247
     /tmp/ccfWI5Jo.s:90095  .debug_str:000000000000c0c4 .LASF248
     /tmp/ccfWI5Jo.s:90097  .debug_str:000000000000c0d6 .LASF249
     /tmp/ccfWI5Jo.s:90145  .debug_str:000000000000c2fd .LASF250
     /tmp/ccfWI5Jo.s:90147  .debug_str:000000000000c30f .LASF251
     /tmp/ccfWI5Jo.s:90149  .debug_str:000000000000c321 .LASF252
     /tmp/ccfWI5Jo.s:90151  .debug_str:000000000000c333 .LASF253
     /tmp/ccfWI5Jo.s:90153  .debug_str:000000000000c345 .LASF254
     /tmp/ccfWI5Jo.s:90155  .debug_str:000000000000c357 .LASF255
     /tmp/ccfWI5Jo.s:90157  .debug_str:000000000000c369 .LASF256
     /tmp/ccfWI5Jo.s:90159  .debug_str:000000000000c37b .LASF257
     /tmp/ccfWI5Jo.s:90161  .debug_str:000000000000c38d .LASF258
     /tmp/ccfWI5Jo.s:92633  .debug_str:0000000000012c3d .LASF259
     /tmp/ccfWI5Jo.s:90449  .debug_str:000000000000d071 .LASF260
     /tmp/ccfWI5Jo.s:88083  .debug_str:0000000000007094 .LASF261
     /tmp/ccfWI5Jo.s:85809  .debug_str:00000000000013b6 .LASF262
     /tmp/ccfWI5Jo.s:91649  .debug_str:000000000001048b .LASF263
     /tmp/ccfWI5Jo.s:89365  .debug_str:000000000000a75c .LASF264
     /tmp/ccfWI5Jo.s:86985  .debug_str:00000000000045aa .LASF265
     /tmp/ccfWI5Jo.s:90163  .debug_str:000000000000c39f .LASF266
     /tmp/ccfWI5Jo.s:90225  .debug_str:000000000000c670 .LASF267
     /tmp/ccfWI5Jo.s:90227  .debug_str:000000000000c682 .LASF268
     /tmp/ccfWI5Jo.s:90229  .debug_str:000000000000c694 .LASF269
     /tmp/ccfWI5Jo.s:90231  .debug_str:000000000000c6a6 .LASF270
     /tmp/ccfWI5Jo.s:93005  .debug_str:0000000000013b23 .LASF271
     /tmp/ccfWI5Jo.s:86511  .debug_str:0000000000003100 .LASF272
     /tmp/ccfWI5Jo.s:87237  .debug_str:0000000000004f82 .LASF273
     /tmp/ccfWI5Jo.s:87809  .debug_str:00000000000064ab .LASF274
     /tmp/ccfWI5Jo.s:88357  .debug_str:0000000000007be8 .LASF275
     /tmp/ccfWI5Jo.s:88841  .debug_str:000000000000919a .LASF276
     /tmp/ccfWI5Jo.s:92047  .debug_str:00000000000115c9 .LASF277
     /tmp/ccfWI5Jo.s:92677  .debug_str:0000000000012de1 .LASF278
     /tmp/ccfWI5Jo.s:88565  .debug_str:000000000000859f .LASF279
     /tmp/ccfWI5Jo.s:92325  .debug_str:0000000000011fd5 .LASF280
     /tmp/ccfWI5Jo.s:92773  .debug_str:00000000000131ab .LASF281
     /tmp/ccfWI5Jo.s:93225  .debug_str:0000000000014551 .LASF282
     /tmp/ccfWI5Jo.s:85693  .debug_str:0000000000000f62 .LASF283
     /tmp/ccfWI5Jo.s:86155  .debug_str:0000000000002101 .LASF284
     /tmp/ccfWI5Jo.s:87823  .debug_str:0000000000006531 .LASF285
     /tmp/ccfWI5Jo.s:86763  .debug_str:0000000000003b7d .LASF286
     /tmp/ccfWI5Jo.s:92109  .debug_str:00000000000117bd .LASF287
     /tmp/ccfWI5Jo.s:86139  .debug_str:000000000000206c .LASF288
     /tmp/ccfWI5Jo.s:88333  .debug_str:0000000000007ad1 .LASF289
     /tmp/ccfWI5Jo.s:91265  .debug_str:000000000000f3f1 .LASF290
     /tmp/ccfWI5Jo.s:93359  .debug_str:0000000000014a96 .LASF291
     /tmp/ccfWI5Jo.s:90233  .debug_str:000000000000c6b8 .LASF292
     /tmp/ccfWI5Jo.s:90235  .debug_str:000000000000c6ca .LASF293
     /tmp/ccfWI5Jo.s:90237  .debug_str:000000000000c6dc .LASF294
     /tmp/ccfWI5Jo.s:90239  .debug_str:000000000000c6ee .LASF295
     /tmp/ccfWI5Jo.s:90241  .debug_str:000000000000c700 .LASF296
     /tmp/ccfWI5Jo.s:90243  .debug_str:000000000000c712 .LASF297
     /tmp/ccfWI5Jo.s:90293  .debug_str:000000000000c965 .LASF298
     /tmp/ccfWI5Jo.s:90295  .debug_str:000000000000c977 .LASF299
     /tmp/ccfWI5Jo.s:90297  .debug_str:000000000000c989 .LASF300
     /tmp/ccfWI5Jo.s:90877  .debug_str:000000000000e369 .LASF301
     /tmp/ccfWI5Jo.s:88577  .debug_str:000000000000862f .LASF302
     /tmp/ccfWI5Jo.s:91907  .debug_str:0000000000010f19 .LASF303
     /tmp/ccfWI5Jo.s:89651  .debug_str:000000000000b13d .LASF304
     /tmp/ccfWI5Jo.s:87247  .debug_str:0000000000005000 .LASF305
     /tmp/ccfWI5Jo.s:93149  .debug_str:00000000000141b4 .LASF306
     /tmp/ccfWI5Jo.s:90909  .debug_str:000000000000e4d4 .LASF307
     /tmp/ccfWI5Jo.s:88623  .debug_str:0000000000008828 .LASF308
     /tmp/ccfWI5Jo.s:90299  .debug_str:000000000000c99b .LASF309
     /tmp/ccfWI5Jo.s:90301  .debug_str:000000000000c9ad .LASF310
     /tmp/ccfWI5Jo.s:85419  .debug_str:00000000000004c4 .LASF311
     /tmp/ccfWI5Jo.s:88079  .debug_str:000000000000707b .LASF312
     /tmp/ccfWI5Jo.s:85415  .debug_str:00000000000004a8 .LASF313
     /tmp/ccfWI5Jo.s:92867  .debug_str:00000000000135b5 .LASF314
     /tmp/ccfWI5Jo.s:89701  .debug_str:000000000000b319 .LASF315
     /tmp/ccfWI5Jo.s:91843  .debug_str:0000000000010c40 .LASF316
     /tmp/ccfWI5Jo.s:88585  .debug_str:000000000000868e .LASF317
     /tmp/ccfWI5Jo.s:89399  .debug_str:000000000000a877 .LASF318
     /tmp/ccfWI5Jo.s:91227  .debug_str:000000000000f27e .LASF319
     /tmp/ccfWI5Jo.s:92215  .debug_str:0000000000011bba .LASF320
     /tmp/ccfWI5Jo.s:85317  .debug_str:0000000000000034 .LASF321
     /tmp/ccfWI5Jo.s:86837  .debug_str:0000000000003ead .LASF322
     /tmp/ccfWI5Jo.s:88525  .debug_str:00000000000083f2 .LASF323
     /tmp/ccfWI5Jo.s:85371  .debug_str:000000000000029e .LASF324
     /tmp/ccfWI5Jo.s:87803  .debug_str:0000000000006447 .LASF325
     /tmp/ccfWI5Jo.s:87343  .debug_str:000000000000536a .LASF326
     /tmp/ccfWI5Jo.s:91051  .debug_str:000000000000eb2e .LASF327
     /tmp/ccfWI5Jo.s:93237  .debug_str:00000000000145a8 .LASF328
     /tmp/ccfWI5Jo.s:87991  .debug_str:0000000000006c90 .LASF329
     /tmp/ccfWI5Jo.s:87245  .debug_str:0000000000004fc2 .LASF330
     /tmp/ccfWI5Jo.s:89647  .debug_str:000000000000b109 .LASF331
     /tmp/ccfWI5Jo.s:86737  .debug_str:0000000000003a86 .LASF332
     /tmp/ccfWI5Jo.s:93183  .debug_str:0000000000014330 .LASF333
     /tmp/ccfWI5Jo.s:88371  .debug_str:0000000000007c9a .LASF334
     /tmp/ccfWI5Jo.s:88517  .debug_str:00000000000083a0 .LASF335
     /tmp/ccfWI5Jo.s:93057  .debug_str:0000000000013d50 .LASF336
     /tmp/ccfWI5Jo.s:85349  .debug_str:00000000000001ba .LASF337
     /tmp/ccfWI5Jo.s:87157  .debug_str:0000000000004c87 .LASF338
     /tmp/ccfWI5Jo.s:90617  .debug_str:000000000000d79f .LASF339
     /tmp/ccfWI5Jo.s:91697  .debug_str:0000000000010678 .LASF340
     /tmp/ccfWI5Jo.s:87499  .debug_str:0000000000005876 .LASF341
     /tmp/ccfWI5Jo.s:88111  .debug_str:00000000000071ce .LASF342
     /tmp/ccfWI5Jo.s:88789  .debug_str:0000000000008f70 .LASF343
     /tmp/ccfWI5Jo.s:86813  .debug_str:0000000000003d74 .LASF344
     /tmp/ccfWI5Jo.s:88397  .debug_str:0000000000007e0c .LASF345
     /tmp/ccfWI5Jo.s:89599  .debug_str:000000000000af8a .LASF346
     /tmp/ccfWI5Jo.s:90043  .debug_str:000000000000bed5 .LASF347
     /tmp/ccfWI5Jo.s:92563  .debug_str:0000000000012946 .LASF348
     /tmp/ccfWI5Jo.s:90515  .debug_str:000000000000d2f9 .LASF349
     /tmp/ccfWI5Jo.s:89593  .debug_str:000000000000af40 .LASF350
     /tmp/ccfWI5Jo.s:90739  .debug_str:000000000000dd59 .LASF351
     /tmp/ccfWI5Jo.s:87893  .debug_str:0000000000006856 .LASF352
     /tmp/ccfWI5Jo.s:87093  .debug_str:00000000000049bf .LASF353
     /tmp/ccfWI5Jo.s:87851  .debug_str:0000000000006696 .LASF354
     /tmp/ccfWI5Jo.s:93071  .debug_str:0000000000013e24 .LASF355
     /tmp/ccfWI5Jo.s:87423  .debug_str:0000000000005604 .LASF356
     /tmp/ccfWI5Jo.s:88657  .debug_str:00000000000089ba .LASF357
     /tmp/ccfWI5Jo.s:90367  .debug_str:000000000000cc47 .LASF358
     /tmp/ccfWI5Jo.s:93163  .debug_str:000000000001424a .LASF359
     /tmp/ccfWI5Jo.s:85727  .debug_str:0000000000001084 .LASF360
     /tmp/ccfWI5Jo.s:88201  .debug_str:000000000000753e .LASF361
     /tmp/ccfWI5Jo.s:88955  .debug_str:00000000000095e0 .LASF362
     /tmp/ccfWI5Jo.s:92815  .debug_str:00000000000133bc .LASF363
     /tmp/ccfWI5Jo.s:91763  .debug_str:0000000000010963 .LASF364
     /tmp/ccfWI5Jo.s:92993  .debug_str:0000000000013aa4 .LASF365
     /tmp/ccfWI5Jo.s:88057  .debug_str:0000000000006f3f .LASF366
     /tmp/ccfWI5Jo.s:88077  .debug_str:0000000000007055 .LASF367
     /tmp/ccfWI5Jo.s:93055  .debug_str:0000000000013d36 .LASF368
     /tmp/ccfWI5Jo.s:89455  .debug_str:000000000000aaa2 .LASF369
     /tmp/ccfWI5Jo.s:91775  .debug_str:00000000000109e6 .LASF370
     /tmp/ccfWI5Jo.s:91075  .debug_str:000000000000ec72 .LASF371
     /tmp/ccfWI5Jo.s:91527  .debug_str:000000000000ff42 .LASF372
     /tmp/ccfWI5Jo.s:91651  .debug_str:0000000000010495 .LASF373
     /tmp/ccfWI5Jo.s:88341  .debug_str:0000000000007b3a .LASF374
     /tmp/ccfWI5Jo.s:87555  .debug_str:0000000000005a82 .LASF375
     /tmp/ccfWI5Jo.s:86357  .debug_str:0000000000002a72 .LASF376
     /tmp/ccfWI5Jo.s:86315  .debug_str:00000000000027ec .LASF377
     /tmp/ccfWI5Jo.s:86179  .debug_str:0000000000002235 .LASF378
     /tmp/ccfWI5Jo.s:93007  .debug_str:0000000000013b36 .LASF379
     /tmp/ccfWI5Jo.s:90177  .debug_str:000000000000c451 .LASF380
     /tmp/ccfWI5Jo.s:92029  .debug_str:0000000000011503 .LASF381
     /tmp/ccfWI5Jo.s:85483  .debug_str:000000000000074d .LASF382
     /tmp/ccfWI5Jo.s:87567  .debug_str:0000000000005ae7 .LASF383
     /tmp/ccfWI5Jo.s:89821  .debug_str:000000000000b75d .LASF384
     /tmp/ccfWI5Jo.s:93291  .debug_str:000000000001478f .LASF385
     /tmp/ccfWI5Jo.s:92943  .debug_str:0000000000013890 .LASF386
     /tmp/ccfWI5Jo.s:87797  .debug_str:0000000000006407 .LASF387
     /tmp/ccfWI5Jo.s:92285  .debug_str:0000000000011e98 .LASF388
     /tmp/ccfWI5Jo.s:90631  .debug_str:000000000000d82d .LASF389
     /tmp/ccfWI5Jo.s:91435  .debug_str:000000000000fbd5 .LASF390
     /tmp/ccfWI5Jo.s:89257  .debug_str:000000000000a2ec .LASF391
     /tmp/ccfWI5Jo.s:90395  .debug_str:000000000000cdab .LASF392
     /tmp/ccfWI5Jo.s:90655  .debug_str:000000000000d961 .LASF393
     /tmp/ccfWI5Jo.s:92343  .debug_str:000000000001207a .LASF394
     /tmp/ccfWI5Jo.s:92039  .debug_str:000000000001156c .LASF395
     /tmp/ccfWI5Jo.s:90887  .debug_str:000000000000e3d8 .LASF396
     /tmp/ccfWI5Jo.s:91325  .debug_str:000000000000f6bf .LASF397
     /tmp/ccfWI5Jo.s:92145  .debug_str:000000000001191f .LASF398
     /tmp/ccfWI5Jo.s:90407  .debug_str:000000000000ce30 .LASF399
     /tmp/ccfWI5Jo.s:88399  .debug_str:0000000000007e34 .LASF400
     /tmp/ccfWI5Jo.s:89495  .debug_str:000000000000abf4 .LASF401
     /tmp/ccfWI5Jo.s:93095  .debug_str:0000000000013f42 .LASF402
     /tmp/ccfWI5Jo.s:85653  .debug_str:0000000000000da4 .LASF403
     /tmp/ccfWI5Jo.s:86351  .debug_str:0000000000002a07 .LASF404
     /tmp/ccfWI5Jo.s:89729  .debug_str:000000000000b3f6 .LASF405
     /tmp/ccfWI5Jo.s:93155  .debug_str:00000000000141ee .LASF406
     /tmp/ccfWI5Jo.s:90173  .debug_str:000000000000c3f7 .LASF407
     /tmp/ccfWI5Jo.s:90023  .debug_str:000000000000bdf9 .LASF408
     /tmp/ccfWI5Jo.s:87733  .debug_str:00000000000061bd .LASF409
     /tmp/ccfWI5Jo.s:91705  .debug_str:00000000000106dc .LASF410
     /tmp/ccfWI5Jo.s:92881  .debug_str:0000000000013635 .LASF411
     /tmp/ccfWI5Jo.s:90883  .debug_str:000000000000e3a7 .LASF412
     /tmp/ccfWI5Jo.s:88379  .debug_str:0000000000007d1b .LASF413
     /tmp/ccfWI5Jo.s:86055  .debug_str:0000000000001d0f .LASF414
     /tmp/ccfWI5Jo.s:91023  .debug_str:000000000000e9c7 .LASF415
     /tmp/ccfWI5Jo.s:87715  .debug_str:00000000000060a6 .LASF416
     /tmp/ccfWI5Jo.s:85701  .debug_str:0000000000000fc9 .LASF417
     /tmp/ccfWI5Jo.s:86891  .debug_str:0000000000004150 .LASF418
     /tmp/ccfWI5Jo.s:89281  .debug_str:000000000000a3f6 .LASF419
     /tmp/ccfWI5Jo.s:90249  .debug_str:000000000000c767 .LASF420
     /tmp/ccfWI5Jo.s:86937  .debug_str:0000000000004336 .LASF421
     /tmp/ccfWI5Jo.s:89475  .debug_str:000000000000ab73 .LASF422
     /tmp/ccfWI5Jo.s:90669  .debug_str:000000000000da5b .LASF423
     /tmp/ccfWI5Jo.s:90689  .debug_str:000000000000db5e .LASF424
     /tmp/ccfWI5Jo.s:87313  .debug_str:0000000000005237 .LASF425
     /tmp/ccfWI5Jo.s:88725  .debug_str:0000000000008c9f .LASF426
     /tmp/ccfWI5Jo.s:87315  .debug_str:0000000000005243 .LASF427
     /tmp/ccfWI5Jo.s:92347  .debug_str:00000000000120aa .LASF428
     /tmp/ccfWI5Jo.s:89979  .debug_str:000000000000bc74 .LASF429
     /tmp/ccfWI5Jo.s:88937  .debug_str:0000000000009552 .LASF430
     /tmp/ccfWI5Jo.s:90697  .debug_str:000000000000dbac .LASF431
     /tmp/ccfWI5Jo.s:86527  .debug_str:0000000000003198 .LASF432
     /tmp/ccfWI5Jo.s:87193  .debug_str:0000000000004e1a .LASF433
     /tmp/ccfWI5Jo.s:89135  .debug_str:0000000000009e45 .LASF434
     /tmp/ccfWI5Jo.s:86377  .debug_str:0000000000002b8c .LASF435
     /tmp/ccfWI5Jo.s:86915  .debug_str:0000000000004236 .LASF436
     /tmp/ccfWI5Jo.s:91755  .debug_str:0000000000010917 .LASF437
     /tmp/ccfWI5Jo.s:91503  .debug_str:000000000000fea4 .LASF438
     /tmp/ccfWI5Jo.s:87435  .debug_str:00000000000056ab .LASF439
     /tmp/ccfWI5Jo.s:86353  .debug_str:0000000000002a4a .LASF440
     /tmp/ccfWI5Jo.s:91893  .debug_str:0000000000010e71 .LASF441
     /tmp/ccfWI5Jo.s:85411  .debug_str:0000000000000490 .LASF442
     /tmp/ccfWI5Jo.s:89411  .debug_str:000000000000a917 .LASF443
     /tmp/ccfWI5Jo.s:92823  .debug_str:0000000000013436 .LASF444
     /tmp/ccfWI5Jo.s:89023  .debug_str:0000000000009900 .LASF445
     /tmp/ccfWI5Jo.s:90635  .debug_str:000000000000d86d .LASF446
     /tmp/ccfWI5Jo.s:92337  .debug_str:0000000000012043 .LASF447
     /tmp/ccfWI5Jo.s:86267  .debug_str:0000000000002614 .LASF448
     /tmp/ccfWI5Jo.s:86619  .debug_str:0000000000003580 .LASF449
     /tmp/ccfWI5Jo.s:89881  .debug_str:000000000000b915 .LASF450
     /tmp/ccfWI5Jo.s:88467  .debug_str:0000000000008125 .LASF451
     /tmp/ccfWI5Jo.s:89095  .debug_str:0000000000009c2e .LASF452
     /tmp/ccfWI5Jo.s:85863  .debug_str:00000000000015a2 .LASF453
     /tmp/ccfWI5Jo.s:88951  .debug_str:00000000000095c5 .LASF454
     /tmp/ccfWI5Jo.s:86069  .debug_str:0000000000001da7 .LASF455
     /tmp/ccfWI5Jo.s:86071  .debug_str:0000000000001db6 .LASF456
     /tmp/ccfWI5Jo.s:93129  .debug_str:00000000000140da .LASF457
     /tmp/ccfWI5Jo.s:86435  .debug_str:0000000000002dc7 .LASF458
     /tmp/ccfWI5Jo.s:93123  .debug_str:00000000000140ad .LASF459
     /tmp/ccfWI5Jo.s:87373  .debug_str:00000000000053f1 .LASF460
     /tmp/ccfWI5Jo.s:92783  .debug_str:0000000000013246 .LASF461
     /tmp/ccfWI5Jo.s:85567  .debug_str:0000000000000ad4 .LASF462
     /tmp/ccfWI5Jo.s:89951  .debug_str:000000000000bb85 .LASF463
     /tmp/ccfWI5Jo.s:86039  .debug_str:0000000000001c9f .LASF464
     /tmp/ccfWI5Jo.s:92697  .debug_str:0000000000012eac .LASF465
     /tmp/ccfWI5Jo.s:91909  .debug_str:0000000000010f27 .LASF466
     /tmp/ccfWI5Jo.s:87375  .debug_str:00000000000053fb .LASF467
     /tmp/ccfWI5Jo.s:91275  .debug_str:000000000000f488 .LASF468
     /tmp/ccfWI5Jo.s:86649  .debug_str:00000000000036a2 .LASF469
     /tmp/ccfWI5Jo.s:89509  .debug_str:000000000000ac57 .LASF470
     /tmp/ccfWI5Jo.s:91507  .debug_str:000000000000febc .LASF471
     /tmp/ccfWI5Jo.s:93285  .debug_str:0000000000014757 .LASF472
     /tmp/ccfWI5Jo.s:90759  .debug_str:000000000000de0d .LASF473
     /tmp/ccfWI5Jo.s:90821  .debug_str:000000000000e0bc .LASF474
     /tmp/ccfWI5Jo.s:90143  .debug_str:000000000000c2cf .LASF475
     /tmp/ccfWI5Jo.s:88019  .debug_str:0000000000006dd2 .LASF476
     /tmp/ccfWI5Jo.s:87931  .debug_str:0000000000006a19 .LASF477
     /tmp/ccfWI5Jo.s:91467  .debug_str:000000000000fd12 .LASF478
     /tmp/ccfWI5Jo.s:91647  .debug_str:000000000001047e .LASF479
     /tmp/ccfWI5Jo.s:86853  .debug_str:0000000000003f7e .LASF480
     /tmp/ccfWI5Jo.s:92729  .debug_str:0000000000012fc5 .LASF481
     /tmp/ccfWI5Jo.s:92233  .debug_str:0000000000011c95 .LASF482
     /tmp/ccfWI5Jo.s:88173  .debug_str:0000000000007488 .LASF483
     /tmp/ccfWI5Jo.s:86415  .debug_str:0000000000002d14 .LASF484
     /tmp/ccfWI5Jo.s:85875  .debug_str:0000000000001637 .LASF485
     /tmp/ccfWI5Jo.s:92161  .debug_str:00000000000119f3 .LASF486
     /tmp/ccfWI5Jo.s:87185  .debug_str:0000000000004deb .LASF487
     /tmp/ccfWI5Jo.s:87587  .debug_str:0000000000005bc9 .LASF488
     /tmp/ccfWI5Jo.s:88957  .debug_str:00000000000095f9 .LASF489
     /tmp/ccfWI5Jo.s:88607  .debug_str:00000000000087a7 .LASF490
     /tmp/ccfWI5Jo.s:87171  .debug_str:0000000000004d6e .LASF491
     /tmp/ccfWI5Jo.s:92939  .debug_str:000000000001386d .LASF492
     /tmp/ccfWI5Jo.s:88519  .debug_str:00000000000083bb .LASF493
     /tmp/ccfWI5Jo.s:85859  .debug_str:0000000000001585 .LASF494
     /tmp/ccfWI5Jo.s:92163  .debug_str:00000000000119fd .LASF495
     /tmp/ccfWI5Jo.s:86715  .debug_str:00000000000039a1 .LASF496
     /tmp/ccfWI5Jo.s:88135  .debug_str:0000000000007315 .LASF497
     /tmp/ccfWI5Jo.s:90215  .debug_str:000000000000c5f8 .LASF498
     /tmp/ccfWI5Jo.s:89953  .debug_str:000000000000bb93 .LASF499
     /tmp/ccfWI5Jo.s:87339  .debug_str:0000000000005340 .LASF500
     /tmp/ccfWI5Jo.s:90773  .debug_str:000000000000deab .LASF501
     /tmp/ccfWI5Jo.s:92165  .debug_str:0000000000011a07 .LASF502
     /tmp/ccfWI5Jo.s:88081  .debug_str:000000000000708e .LASF503
     /tmp/ccfWI5Jo.s:92167  .debug_str:0000000000011a11 .LASF504
     /tmp/ccfWI5Jo.s:92169  .debug_str:0000000000011a1b .LASF505
     /tmp/ccfWI5Jo.s:92171  .debug_str:0000000000011a25 .LASF506
     /tmp/ccfWI5Jo.s:91903  .debug_str:0000000000010eec .LASF507
     /tmp/ccfWI5Jo.s:86657  .debug_str:0000000000003711 .LASF508
     /tmp/ccfWI5Jo.s:88533  .debug_str:0000000000008453 .LASF509
     /tmp/ccfWI5Jo.s:91013  .debug_str:000000000000e966 .LASF510
     /tmp/ccfWI5Jo.s:92173  .debug_str:0000000000011a2f .LASF511
     /tmp/ccfWI5Jo.s:92175  .debug_str:0000000000011a39 .LASF512
     /tmp/ccfWI5Jo.s:89067  .debug_str:0000000000009af8 .LASF513
     /tmp/ccfWI5Jo.s:92979  .debug_str:0000000000013a0d .LASF514
     /tmp/ccfWI5Jo.s:88177  .debug_str:00000000000074a2 .LASF515
     /tmp/ccfWI5Jo.s:87217  .debug_str:0000000000004eb4 .LASF516
     /tmp/ccfWI5Jo.s:92177  .debug_str:0000000000011a43 .LASF517
     /tmp/ccfWI5Jo.s:87815  .debug_str:00000000000064f6 .LASF518
     /tmp/ccfWI5Jo.s:92179  .debug_str:0000000000011a4d .LASF519
     /tmp/ccfWI5Jo.s:87441  .debug_str:00000000000056e1 .LASF520
     /tmp/ccfWI5Jo.s:86551  .debug_str:00000000000032c7 .LASF521
     /tmp/ccfWI5Jo.s:92235  .debug_str:0000000000011ca3 .LASF522
     /tmp/ccfWI5Jo.s:85491  .debug_str:00000000000007d2 .LASF523
     /tmp/ccfWI5Jo.s:92237  .debug_str:0000000000011cad .LASF524
     /tmp/ccfWI5Jo.s:89337  .debug_str:000000000000a684 .LASF525
     /tmp/ccfWI5Jo.s:89353  .debug_str:000000000000a6cf .LASF526
     /tmp/ccfWI5Jo.s:86713  .debug_str:0000000000003996 .LASF527
     /tmp/ccfWI5Jo.s:85945  .debug_str:0000000000001877 .LASF528
     /tmp/ccfWI5Jo.s:92239  .debug_str:0000000000011cb7 .LASF529
     /tmp/ccfWI5Jo.s:91359  .debug_str:000000000000f843 .LASF530
     /tmp/ccfWI5Jo.s:92241  .debug_str:0000000000011cc1 .LASF531
     /tmp/ccfWI5Jo.s:86093  .debug_str:0000000000001ebc .LASF532
     /tmp/ccfWI5Jo.s:93239  .debug_str:00000000000145ce .LASF533
     /tmp/ccfWI5Jo.s:92243  .debug_str:0000000000011ccb .LASF534
     /tmp/ccfWI5Jo.s:89081  .debug_str:0000000000009b97 .LASF535
     /tmp/ccfWI5Jo.s:88151  .debug_str:00000000000073ab .LASF536
     /tmp/ccfWI5Jo.s:90767  .debug_str:000000000000de81 .LASF537
     /tmp/ccfWI5Jo.s:91247  .debug_str:000000000000f33d .LASF538
     /tmp/ccfWI5Jo.s:92159  .debug_str:00000000000119eb .LASF539
     /tmp/ccfWI5Jo.s:91609  .debug_str:0000000000010318 .LASF540
     /tmp/ccfWI5Jo.s:92245  .debug_str:0000000000011cd5 .LASF541
     /tmp/ccfWI5Jo.s:90761  .debug_str:000000000000de1e .LASF542
     /tmp/ccfWI5Jo.s:92247  .debug_str:0000000000011cdf .LASF543
     /tmp/ccfWI5Jo.s:92421  .debug_str:00000000000123a2 .LASF544
     /tmp/ccfWI5Jo.s:90847  .debug_str:000000000000e218 .LASF545
     /tmp/ccfWI5Jo.s:92249  .debug_str:0000000000011ce9 .LASF546
     /tmp/ccfWI5Jo.s:90061  .debug_str:000000000000bfc2 .LASF547
     /tmp/ccfWI5Jo.s:87673  .debug_str:0000000000005f40 .LASF548
     /tmp/ccfWI5Jo.s:87995  .debug_str:0000000000006cb7 .LASF549
     /tmp/ccfWI5Jo.s:90303  .debug_str:000000000000c9bf .LASF550
     /tmp/ccfWI5Jo.s:92407  .debug_str:0000000000012324 .LASF551
     /tmp/ccfWI5Jo.s:92251  .debug_str:0000000000011cf3 .LASF552
     /tmp/ccfWI5Jo.s:92087  .debug_str:0000000000011742 .LASF553
     /tmp/ccfWI5Jo.s:92253  .debug_str:0000000000011cfd .LASF554
     /tmp/ccfWI5Jo.s:93107  .debug_str:0000000000014007 .LASF555
     /tmp/ccfWI5Jo.s:92299  .debug_str:0000000000011f61 .LASF556
     /tmp/ccfWI5Jo.s:93365  .debug_str:0000000000014ad0 .LASF557
     /tmp/ccfWI5Jo.s:90429  .debug_str:000000000000cf76 .LASF558
     /tmp/ccfWI5Jo.s:90443  .debug_str:000000000000d035 .LASF559
     /tmp/ccfWI5Jo.s:87129  .debug_str:0000000000004b70 .LASF560
     /tmp/ccfWI5Jo.s:91677  .debug_str:00000000000105a4 .LASF561
     /tmp/ccfWI5Jo.s:86791  .debug_str:0000000000003c87 .LASF562
     /tmp/ccfWI5Jo.s:90279  .debug_str:000000000000c8d1 .LASF563
     /tmp/ccfWI5Jo.s:85325  .debug_str:000000000000008d .LASF564
     /tmp/ccfWI5Jo.s:86613  .debug_str:000000000000355c .LASF565
     /tmp/ccfWI5Jo.s:92301  .debug_str:0000000000011f6b .LASF566
     /tmp/ccfWI5Jo.s:92899  .debug_str:00000000000136da .LASF567
     /tmp/ccfWI5Jo.s:87865  .debug_str:0000000000006729 .LASF568
     /tmp/ccfWI5Jo.s:86905  .debug_str:00000000000041d0 .LASF569
     /tmp/ccfWI5Jo.s:91589  .debug_str:0000000000010236 .LASF570
     /tmp/ccfWI5Jo.s:92093  .debug_str:000000000001176d .LASF571
     /tmp/ccfWI5Jo.s:90553  .debug_str:000000000000d4d3 .LASF572
     /tmp/ccfWI5Jo.s:87091  .debug_str:0000000000004995 .LASF573
     /tmp/ccfWI5Jo.s:91787  .debug_str:0000000000010a3e .LASF574
     /tmp/ccfWI5Jo.s:91089  .debug_str:000000000000ed12 .LASF575
     /tmp/ccfWI5Jo.s:86219  .debug_str:0000000000002408 .LASF576
     /tmp/ccfWI5Jo.s:92095  .debug_str:0000000000011777 .LASF577
     /tmp/ccfWI5Jo.s:93019  .debug_str:0000000000013bce .LASF578
     /tmp/ccfWI5Jo.s:88089  .debug_str:00000000000070f8 .LASF579
     /tmp/ccfWI5Jo.s:89149  .debug_str:0000000000009eb7 .LASF580
     /tmp/ccfWI5Jo.s:87533  .debug_str:00000000000059ba .LASF581
     /tmp/ccfWI5Jo.s:92097  .debug_str:0000000000011781 .LASF582
     /tmp/ccfWI5Jo.s:87365  .debug_str:00000000000053bd .LASF583
     /tmp/ccfWI5Jo.s:89013  .debug_str:0000000000009861 .LASF584
     /tmp/ccfWI5Jo.s:89971  .debug_str:000000000000bc47 .LASF585
     /tmp/ccfWI5Jo.s:88213  .debug_str:00000000000075e6 .LASF586
     /tmp/ccfWI5Jo.s:87059  .debug_str:0000000000004837 .LASF587
     /tmp/ccfWI5Jo.s:86623  .debug_str:0000000000003596 .LASF588
     /tmp/ccfWI5Jo.s:93037  .debug_str:0000000000013c95 .LASF589
     /tmp/ccfWI5Jo.s:92297  .debug_str:0000000000011f56 .LASF590
     /tmp/ccfWI5Jo.s:92099  .debug_str:000000000001178b .LASF591
     /tmp/ccfWI5Jo.s:92101  .debug_str:0000000000011795 .LASF592
     /tmp/ccfWI5Jo.s:90065  .debug_str:000000000000bfd7 .LASF593
     /tmp/ccfWI5Jo.s:89999  .debug_str:000000000000bd0b .LASF594
     /tmp/ccfWI5Jo.s:86029  .debug_str:0000000000001c46 .LASF595
     /tmp/ccfWI5Jo.s:85909  .debug_str:0000000000001700 .LASF596
     /tmp/ccfWI5Jo.s:85983  .debug_str:00000000000019ef .LASF597
     /tmp/ccfWI5Jo.s:90825  .debug_str:000000000000e0db .LASF598
     /tmp/ccfWI5Jo.s:87841  .debug_str:000000000000661c .LASF599
     /tmp/ccfWI5Jo.s:86205  .debug_str:0000000000002360 .LASF600
     /tmp/ccfWI5Jo.s:92305  .debug_str:0000000000011f8d .LASF601
     /tmp/ccfWI5Jo.s:93201  .debug_str:000000000001442e .LASF602
     /tmp/ccfWI5Jo.s:86675  .debug_str:000000000000381b .LASF603
     /tmp/ccfWI5Jo.s:89267  .debug_str:000000000000a3bd .LASF604
     /tmp/ccfWI5Jo.s:90305  .debug_str:000000000000c9cb .LASF605
     /tmp/ccfWI5Jo.s:93305  .debug_str:000000000001485e .LASF606
     /tmp/ccfWI5Jo.s:91095  .debug_str:000000000000ed32 .LASF607
     /tmp/ccfWI5Jo.s:88351  .debug_str:0000000000007ba9 .LASF608
     /tmp/ccfWI5Jo.s:90193  .debug_str:000000000000c506 .LASF609
     /tmp/ccfWI5Jo.s:88249  .debug_str:000000000000773f .LASF610
     /tmp/ccfWI5Jo.s:86091  .debug_str:0000000000001e90 .LASF611
     /tmp/ccfWI5Jo.s:85333  .debug_str:00000000000000e5 .LASF612
     /tmp/ccfWI5Jo.s:93021  .debug_str:0000000000013bde .LASF613
     /tmp/ccfWI5Jo.s:91949  .debug_str:0000000000011102 .LASF614
     /tmp/ccfWI5Jo.s:90835  .debug_str:000000000000e150 .LASF615
     /tmp/ccfWI5Jo.s:88815  .debug_str:000000000000908a .LASF616
     /tmp/ccfWI5Jo.s:88243  .debug_str:00000000000076e8 .LASF617
     /tmp/ccfWI5Jo.s:86727  .debug_str:0000000000003a0a .LASF618
     /tmp/ccfWI5Jo.s:93011  .debug_str:0000000000013b54 .LASF619
     /tmp/ccfWI5Jo.s:86725  .debug_str:00000000000039f9 .LASF620
     /tmp/ccfWI5Jo.s:87101  .debug_str:0000000000004a3d .LASF621
     /tmp/ccfWI5Jo.s:86101  .debug_str:0000000000001ef2 .LASF622
     /tmp/ccfWI5Jo.s:92587  .debug_str:0000000000012a47 .LASF623
     /tmp/ccfWI5Jo.s:85385  .debug_str:0000000000000371 .LASF624
     /tmp/ccfWI5Jo.s:89899  .debug_str:000000000000b9f4 .LASF625
     /tmp/ccfWI5Jo.s:92829  .debug_str:0000000000013466 .LASF626
     /tmp/ccfWI5Jo.s:87067  .debug_str:0000000000004876 .LASF627
     /tmp/ccfWI5Jo.s:87591  .debug_str:0000000000005be7 .LASF628
     /tmp/ccfWI5Jo.s:87265  .debug_str:0000000000005094 .LASF629
     /tmp/ccfWI5Jo.s:88411  .debug_str:0000000000007ebc .LASF630
     /tmp/ccfWI5Jo.s:89207  .debug_str:000000000000a0ad .LASF631
     /tmp/ccfWI5Jo.s:86249  .debug_str:0000000000002584 .LASF632
     /tmp/ccfWI5Jo.s:92739  .debug_str:0000000000013030 .LASF633
     /tmp/ccfWI5Jo.s:90815  .debug_str:000000000000e080 .LASF634
     /tmp/ccfWI5Jo.s:91731  .debug_str:00000000000107ee .LASF635
     /tmp/ccfWI5Jo.s:85969  .debug_str:0000000000001943 .LASF636
     /tmp/ccfWI5Jo.s:92703  .debug_str:0000000000012ee1 .LASF637
     /tmp/ccfWI5Jo.s:93375  .debug_str:0000000000014b28 .LASF638
     /tmp/ccfWI5Jo.s:93219  .debug_str:0000000000014501 .LASF639
     /tmp/ccfWI5Jo.s:90253  .debug_str:000000000000c794 .LASF640
     /tmp/ccfWI5Jo.s:93389  .debug_str:0000000000014bb9 .LASF641
     /tmp/ccfWI5Jo.s:87273  .debug_str:00000000000050b6 .LASF642
     /tmp/ccfWI5Jo.s:90267  .debug_str:000000000000c848 .LASF643
     /tmp/ccfWI5Jo.s:88465  .debug_str:000000000000811c .LASF644
     /tmp/ccfWI5Jo.s:91495  .debug_str:000000000000fe47 .LASF645
     /tmp/ccfWI5Jo.s:91639  .debug_str:0000000000010441 .LASF646
     /tmp/ccfWI5Jo.s:92763  .debug_str:0000000000013137 .LASF647
     /tmp/ccfWI5Jo.s:85457  .debug_str:0000000000000652 .LASF648
     /tmp/ccfWI5Jo.s:89113  .debug_str:0000000000009d08 .LASF649
     /tmp/ccfWI5Jo.s:88753  .debug_str:0000000000008dbf .LASF650
     /tmp/ccfWI5Jo.s:89231  .debug_str:000000000000a1cb .LASF651
     /tmp/ccfWI5Jo.s:89605  .debug_str:000000000000afee .LASF652
     /tmp/ccfWI5Jo.s:89415  .debug_str:000000000000a929 .LASF653
     /tmp/ccfWI5Jo.s:90319  .debug_str:000000000000caa7 .LASF654
     /tmp/ccfWI5Jo.s:88301  .debug_str:00000000000079ae .LASF655
     /tmp/ccfWI5Jo.s:91913  .debug_str:0000000000010f4f .LASF656
     /tmp/ccfWI5Jo.s:89483  .debug_str:000000000000abbe .LASF657
     /tmp/ccfWI5Jo.s:89121  .debug_str:0000000000009d89 .LASF658
     /tmp/ccfWI5Jo.s:92849  .debug_str:000000000001352b .LASF659
     /tmp/ccfWI5Jo.s:90459  .debug_str:000000000000d0f0 .LASF660
     /tmp/ccfWI5Jo.s:91425  .debug_str:000000000000fb4f .LASF661
     /tmp/ccfWI5Jo.s:86117  .debug_str:0000000000001f8e .LASF662
     /tmp/ccfWI5Jo.s:87833  .debug_str:00000000000065b4 .LASF663
     /tmp/ccfWI5Jo.s:87697  .debug_str:0000000000005fe9 .LASF664
     /tmp/ccfWI5Jo.s:90859  .debug_str:000000000000e280 .LASF665
     /tmp/ccfWI5Jo.s:91681  .debug_str:00000000000105e2 .LASF666
     /tmp/ccfWI5Jo.s:89171  .debug_str:0000000000009f5a .LASF667
     /tmp/ccfWI5Jo.s:85705  .debug_str:0000000000001001 .LASF668
     /tmp/ccfWI5Jo.s:86971  .debug_str:00000000000044ec .LASF669
     /tmp/ccfWI5Jo.s:92951  .debug_str:0000000000013902 .LASF670
     /tmp/ccfWI5Jo.s:92949  .debug_str:00000000000138f2 .LASF671
     /tmp/ccfWI5Jo.s:89077  .debug_str:0000000000009b66 .LASF672
     /tmp/ccfWI5Jo.s:92887  .debug_str:0000000000013680 .LASF673
     /tmp/ccfWI5Jo.s:88555  .debug_str:000000000000855c .LASF674
     /tmp/ccfWI5Jo.s:88531  .debug_str:0000000000008446 .LASF675
     /tmp/ccfWI5Jo.s:90391  .debug_str:000000000000cd72 .LASF676
     /tmp/ccfWI5Jo.s:88791  .debug_str:0000000000008f8b .LASF677
     /tmp/ccfWI5Jo.s:85707  .debug_str:000000000000100a .LASF678
     /tmp/ccfWI5Jo.s:90441  .debug_str:000000000000d012 .LASF679
     /tmp/ccfWI5Jo.s:87075  .debug_str:00000000000048f1 .LASF680
     /tmp/ccfWI5Jo.s:92747  .debug_str:000000000001309e .LASF681
     /tmp/ccfWI5Jo.s:86877  .debug_str:0000000000004091 .LASF682
     /tmp/ccfWI5Jo.s:91765  .debug_str:0000000000010988 .LASF683
     /tmp/ccfWI5Jo.s:89857  .debug_str:000000000000b86d .LASF684
     /tmp/ccfWI5Jo.s:85709  .debug_str:0000000000001013 .LASF685
     /tmp/ccfWI5Jo.s:85505  .debug_str:0000000000000858 .LASF686
     /tmp/ccfWI5Jo.s:87305  .debug_str:000000000000520e .LASF687
     /tmp/ccfWI5Jo.s:90099  .debug_str:000000000000c0e8 .LASF688
     /tmp/ccfWI5Jo.s:88755  .debug_str:0000000000008ddb .LASF689
     /tmp/ccfWI5Jo.s:93115  .debug_str:0000000000014050 .LASF690
     /tmp/ccfWI5Jo.s:88489  .debug_str:00000000000082a6 .LASF691
     /tmp/ccfWI5Jo.s:88471  .debug_str:0000000000008147 .LASF692
     /tmp/ccfWI5Jo.s:86783  .debug_str:0000000000003c4c .LASF693
     /tmp/ccfWI5Jo.s:89383  .debug_str:000000000000a7e3 .LASF694
     /tmp/ccfWI5Jo.s:92103  .debug_str:000000000001179f .LASF695
     /tmp/ccfWI5Jo.s:85711  .debug_str:000000000000101c .LASF696
     /tmp/ccfWI5Jo.s:88863  .debug_str:000000000000926b .LASF697
     /tmp/ccfWI5Jo.s:89625  .debug_str:000000000000b0a9 .LASF698
     /tmp/ccfWI5Jo.s:89887  .debug_str:000000000000b960 .LASF699
     /tmp/ccfWI5Jo.s:89717  .debug_str:000000000000b361 .LASF700
     /tmp/ccfWI5Jo.s:89703  .debug_str:000000000000b323 .LASF701
     /tmp/ccfWI5Jo.s:88053  .debug_str:0000000000006f25 .LASF702
     /tmp/ccfWI5Jo.s:92349  .debug_str:00000000000120ba .LASF703
     /tmp/ccfWI5Jo.s:89245  .debug_str:000000000000a254 .LASF704
     /tmp/ccfWI5Jo.s:85345  .debug_str:000000000000018d .LASF705
     /tmp/ccfWI5Jo.s:89773  .debug_str:000000000000b59a .LASF706
     /tmp/ccfWI5Jo.s:87929  .debug_str:0000000000006a07 .LASF707
     /tmp/ccfWI5Jo.s:87905  .debug_str:000000000000692a .LASF708
     /tmp/ccfWI5Jo.s:92105  .debug_str:00000000000117a9 .LASF709
     /tmp/ccfWI5Jo.s:85713  .debug_str:0000000000001025 .LASF710
     /tmp/ccfWI5Jo.s:88087  .debug_str:00000000000070d5 .LASF711
     /tmp/ccfWI5Jo.s:91109  .debug_str:000000000000edbe .LASF712
     /tmp/ccfWI5Jo.s:91093  .debug_str:000000000000ed24 .LASF713
     /tmp/ccfWI5Jo.s:92081  .debug_str:0000000000011711 .LASF714
     /tmp/ccfWI5Jo.s:92067  .debug_str:0000000000011697 .LASF715
     /tmp/ccfWI5Jo.s:92107  .debug_str:00000000000117b3 .LASF716
     /tmp/ccfWI5Jo.s:85715  .debug_str:000000000000102e .LASF717
     /tmp/ccfWI5Jo.s:87263  .debug_str:0000000000005071 .LASF718
     /tmp/ccfWI5Jo.s:92797  .debug_str:0000000000013301 .LASF719
     /tmp/ccfWI5Jo.s:89403  .debug_str:000000000000a8b1 .LASF720
     /tmp/ccfWI5Jo.s:91273  .debug_str:000000000000f47e .LASF721
     /tmp/ccfWI5Jo.s:85717  .debug_str:0000000000001037 .LASF722
     /tmp/ccfWI5Jo.s:90699  .debug_str:000000000000dbd9 .LASF723
     /tmp/ccfWI5Jo.s:87805  .debug_str:0000000000006483 .LASF724
     /tmp/ccfWI5Jo.s:91811  .debug_str:0000000000010b05 .LASF725
     /tmp/ccfWI5Jo.s:91021  .debug_str:000000000000e99b .LASF726
     /tmp/ccfWI5Jo.s:88121  .debug_str:000000000000726a .LASF727
     /tmp/ccfWI5Jo.s:85899  .debug_str:0000000000001699 .LASF728
     /tmp/ccfWI5Jo.s:87297  .debug_str:00000000000051a5 .LASF729
     /tmp/ccfWI5Jo.s:91401  .debug_str:000000000000fa40 .LASF730
     /tmp/ccfWI5Jo.s:89291  .debug_str:000000000000a465 .LASF731
     /tmp/ccfWI5Jo.s:90071  .debug_str:000000000000c000 .LASF732
     /tmp/ccfWI5Jo.s:88241  .debug_str:00000000000076dd .LASF733
     /tmp/ccfWI5Jo.s:91291  .debug_str:000000000000f561 .LASF734
     /tmp/ccfWI5Jo.s:90169  .debug_str:000000000000c3d8 .LASF735
     /tmp/ccfWI5Jo.s:86109  .debug_str:0000000000001f3d .LASF736
     /tmp/ccfWI5Jo.s:90743  .debug_str:000000000000dd82 .LASF737
     /tmp/ccfWI5Jo.s:91951  .debug_str:0000000000011112 .LASF738
     /tmp/ccfWI5Jo.s:93169  .debug_str:0000000000014289 .LASF739
     /tmp/ccfWI5Jo.s:86299  .debug_str:0000000000002746 .LASF740
     /tmp/ccfWI5Jo.s:87563  .debug_str:0000000000005acf .LASF741
     /tmp/ccfWI5Jo.s:88845  .debug_str:00000000000091bd .LASF742
     /tmp/ccfWI5Jo.s:88897  .debug_str:0000000000009422 .LASF743
     /tmp/ccfWI5Jo.s:90987  .debug_str:000000000000e80f .LASF744
     /tmp/ccfWI5Jo.s:90679  .debug_str:000000000000daea .LASF745
     /tmp/ccfWI5Jo.s:93001  .debug_str:0000000000013af3 .LASF746
     /tmp/ccfWI5Jo.s:91411  .debug_str:000000000000fab6 .LASF747
     /tmp/ccfWI5Jo.s:88307  .debug_str:00000000000079f0 .LASF748
     /tmp/ccfWI5Jo.s:92021  .debug_str:00000000000114ac .LASF749
     /tmp/ccfWI5Jo.s:93227  .debug_str:000000000001456b .LASF750
     /tmp/ccfWI5Jo.s:92493  .debug_str:0000000000012652 .LASF751
     /tmp/ccfWI5Jo.s:88899  .debug_str:000000000000942b .LASF752
     /tmp/ccfWI5Jo.s:90213  .debug_str:000000000000c5ee .LASF753
     /tmp/ccfWI5Jo.s:86341  .debug_str:0000000000002958 .LASF754
     /tmp/ccfWI5Jo.s:90545  .debug_str:000000000000d48d .LASF755
     /tmp/ccfWI5Jo.s:90487  .debug_str:000000000000d1fb .LASF756
     /tmp/ccfWI5Jo.s:86297  .debug_str:0000000000002736 .LASF757
     /tmp/ccfWI5Jo.s:88901  .debug_str:0000000000009434 .LASF758
     /tmp/ccfWI5Jo.s:88103  .debug_str:00000000000071a0 .LASF759
     /tmp/ccfWI5Jo.s:85591  .debug_str:0000000000000b50 .LASF760
     /tmp/ccfWI5Jo.s:88731  .debug_str:0000000000008cd1 .LASF761
     /tmp/ccfWI5Jo.s:91081  .debug_str:000000000000ecc7 .LASF762
     /tmp/ccfWI5Jo.s:89731  .debug_str:000000000000b41e .LASF763
     /tmp/ccfWI5Jo.s:90919  .debug_str:000000000000e545 .LASF764
     /tmp/ccfWI5Jo.s:87569  .debug_str:0000000000005b13 .LASF765
     /tmp/ccfWI5Jo.s:88903  .debug_str:000000000000943d .LASF766
     /tmp/ccfWI5Jo.s:87725  .debug_str:0000000000006145 .LASF767
     /tmp/ccfWI5Jo.s:93283  .debug_str:0000000000014731 .LASF768
     /tmp/ccfWI5Jo.s:92767  .debug_str:0000000000013175 .LASF769
     /tmp/ccfWI5Jo.s:89439  .debug_str:000000000000a9cd .LASF770
     /tmp/ccfWI5Jo.s:88905  .debug_str:0000000000009446 .LASF771
     /tmp/ccfWI5Jo.s:87427  .debug_str:000000000000565b .LASF772
     /tmp/ccfWI5Jo.s:88877  .debug_str:0000000000009317 .LASF773
     /tmp/ccfWI5Jo.s:88907  .debug_str:000000000000944f .LASF774
     /tmp/ccfWI5Jo.s:85975  .debug_str:00000000000019be .LASF775
     /tmp/ccfWI5Jo.s:88591  .debug_str:00000000000086db .LASF776
     /tmp/ccfWI5Jo.s:86183  .debug_str:0000000000002286 .LASF777
     /tmp/ccfWI5Jo.s:89243  .debug_str:000000000000a24a .LASF778
     /tmp/ccfWI5Jo.s:92889  .debug_str:0000000000013691 .LASF779
     /tmp/ccfWI5Jo.s:91077  .debug_str:000000000000eca7 .LASF780
     /tmp/ccfWI5Jo.s:88909  .debug_str:0000000000009458 .LASF781
     /tmp/ccfWI5Jo.s:90549  .debug_str:000000000000d4a8 .LASF782
     /tmp/ccfWI5Jo.s:88165  .debug_str:000000000000742d .LASF783
     /tmp/ccfWI5Jo.s:86149  .debug_str:00000000000020ce .LASF784
     /tmp/ccfWI5Jo.s:88069  .debug_str:0000000000006ffa .LASF785
     /tmp/ccfWI5Jo.s:86545  .debug_str:0000000000003277 .LASF786
     /tmp/ccfWI5Jo.s:88225  .debug_str:000000000000763d .LASF787
     /tmp/ccfWI5Jo.s:87459  .debug_str:000000000000571c .LASF788
     /tmp/ccfWI5Jo.s:89959  .debug_str:000000000000bbc8 .LASF789
     /tmp/ccfWI5Jo.s:92257  .debug_str:0000000000011d26 .LASF790
     /tmp/ccfWI5Jo.s:88979  .debug_str:00000000000096c1 .LASF791
     /tmp/ccfWI5Jo.s:92375  .debug_str:0000000000012166 .LASF792
     /tmp/ccfWI5Jo.s:89679  .debug_str:000000000000b252 .LASF793
     /tmp/ccfWI5Jo.s:87659  .debug_str:0000000000005e8e .LASF794
     /tmp/ccfWI5Jo.s:89523  .debug_str:000000000000accf .LASF795
     /tmp/ccfWI5Jo.s:89803  .debug_str:000000000000b6b8 .LASF796
     /tmp/ccfWI5Jo.s:88927  .debug_str:000000000000950f .LASF797
     /tmp/ccfWI5Jo.s:93383  .debug_str:0000000000014b64 .LASF798
     /tmp/ccfWI5Jo.s:91245  .debug_str:000000000000f336 .LASF799
     /tmp/ccfWI5Jo.s:90281  .debug_str:000000000000c8e2 .LASF800
     /tmp/ccfWI5Jo.s:91687  .debug_str:000000000001060d .LASF801
     /tmp/ccfWI5Jo.s:86403  .debug_str:0000000000002c9c .LASF802
     /tmp/ccfWI5Jo.s:91405  .debug_str:000000000000fa8b .LASF803
     /tmp/ccfWI5Jo.s:92793  .debug_str:00000000000132ca .LASF804
     /tmp/ccfWI5Jo.s:85623  .debug_str:0000000000000ccb .LASF805
     /tmp/ccfWI5Jo.s:86631  .debug_str:00000000000035cc .LASF806
     /tmp/ccfWI5Jo.s:92019  .debug_str:0000000000011499 .LASF807
     /tmp/ccfWI5Jo.s:85503  .debug_str:0000000000000844 .LASF808
     /tmp/ccfWI5Jo.s:90437  .debug_str:000000000000cff4 .LASF809
     /tmp/ccfWI5Jo.s:86383  .debug_str:0000000000002bb6 .LASF810
     /tmp/ccfWI5Jo.s:88985  .debug_str:00000000000096fd .LASF811
     /tmp/ccfWI5Jo.s:86893  .debug_str:0000000000004169 .LASF812
     /tmp/ccfWI5Jo.s:85771  .debug_str:00000000000011e4 .LASF813
     /tmp/ccfWI5Jo.s:92861  .debug_str:000000000001359b .LASF814
     /tmp/ccfWI5Jo.s:88217  .debug_str:000000000000760c .LASF815
     /tmp/ccfWI5Jo.s:86755  .debug_str:0000000000003b32 .LASF816
     /tmp/ccfWI5Jo.s:89985  .debug_str:000000000000bc9e .LASF817
     /tmp/ccfWI5Jo.s:89479  .debug_str:000000000000abae .LASF818
     /tmp/ccfWI5Jo.s:87957  .debug_str:0000000000006b0b .LASF819
     /tmp/ccfWI5Jo.s:89585  .debug_str:000000000000aede .LASF820
     /tmp/ccfWI5Jo.s:90749  .debug_str:000000000000ddb2 .LASF821
     /tmp/ccfWI5Jo.s:89029  .debug_str:000000000000993f .LASF822
     /tmp/ccfWI5Jo.s:87835  .debug_str:00000000000065c3 .LASF823
     /tmp/ccfWI5Jo.s:89877  .debug_str:000000000000b904 .LASF824
     /tmp/ccfWI5Jo.s:90259  .debug_str:000000000000c7e4 .LASF825
     /tmp/ccfWI5Jo.s:90959  .debug_str:000000000000e6d6 .LASF826
     /tmp/ccfWI5Jo.s:93177  .debug_str:00000000000142ee .LASF827
     /tmp/ccfWI5Jo.s:91289  .debug_str:000000000000f53e .LASF828
     /tmp/ccfWI5Jo.s:90751  .debug_str:000000000000ddbb .LASF829
     /tmp/ccfWI5Jo.s:86309  .debug_str:00000000000027b1 .LASF830
     /tmp/ccfWI5Jo.s:92339  .debug_str:000000000001204f .LASF831
     /tmp/ccfWI5Jo.s:85475  .debug_str:00000000000006fd .LASF832
     /tmp/ccfWI5Jo.s:87577  .debug_str:0000000000005b58 .LASF833
     /tmp/ccfWI5Jo.s:85315  .debug_str:0000000000000011 .LASF834
     /tmp/ccfWI5Jo.s:85477  .debug_str:000000000000070d .LASF835
     /tmp/ccfWI5Jo.s:88853  .debug_str:00000000000091e9 .LASF836
     /tmp/ccfWI5Jo.s:86429  .debug_str:0000000000002d8a .LASF837
     /tmp/ccfWI5Jo.s:86629  .debug_str:00000000000035be .LASF838
     /tmp/ccfWI5Jo.s:88675  .debug_str:0000000000008a83 .LASF839
     /tmp/ccfWI5Jo.s:85559  .debug_str:0000000000000a77 .LASF840
     /tmp/ccfWI5Jo.s:91343  .debug_str:000000000000f7a7 .LASF841
     /tmp/ccfWI5Jo.s:89989  .debug_str:000000000000bcb9 .LASF842
     /tmp/ccfWI5Jo.s:92727  .debug_str:0000000000012fa1 .LASF843
     /tmp/ccfWI5Jo.s:88163  .debug_str:000000000000741b .LASF844
     /tmp/ccfWI5Jo.s:85991  .debug_str:0000000000001a68 .LASF845
     /tmp/ccfWI5Jo.s:88131  .debug_str:00000000000072e3 .LASF846
     /tmp/ccfWI5Jo.s:93059  .debug_str:0000000000013d8e .LASF847
     /tmp/ccfWI5Jo.s:90875  .debug_str:000000000000e353 .LASF848
     /tmp/ccfWI5Jo.s:88861  .debug_str:000000000000923b .LASF849
     /tmp/ccfWI5Jo.s:87969  .debug_str:0000000000006b8f .LASF850
     /tmp/ccfWI5Jo.s:92307  .debug_str:0000000000011f9f .LASF851
     /tmp/ccfWI5Jo.s:86235  .debug_str:00000000000024b4 .LASF852
     /tmp/ccfWI5Jo.s:87971  .debug_str:0000000000006b9b .LASF853
     /tmp/ccfWI5Jo.s:92309  .debug_str:0000000000011fa5 .LASF854
     /tmp/ccfWI5Jo.s:89589  .debug_str:000000000000aeee .LASF855
     /tmp/ccfWI5Jo.s:87973  .debug_str:0000000000006ba7 .LASF856
     /tmp/ccfWI5Jo.s:92311  .debug_str:0000000000011fab .LASF857
     /tmp/ccfWI5Jo.s:92841  .debug_str:00000000000134e9 .LASF858
     /tmp/ccfWI5Jo.s:92969  .debug_str:00000000000139d3 .LASF859
     /tmp/ccfWI5Jo.s:92313  .debug_str:0000000000011fb1 .LASF860
     /tmp/ccfWI5Jo.s:88049  .debug_str:0000000000006ef1 .LASF861
     /tmp/ccfWI5Jo.s:92971  .debug_str:00000000000139dd .LASF862
     /tmp/ccfWI5Jo.s:92315  .debug_str:0000000000011fb7 .LASF863
     /tmp/ccfWI5Jo.s:91355  .debug_str:000000000000f80f .LASF864
     /tmp/ccfWI5Jo.s:92973  .debug_str:00000000000139e7 .LASF865
     /tmp/ccfWI5Jo.s:92317  .debug_str:0000000000011fbd .LASF866
     /tmp/ccfWI5Jo.s:86495  .debug_str:000000000000303d .LASF867
     /tmp/ccfWI5Jo.s:92975  .debug_str:00000000000139f1 .LASF868
     /tmp/ccfWI5Jo.s:92319  .debug_str:0000000000011fc3 .LASF869
     /tmp/ccfWI5Jo.s:89909  .debug_str:000000000000ba67 .LASF870
     /tmp/ccfWI5Jo.s:92907  .debug_str:000000000001374e .LASF871
     /tmp/ccfWI5Jo.s:92321  .debug_str:0000000000011fc9 .LASF872
     /tmp/ccfWI5Jo.s:93131  .debug_str:00000000000140e8 .LASF873
     /tmp/ccfWI5Jo.s:87945  .debug_str:0000000000006a98 .LASF874
     /tmp/ccfWI5Jo.s:92323  .debug_str:0000000000011fcf .LASF875
     /tmp/ccfWI5Jo.s:88353  .debug_str:0000000000007bb9 .LASF876
     /tmp/ccfWI5Jo.s:87947  .debug_str:0000000000006aa3 .LASF877
     /tmp/ccfWI5Jo.s:93245  .debug_str:00000000000145ee .LASF878
     /tmp/ccfWI5Jo.s:90983  .debug_str:000000000000e7de .LASF879
     /tmp/ccfWI5Jo.s:87949  .debug_str:0000000000006aae .LASF880
     /tmp/ccfWI5Jo.s:93247  .debug_str:00000000000145f5 .LASF881
     /tmp/ccfWI5Jo.s:86135  .debug_str:0000000000002038 .LASF882
     /tmp/ccfWI5Jo.s:88187  .debug_str:00000000000074d5 .LASF883
     /tmp/ccfWI5Jo.s:93249  .debug_str:00000000000145fc .LASF884
     /tmp/ccfWI5Jo.s:89473  .debug_str:000000000000ab52 .LASF885
     /tmp/ccfWI5Jo.s:88189  .debug_str:00000000000074de .LASF886
     /tmp/ccfWI5Jo.s:89607  .debug_str:000000000000b01c .LASF887
     /tmp/ccfWI5Jo.s:92737  .debug_str:000000000001300f .LASF888
     /tmp/ccfWI5Jo.s:88191  .debug_str:00000000000074e7 .LASF889
     /tmp/ccfWI5Jo.s:93253  .debug_str:000000000001460c .LASF890
     /tmp/ccfWI5Jo.s:87955  .debug_str:0000000000006aea .LASF891
     /tmp/ccfWI5Jo.s:88193  .debug_str:00000000000074f0 .LASF892
     /tmp/ccfWI5Jo.s:93255  .debug_str:0000000000014613 .LASF893
     /tmp/ccfWI5Jo.s:91277  .debug_str:000000000000f497 .LASF894
     /tmp/ccfWI5Jo.s:86621  .debug_str:000000000000358f .LASF895
     /tmp/ccfWI5Jo.s:93257  .debug_str:000000000001461a .LASF896
     /tmp/ccfWI5Jo.s:86409  .debug_str:0000000000002cd5 .LASF897
     /tmp/ccfWI5Jo.s:88527  .debug_str:0000000000008418 .LASF898
     /tmp/ccfWI5Jo.s:87139  .debug_str:0000000000004bf4 .LASF899
     /tmp/ccfWI5Jo.s:88271  .debug_str:0000000000007837 .LASF900
     /tmp/ccfWI5Jo.s:88143  .debug_str:000000000000735a .LASF901
     /tmp/ccfWI5Jo.s:87141  .debug_str:0000000000004bfa .LASF902
     /tmp/ccfWI5Jo.s:91575  .debug_str:0000000000010153 .LASF903
     /tmp/ccfWI5Jo.s:86571  .debug_str:0000000000003376 .LASF904
     /tmp/ccfWI5Jo.s:87143  .debug_str:0000000000004c00 .LASF905
     /tmp/ccfWI5Jo.s:86677  .debug_str:000000000000384a .LASF906
     /tmp/ccfWI5Jo.s:86575  .debug_str:0000000000003393 .LASF907
     /tmp/ccfWI5Jo.s:87189  .debug_str:0000000000004e0e .LASF908
     /tmp/ccfWI5Jo.s:91793  .debug_str:0000000000010a7a .LASF909
     /tmp/ccfWI5Jo.s:88299  .debug_str:00000000000079a0 .LASF910
     /tmp/ccfWI5Jo.s:87191  .debug_str:0000000000004e14 .LASF911
     /tmp/ccfWI5Jo.s:86921  .debug_str:0000000000004271 .LASF912
     /tmp/ccfWI5Jo.s:88733  .debug_str:0000000000008cd8 .LASF913
     /tmp/ccfWI5Jo.s:85927  .debug_str:00000000000017ce .LASF914
     /tmp/ccfWI5Jo.s:90397  .debug_str:000000000000cdc5 .LASF915
     /tmp/ccfWI5Jo.s:90911  .debug_str:000000000000e4e2 .LASF916
     /tmp/ccfWI5Jo.s:87195  .debug_str:0000000000004e24 .LASF917
     /tmp/ccfWI5Jo.s:85445  .debug_str:00000000000005c7 .LASF918
     /tmp/ccfWI5Jo.s:90913  .debug_str:000000000000e4f0 .LASF919
     /tmp/ccfWI5Jo.s:87197  .debug_str:0000000000004e2a .LASF920
     /tmp/ccfWI5Jo.s:88801  .debug_str:0000000000008feb .LASF921
     /tmp/ccfWI5Jo.s:89685  .debug_str:000000000000b28c .LASF922
     /tmp/ccfWI5Jo.s:87199  .debug_str:0000000000004e30 .LASF923
     /tmp/ccfWI5Jo.s:92111  .debug_str:00000000000117d9 .LASF924
     /tmp/ccfWI5Jo.s:92115  .debug_str:0000000000011808 .LASF925
     /tmp/ccfWI5Jo.s:87201  .debug_str:0000000000004e36 .LASF926
     /tmp/ccfWI5Jo.s:87209  .debug_str:0000000000004e4e .LASF927
     /tmp/ccfWI5Jo.s:87705  .debug_str:0000000000006046 .LASF928
     /tmp/ccfWI5Jo.s:87203  .debug_str:0000000000004e3c .LASF929
     /tmp/ccfWI5Jo.s:90647  .debug_str:000000000000d8fe .LASF930
     /tmp/ccfWI5Jo.s:87849  .debug_str:0000000000006687 .LASF931
     /tmp/ccfWI5Jo.s:87205  .debug_str:0000000000004e42 .LASF932
     /tmp/ccfWI5Jo.s:86437  .debug_str:0000000000002dda .LASF933
     /tmp/ccfWI5Jo.s:93147  .debug_str:00000000000141a7 .LASF934
     /tmp/ccfWI5Jo.s:87207  .debug_str:0000000000004e48 .LASF935
     /tmp/ccfWI5Jo.s:89087  .debug_str:0000000000009bd0 .LASF936
     /tmp/ccfWI5Jo.s:86987  .debug_str:00000000000045b4 .LASF937
     /tmp/ccfWI5Jo.s:87259  .debug_str:0000000000005065 .LASF938
     /tmp/ccfWI5Jo.s:86027  .debug_str:0000000000001c26 .LASF939
     /tmp/ccfWI5Jo.s:87159  .debug_str:0000000000004cc8 .LASF940
     /tmp/ccfWI5Jo.s:87261  .debug_str:000000000000506b .LASF941
     /tmp/ccfWI5Jo.s:89331  .debug_str:000000000000a63a .LASF942
     /tmp/ccfWI5Jo.s:91121  .debug_str:000000000000ee2e .LASF943
     /tmp/ccfWI5Jo.s:86031  .debug_str:0000000000001c61 .LASF944
     /tmp/ccfWI5Jo.s:92619  .debug_str:0000000000012b66 .LASF945
     /tmp/ccfWI5Jo.s:86555  .debug_str:00000000000032db .LASF946
     /tmp/ccfWI5Jo.s:86035  .debug_str:0000000000001c72 .LASF947
     /tmp/ccfWI5Jo.s:87825  .debug_str:000000000000654d .LASF948
     /tmp/ccfWI5Jo.s:88417  .debug_str:0000000000007f2c .LASF949
     /tmp/ccfWI5Jo.s:87267  .debug_str:00000000000050a4 .LASF950
     /tmp/ccfWI5Jo.s:91151  .debug_str:000000000000ef3e .LASF951
     /tmp/ccfWI5Jo.s:87503  .debug_str:00000000000058c6 .LASF952
     /tmp/ccfWI5Jo.s:87269  .debug_str:00000000000050aa .LASF953
     /tmp/ccfWI5Jo.s:86285  .debug_str:00000000000026b9 .LASF954
     /tmp/ccfWI5Jo.s:90891  .debug_str:000000000000e43d .LASF955
     /tmp/ccfWI5Jo.s:87271  .debug_str:00000000000050b0 .LASF956
     /tmp/ccfWI5Jo.s:93337  .debug_str:00000000000149c8 .LASF957
     /tmp/ccfWI5Jo.s:90895  .debug_str:000000000000e46e .LASF958
     /tmp/ccfWI5Jo.s:86043  .debug_str:0000000000001cbe .LASF959
     /tmp/ccfWI5Jo.s:92901  .debug_str:00000000000136e9 .LASF960
     /tmp/ccfWI5Jo.s:90771  .debug_str:000000000000de99 .LASF961
     /tmp/ccfWI5Jo.s:87275  .debug_str:00000000000050c5 .LASF962
     /tmp/ccfWI5Jo.s:88125  .debug_str:0000000000007294 .LASF963
     /tmp/ccfWI5Jo.s:86105  .debug_str:0000000000001f0c .LASF964
     /tmp/ccfWI5Jo.s:87277  .debug_str:00000000000050cb .LASF965
     /tmp/ccfWI5Jo.s:91415  .debug_str:000000000000facf .LASF966
     /tmp/ccfWI5Jo.s:92371  .debug_str:000000000001214c .LASF967
     /tmp/ccfWI5Jo.s:87345  .debug_str:0000000000005381 .LASF968
     /tmp/ccfWI5Jo.s:88363  .debug_str:0000000000007c1f .LASF969
     /tmp/ccfWI5Jo.s:91959  .debug_str:0000000000011170 .LASF970
     /tmp/ccfWI5Jo.s:87347  .debug_str:0000000000005387 .LASF971
     /tmp/ccfWI5Jo.s:91675  .debug_str:0000000000010584 .LASF972
     /tmp/ccfWI5Jo.s:91299  .debug_str:000000000000f5b2 .LASF973
     /tmp/ccfWI5Jo.s:87349  .debug_str:000000000000538d .LASF974
     /tmp/ccfWI5Jo.s:86781  .debug_str:0000000000003c2c .LASF975
     /tmp/ccfWI5Jo.s:86375  .debug_str:0000000000002b80 .LASF976
     /tmp/ccfWI5Jo.s:87351  .debug_str:0000000000005393 .LASF977
     /tmp/ccfWI5Jo.s:90271  .debug_str:000000000000c85e .LASF978
     /tmp/ccfWI5Jo.s:91241  .debug_str:000000000000f31f .LASF979
     /tmp/ccfWI5Jo.s:87353  .debug_str:0000000000005399 .LASF980
     /tmp/ccfWI5Jo.s:85319  .debug_str:000000000000004d .LASF981
     /tmp/ccfWI5Jo.s:86141  .debug_str:0000000000002088 .LASF982
     /tmp/ccfWI5Jo.s:87355  .debug_str:000000000000539f .LASF983
     /tmp/ccfWI5Jo.s:88665  .debug_str:0000000000008a17 .LASF984
     /tmp/ccfWI5Jo.s:86823  .debug_str:0000000000003e1f .LASF985
     /tmp/ccfWI5Jo.s:87357  .debug_str:00000000000053a5 .LASF986
     /tmp/ccfWI5Jo.s:91953  .debug_str:000000000001111c .LASF987
     /tmp/ccfWI5Jo.s:85877  .debug_str:0000000000001647 .LASF988
     /tmp/ccfWI5Jo.s:87359  .debug_str:00000000000053ab .LASF989
     /tmp/ccfWI5Jo.s:87069  .debug_str:00000000000048a1 .LASF990
     /tmp/ccfWI5Jo.s:87745  .debug_str:000000000000624c .LASF991
     /tmp/ccfWI5Jo.s:87361  .debug_str:00000000000053b1 .LASF992
     /tmp/ccfWI5Jo.s:90523  .debug_str:000000000000d37b .LASF993
     /tmp/ccfWI5Jo.s:88621  .debug_str:000000000000881b .LASF994
     /tmp/ccfWI5Jo.s:87363  .debug_str:00000000000053b7 .LASF995
     /tmp/ccfWI5Jo.s:85607  .debug_str:0000000000000c0c .LASF996
     /tmp/ccfWI5Jo.s:92821  .debug_str:000000000001342b .LASF997
     /tmp/ccfWI5Jo.s:87439  .debug_str:00000000000056db .LASF998
     /tmp/ccfWI5Jo.s:90723  .debug_str:000000000000dcef .LASF999
     /tmp/ccfWI5Jo.s:89795  .debug_str:000000000000b660 .LASF1000
     /tmp/ccfWI5Jo.s:93185  .debug_str:000000000001436d .LASF1001
     /tmp/ccfWI5Jo.s:85901  .debug_str:00000000000016a2 .LASF1002
     /tmp/ccfWI5Jo.s:88839  .debug_str:0000000000009184 .LASF1003
     /tmp/ccfWI5Jo.s:87443  .debug_str:00000000000056ec .LASF1004
     /tmp/ccfWI5Jo.s:89181  .debug_str:0000000000009fa5 .LASF1005
     /tmp/ccfWI5Jo.s:91147  .debug_str:000000000000ef22 .LASF1006
     /tmp/ccfWI5Jo.s:87445  .debug_str:00000000000056f2 .LASF1007
     /tmp/ccfWI5Jo.s:92497  .debug_str:0000000000012679 .LASF1008
     /tmp/ccfWI5Jo.s:90579  .debug_str:000000000000d60b .LASF1009
     /tmp/ccfWI5Jo.s:87447  .debug_str:00000000000056f8 .LASF1010
     /tmp/ccfWI5Jo.s:87677  .debug_str:0000000000005f6f .LASF1011
     /tmp/ccfWI5Jo.s:90581  .debug_str:000000000000d618 .LASF1012
     /tmp/ccfWI5Jo.s:87449  .debug_str:00000000000056fe .LASF1013
     /tmp/ccfWI5Jo.s:91007  .debug_str:000000000000e923 .LASF1014
     /tmp/ccfWI5Jo.s:91931  .debug_str:0000000000010fff .LASF1015
     /tmp/ccfWI5Jo.s:87451  .debug_str:0000000000005704 .LASF1016
     /tmp/ccfWI5Jo.s:88537  .debug_str:000000000000848b .LASF1017
     /tmp/ccfWI5Jo.s:86601  .debug_str:00000000000034e0 .LASF1018
     /tmp/ccfWI5Jo.s:87453  .debug_str:000000000000570a .LASF1019
     /tmp/ccfWI5Jo.s:89507  .debug_str:000000000000ac37 .LASF1020
     /tmp/ccfWI5Jo.s:86605  .debug_str:000000000000351c .LASF1021
     /tmp/ccfWI5Jo.s:87455  .debug_str:0000000000005710 .LASF1022
     /tmp/ccfWI5Jo.s:92759  .debug_str:0000000000013106 .LASF1023
     /tmp/ccfWI5Jo.s:85487  .debug_str:00000000000007a6 .LASF1024
     /tmp/ccfWI5Jo.s:87457  .debug_str:0000000000005716 .LASF1025
     /tmp/ccfWI5Jo.s:87981  .debug_str:0000000000006c11 .LASF1026
     /tmp/ccfWI5Jo.s:91849  .debug_str:0000000000010c79 .LASF1027
     /tmp/ccfWI5Jo.s:87519  .debug_str:0000000000005990 .LASF1028
     /tmp/ccfWI5Jo.s:93061  .debug_str:0000000000013da1 .LASF1029
     /tmp/ccfWI5Jo.s:91851  .debug_str:0000000000010c87 .LASF1030
     /tmp/ccfWI5Jo.s:87521  .debug_str:0000000000005996 .LASF1031
     /tmp/ccfWI5Jo.s:88289  .debug_str:0000000000007922 .LASF1032
     /tmp/ccfWI5Jo.s:85523  .debug_str:0000000000000917 .LASF1033
     /tmp/ccfWI5Jo.s:87523  .debug_str:000000000000599c .LASF1034
     /tmp/ccfWI5Jo.s:91593  .debug_str:0000000000010250 .LASF1035
     /tmp/ccfWI5Jo.s:87997  .debug_str:0000000000006cc3 .LASF1036
     /tmp/ccfWI5Jo.s:87525  .debug_str:00000000000059a2 .LASF1037
     /tmp/ccfWI5Jo.s:86685  .debug_str:00000000000038a1 .LASF1038
     /tmp/ccfWI5Jo.s:87999  .debug_str:0000000000006cd1 .LASF1039
     /tmp/ccfWI5Jo.s:87527  .debug_str:00000000000059a8 .LASF1040
     /tmp/ccfWI5Jo.s:90179  .debug_str:000000000000c485 .LASF1041
     /tmp/ccfWI5Jo.s:92553  .debug_str:00000000000128d0 .LASF1042
     /tmp/ccfWI5Jo.s:87529  .debug_str:00000000000059ae .LASF1043
     /tmp/ccfWI5Jo.s:93319  .debug_str:00000000000148f2 .LASF1044
     /tmp/ccfWI5Jo.s:92659  .debug_str:0000000000012d69 .LASF1045
     /tmp/ccfWI5Jo.s:87531  .debug_str:00000000000059b4 .LASF1046
     /tmp/ccfWI5Jo.s:88587  .debug_str:00000000000086b3 .LASF1047
     /tmp/ccfWI5Jo.s:92663  .debug_str:0000000000012d87 .LASF1048
     /tmp/ccfWI5Jo.s:86405  .debug_str:0000000000002ca4 .LASF1049
     /tmp/ccfWI5Jo.s:91871  .debug_str:0000000000010d81 .LASF1050
     /tmp/ccfWI5Jo.s:87739  .debug_str:000000000000621b .LASF1051
     /tmp/ccfWI5Jo.s:87535  .debug_str:00000000000059c1 .LASF1052
     /tmp/ccfWI5Jo.s:86983  .debug_str:000000000000458a .LASF1053
     /tmp/ccfWI5Jo.s:88833  .debug_str:0000000000009154 .LASF1054
     /tmp/ccfWI5Jo.s:87537  .debug_str:00000000000059c7 .LASF1055
     /tmp/ccfWI5Jo.s:90455  .debug_str:000000000000d0b1 .LASF1056
     /tmp/ccfWI5Jo.s:88835  .debug_str:0000000000009166 .LASF1057
     /tmp/ccfWI5Jo.s:87593  .debug_str:0000000000005bff .LASF1058
     /tmp/ccfWI5Jo.s:87221  .debug_str:0000000000004ecc .LASF1059
     /tmp/ccfWI5Jo.s:86757  .debug_str:0000000000003b55 .LASF1060
     /tmp/ccfWI5Jo.s:87595  .debug_str:0000000000005c05 .LASF1061
     /tmp/ccfWI5Jo.s:90661  .debug_str:000000000000d9c5 .LASF1062
     /tmp/ccfWI5Jo.s:87325  .debug_str:00000000000052b3 .LASF1063
     /tmp/ccfWI5Jo.s:87597  .debug_str:0000000000005c0b .LASF1064
     /tmp/ccfWI5Jo.s:85805  .debug_str:000000000000138f .LASF1065
     /tmp/ccfWI5Jo.s:87329  .debug_str:00000000000052c4 .LASF1066
     /tmp/ccfWI5Jo.s:87599  .debug_str:0000000000005c11 .LASF1067
     /tmp/ccfWI5Jo.s:89099  .debug_str:0000000000009c51 .LASF1068
     /tmp/ccfWI5Jo.s:91391  .debug_str:000000000000f9e1 .LASF1069
     /tmp/ccfWI5Jo.s:87601  .debug_str:0000000000005c17 .LASF1070
     /tmp/ccfWI5Jo.s:92427  .debug_str:00000000000123d2 .LASF1071
     /tmp/ccfWI5Jo.s:91657  .debug_str:00000000000104d6 .LASF1072
     /tmp/ccfWI5Jo.s:87603  .debug_str:0000000000005c1d .LASF1073
     /tmp/ccfWI5Jo.s:87581  .debug_str:0000000000005b74 .LASF1074
     /tmp/ccfWI5Jo.s:91661  .debug_str:00000000000104fd .LASF1075
     /tmp/ccfWI5Jo.s:87605  .debug_str:0000000000005c23 .LASF1076
     /tmp/ccfWI5Jo.s:90927  .debug_str:000000000000e588 .LASF1077
     /tmp/ccfWI5Jo.s:92373  .debug_str:0000000000012157 .LASF1078
     /tmp/ccfWI5Jo.s:87607  .debug_str:0000000000005c29 .LASF1079
     /tmp/ccfWI5Jo.s:86085  .debug_str:0000000000001e4a .LASF1080
     /tmp/ccfWI5Jo.s:90725  .debug_str:000000000000dd0f .LASF1081
     /tmp/ccfWI5Jo.s:87609  .debug_str:0000000000005c2f .LASF1082
     /tmp/ccfWI5Jo.s:89409  .debug_str:000000000000a8f7 .LASF1083
     /tmp/ccfWI5Jo.s:90727  .debug_str:000000000000dd1c .LASF1084
     /tmp/ccfWI5Jo.s:87611  .debug_str:0000000000005c35 .LASF1085
     /tmp/ccfWI5Jo.s:92687  .debug_str:0000000000012e28 .LASF1086
     /tmp/ccfWI5Jo.s:88699  .debug_str:0000000000008b2e .LASF1087
     /tmp/ccfWI5Jo.s:87675  .debug_str:0000000000005f69 .LASF1088
     /tmp/ccfWI5Jo.s:89663  .debug_str:000000000000b1a2 .LASF1089
     /tmp/ccfWI5Jo.s:86759  .debug_str:0000000000003b63 .LASF1090
     /tmp/ccfWI5Jo.s:86637  .debug_str:000000000000362b .LASF1091
     /tmp/ccfWI5Jo.s:92911  .debug_str:0000000000013761 .LASF1092
     /tmp/ccfWI5Jo.s:86761  .debug_str:0000000000003b70 .LASF1093
     /tmp/ccfWI5Jo.s:87679  .debug_str:0000000000005f8f .LASF1094
     /tmp/ccfWI5Jo.s:88133  .debug_str:00000000000072f5 .LASF1095
     /tmp/ccfWI5Jo.s:87561  .debug_str:0000000000005ac1 .LASF1096
     /tmp/ccfWI5Jo.s:87681  .debug_str:0000000000005f95 .LASF1097
     /tmp/ccfWI5Jo.s:91433  .debug_str:000000000000fbb5 .LASF1098
     /tmp/ccfWI5Jo.s:88837  .debug_str:0000000000009178 .LASF1099
     /tmp/ccfWI5Jo.s:87683  .debug_str:0000000000005f9b .LASF1100
     /tmp/ccfWI5Jo.s:86569  .debug_str:0000000000003356 .LASF1101
     /tmp/ccfWI5Jo.s:88635  .debug_str:000000000000888e .LASF1102
     /tmp/ccfWI5Jo.s:87685  .debug_str:0000000000005fa1 .LASF1103
     /tmp/ccfWI5Jo.s:90495  .debug_str:000000000000d255 .LASF1104
     /tmp/ccfWI5Jo.s:93231  .debug_str:0000000000014584 .LASF1105
     /tmp/ccfWI5Jo.s:87687  .debug_str:0000000000005fa7 .LASF1106
     /tmp/ccfWI5Jo.s:93197  .debug_str:00000000000143f5 .LASF1107
     /tmp/ccfWI5Jo.s:89301  .debug_str:000000000000a4cb .LASF1108
     /tmp/ccfWI5Jo.s:87689  .debug_str:0000000000005fad .LASF1109
     /tmp/ccfWI5Jo.s:88429  .debug_str:0000000000007f91 .LASF1110
     /tmp/ccfWI5Jo.s:92853  .debug_str:0000000000013554 .LASF1111
     /tmp/ccfWI5Jo.s:87691  .debug_str:0000000000005fb3 .LASF1112
     /tmp/ccfWI5Jo.s:91741  .debug_str:0000000000010862 .LASF1113
     /tmp/ccfWI5Jo.s:92531  .debug_str:00000000000127df .LASF1114
     /tmp/ccfWI5Jo.s:87693  .debug_str:0000000000005fb9 .LASF1115
     /tmp/ccfWI5Jo.s:86861  .debug_str:0000000000003fd6 .LASF1116
     /tmp/ccfWI5Jo.s:86061  .debug_str:0000000000001d66 .LASF1117
     /tmp/ccfWI5Jo.s:86751  .debug_str:0000000000003b18 .LASF1118
     /tmp/ccfWI5Jo.s:91965  .debug_str:00000000000111ae .LASF1119
     /tmp/ccfWI5Jo.s:86169  .debug_str:00000000000021cc .LASF1120
     /tmp/ccfWI5Jo.s:87747  .debug_str:0000000000006258 .LASF1121
     /tmp/ccfWI5Jo.s:87079  .debug_str:0000000000004900 .LASF1122
     /tmp/ccfWI5Jo.s:88945  .debug_str:0000000000009599 .LASF1123
     /tmp/ccfWI5Jo.s:87749  .debug_str:000000000000625e .LASF1124
     /tmp/ccfWI5Jo.s:90533  .debug_str:000000000000d3ff .LASF1125
     /tmp/ccfWI5Jo.s:92569  .debug_str:0000000000012985 .LASF1126
     /tmp/ccfWI5Jo.s:87751  .debug_str:0000000000006264 .LASF1127
     /tmp/ccfWI5Jo.s:85629  .debug_str:0000000000000cf1 .LASF1128
     /tmp/ccfWI5Jo.s:87571  .debug_str:0000000000005b18 .LASF1129
     /tmp/ccfWI5Jo.s:87753  .debug_str:000000000000626a .LASF1130
     /tmp/ccfWI5Jo.s:88969  .debug_str:0000000000009653 .LASF1131
     /tmp/ccfWI5Jo.s:85841  .debug_str:00000000000014ca .LASF1132
     /tmp/ccfWI5Jo.s:87755  .debug_str:0000000000006270 .LASF1133
     /tmp/ccfWI5Jo.s:92279  .debug_str:0000000000011e2c .LASF1134
     /tmp/ccfWI5Jo.s:91243  .debug_str:000000000000f32b .LASF1135
     /tmp/ccfWI5Jo.s:87757  .debug_str:0000000000006276 .LASF1136
     /tmp/ccfWI5Jo.s:87407  .debug_str:0000000000005535 .LASF1137
     /tmp/ccfWI5Jo.s:92809  .debug_str:0000000000013388 .LASF1138
     /tmp/ccfWI5Jo.s:87759  .debug_str:000000000000627c .LASF1139
     /tmp/ccfWI5Jo.s:90797  .debug_str:000000000000dfe5 .LASF1140
     /tmp/ccfWI5Jo.s:87891  .debug_str:000000000000684b .LASF1141
     /tmp/ccfWI5Jo.s:87761  .debug_str:0000000000006282 .LASF1142
     /tmp/ccfWI5Jo.s:85971  .debug_str:0000000000001972 .LASF1143
     /tmp/ccfWI5Jo.s:93371  .debug_str:0000000000014b11 .LASF1144
     /tmp/ccfWI5Jo.s:87763  .debug_str:0000000000006288 .LASF1145
     /tmp/ccfWI5Jo.s:87105  .debug_str:0000000000004a71 .LASF1146
     /tmp/ccfWI5Jo.s:89661  .debug_str:000000000000b193 .LASF1147
     /tmp/ccfWI5Jo.s:89269  .debug_str:000000000000a3cc .LASF1148
     /tmp/ccfWI5Jo.s:86175  .debug_str:000000000000220b .LASF1149
     /tmp/ccfWI5Jo.s:91187  .debug_str:000000000000f0ba .LASF1150
     /tmp/ccfWI5Jo.s:89271  .debug_str:000000000000a3d3 .LASF1151
     /tmp/ccfWI5Jo.s:89521  .debug_str:000000000000acae .LASF1152
     /tmp/ccfWI5Jo.s:88037  .debug_str:0000000000006e73 .LASF1153
     /tmp/ccfWI5Jo.s:89273  .debug_str:000000000000a3da .LASF1154
     /tmp/ccfWI5Jo.s:91817  .debug_str:0000000000010b5c .LASF1155
     /tmp/ccfWI5Jo.s:85777  .debug_str:000000000000124e .LASF1156
     /tmp/ccfWI5Jo.s:89275  .debug_str:000000000000a3e1 .LASF1157
     /tmp/ccfWI5Jo.s:89017  .debug_str:00000000000098b1 .LASF1158
     /tmp/ccfWI5Jo.s:85781  .debug_str:000000000000126f .LASF1159
     /tmp/ccfWI5Jo.s:89277  .debug_str:000000000000a3e8 .LASF1160
     /tmp/ccfWI5Jo.s:91305  .debug_str:000000000000f5df .LASF1161
     /tmp/ccfWI5Jo.s:90323  .debug_str:000000000000cacc .LASF1162
     /tmp/ccfWI5Jo.s:89279  .debug_str:000000000000a3ef .LASF1163
     /tmp/ccfWI5Jo.s:86441  .debug_str:0000000000002e07 .LASF1164
     /tmp/ccfWI5Jo.s:86615  .debug_str:000000000000356a .LASF1165
     /tmp/ccfWI5Jo.s:89333  .debug_str:000000000000a65a .LASF1166
     /tmp/ccfWI5Jo.s:88669  .debug_str:0000000000008a4f .LASF1167
     /tmp/ccfWI5Jo.s:91613  .debug_str:000000000001034b .LASF1168
     /tmp/ccfWI5Jo.s:89283  .debug_str:000000000000a429 .LASF1169
     /tmp/ccfWI5Jo.s:85849  .debug_str:0000000000001521 .LASF1170
     /tmp/ccfWI5Jo.s:85605  .debug_str:0000000000000bfb .LASF1171
     /tmp/ccfWI5Jo.s:89285  .debug_str:000000000000a430 .LASF1172
     /tmp/ccfWI5Jo.s:88293  .debug_str:000000000000795a .LASF1173
     /tmp/ccfWI5Jo.s:85609  .debug_str:0000000000000c2c .LASF1174
     /tmp/ccfWI5Jo.s:89287  .debug_str:000000000000a437 .LASF1175
     /tmp/ccfWI5Jo.s:91603  .debug_str:00000000000102cb .LASF1176
     /tmp/ccfWI5Jo.s:90627  .debug_str:000000000000d817 .LASF1177
     /tmp/ccfWI5Jo.s:89341  .debug_str:000000000000a6a5 .LASF1178
     /tmp/ccfWI5Jo.s:86859  .debug_str:0000000000003fb5 .LASF1179
     /tmp/ccfWI5Jo.s:92377  .debug_str:000000000001219a .LASF1180
     /tmp/ccfWI5Jo.s:89343  .debug_str:000000000000a6ac .LASF1181
     /tmp/ccfWI5Jo.s:91819  .debug_str:0000000000010b7d .LASF1182
     /tmp/ccfWI5Jo.s:89983  .debug_str:000000000000bc8d .LASF1183
     /tmp/ccfWI5Jo.s:89345  .debug_str:000000000000a6b3 .LASF1184
     /tmp/ccfWI5Jo.s:86935  .debug_str:0000000000004315 .LASF1185
     /tmp/ccfWI5Jo.s:86385  .debug_str:0000000000002be7 .LASF1186
     /tmp/ccfWI5Jo.s:89347  .debug_str:000000000000a6ba .LASF1187
     /tmp/ccfWI5Jo.s:90413  .debug_str:000000000000ceab .LASF1188
     /tmp/ccfWI5Jo.s:92363  .debug_str:0000000000012116 .LASF1189
     /tmp/ccfWI5Jo.s:89349  .debug_str:000000000000a6c1 .LASF1190
     /tmp/ccfWI5Jo.s:85467  .debug_str:00000000000006b7 .LASF1191
     /tmp/ccfWI5Jo.s:92367  .debug_str:000000000001212e .LASF1192
     /tmp/ccfWI5Jo.s:89351  .debug_str:000000000000a6c8 .LASF1193
     /tmp/ccfWI5Jo.s:88829  .debug_str:0000000000009122 .LASF1194
     /tmp/ccfWI5Jo.s:87497  .debug_str:000000000000586a .LASF1195
     /tmp/ccfWI5Jo.s:89477  .debug_str:000000000000aba7 .LASF1196
     /tmp/ccfWI5Jo.s:92133  .debug_str:00000000000118b3 .LASF1197
     /tmp/ccfWI5Jo.s:88507  .debug_str:000000000000833d .LASF1198
     /tmp/ccfWI5Jo.s:89481  .debug_str:000000000000abb7 .LASF1199
     /tmp/ccfWI5Jo.s:87225  .debug_str:0000000000004f01 .LASF1200
     /tmp/ccfWI5Jo.s:88511  .debug_str:000000000000835f .LASF1201
     /tmp/ccfWI5Jo.s:89357  .debug_str:000000000000a709 .LASF1202
     /tmp/ccfWI5Jo.s:90667  .debug_str:000000000000da3a .LASF1203
     /tmp/ccfWI5Jo.s:92353  .debug_str:00000000000120d2 .LASF1204
     /tmp/ccfWI5Jo.s:89359  .debug_str:000000000000a710 .LASF1205
     /tmp/ccfWI5Jo.s:85823  .debug_str:00000000000013ea .LASF1206
     /tmp/ccfWI5Jo.s:92967  .debug_str:00000000000139c4 .LASF1207
     /tmp/ccfWI5Jo.s:89413  .debug_str:000000000000a922 .LASF1208
     /tmp/ccfWI5Jo.s:87987  .debug_str:0000000000006c66 .LASF1209
     /tmp/ccfWI5Jo.s:86145  .debug_str:00000000000020ae .LASF1210
     /tmp/ccfWI5Jo.s:89611  .debug_str:000000000000b033 .LASF1211
     /tmp/ccfWI5Jo.s:86049  .debug_str:0000000000001cdd .LASF1212
     /tmp/ccfWI5Jo.s:90025  .debug_str:000000000000be21 .LASF1213
     /tmp/ccfWI5Jo.s:89417  .debug_str:000000000000a938 .LASF1214
     /tmp/ccfWI5Jo.s:86885  .debug_str:00000000000040f0 .LASF1215
     /tmp/ccfWI5Jo.s:89133  .debug_str:0000000000009e36 .LASF1216
     /tmp/ccfWI5Jo.s:89419  .debug_str:000000000000a93f .LASF1217
     /tmp/ccfWI5Jo.s:92639  .debug_str:0000000000012c70 .LASF1218
     /tmp/ccfWI5Jo.s:89137  .debug_str:0000000000009e4d .LASF1219
     /tmp/ccfWI5Jo.s:89421  .debug_str:000000000000a946 .LASF1220
     /tmp/ccfWI5Jo.s:87837  .debug_str:00000000000065d6 .LASF1221
     /tmp/ccfWI5Jo.s:86803  .debug_str:0000000000003d15 .LASF1222
     /tmp/ccfWI5Jo.s:89423  .debug_str:000000000000a94d .LASF1223
     /tmp/ccfWI5Jo.s:91171  .debug_str:000000000000f01c .LASF1224
     /tmp/ccfWI5Jo.s:87369  .debug_str:00000000000053db .LASF1225
     /tmp/ccfWI5Jo.s:89425  .debug_str:000000000000a954 .LASF1226
     /tmp/ccfWI5Jo.s:86303  .debug_str:0000000000002758 .LASF1227
     /tmp/ccfWI5Jo.s:87371  .debug_str:00000000000053e6 .LASF1228
     /tmp/ccfWI5Jo.s:89427  .debug_str:000000000000a95b .LASF1229
     /tmp/ccfWI5Jo.s:89677  .debug_str:000000000000b231 .LASF1230
     /tmp/ccfWI5Jo.s:86103  .debug_str:0000000000001f03 .LASF1231
     /tmp/ccfWI5Jo.s:89429  .debug_str:000000000000a962 .LASF1232
     /tmp/ccfWI5Jo.s:92923  .debug_str:00000000000137c1 .LASF1233
     /tmp/ccfWI5Jo.s:91683  .debug_str:00000000000105f7 .LASF1234
     /tmp/ccfWI5Jo.s:89431  .debug_str:000000000000a969 .LASF1235
     /tmp/ccfWI5Jo.s:91555  .debug_str:0000000000010059 .LASF1236
     /tmp/ccfWI5Jo.s:91685  .debug_str:0000000000010602 .LASF1237
     /tmp/ccfWI5Jo.s:89485  .debug_str:000000000000abd1 .LASF1238
     /tmp/ccfWI5Jo.s:93157  .debug_str:000000000001420a .LASF1239
     /tmp/ccfWI5Jo.s:86721  .debug_str:00000000000039da .LASF1240
     /tmp/ccfWI5Jo.s:89487  .debug_str:000000000000abd8 .LASF1241
     /tmp/ccfWI5Jo.s:88381  .debug_str:0000000000007d5d .LASF1242
     /tmp/ccfWI5Jo.s:87227  .debug_str:0000000000004f22 .LASF1243
     /tmp/ccfWI5Jo.s:89489  .debug_str:000000000000abdf .LASF1244
     /tmp/ccfWI5Jo.s:92625  .debug_str:0000000000012bc8 .LASF1245
     /tmp/ccfWI5Jo.s:89229  .debug_str:000000000000a1c0 .LASF1246
     /tmp/ccfWI5Jo.s:89491  .debug_str:000000000000abe6 .LASF1247
     /tmp/ccfWI5Jo.s:86815  .debug_str:0000000000003db3 .LASF1248
     /tmp/ccfWI5Jo.s:90027  .debug_str:000000000000be2e .LASF1249
     /tmp/ccfWI5Jo.s:89493  .debug_str:000000000000abed .LASF1250
     /tmp/ccfWI5Jo.s:90291  .debug_str:000000000000c944 .LASF1251
     /tmp/ccfWI5Jo.s:88889  .debug_str:00000000000093d4 .LASF1252
     /tmp/ccfWI5Jo.s:90067  .debug_str:000000000000bfe7 .LASF1253
     /tmp/ccfWI5Jo.s:85343  .debug_str:000000000000016c .LASF1254
     /tmp/ccfWI5Jo.s:88435  .debug_str:0000000000007fd5 .LASF1255
     /tmp/ccfWI5Jo.s:89497  .debug_str:000000000000ac12 .LASF1256
     /tmp/ccfWI5Jo.s:88685  .debug_str:0000000000008abf .LASF1257
     /tmp/ccfWI5Jo.s:88439  .debug_str:0000000000007ff8 .LASF1258
     /tmp/ccfWI5Jo.s:89499  .debug_str:000000000000ac19 .LASF1259
     /tmp/ccfWI5Jo.s:91973  .debug_str:0000000000011233 .LASF1260
     /tmp/ccfWI5Jo.s:91831  .debug_str:0000000000010bf0 .LASF1261
     /tmp/ccfWI5Jo.s:89501  .debug_str:000000000000ac20 .LASF1262
     /tmp/ccfWI5Jo.s:87087  .debug_str:0000000000004953 .LASF1263
     /tmp/ccfWI5Jo.s:92665  .debug_str:0000000000012d99 .LASF1264
     /tmp/ccfWI5Jo.s:89503  .debug_str:000000000000ac27 .LASF1265
     /tmp/ccfWI5Jo.s:90537  .debug_str:000000000000d436 .LASF1266
     /tmp/ccfWI5Jo.s:92667  .debug_str:0000000000012da5 .LASF1267
     /tmp/ccfWI5Jo.s:89559  .debug_str:000000000000ae43 .LASF1268
     /tmp/ccfWI5Jo.s:87341  .debug_str:0000000000005349 .LASF1269
     /tmp/ccfWI5Jo.s:90055  .debug_str:000000000000bf9f .LASF1270
     /tmp/ccfWI5Jo.s:89561  .debug_str:000000000000ae4a .LASF1271
     /tmp/ccfWI5Jo.s:93003  .debug_str:0000000000013b02 .LASF1272
     /tmp/ccfWI5Jo.s:92909  .debug_str:0000000000013756 .LASF1273
     /tmp/ccfWI5Jo.s:89563  .debug_str:000000000000ae51 .LASF1274
     /tmp/ccfWI5Jo.s:85933  .debug_str:00000000000017ea .LASF1275
     /tmp/ccfWI5Jo.s:86723  .debug_str:00000000000039ea .LASF1276
     /tmp/ccfWI5Jo.s:89565  .debug_str:000000000000ae58 .LASF1277
     /tmp/ccfWI5Jo.s:89205  .debug_str:000000000000a08c .LASF1278
     /tmp/ccfWI5Jo.s:89637  .debug_str:000000000000b0d8 .LASF1279
     /tmp/ccfWI5Jo.s:89567  .debug_str:000000000000ae5f .LASF1280
     /tmp/ccfWI5Jo.s:92513  .debug_str:0000000000012726 .LASF1281
     /tmp/ccfWI5Jo.s:90897  .debug_str:000000000000e478 .LASF1282
     /tmp/ccfWI5Jo.s:89569  .debug_str:000000000000ae66 .LASF1283
     /tmp/ccfWI5Jo.s:87699  .debug_str:0000000000005ff8 .LASF1284
     /tmp/ccfWI5Jo.s:92443  .debug_str:0000000000012457 .LASF1285
     /tmp/ccfWI5Jo.s:89571  .debug_str:000000000000ae6d .LASF1286
     /tmp/ccfWI5Jo.s:91037  .debug_str:000000000000ea6d .LASF1287
     /tmp/ccfWI5Jo.s:92445  .debug_str:0000000000012462 .LASF1288
     /tmp/ccfWI5Jo.s:89573  .debug_str:000000000000ae74 .LASF1289
     /tmp/ccfWI5Jo.s:90421  .debug_str:000000000000cf02 .LASF1290
     /tmp/ccfWI5Jo.s:86295  .debug_str:0000000000002725 .LASF1291
     /tmp/ccfWI5Jo.s:89575  .debug_str:000000000000ae7b .LASF1292
     /tmp/ccfWI5Jo.s:89531  .debug_str:000000000000ad21 .LASF1293
     /tmp/ccfWI5Jo.s:86081  .debug_str:0000000000001e23 .LASF1294
     /tmp/ccfWI5Jo.s:89577  .debug_str:000000000000ae82 .LASF1295
     /tmp/ccfWI5Jo.s:92785  .debug_str:0000000000013255 .LASF1296
     /tmp/ccfWI5Jo.s:90529  .debug_str:000000000000d3cd .LASF1297
     /tmp/ccfWI5Jo.s:89621  .debug_str:000000000000b09b .LASF1298
     /tmp/ccfWI5Jo.s:89777  .debug_str:000000000000b5b3 .LASF1299
     /tmp/ccfWI5Jo.s:88583  .debug_str:0000000000008683 .LASF1300
     /tmp/ccfWI5Jo.s:89623  .debug_str:000000000000b0a2 .LASF1301
     /tmp/ccfWI5Jo.s:93017  .debug_str:0000000000013bad .LASF1302
     /tmp/ccfWI5Jo.s:89947  .debug_str:000000000000bb73 .LASF1303
     /tmp/ccfWI5Jo.s:90077  .debug_str:000000000000c02d .LASF1304
     /tmp/ccfWI5Jo.s:88235  .debug_str:0000000000007692 .LASF1305
     /tmp/ccfWI5Jo.s:90949  .debug_str:000000000000e65c .LASF1306
     /tmp/ccfWI5Jo.s:89627  .debug_str:000000000000b0b5 .LASF1307
     /tmp/ccfWI5Jo.s:91537  .debug_str:000000000000ff9d .LASF1308
     /tmp/ccfWI5Jo.s:89735  .debug_str:000000000000b470 .LASF1309
     /tmp/ccfWI5Jo.s:89629  .debug_str:000000000000b0bc .LASF1310
     /tmp/ccfWI5Jo.s:86651  .debug_str:00000000000036cb .LASF1311
     /tmp/ccfWI5Jo.s:88223  .debug_str:0000000000007629 .LASF1312
     /tmp/ccfWI5Jo.s:89631  .debug_str:000000000000b0c3 .LASF1313
     /tmp/ccfWI5Jo.s:90129  .debug_str:000000000000c239 .LASF1314
     /tmp/ccfWI5Jo.s:89527  .debug_str:000000000000ad00 .LASF1315
     /tmp/ccfWI5Jo.s:89633  .debug_str:000000000000b0ca .LASF1316
     /tmp/ccfWI5Jo.s:92695  .debug_str:0000000000012e8b .LASF1317
     /tmp/ccfWI5Jo.s:89673  .debug_str:000000000000b211 .LASF1318
     /tmp/ccfWI5Jo.s:89635  .debug_str:000000000000b0d1 .LASF1319
     /tmp/ccfWI5Jo.s:91271  .debug_str:000000000000f45d .LASF1320
     /tmp/ccfWI5Jo.s:92591  .debug_str:0000000000012a79 .LASF1321
     /tmp/ccfWI5Jo.s:90473  .debug_str:000000000000d188 .LASF1322
     /tmp/ccfWI5Jo.s:91833  .debug_str:0000000000010bfa .LASF1323
     /tmp/ccfWI5Jo.s:92593  .debug_str:0000000000012a89 .LASF1324
     /tmp/ccfWI5Jo.s:89639  .debug_str:000000000000b0e5 .LASF1325
     /tmp/ccfWI5Jo.s:86945  .debug_str:000000000000438e .LASF1326
     /tmp/ccfWI5Jo.s:88313  .debug_str:0000000000007a1e .LASF1327
     /tmp/ccfWI5Jo.s:89695  .debug_str:000000000000b304 .LASF1328
     /tmp/ccfWI5Jo.s:92149  .debug_str:0000000000011963 .LASF1329
     /tmp/ccfWI5Jo.s:88743  .debug_str:0000000000008d3b .LASF1330
     /tmp/ccfWI5Jo.s:89697  .debug_str:000000000000b30b .LASF1331
     /tmp/ccfWI5Jo.s:87231  .debug_str:0000000000004f47 .LASF1332
     /tmp/ccfWI5Jo.s:88747  .debug_str:0000000000008d78 .LASF1333
     /tmp/ccfWI5Jo.s:89699  .debug_str:000000000000b312 .LASF1334
     /tmp/ccfWI5Jo.s:90677  .debug_str:000000000000dac9 .LASF1335
     /tmp/ccfWI5Jo.s:88781  .debug_str:0000000000008f09 .LASF1336
     /tmp/ccfWI5Jo.s:90223  .debug_str:000000000000c669 .LASF1337
     /tmp/ccfWI5Jo.s:85839  .debug_str:00000000000014a9 .LASF1338
     /tmp/ccfWI5Jo.s:86307  .debug_str:00000000000027a1 .LASF1339
     /tmp/ccfWI5Jo.s:90629  .debug_str:000000000000d826 .LASF1340
     /tmp/ccfWI5Jo.s:89119  .debug_str:0000000000009d68 .LASF1341
     /tmp/ccfWI5Jo.s:89199  .debug_str:000000000000a065 .LASF1342
     /tmp/ccfWI5Jo.s:89705  .debug_str:000000000000b32d .LASF1343
     /tmp/ccfWI5Jo.s:92447  .debug_str:000000000001246d .LASF1344
     /tmp/ccfWI5Jo.s:85857  .debug_str:000000000000157a .LASF1345
     /tmp/ccfWI5Jo.s:89707  .debug_str:000000000000b334 .LASF1346
     /tmp/ccfWI5Jo.s:87613  .debug_str:0000000000005c3b .LASF1347
     /tmp/ccfWI5Jo.s:92479  .debug_str:00000000000125de .LASF1348
     /tmp/ccfWI5Jo.s:89709  .debug_str:000000000000b33b .LASF1349
     /tmp/ccfWI5Jo.s:90953  .debug_str:000000000000e682 .LASF1350
     /tmp/ccfWI5Jo.s:86687  .debug_str:00000000000038c1 .LASF1351
     /tmp/ccfWI5Jo.s:89711  .debug_str:000000000000b342 .LASF1352
     /tmp/ccfWI5Jo.s:86107  .debug_str:0000000000001f1c .LASF1353
     /tmp/ccfWI5Jo.s:86695  .debug_str:00000000000038ef .LASF1354
     /tmp/ccfWI5Jo.s:89713  .debug_str:000000000000b349 .LASF1355
     /tmp/ccfWI5Jo.s:89441  .debug_str:000000000000a9d4 .LASF1356
     /tmp/ccfWI5Jo.s:86391  .debug_str:0000000000002c30 .LASF1357
     /tmp/ccfWI5Jo.s:90355  .debug_str:000000000000cbe0 .LASF1358
     /tmp/ccfWI5Jo.s:86323  .debug_str:000000000000286b .LASF1359
     /tmp/ccfWI5Jo.s:88445  .debug_str:0000000000008037 .LASF1360
     /tmp/ccfWI5Jo.s:90357  .debug_str:000000000000cbe7 .LASF1361
     /tmp/ccfWI5Jo.s:89687  .debug_str:000000000000b29a .LASF1362
     /tmp/ccfWI5Jo.s:88449  .debug_str:000000000000805d .LASF1363
     /tmp/ccfWI5Jo.s:89767  .debug_str:000000000000b585 .LASF1364
     /tmp/ccfWI5Jo.s:92935  .debug_str:0000000000013832 .LASF1365
     /tmp/ccfWI5Jo.s:93145  .debug_str:0000000000014197 .LASF1366
     /tmp/ccfWI5Jo.s:89769  .debug_str:000000000000b58c .LASF1367
     /tmp/ccfWI5Jo.s:88157  .debug_str:00000000000073d9 .LASF1368
     /tmp/ccfWI5Jo.s:91899  .debug_str:0000000000010ed0 .LASF1369
     /tmp/ccfWI5Jo.s:89771  .debug_str:000000000000b593 .LASF1370
     /tmp/ccfWI5Jo.s:91453  .debug_str:000000000000fc88 .LASF1371
     /tmp/ccfWI5Jo.s:89089  .debug_str:0000000000009bf0 .LASF1372
     /tmp/ccfWI5Jo.s:90363  .debug_str:000000000000cc39 .LASF1373
     /tmp/ccfWI5Jo.s:86595  .debug_str:00000000000034a6 .LASF1374
     /tmp/ccfWI5Jo.s:89105  .debug_str:0000000000009ca1 .LASF1375
     /tmp/ccfWI5Jo.s:89775  .debug_str:000000000000b5ac .LASF1376
     /tmp/ccfWI5Jo.s:90045  .debug_str:000000000000bf15 .LASF1377
     /tmp/ccfWI5Jo.s:93289  .debug_str:0000000000014781 .LASF1378
     /tmp/ccfWI5Jo.s:90365  .debug_str:000000000000cc40 .LASF1379
     /tmp/ccfWI5Jo.s:93217  .debug_str:00000000000144e0 .LASF1380
     /tmp/ccfWI5Jo.s:93293  .debug_str:00000000000147d9 .LASF1381
     /tmp/ccfWI5Jo.s:89779  .debug_str:000000000000b5d4 .LASF1382
     /tmp/ccfWI5Jo.s:88457  .debug_str:00000000000080b1 .LASF1383
     /tmp/ccfWI5Jo.s:87039  .debug_str:000000000000475b .LASF1384
     /tmp/ccfWI5Jo.s:89781  .debug_str:000000000000b5db .LASF1385
     /tmp/ccfWI5Jo.s:91757  .debug_str:0000000000010925 .LASF1386
     /tmp/ccfWI5Jo.s:88167  .debug_str:0000000000007451 .LASF1387
     /tmp/ccfWI5Jo.s:89845  .debug_str:000000000000b843 .LASF1388
     /tmp/ccfWI5Jo.s:86667  .debug_str:00000000000037a2 .LASF1389
     /tmp/ccfWI5Jo.s:88171  .debug_str:0000000000007479 .LASF1390
     /tmp/ccfWI5Jo.s:89847  .debug_str:000000000000b84a .LASF1391
     /tmp/ccfWI5Jo.s:91985  .debug_str:00000000000112e7 .LASF1392
     /tmp/ccfWI5Jo.s:88441  .debug_str:0000000000008004 .LASF1393
     /tmp/ccfWI5Jo.s:89849  .debug_str:000000000000b851 .LASF1394
     /tmp/ccfWI5Jo.s:87099  .debug_str:0000000000004a1c .LASF1395
     /tmp/ccfWI5Jo.s:92435  .debug_str:000000000001241a .LASF1396
     /tmp/ccfWI5Jo.s:89851  .debug_str:000000000000b858 .LASF1397
     /tmp/ccfWI5Jo.s:90551  .debug_str:000000000000d4b2 .LASF1398
     /tmp/ccfWI5Jo.s:92437  .debug_str:0000000000012429 .LASF1399
     /tmp/ccfWI5Jo.s:89853  .debug_str:000000000000b85f .LASF1400
     /tmp/ccfWI5Jo.s:85665  .debug_str:0000000000000de0 .LASF1401
     /tmp/ccfWI5Jo.s:87485  .debug_str:0000000000005821 .LASF1402
     /tmp/ccfWI5Jo.s:89855  .debug_str:000000000000b866 .LASF1403
     /tmp/ccfWI5Jo.s:88997  .debug_str:000000000000976d .LASF1404
     /tmp/ccfWI5Jo.s:92411  .debug_str:0000000000012340 .LASF1405
     /tmp/ccfWI5Jo.s:90477  .debug_str:000000000000d199 .LASF1406
     /tmp/ccfWI5Jo.s:92295  .debug_str:0000000000011f35 .LASF1407
     /tmp/ccfWI5Jo.s:92413  .debug_str:000000000001234e .LASF1408
     /tmp/ccfWI5Jo.s:89859  .debug_str:000000000000b87a .LASF1409
     /tmp/ccfWI5Jo.s:87437  .debug_str:00000000000056ba .LASF1410
     /tmp/ccfWI5Jo.s:91645  .debug_str:0000000000010472 .LASF1411
     /tmp/ccfWI5Jo.s:89861  .debug_str:000000000000b881 .LASF1412
     /tmp/ccfWI5Jo.s:90819  .debug_str:000000000000e09b .LASF1413
     /tmp/ccfWI5Jo.s:88541  .debug_str:00000000000084c7 .LASF1414
     /tmp/ccfWI5Jo.s:89863  .debug_str:000000000000b888 .LASF1415
     /tmp/ccfWI5Jo.s:85987  .debug_str:0000000000001a32 .LASF1416
     /tmp/ccfWI5Jo.s:88543  .debug_str:00000000000084d5 .LASF1417
     /tmp/ccfWI5Jo.s:89931  .debug_str:000000000000bb3b .LASF1418
     /tmp/ccfWI5Jo.s:91053  .debug_str:000000000000eb6d .LASF1419
     /tmp/ccfWI5Jo.s:92085  .debug_str:0000000000011731 .LASF1420
     /tmp/ccfWI5Jo.s:89933  .debug_str:000000000000bb42 .LASF1421
     /tmp/ccfWI5Jo.s:86195  .debug_str:00000000000022e0 .LASF1422
     /tmp/ccfWI5Jo.s:90555  .debug_str:000000000000d4e3 .LASF1423
     /tmp/ccfWI5Jo.s:89935  .debug_str:000000000000bb49 .LASF1424
     /tmp/ccfWI5Jo.s:89541  .debug_str:000000000000ad73 .LASF1425
     /tmp/ccfWI5Jo.s:92017  .debug_str:000000000001148a .LASF1426
     /tmp/ccfWI5Jo.s:89937  .debug_str:000000000000bb50 .LASF1427
     /tmp/ccfWI5Jo.s:92803  .debug_str:000000000001333a .LASF1428
     /tmp/ccfWI5Jo.s:90713  .debug_str:000000000000dc92 .LASF1429
     /tmp/ccfWI5Jo.s:89939  .debug_str:000000000000bb57 .LASF1430
     /tmp/ccfWI5Jo.s:89253  .debug_str:000000000000a2ac .LASF1431
     /tmp/ccfWI5Jo.s:86573  .debug_str:0000000000003384 .LASF1432
     /tmp/ccfWI5Jo.s:89941  .debug_str:000000000000bb5e .LASF1433
     /tmp/ccfWI5Jo.s:91319  .debug_str:000000000000f678 .LASF1434
     /tmp/ccfWI5Jo.s:86577  .debug_str:00000000000033a1 .LASF1435
     /tmp/ccfWI5Jo.s:89943  .debug_str:000000000000bb65 .LASF1436
     /tmp/ccfWI5Jo.s:86457  .debug_str:0000000000002ebd .LASF1437
     /tmp/ccfWI5Jo.s:85669  .debug_str:0000000000000e06 .LASF1438
     /tmp/ccfWI5Jo.s:89945  .debug_str:000000000000bb6c .LASF1439
     /tmp/ccfWI5Jo.s:89867  .debug_str:000000000000b89c .LASF1440
     /tmp/ccfWI5Jo.s:93121  .debug_str:000000000001409d .LASF1441
     /tmp/ccfWI5Jo.s:90591  .debug_str:000000000000d673 .LASF1442
     /tmp/ccfWI5Jo.s:93089  .debug_str:0000000000013ed3 .LASF1443
     /tmp/ccfWI5Jo.s:92919  .debug_str:00000000000137a4 .LASF1444
     /tmp/ccfWI5Jo.s:89949  .debug_str:000000000000bb7e .LASF1445
     /tmp/ccfWI5Jo.s:88315  .debug_str:0000000000007a2c .LASF1446
     /tmp/ccfWI5Jo.s:85461  .debug_str:0000000000000683 .LASF1447
     /tmp/ccfWI5Jo.s:90203  .debug_str:000000000000c5ae .LASF1448
     /tmp/ccfWI5Jo.s:88713  .debug_str:0000000000008bdc .LASF1449
     /tmp/ccfWI5Jo.s:85465  .debug_str:00000000000006a8 .LASF1450
     /tmp/ccfWI5Jo.s:85569  .debug_str:0000000000000ae3 .LASF1451
     /tmp/ccfWI5Jo.s:92009  .debug_str:000000000001140c .LASF1452
     /tmp/ccfWI5Jo.s:93391  .debug_str:0000000000014bc5 .LASF1453
     /tmp/ccfWI5Jo.s:85571  .debug_str:0000000000000aea .LASF1454
     /tmp/ccfWI5Jo.s:87115  .debug_str:0000000000004ae5 .LASF1455
     /tmp/ccfWI5Jo.s:89801  .debug_str:000000000000b6a9 .LASF1456
     /tmp/ccfWI5Jo.s:85573  .debug_str:0000000000000af1 .LASF1457
     /tmp/ccfWI5Jo.s:90563  .debug_str:000000000000d528 .LASF1458
     /tmp/ccfWI5Jo.s:89805  .debug_str:000000000000b6c0 .LASF1459
     /tmp/ccfWI5Jo.s:85575  .debug_str:0000000000000af8 .LASF1460
     /tmp/ccfWI5Jo.s:85691  .debug_str:0000000000000f41 .LASF1461
     /tmp/ccfWI5Jo.s:91801  .debug_str:0000000000010ac7 .LASF1462
     /tmp/ccfWI5Jo.s:85577  .debug_str:0000000000000aff .LASF1463
     /tmp/ccfWI5Jo.s:89011  .debug_str:0000000000009840 .LASF1464
     /tmp/ccfWI5Jo.s:91805  .debug_str:0000000000010ae4 .LASF1465
     /tmp/ccfWI5Jo.s:90211  .debug_str:000000000000c5e7 .LASF1466
     /tmp/ccfWI5Jo.s:91671  .debug_str:0000000000010556 .LASF1467
     /tmp/ccfWI5Jo.s:85803  .debug_str:000000000000137f .LASF1468
     /tmp/ccfWI5Jo.s:85579  .debug_str:0000000000000b06 .LASF1469
     /tmp/ccfWI5Jo.s:87471  .debug_str:0000000000005791 .LASF1470
     /tmp/ccfWI5Jo.s:85599  .debug_str:0000000000000bc4 .LASF1471
     /tmp/ccfWI5Jo.s:85581  .debug_str:0000000000000b0d .LASF1472
     /tmp/ccfWI5Jo.s:90839  .debug_str:000000000000e193 .LASF1473
     /tmp/ccfWI5Jo.s:89813  .debug_str:000000000000b6e2 .LASF1474
     /tmp/ccfWI5Jo.s:85583  .debug_str:0000000000000b14 .LASF1475
     /tmp/ccfWI5Jo.s:86007  .debug_str:0000000000001b2c .LASF1476
     /tmp/ccfWI5Jo.s:89393  .debug_str:000000000000a82c .LASF1477
     /tmp/ccfWI5Jo.s:85645  .debug_str:0000000000000d88 .LASF1478
     /tmp/ccfWI5Jo.s:91065  .debug_str:000000000000ebeb .LASF1479
     /tmp/ccfWI5Jo.s:89397  .debug_str:000000000000a868 .LASF1480
     /tmp/ccfWI5Jo.s:85647  .debug_str:0000000000000d8f .LASF1481
     /tmp/ccfWI5Jo.s:86211  .debug_str:000000000000239c .LASF1482
     /tmp/ccfWI5Jo.s:85549  .debug_str:0000000000000a10 .LASF1483
     /tmp/ccfWI5Jo.s:85649  .debug_str:0000000000000d96 .LASF1484
     /tmp/ccfWI5Jo.s:87065  .debug_str:0000000000004855 .LASF1485
     /tmp/ccfWI5Jo.s:85471  .debug_str:00000000000006df .LASF1486
     /tmp/ccfWI5Jo.s:85651  .debug_str:0000000000000d9d .LASF1487
     /tmp/ccfWI5Jo.s:92819  .debug_str:000000000001340a .LASF1488
     /tmp/ccfWI5Jo.s:85473  .debug_str:00000000000006ee .LASF1489
     /tmp/ccfWI5Jo.s:90341  .debug_str:000000000000cb76 .LASF1490
     /tmp/ccfWI5Jo.s:88023  .debug_str:0000000000006df0 .LASF1491
     /tmp/ccfWI5Jo.s:92675  .debug_str:0000000000012dd4 .LASF1492
     /tmp/ccfWI5Jo.s:85655  .debug_str:0000000000000dbd .LASF1493
     /tmp/ccfWI5Jo.s:91333  .debug_str:000000000000f71d .LASF1494
     /tmp/ccfWI5Jo.s:86333  .debug_str:00000000000028ec .LASF1495
     /tmp/ccfWI5Jo.s:85657  .debug_str:0000000000000dc4 .LASF1496
     /tmp/ccfWI5Jo.s:86473  .debug_str:0000000000002f6d .LASF1497
     /tmp/ccfWI5Jo.s:88993  .debug_str:000000000000975a .LASF1498
     /tmp/ccfWI5Jo.s:85659  .debug_str:0000000000000dcb .LASF1499
     /tmp/ccfWI5Jo.s:89891  .debug_str:000000000000b992 .LASF1500
     /tmp/ccfWI5Jo.s:86417  .debug_str:0000000000002d1e .LASF1501
     /tmp/ccfWI5Jo.s:85661  .debug_str:0000000000000dd2 .LASF1502
     /tmp/ccfWI5Jo.s:93101  .debug_str:0000000000013fbe .LASF1503
     /tmp/ccfWI5Jo.s:87923  .debug_str:00000000000069d0 .LASF1504
     /tmp/ccfWI5Jo.s:85663  .debug_str:0000000000000dd9 .LASF1505
     /tmp/ccfWI5Jo.s:88331  .debug_str:0000000000007ab0 .LASF1506
     /tmp/ccfWI5Jo.s:86743  .debug_str:0000000000003ab5 .LASF1507
     /tmp/ccfWI5Jo.s:85737  .debug_str:000000000000111b .LASF1508
     /tmp/ccfWI5Jo.s:93311  .debug_str:0000000000014887 .LASF1509
     /tmp/ccfWI5Jo.s:93193  .debug_str:00000000000143df .LASF1510
     /tmp/ccfWI5Jo.s:85739  .debug_str:0000000000001122 .LASF1511
     /tmp/ccfWI5Jo.s:88579  .debug_str:000000000000863d .LASF1512
     /tmp/ccfWI5Jo.s:93195  .debug_str:00000000000143ea .LASF1513
     /tmp/ccfWI5Jo.s:85741  .debug_str:0000000000001129 .LASF1514
     /tmp/ccfWI5Jo.s:91859  .debug_str:0000000000010cea .LASF1515
     /tmp/ccfWI5Jo.s:85423  .debug_str:00000000000004fe .LASF1516
     /tmp/ccfWI5Jo.s:85743  .debug_str:0000000000001130 .LASF1517
     /tmp/ccfWI5Jo.s:86975  .debug_str:0000000000004522 .LASF1518
     /tmp/ccfWI5Jo.s:91901  .debug_str:0000000000010ede .LASF1519
     /tmp/ccfWI5Jo.s:85745  .debug_str:0000000000001137 .LASF1520
     /tmp/ccfWI5Jo.s:90445  .debug_str:000000000000d04b .LASF1521
     /tmp/ccfWI5Jo.s:91895  .debug_str:0000000000010e8f .LASF1522
     /tmp/ccfWI5Jo.s:85747  .debug_str:000000000000113e .LASF1523
     /tmp/ccfWI5Jo.s:85509  .debug_str:0000000000000885 .LASF1524
     /tmp/ccfWI5Jo.s:87025  .debug_str:00000000000046e5 .LASF1525
     /tmp/ccfWI5Jo.s:85749  .debug_str:0000000000001145 .LASF1526
     /tmp/ccfWI5Jo.s:88867  .debug_str:0000000000009299 .LASF1527
     /tmp/ccfWI5Jo.s:93047  .debug_str:0000000000013d0d .LASF1528
     /tmp/ccfWI5Jo.s:85751  .debug_str:000000000000114c .LASF1529
     /tmp/ccfWI5Jo.s:92079  .debug_str:00000000000116f0 .LASF1530
     /tmp/ccfWI5Jo.s:88809  .debug_str:000000000000905a .LASF1531
     /tmp/ccfWI5Jo.s:85753  .debug_str:0000000000001153 .LASF1532
     /tmp/ccfWI5Jo.s:89261  .debug_str:000000000000a344 .LASF1533
     /tmp/ccfWI5Jo.s:88695  .debug_str:0000000000008b19 .LASF1534
     /tmp/ccfWI5Jo.s:85755  .debug_str:000000000000115a .LASF1535
     /tmp/ccfWI5Jo.s:90703  .debug_str:000000000000dc0d .LASF1536
     /tmp/ccfWI5Jo.s:90117  .debug_str:000000000000c1c3 .LASF1537
     /tmp/ccfWI5Jo.s:85807  .debug_str:00000000000013af .LASF1538
     /tmp/ccfWI5Jo.s:93143  .debug_str:0000000000014176 .LASF1539
     /tmp/ccfWI5Jo.s:88865  .debug_str:000000000000928e .LASF1540
     /tmp/ccfWI5Jo.s:86997  .debug_str:0000000000004605 .LASF1541
     /tmp/ccfWI5Jo.s:90917  .debug_str:000000000000e524 .LASF1542
     /tmp/ccfWI5Jo.s:90873  .debug_str:000000000000e34a .LASF1543
     /tmp/ccfWI5Jo.s:85811  .debug_str:00000000000013c0 .LASF1544
     /tmp/ccfWI5Jo.s:86077  .debug_str:0000000000001dea .LASF1545
     /tmp/ccfWI5Jo.s:93083  .debug_str:0000000000013eb2 .LASF1546
     /tmp/ccfWI5Jo.s:85813  .debug_str:00000000000013c7 .LASF1547
     /tmp/ccfWI5Jo.s:89401  .debug_str:000000000000a890 .LASF1548
     /tmp/ccfWI5Jo.s:93085  .debug_str:0000000000013ebd .LASF1549
     /tmp/ccfWI5Jo.s:85815  .debug_str:00000000000013ce .LASF1550
     /tmp/ccfWI5Jo.s:87215  .debug_str:0000000000004e93 .LASF1551
     /tmp/ccfWI5Jo.s:92925  .debug_str:00000000000137e2 .LASF1552
     /tmp/ccfWI5Jo.s:85817  .debug_str:00000000000013d5 .LASF1553
     /tmp/ccfWI5Jo.s:87885  .debug_str:0000000000006812 .LASF1554
     /tmp/ccfWI5Jo.s:87429  .debug_str:0000000000005668 .LASF1555
     /tmp/ccfWI5Jo.s:85819  .debug_str:00000000000013dc .LASF1556
     /tmp/ccfWI5Jo.s:91207  .debug_str:000000000000f1b3 .LASF1557
     /tmp/ccfWI5Jo.s:87431  .debug_str:0000000000005674 .LASF1558
     /tmp/ccfWI5Jo.s:85821  .debug_str:00000000000013e3 .LASF1559
     /tmp/ccfWI5Jo.s:86343  .debug_str:000000000000297c .LASF1560
     /tmp/ccfWI5Jo.s:90799  .debug_str:000000000000e005 .LASF1561
     /tmp/ccfWI5Jo.s:90571  .debug_str:000000000000d5ad .LASF1562
     /tmp/ccfWI5Jo.s:89721  .debug_str:000000000000b37c .LASF1563
     /tmp/ccfWI5Jo.s:90801  .debug_str:000000000000e00f .LASF1564
     /tmp/ccfWI5Jo.s:85825  .debug_str:000000000000140b .LASF1565
     /tmp/ccfWI5Jo.s:92953  .debug_str:0000000000013912 .LASF1566
     /tmp/ccfWI5Jo.s:90803  .debug_str:000000000000e019 .LASF1567
     /tmp/ccfWI5Jo.s:85879  .debug_str:0000000000001653 .LASF1568
     /tmp/ccfWI5Jo.s:90775  .debug_str:000000000000debc .LASF1569
     /tmp/ccfWI5Jo.s:90805  .debug_str:000000000000e023 .LASF1570
     /tmp/ccfWI5Jo.s:85881  .debug_str:000000000000165a .LASF1571
     /tmp/ccfWI5Jo.s:93189  .debug_str:000000000001439a .LASF1572
     /tmp/ccfWI5Jo.s:89879  .debug_str:000000000000b90d .LASF1573
     /tmp/ccfWI5Jo.s:85883  .debug_str:0000000000001661 .LASF1574
     /tmp/ccfWI5Jo.s:93173  .debug_str:00000000000142a7 .LASF1575
     /tmp/ccfWI5Jo.s:86785  .debug_str:0000000000003c62 .LASF1576
     /tmp/ccfWI5Jo.s:85885  .debug_str:0000000000001668 .LASF1577
     /tmp/ccfWI5Jo.s:90471  .debug_str:000000000000d167 .LASF1578
     /tmp/ccfWI5Jo.s:86787  .debug_str:0000000000003c6e .LASF1579
     /tmp/ccfWI5Jo.s:85887  .debug_str:000000000000166f .LASF1580
     /tmp/ccfWI5Jo.s:86849  .debug_str:0000000000003f58 .LASF1581
     /tmp/ccfWI5Jo.s:85515  .debug_str:00000000000008c1 .LASF1582
     /tmp/ccfWI5Jo.s:85889  .debug_str:0000000000001676 .LASF1583
     /tmp/ccfWI5Jo.s:92837  .debug_str:00000000000134a9 .LASF1584
     /tmp/ccfWI5Jo.s:87005  .debug_str:000000000000464a .LASF1585
     /tmp/ccfWI5Jo.s:85891  .debug_str:000000000000167d .LASF1586
     /tmp/ccfWI5Jo.s:85377  .debug_str:00000000000002ec .LASF1587
     /tmp/ccfWI5Jo.s:87007  .debug_str:0000000000004654 .LASF1588
     /tmp/ccfWI5Jo.s:85893  .debug_str:0000000000001684 .LASF1589
     /tmp/ccfWI5Jo.s:88719  .debug_str:0000000000008c41 .LASF1590
     /tmp/ccfWI5Jo.s:87009  .debug_str:000000000000465e .LASF1591
     /tmp/ccfWI5Jo.s:85895  .debug_str:000000000000168b .LASF1592
     /tmp/ccfWI5Jo.s:92509  .debug_str:00000000000126fe .LASF1593
     /tmp/ccfWI5Jo.s:87011  .debug_str:0000000000004668 .LASF1594
     /tmp/ccfWI5Jo.s:85897  .debug_str:0000000000001692 .LASF1595
     /tmp/ccfWI5Jo.s:87125  .debug_str:0000000000004b41 .LASF1596
     /tmp/ccfWI5Jo.s:92913  .debug_str:0000000000013781 .LASF1597
     /tmp/ccfWI5Jo.s:85955  .debug_str:00000000000018b4 .LASF1598
     /tmp/ccfWI5Jo.s:92269  .debug_str:0000000000011d8a .LASF1599
     /tmp/ccfWI5Jo.s:91799  .debug_str:0000000000010abb .LASF1600
     /tmp/ccfWI5Jo.s:92061  .debug_str:000000000001167f .LASF1601
     /tmp/ccfWI5Jo.s:93279  .debug_str:0000000000014703 .LASF1602
     /tmp/ccfWI5Jo.s:90181  .debug_str:000000000000c4a5 .LASF1603
     /tmp/ccfWI5Jo.s:92063  .debug_str:0000000000011687 .LASF1604
     /tmp/ccfWI5Jo.s:88529  .debug_str:0000000000008424 .LASF1605
     /tmp/ccfWI5Jo.s:91803  .debug_str:0000000000010ad8 .LASF1606
     /tmp/ccfWI5Jo.s:92065  .debug_str:000000000001168f .LASF1607
     /tmp/ccfWI5Jo.s:91821  .debug_str:0000000000010b9e .LASF1608
     /tmp/ccfWI5Jo.s:92043  .debug_str:0000000000011598 .LASF1609
     /tmp/ccfWI5Jo.s:92733  .debug_str:0000000000012fe3 .LASF1610
     /tmp/ccfWI5Jo.s:91043  .debug_str:000000000000ead4 .LASF1611
     /tmp/ccfWI5Jo.s:85951  .debug_str:000000000000189d .LASF1612
     /tmp/ccfWI5Jo.s:93113  .debug_str:0000000000014041 .LASF1613
     /tmp/ccfWI5Jo.s:88701  .debug_str:0000000000008b39 .LASF1614
     /tmp/ccfWI5Jo.s:92335  .debug_str:0000000000012037 .LASF1615
     /tmp/ccfWI5Jo.s:90777  .debug_str:000000000000dedd .LASF1616
     /tmp/ccfWI5Jo.s:90447  .debug_str:000000000000d06c .LASF1617
     /tmp/ccfWI5Jo.s:88343  .debug_str:0000000000007b6e .LASF1618
     /tmp/ccfWI5Jo.s:86717  .debug_str:00000000000039a8 .LASF1619
     /tmp/ccfWI5Jo.s:92025  .debug_str:00000000000114e2 .LASF1620
     /tmp/ccfWI5Jo.s:92267  .debug_str:0000000000011d7e .LASF1621
     /tmp/ccfWI5Jo.s:88141  .debug_str:000000000000734f .LASF1622
     /tmp/ccfWI5Jo.s:87515  .debug_str:000000000000595e .LASF1623
     /tmp/ccfWI5Jo.s:86401  .debug_str:0000000000002c8c .LASF1624
     /tmp/ccfWI5Jo.s:87853  .debug_str:00000000000066b1 .LASF1625
     /tmp/ccfWI5Jo.s:87135  .debug_str:0000000000004bc0 .LASF1626
     /tmp/ccfWI5Jo.s:92429  .debug_str:00000000000123f2 .LASF1627
     /tmp/ccfWI5Jo.s:91209  .debug_str:000000000000f1d4 .LASF1628
     /tmp/ccfWI5Jo.s:90037  .debug_str:000000000000be77 .LASF1629
     /tmp/ccfWI5Jo.s:89997  .debug_str:000000000000bd05 .LASF1630
     /tmp/ccfWI5Jo.s:86799  .debug_str:0000000000003cfb .LASF1631
     /tmp/ccfWI5Jo.s:86745  .debug_str:0000000000003abe .LASF1632
     /tmp/ccfWI5Jo.s:87493  .debug_str:000000000000585a .LASF1633
     /tmp/ccfWI5Jo.s:90481  .debug_str:000000000000d1ac .LASF1634
     /tmp/ccfWI5Jo.s:87977  .debug_str:0000000000006bbd .LASF1635
     /tmp/ccfWI5Jo.s:89645  .debug_str:000000000000b103 .LASF1636
     /tmp/ccfWI5Jo.s:85389  .debug_str:0000000000000394 .LASF1637
     /tmp/ccfWI5Jo.s:90531  .debug_str:000000000000d3d6 .LASF1638
     /tmp/ccfWI5Jo.s:91873  .debug_str:0000000000010da1 .LASF1639
     /tmp/ccfWI5Jo.s:88811  .debug_str:000000000000906a .LASF1640
     /tmp/ccfWI5Jo.s:86927  .debug_str:00000000000042ae .LASF1641
     /tmp/ccfWI5Jo.s:90347  .debug_str:000000000000cba4 .LASF1642
     /tmp/ccfWI5Jo.s:86645  .debug_str:0000000000003682 .LASF1643
     /tmp/ccfWI5Jo.s:93025  .debug_str:0000000000013c17 .LASF1644
     /tmp/ccfWI5Jo.s:88127  .debug_str:00000000000072b4 .LASF1645
     /tmp/ccfWI5Jo.s:87295  .debug_str:0000000000005198 .LASF1646
     /tmp/ccfWI5Jo.s:88599  .debug_str:000000000000874c .LASF1647
     /tmp/ccfWI5Jo.s:86157  .debug_str:000000000000211b .LASF1648
     /tmp/ccfWI5Jo.s:91117  .debug_str:000000000000ee04 .LASF1649
     /tmp/ccfWI5Jo.s:87073  .debug_str:00000000000048ce .LASF1650
     /tmp/ccfWI5Jo.s:89151  .debug_str:0000000000009ebd .LASF1651
     /tmp/ccfWI5Jo.s:91653  .debug_str:00000000000104aa .LASF1652
     /tmp/ccfWI5Jo.s:91263  .debug_str:000000000000f3ca .LASF1653
     /tmp/ccfWI5Jo.s:88573  .debug_str:0000000000008600 .LASF1654
     /tmp/ccfWI5Jo.s:86121  .debug_str:0000000000001fb6 .LASF1655
     /tmp/ccfWI5Jo.s:92387  .debug_str:0000000000012216 .LASF1656
     /tmp/ccfWI5Jo.s:89173  .debug_str:0000000000009f6f .LASF1657
     /tmp/ccfWI5Jo.s:88923  .debug_str:00000000000094fa .LASF1658
     /tmp/ccfWI5Jo.s:87839  .debug_str:00000000000065f7 .LASF1659
     /tmp/ccfWI5Jo.s:89039  .debug_str:00000000000099b1 .LASF1660
     /tmp/ccfWI5Jo.s:92481  .debug_str:00000000000125eb .LASF1661
     /tmp/ccfWI5Jo.s:86507  .debug_str:00000000000030c5 .LASF1662
     /tmp/ccfWI5Jo.s:88707  .debug_str:0000000000008b92 .LASF1663
     /tmp/ccfWI5Jo.s:86123  .debug_str:0000000000001fbf .LASF1664
     /tmp/ccfWI5Jo.s:86477  .debug_str:0000000000002f99 .LASF1665
     /tmp/ccfWI5Jo.s:88273  .debug_str:0000000000007857 .LASF1666
     /tmp/ccfWI5Jo.s:86489  .debug_str:0000000000002ffe .LASF1667
     /tmp/ccfWI5Jo.s:90575  .debug_str:000000000000d5c2 .LASF1668
     /tmp/ccfWI5Jo.s:88443  .debug_str:0000000000008011 .LASF1669
     /tmp/ccfWI5Jo.s:89385  .debug_str:000000000000a7f9 .LASF1670
     /tmp/ccfWI5Jo.s:88689  .debug_str:0000000000008aef .LASF1671
     /tmp/ccfWI5Jo.s:87993  .debug_str:0000000000006caa .LASF1672
     /tmp/ccfWI5Jo.s:87219  .debug_str:0000000000004ebf .LASF1673
     /tmp/ccfWI5Jo.s:85407  .debug_str:0000000000000482 .LASF1674
     /tmp/ccfWI5Jo.s:87461  .debug_str:0000000000005731 .LASF1675
     /tmp/ccfWI5Jo.s:86939  .debug_str:0000000000004350 .LASF1676
     /tmp/ccfWI5Jo.s:85947  .debug_str:0000000000001882 .LASF1677
     /tmp/ccfWI5Jo.s:93241  .debug_str:00000000000145d9 .LASF1678
     /tmp/ccfWI5Jo.s:92579  .debug_str:0000000000012a07 .LASF1679
     /tmp/ccfWI5Jo.s:85409  .debug_str:0000000000000489 .LASF1680
     /tmp/ccfWI5Jo.s:90833  .debug_str:000000000000e12f .LASF1681
     /tmp/ccfWI5Jo.s:85871  .debug_str:0000000000001605 .LASF1682
     /tmp/ccfWI5Jo.s:91511  .debug_str:000000000000fed9 .LASF1683
     /tmp/ccfWI5Jo.s:88407  .debug_str:0000000000007e8f .LASF1684
     /tmp/ccfWI5Jo.s:92771  .debug_str:0000000000013197 .LASF1685
     /tmp/ccfWI5Jo.s:91513  .debug_str:000000000000fee7 .LASF1686
     /tmp/ccfWI5Jo.s:87397  .debug_str:00000000000054af .LASF1687
     /tmp/ccfWI5Jo.s:90997  .debug_str:000000000000e88d .LASF1688
     /tmp/ccfWI5Jo.s:91515  .debug_str:000000000000fef5 .LASF1689
     /tmp/ccfWI5Jo.s:86843  .debug_str:0000000000003f12 .LASF1690
     /tmp/ccfWI5Jo.s:86513  .debug_str:000000000000311a .LASF1691
     /tmp/ccfWI5Jo.s:91517  .debug_str:000000000000ff03 .LASF1692
     /tmp/ccfWI5Jo.s:90309  .debug_str:000000000000ca18 .LASF1693
     /tmp/ccfWI5Jo.s:86793  .debug_str:0000000000003c98 .LASF1694
     /tmp/ccfWI5Jo.s:91519  .debug_str:000000000000ff11 .LASF1695
     /tmp/ccfWI5Jo.s:85363  .debug_str:0000000000000250 .LASF1696
     /tmp/ccfWI5Jo.s:88007  .debug_str:0000000000006d0e .LASF1697
     /tmp/ccfWI5Jo.s:91521  .debug_str:000000000000ff1f .LASF1698
     /tmp/ccfWI5Jo.s:88709  .debug_str:0000000000008ba2 .LASF1699
     /tmp/ccfWI5Jo.s:89159  .debug_str:0000000000009f03 .LASF1700
     /tmp/ccfWI5Jo.s:91523  .debug_str:000000000000ff2d .LASF1701
     /tmp/ccfWI5Jo.s:92001  .debug_str:00000000000113ae .LASF1702
     /tmp/ccfWI5Jo.s:86709  .debug_str:0000000000003953 .LASF1703
     /tmp/ccfWI5Jo.s:91539  .debug_str:000000000000ffbe .LASF1704
     /tmp/ccfWI5Jo.s:91541  .debug_str:000000000000ffd0 .LASF1705
     /tmp/ccfWI5Jo.s:91543  .debug_str:000000000000ffe2 .LASF1706
     /tmp/ccfWI5Jo.s:88423  .debug_str:0000000000007f5f .LASF1707
     /tmp/ccfWI5Jo.s:86531  .debug_str:00000000000031cc .LASF1708
     /tmp/ccfWI5Jo.s:91545  .debug_str:000000000000fff4 .LASF1709
     /tmp/ccfWI5Jo.s:91547  .debug_str:0000000000010006 .LASF1710
     /tmp/ccfWI5Jo.s:91549  .debug_str:0000000000010018 .LASF1711
     /tmp/ccfWI5Jo.s:91551  .debug_str:000000000001002a .LASF1712
     /tmp/ccfWI5Jo.s:88425  .debug_str:0000000000007f6e .LASF1713
     /tmp/ccfWI5Jo.s:89051  .debug_str:0000000000009a5b .LASF1714
     /tmp/ccfWI5Jo.s:85793  .debug_str:00000000000012fe .LASF1715
     /tmp/ccfWI5Jo.s:87939  .debug_str:0000000000006a68 .LASF1716
     /tmp/ccfWI5Jo.s:92183  .debug_str:0000000000011a66 .LASF1717
     /tmp/ccfWI5Jo.s:86459  .debug_str:0000000000002ede .LASF1718
     /tmp/ccfWI5Jo.s:90867  .debug_str:000000000000e2fa .LASF1719
     /tmp/ccfWI5Jo.s:87293  .debug_str:000000000000516e .LASF1720
     /tmp/ccfWI5Jo.s:87727  .debug_str:0000000000006151 .LASF1721
     /tmp/ccfWI5Jo.s:90167  .debug_str:000000000000c3c3 .LASF1722
     /tmp/ccfWI5Jo.s:89265  .debug_str:000000000000a38e .LASF1723
     /tmp/ccfWI5Jo.s:93269  .debug_str:000000000001468a .LASF1724
     /tmp/ccfWI5Jo.s:93267  .debug_str:0000000000014678 .LASF1725
     /tmp/ccfWI5Jo.s:88549  .debug_str:0000000000008523 .LASF1726
     /tmp/ccfWI5Jo.s:85425  .debug_str:000000000000050e .LASF1727
     /tmp/ccfWI5Jo.s:86125  .debug_str:0000000000001fcf .LASF1728
     /tmp/ccfWI5Jo.s:89389  .debug_str:000000000000a811 .LASF1729
     /tmp/ccfWI5Jo.s:93165  .debug_str:0000000000014260 .LASF1730
     /tmp/ccfWI5Jo.s:89313  .debug_str:000000000000a582 .LASF1731
     /tmp/ccfWI5Jo.s:86075  .debug_str:0000000000001dd2 .LASF1732
     /tmp/ccfWI5Jo.s:89535  .debug_str:000000000000ad48 .LASF1733
     /tmp/ccfWI5Jo.s:86079  .debug_str:0000000000001e0b .LASF1734
     /tmp/ccfWI5Jo.s:87799  .debug_str:0000000000006427 .LASF1735
     /tmp/ccfWI5Jo.s:88913  .debug_str:0000000000009471 .LASF1736
     /tmp/ccfWI5Jo.s:90637  .debug_str:000000000000d876 .LASF1737
     /tmp/ccfWI5Jo.s:86083  .debug_str:0000000000001e32 .LASF1738
     /tmp/ccfWI5Jo.s:87405  .debug_str:0000000000005517 .LASF1739
     /tmp/ccfWI5Jo.s:85941  .debug_str:000000000000182f .LASF1740
     /tmp/ccfWI5Jo.s:87409  .debug_str:0000000000005555 .LASF1741
     /tmp/ccfWI5Jo.s:87411  .debug_str:0000000000005573 .LASF1742
     /tmp/ccfWI5Jo.s:87413  .debug_str:0000000000005591 .LASF1743
     /tmp/ccfWI5Jo.s:87671  .debug_str:0000000000005f23 .LASF1744
     /tmp/ccfWI5Jo.s:92449  .debug_str:000000000001248e .LASF1745
     /tmp/ccfWI5Jo.s:92455  .debug_str:00000000000124d2 .LASF1746
     /tmp/ccfWI5Jo.s:92459  .debug_str:0000000000012504 .LASF1747
     /tmp/ccfWI5Jo.s:92463  .debug_str:0000000000012537 .LASF1748
     /tmp/ccfWI5Jo.s:85555  .debug_str:0000000000000a43 .LASF1749
     /tmp/ccfWI5Jo.s:85557  .debug_str:0000000000000a5d .LASF1750
     /tmp/ccfWI5Jo.s:92535  .debug_str:0000000000012815 .LASF1751
     /tmp/ccfWI5Jo.s:85561  .debug_str:0000000000000a9b .LASF1752
     /tmp/ccfWI5Jo.s:85563  .debug_str:0000000000000ab5 .LASF1753
     /tmp/ccfWI5Jo.s:93167  .debug_str:000000000001426f .LASF1754
     /tmp/ccfWI5Jo.s:90321  .debug_str:000000000000cab5 .LASF1755
     /tmp/ccfWI5Jo.s:88915  .debug_str:0000000000009489 .LASF1756
     /tmp/ccfWI5Jo.s:85775  .debug_str:000000000000121c .LASF1757
     /tmp/ccfWI5Jo.s:91553  .debug_str:000000000001003c .LASF1758
     /tmp/ccfWI5Jo.s:93321  .debug_str:0000000000014912 .LASF1759
     /tmp/ccfWI5Jo.s:93323  .debug_str:000000000001492f .LASF1760
     /tmp/ccfWI5Jo.s:93325  .debug_str:000000000001494c .LASF1761
     /tmp/ccfWI5Jo.s:88481  .debug_str:0000000000008197 .LASF1762
     /tmp/ccfWI5Jo.s:88085  .debug_str:000000000000709e .LASF1763
     /tmp/ccfWI5Jo.s:93327  .debug_str:0000000000014969 .LASF1764
     /tmp/ccfWI5Jo.s:86951  .debug_str:00000000000043cd .LASF1765
     /tmp/ccfWI5Jo.s:86953  .debug_str:00000000000043f0 .LASF1766
     /tmp/ccfWI5Jo.s:86955  .debug_str:0000000000004413 .LASF1767
     /tmp/ccfWI5Jo.s:86957  .debug_str:0000000000004436 .LASF1768
     /tmp/ccfWI5Jo.s:86959  .debug_str:0000000000004459 .LASF1769
     /tmp/ccfWI5Jo.s:86585  .debug_str:00000000000033fc .LASF1770
     /tmp/ccfWI5Jo.s:86587  .debug_str:000000000000341e .LASF1771
     /tmp/ccfWI5Jo.s:86589  .debug_str:0000000000003440 .LASF1772
     /tmp/ccfWI5Jo.s:86591  .debug_str:0000000000003462 .LASF1773
     /tmp/ccfWI5Jo.s:86593  .debug_str:0000000000003484 .LASF1774
     /tmp/ccfWI5Jo.s:89247  .debug_str:000000000000a266 .LASF1775
     /tmp/ccfWI5Jo.s:89249  .debug_str:000000000000a285 .LASF1776
     /tmp/ccfWI5Jo.s:88895  .debug_str:0000000000009403 .LASF1777
     /tmp/ccfWI5Jo.s:87385  .debug_str:000000000000542d .LASF1778
     /tmp/ccfWI5Jo.s:89255  .debug_str:000000000000a2cd .LASF1779
     /tmp/ccfWI5Jo.s:93043  .debug_str:0000000000013cc7 .LASF1780
     /tmp/ccfWI5Jo.s:93119  .debug_str:0000000000014081 .LASF1781
     /tmp/ccfWI5Jo.s:88817  .debug_str:0000000000009098 .LASF1782
     /tmp/ccfWI5Jo.s:91381  .debug_str:000000000000f933 .LASF1783
     /tmp/ccfWI5Jo.s:88233  .debug_str:000000000000767a .LASF1784
     /tmp/ccfWI5Jo.s:88757  .debug_str:0000000000008ded .LASF1785
     /tmp/ccfWI5Jo.s:88239  .debug_str:00000000000076c5 .LASF1786
     /tmp/ccfWI5Jo.s:88761  .debug_str:0000000000008e12 .LASF1787
     /tmp/ccfWI5Jo.s:91311  .debug_str:000000000000f624 .LASF1788
     /tmp/ccfWI5Jo.s:91977  .debug_str:000000000001126d .LASF1789
     /tmp/ccfWI5Jo.s:88763  .debug_str:0000000000008e2a .LASF1790
     /tmp/ccfWI5Jo.s:86327  .debug_str:0000000000002892 .LASF1791
     /tmp/ccfWI5Jo.s:86329  .debug_str:00000000000028b0 .LASF1792
     /tmp/ccfWI5Jo.s:86331  .debug_str:00000000000028ce .LASF1793
     /tmp/ccfWI5Jo.s:86335  .debug_str:00000000000028f7 .LASF1794
     /tmp/ccfWI5Jo.s:86339  .debug_str:000000000000293a .LASF1795
     /tmp/ccfWI5Jo.s:90427  .debug_str:000000000000cf59 .LASF1796
     /tmp/ccfWI5Jo.s:90557  .debug_str:000000000000d4f2 .LASF1797
     /tmp/ccfWI5Jo.s:90431  .debug_str:000000000000cf9d .LASF1798
     /tmp/ccfWI5Jo.s:90433  .debug_str:000000000000cfba .LASF1799
     /tmp/ccfWI5Jo.s:90435  .debug_str:000000000000cfd7 .LASF1800
     /tmp/ccfWI5Jo.s:92937  .debug_str:0000000000013853 .LASF1801
     /tmp/ccfWI5Jo.s:88275  .debug_str:000000000000787e .LASF1802
     /tmp/ccfWI5Jo.s:88277  .debug_str:0000000000007898 .LASF1803
     /tmp/ccfWI5Jo.s:88279  .debug_str:00000000000078b2 .LASF1804
     /tmp/ccfWI5Jo.s:88281  .debug_str:00000000000078cc .LASF1805
     /tmp/ccfWI5Jo.s:88873  .debug_str:00000000000092d9 .LASF1806
     /tmp/ccfWI5Jo.s:92293  .debug_str:0000000000011f1e .LASF1807
     /tmp/ccfWI5Jo.s:91313  .debug_str:000000000000f63c .LASF1808
     /tmp/ccfWI5Jo.s:87621  .debug_str:0000000000005cb1 .LASF1809
     /tmp/ccfWI5Jo.s:92701  .debug_str:0000000000012eca .LASF1810
     /tmp/ccfWI5Jo.s:92985  .debug_str:0000000000013a68 .LASF1811
     /tmp/ccfWI5Jo.s:92705  .debug_str:0000000000012ee8 .LASF1812
     /tmp/ccfWI5Jo.s:92707  .debug_str:0000000000012eff .LASF1813
     /tmp/ccfWI5Jo.s:92991  .debug_str:0000000000013a8d .LASF1814
     /tmp/ccfWI5Jo.s:92281  .debug_str:0000000000011e4c .LASF1815
     /tmp/ccfWI5Jo.s:92709  .debug_str:0000000000012f16 .LASF1816
     /tmp/ccfWI5Jo.s:85995  .debug_str:0000000000001a83 .LASF1817
     /tmp/ccfWI5Jo.s:85997  .debug_str:0000000000001aa0 .LASF1818
     /tmp/ccfWI5Jo.s:85999  .debug_str:0000000000001abd .LASF1819
     /tmp/ccfWI5Jo.s:86001  .debug_str:0000000000001ada .LASF1820
     /tmp/ccfWI5Jo.s:86003  .debug_str:0000000000001af7 .LASF1821
     /tmp/ccfWI5Jo.s:92393  .debug_str:0000000000012270 .LASF1822
     /tmp/ccfWI5Jo.s:92395  .debug_str:000000000001228c .LASF1823
     /tmp/ccfWI5Jo.s:92397  .debug_str:00000000000122a8 .LASF1824
     /tmp/ccfWI5Jo.s:92399  .debug_str:00000000000122c4 .LASF1825
     /tmp/ccfWI5Jo.s:92401  .debug_str:00000000000122e0 .LASF1826
     /tmp/ccfWI5Jo.s:90375  .debug_str:000000000000ccc3 .LASF1827
     /tmp/ccfWI5Jo.s:90377  .debug_str:000000000000ccdc .LASF1828
     /tmp/ccfWI5Jo.s:90379  .debug_str:000000000000ccf5 .LASF1829
     /tmp/ccfWI5Jo.s:90381  .debug_str:000000000000cd0e .LASF1830
     /tmp/ccfWI5Jo.s:90383  .debug_str:000000000000cd27 .LASF1831
     /tmp/ccfWI5Jo.s:90371  .debug_str:000000000000cc9e .LASF1832
     /tmp/ccfWI5Jo.s:90827  .debug_str:000000000000e0ec .LASF1833
     /tmp/ccfWI5Jo.s:86933  .debug_str:00000000000042fe .LASF1834
     /tmp/ccfWI5Jo.s:90603  .debug_str:000000000000d6e3 .LASF1835
     /tmp/ccfWI5Jo.s:91039  .debug_str:000000000000ea8e .LASF1836
     /tmp/ccfWI5Jo.s:91041  .debug_str:000000000000eab1 .LASF1837
     /tmp/ccfWI5Jo.s:91219  .debug_str:000000000000f21c .LASF1838
     /tmp/ccfWI5Jo.s:91045  .debug_str:000000000000eadf .LASF1839
     /tmp/ccfWI5Jo.s:91047  .debug_str:000000000000eb02 .LASF1840
     /tmp/ccfWI5Jo.s:90599  .debug_str:000000000000d6b2 .LASF1841
     /tmp/ccfWI5Jo.s:90195  .debug_str:000000000000c530 .LASF1842
     /tmp/ccfWI5Jo.s:87055  .debug_str:000000000000480d .LASF1843
     /tmp/ccfWI5Jo.s:89211  .debug_str:000000000000a0ca .LASF1844
     /tmp/ccfWI5Jo.s:89213  .debug_str:000000000000a0ee .LASF1845
     /tmp/ccfWI5Jo.s:89215  .debug_str:000000000000a112 .LASF1846
     /tmp/ccfWI5Jo.s:91371  .debug_str:000000000000f88d .LASF1847
     /tmp/ccfWI5Jo.s:89219  .debug_str:000000000000a13d .LASF1848
     /tmp/ccfWI5Jo.s:86845  .debug_str:0000000000003f3a .LASF1849
     /tmp/ccfWI5Jo.s:86579  .debug_str:00000000000033b0 .LASF1850
     /tmp/ccfWI5Jo.s:86679  .debug_str:000000000000386a .LASF1851
     /tmp/ccfWI5Jo.s:91703  .debug_str:00000000000106c3 .LASF1852
     /tmp/ccfWI5Jo.s:88655  .debug_str:00000000000089a1 .LASF1853
     /tmp/ccfWI5Jo.s:85735  .debug_str:0000000000001106 .LASF1854
     /tmp/ccfWI5Jo.s:87807  .debug_str:000000000000649d .LASF1855
     /tmp/ccfWI5Jo.s:86231  .debug_str:000000000000247a .LASF1856
     /tmp/ccfWI5Jo.s:86325  .debug_str:000000000000288c .LASF1857
     /tmp/ccfWI5Jo.s:87017  .debug_str:000000000000468c .LASF1858
     /tmp/ccfWI5Jo.s:86053  .debug_str:0000000000001d03 .LASF1859
     /tmp/ccfWI5Jo.s:90451  .debug_str:000000000000d07b .LASF1860
     /tmp/ccfWI5Jo.s:92015  .debug_str:0000000000011459 .LASF1861
     /tmp/ccfWI5Jo.s:88947  .debug_str:00000000000095a7 .LASF1862
     /tmp/ccfWI5Jo.s:92051  .debug_str:0000000000011609 .LASF1863
     /tmp/ccfWI5Jo.s:87855  .debug_str:00000000000066c8 .LASF1864
     /tmp/ccfWI5Jo.s:91567  .debug_str:00000000000100f3 .LASF1865
     /tmp/ccfWI5Jo.s:90861  .debug_str:000000000000e294 .LASF1866
     /tmp/ccfWI5Jo.s:92287  .debug_str:0000000000011ee1 .LASF1867
     /tmp/ccfWI5Jo.s:92485  .debug_str:000000000001261a .LASF1868
     /tmp/ccfWI5Jo.s:88215  .debug_str:00000000000075f2 .LASF1869
     /tmp/ccfWI5Jo.s:87731  .debug_str:0000000000006189 .LASF1870
     /tmp/ccfWI5Jo.s:90453  .debug_str:000000000000d092 .LASF1871
     /tmp/ccfWI5Jo.s:90457  .debug_str:000000000000d0d1 .LASF1872
     /tmp/ccfWI5Jo.s:91599  .debug_str:00000000000102a3 .LASF1873
     /tmp/ccfWI5Jo.s:90461  .debug_str:000000000000d0fa .LASF1874
     /tmp/ccfWI5Jo.s:91281  .debug_str:000000000000f4c7 .LASF1875
     /tmp/ccfWI5Jo.s:92225  .debug_str:0000000000011c2c .LASF1876
     /tmp/ccfWI5Jo.s:85719  .debug_str:0000000000001040 .LASF1877
     /tmp/ccfWI5Jo.s:91283  .debug_str:000000000000f4e3 .LASF1878
     /tmp/ccfWI5Jo.s:87337  .debug_str:000000000000530a .LASF1879
     /tmp/ccfWI5Jo.s:87335  .debug_str:00000000000052ed .LASF1880
     /tmp/ccfWI5Jo.s:88059  .debug_str:0000000000006f7a .LASF1881
     /tmp/ccfWI5Jo.s:88061  .debug_str:0000000000006f97 .LASF1882
     /tmp/ccfWI5Jo.s:88063  .debug_str:0000000000006fb4 .LASF1883
     /tmp/ccfWI5Jo.s:88065  .debug_str:0000000000006fd1 .LASF1884
     /tmp/ccfWI5Jo.s:86741  .debug_str:0000000000003aa6 .LASF1885
     /tmp/ccfWI5Jo.s:91269  .debug_str:000000000000f434 .LASF1886
     /tmp/ccfWI5Jo.s:89085  .debug_str:0000000000009bbd .LASF1887
     /tmp/ccfWI5Jo.s:88393  .debug_str:0000000000007df0 .LASF1888
     /tmp/ccfWI5Jo.s:93275  .debug_str:00000000000146dd .LASF1889
     /tmp/ccfWI5Jo.s:89865  .debug_str:000000000000b88f .LASF1890
     /tmp/ccfWI5Jo.s:91699  .debug_str:0000000000010693 .LASF1891
     /tmp/ccfWI5Jo.s:89041  .debug_str:00000000000099cf .LASF1892
     /tmp/ccfWI5Jo.s:89043  .debug_str:00000000000099eb .LASF1893
     /tmp/ccfWI5Jo.s:89045  .debug_str:0000000000009a07 .LASF1894
     /tmp/ccfWI5Jo.s:89047  .debug_str:0000000000009a23 .LASF1895
     /tmp/ccfWI5Jo.s:86019  .debug_str:0000000000001bac .LASF1896
     /tmp/ccfWI5Jo.s:87657  .debug_str:0000000000005e5e .LASF1897
     /tmp/ccfWI5Jo.s:89049  .debug_str:0000000000009a3f .LASF1898
     /tmp/ccfWI5Jo.s:88777  .debug_str:0000000000008ee5 .LASF1899
     /tmp/ccfWI5Jo.s:86223  .debug_str:000000000000241b .LASF1900
     /tmp/ccfWI5Jo.s:86965  .debug_str:00000000000044b6 .LASF1901
     /tmp/ccfWI5Jo.s:90929  .debug_str:000000000000e5a8 .LASF1902
     /tmp/ccfWI5Jo.s:87465  .debug_str:0000000000005766 .LASF1903
     /tmp/ccfWI5Jo.s:93313  .debug_str:00000000000148a8 .LASF1904
     /tmp/ccfWI5Jo.s:87617  .debug_str:0000000000005c6e .LASF1905
     /tmp/ccfWI5Jo.s:92607  .debug_str:0000000000012ae1 .LASF1906
     /tmp/ccfWI5Jo.s:90577  .debug_str:000000000000d5ce .LASF1907
     /tmp/ccfWI5Jo.s:92835  .debug_str:000000000001349b .LASF1908
     /tmp/ccfWI5Jo.s:90985  .debug_str:000000000000e7ff .LASF1909
     /tmp/ccfWI5Jo.s:86425  .debug_str:0000000000002d5c .LASF1910
     /tmp/ccfWI5Jo.s:85361  .debug_str:000000000000023c .LASF1911
     /tmp/ccfWI5Jo.s:88893  .debug_str:00000000000093f0 .LASF1912
     /tmp/ccfWI5Jo.s:89641  .debug_str:000000000000b0ec .LASF1913
     /tmp/ccfWI5Jo.s:91983  .debug_str:00000000000112be .LASF1914
     /tmp/ccfWI5Jo.s:91489  .debug_str:000000000000fdf7 .LASF1915
     /tmp/ccfWI5Jo.s:88101  .debug_str:0000000000007196 .LASF1916
     /tmp/ccfWI5Jo.s:89177  .debug_str:0000000000009f95 .LASF1917
     /tmp/ccfWI5Jo.s:91383  .debug_str:000000000000f96a .LASF1918
     /tmp/ccfWI5Jo.s:91139  .debug_str:000000000000eecb .LASF1919
     /tmp/ccfWI5Jo.s:87467  .debug_str:0000000000005778 .LASF1920
     /tmp/ccfWI5Jo.s:86963  .debug_str:00000000000044a9 .LASF1921
     /tmp/ccfWI5Jo.s:87417  .debug_str:00000000000055cb .LASF1922
     /tmp/ccfWI5Jo.s:90843  .debug_str:000000000000e1da .LASF1923
     /tmp/ccfWI5Jo.s:88365  .debug_str:0000000000007c3f .LASF1924
     /tmp/ccfWI5Jo.s:92869  .debug_str:00000000000135c4 .LASF1925
     /tmp/ccfWI5Jo.s:91353  .debug_str:000000000000f802 .LASF1926
     /tmp/ccfWI5Jo.s:87127  .debug_str:0000000000004b62 .LASF1927
     /tmp/ccfWI5Jo.s:91915  .debug_str:0000000000010f5f .LASF1928
     /tmp/ccfWI5Jo.s:86941  .debug_str:000000000000435d .LASF1929
     /tmp/ccfWI5Jo.s:89901  .debug_str:000000000000ba1f .LASF1930
     /tmp/ccfWI5Jo.s:91919  .debug_str:0000000000010f98 .LASF1931
     /tmp/ccfWI5Jo.s:92199  .debug_str:0000000000011b14 .LASF1932
     /tmp/ccfWI5Jo.s:86187  .debug_str:00000000000022a8 .LASF1933
     /tmp/ccfWI5Jo.s:89669  .debug_str:000000000000b1ee .LASF1934
     /tmp/ccfWI5Jo.s:92699  .debug_str:0000000000012ebf .LASF1935
     /tmp/ccfWI5Jo.s:87279  .debug_str:00000000000050d1 .LASF1936
     /tmp/ccfWI5Jo.s:90505  .debug_str:000000000000d2b9 .LASF1937
     /tmp/ccfWI5Jo.s:86509  .debug_str:00000000000030ef .LASF1938
     /tmp/ccfWI5Jo.s:91579  .debug_str:000000000001019a .LASF1939
     /tmp/ccfWI5Jo.s:87283  .debug_str:00000000000050f9 .LASF1940
     /tmp/ccfWI5Jo.s:88427  .debug_str:0000000000007f7d .LASF1941
     /tmp/ccfWI5Jo.s:88075  .debug_str:0000000000007048 .LASF1942
     /tmp/ccfWI5Jo.s:86243  .debug_str:0000000000002510 .LASF1943
     /tmp/ccfWI5Jo.s:86889  .debug_str:000000000000413c .LASF1944
     /tmp/ccfWI5Jo.s:86525  .debug_str:000000000000318e .LASF1945
     /tmp/ccfWI5Jo.s:91197  .debug_str:000000000000f127 .LASF1946
     /tmp/ccfWI5Jo.s:86731  .debug_str:0000000000003a33 .LASF1947
     /tmp/ccfWI5Jo.s:91193  .debug_str:000000000000f0f5 .LASF1948
     /tmp/ccfWI5Jo.s:86729  .debug_str:0000000000003a1a .LASF1949
     /tmp/ccfWI5Jo.s:90597  .debug_str:000000000000d6a7 .LASF1950
     /tmp/ccfWI5Jo.s:89057  .debug_str:0000000000009a9b .LASF1951
     /tmp/ccfWI5Jo.s:92539  .debug_str:000000000001285e .LASF1952
     /tmp/ccfWI5Jo.s:85977  .debug_str:00000000000019cb .LASF1953
     /tmp/ccfWI5Jo.s:90285  .debug_str:000000000000c903 .LASF1954
     /tmp/ccfWI5Jo.s:90507  .debug_str:000000000000d2c4 .LASF1955
     /tmp/ccfWI5Jo.s:87827  .debug_str:000000000000656d .LASF1956
     /tmp/ccfWI5Jo.s:88871  .debug_str:00000000000092cb .LASF1957
     /tmp/ccfWI5Jo.s:89241  .debug_str:000000000000a23e .LASF1958
     /tmp/ccfWI5Jo.s:89461  .debug_str:000000000000ab08 .LASF1959
     /tmp/ccfWI5Jo.s:87701  .debug_str:0000000000006019 .LASF1960
     /tmp/ccfWI5Jo.s:89025  .debug_str:0000000000009915 .LASF1961
     /tmp/ccfWI5Jo.s:92151  .debug_str:0000000000011984 .LASF1962
     /tmp/ccfWI5Jo.s:89595  .debug_str:000000000000af67 .LASF1963
     /tmp/ccfWI5Jo.s:90103  .debug_str:000000000000c10f .LASF1964
     /tmp/ccfWI5Jo.s:92613  .debug_str:0000000000012b2e .LASF1965
     /tmp/ccfWI5Jo.s:92477  .debug_str:00000000000125d0 .LASF1966
     /tmp/ccfWI5Jo.s:89973  .debug_str:000000000000bc4d .LASF1967
     /tmp/ccfWI5Jo.s:88751  .debug_str:0000000000008dae .LASF1968
     /tmp/ccfWI5Jo.s:85485  .debug_str:0000000000000798 .LASF1969
     /tmp/ccfWI5Jo.s:91107  .debug_str:000000000000edb0 .LASF1970
     /tmp/ccfWI5Jo.s:86423  .debug_str:0000000000002d4b .LASF1971
     /tmp/ccfWI5Jo.s:86931  .debug_str:00000000000042eb .LASF1972
     /tmp/ccfWI5Jo.s:89649  .debug_str:000000000000b12f .LASF1973
     /tmp/ccfWI5Jo.s:92457  .debug_str:00000000000124ef .LASF1974
     /tmp/ccfWI5Jo.s:89061  .debug_str:0000000000009ace .LASF1975
     /tmp/ccfWI5Jo.s:85963  .debug_str:00000000000018ff .LASF1976
     /tmp/ccfWI5Jo.s:91451  .debug_str:000000000000fc7a .LASF1977
     /tmp/ccfWI5Jo.s:88887  .debug_str:00000000000093c6 .LASF1978
     /tmp/ccfWI5Jo.s:92259  .debug_str:0000000000011d3d .LASF1979
     /tmp/ccfWI5Jo.s:91935  .debug_str:000000000001102d .LASF1980
     /tmp/ccfWI5Jo.s:88175  .debug_str:0000000000007494 .LASF1981
     /tmp/ccfWI5Jo.s:88325  .debug_str:0000000000007a86 .LASF1982
     /tmp/ccfWI5Jo.s:91115  .debug_str:000000000000edf3 .LASF1983
     /tmp/ccfWI5Jo.s:92927  .debug_str:00000000000137ee .LASF1984
     /tmp/ccfWI5Jo.s:90469  .debug_str:000000000000d159 .LASF1985
     /tmp/ccfWI5Jo.s:88869  .debug_str:00000000000092ba .LASF1986
     /tmp/ccfWI5Jo.s:86087  .debug_str:0000000000001e6a .LASF1987
     /tmp/ccfWI5Jo.s:87565  .debug_str:0000000000005ad9 .LASF1988
     /tmp/ccfWI5Jo.s:88205  .debug_str:0000000000007587 .LASF1989
     /tmp/ccfWI5Jo.s:90587  .debug_str:000000000000d645 .LASF1990
     /tmp/ccfWI5Jo.s:90107  .debug_str:000000000000c144 .LASF1991
     /tmp/ccfWI5Jo.s:86647  .debug_str:000000000000368d .LASF1992
     /tmp/ccfWI5Jo.s:88715  .debug_str:0000000000008bfd .LASF1993
     /tmp/ccfWI5Jo.s:88567  .debug_str:00000000000085b2 .LASF1994
     /tmp/ccfWI5Jo.s:88479  .debug_str:0000000000008184 .LASF1995
     /tmp/ccfWI5Jo.s:87775  .debug_str:0000000000006303 .LASF1996
     /tmp/ccfWI5Jo.s:89325  .debug_str:000000000000a611 .LASF1997
     /tmp/ccfWI5Jo.s:88637  .debug_str:000000000000889a .LASF1998
     /tmp/ccfWI5Jo.s:87921  .debug_str:00000000000069c2 .LASF1999
     /tmp/ccfWI5Jo.s:91099  .debug_str:000000000000ed72 .LASF2000
     /tmp/ccfWI5Jo.s:89895  .debug_str:000000000000b9ba .LASF2001
     /tmp/ccfWI5Jo.s:86599  .debug_str:00000000000034d0 .LASF2002
     /tmp/ccfWI5Jo.s:93023  .debug_str:0000000000013c0a .LASF2003
     /tmp/ccfWI5Jo.s:88857  .debug_str:000000000000920d .LASF2004
     /tmp/ccfWI5Jo.s:88459  .debug_str:00000000000080d2 .LASF2005
     /tmp/ccfWI5Jo.s:85953  .debug_str:00000000000018a9 .LASF2006
     /tmp/ccfWI5Jo.s:90589  .debug_str:000000000000d64e .LASF2007
     /tmp/ccfWI5Jo.s:85619  .debug_str:0000000000000c9f .LASF2008
     /tmp/ccfWI5Jo.s:90369  .debug_str:000000000000cc87 .LASF2009
     /tmp/ccfWI5Jo.s:85615  .debug_str:0000000000000c77 .LASF2010
     /tmp/ccfWI5Jo.s:92595  .debug_str:0000000000012a99 .LASF2011
     /tmp/ccfWI5Jo.s:87785  .debug_str:0000000000006382 .LASF2012
     /tmp/ccfWI5Jo.s:89987  .debug_str:000000000000bca5 .LASF2013
     /tmp/ccfWI5Jo.s:85589  .debug_str:0000000000000b35 .LASF2014
     /tmp/ccfWI5Jo.s:86807  .debug_str:0000000000003d3b .LASF2015
     /tmp/ccfWI5Jo.s:89843  .debug_str:000000000000b831 .LASF2016
     /tmp/ccfWI5Jo.s:88671  .debug_str:0000000000008a70 .LASF2017
     /tmp/ccfWI5Jo.s:91933  .debug_str:000000000001100a .LASF2018
     /tmp/ccfWI5Jo.s:89783  .debug_str:000000000000b5e2 .LASF2019
     /tmp/ccfWI5Jo.s:88021  .debug_str:0000000000006de2 .LASF2020
     /tmp/ccfWI5Jo.s:90345  .debug_str:000000000000cb96 .LASF2021
     /tmp/ccfWI5Jo.s:86681  .debug_str:0000000000003880 .LASF2022
     /tmp/ccfWI5Jo.s:88553  .debug_str:000000000000854b .LASF2023
     /tmp/ccfWI5Jo.s:86563  .debug_str:0000000000003331 .LASF2024
     /tmp/ccfWI5Jo.s:85957  .debug_str:00000000000018bb .LASF2025
     /tmp/ccfWI5Jo.s:86979  .debug_str:0000000000004555 .LASF2026
     /tmp/ccfWI5Jo.s:86225  .debug_str:000000000000244c .LASF2027
     /tmp/ccfWI5Jo.s:91001  .debug_str:000000000000e8c9 .LASF2028
     /tmp/ccfWI5Jo.s:90901  .debug_str:000000000000e48d .LASF2029
     /tmp/ccfWI5Jo.s:88387  .debug_str:0000000000007db3 .LASF2030
     /tmp/ccfWI5Jo.s:89907  .debug_str:000000000000ba4a .LASF2031
     /tmp/ccfWI5Jo.s:85489  .debug_str:00000000000007b6 .LASF2032
     /tmp/ccfWI5Jo.s:89603  .debug_str:000000000000afd2 .LASF2033
     /tmp/ccfWI5Jo.s:86265  .debug_str:0000000000002603 .LASF2034
     /tmp/ccfWI5Jo.s:91035  .debug_str:000000000000ea59 .LASF2035
     /tmp/ccfWI5Jo.s:90405  .debug_str:000000000000ce1c .LASF2036
     /tmp/ccfWI5Jo.s:89655  .debug_str:000000000000b15f .LASF2037
     /tmp/ccfWI5Jo.s:88949  .debug_str:00000000000095b1 .LASF2038
     /tmp/ccfWI5Jo.s:86881  .debug_str:00000000000040cb .LASF2039
     /tmp/ccfWI5Jo.s:93205  .debug_str:000000000001444e .LASF2040
     /tmp/ccfWI5Jo.s:85873  .debug_str:0000000000001614 .LASF2041
     /tmp/ccfWI5Jo.s:90657  .debug_str:000000000000d9a6 .LASF2042
     /tmp/ccfWI5Jo.s:93137  .debug_str:0000000000014126 .LASF2043
     /tmp/ccfWI5Jo.s:92355  .debug_str:00000000000120e3 .LASF2044
     /tmp/ccfWI5Jo.s:88109  .debug_str:00000000000071c0 .LASF2045
     /tmp/ccfWI5Jo.s:88491  .debug_str:00000000000082bb .LASF2046
     /tmp/ccfWI5Jo.s:90467  .debug_str:000000000000d146 .LASF2047
     /tmp/ccfWI5Jo.s:92571  .debug_str:0000000000012998 .LASF2048
     /tmp/ccfWI5Jo.s:92331  .debug_str:000000000001201f .LASF2049
     /tmp/ccfWI5Jo.s:87287  .debug_str:0000000000005137 .LASF2050
     /tmp/ccfWI5Jo.s:90187  .debug_str:000000000000c4e3 .LASF2051
     /tmp/ccfWI5Jo.s:88359  .debug_str:0000000000007c02 .LASF2052
     /tmp/ccfWI5Jo.s:89609  .debug_str:000000000000b023 .LASF2053
     /tmp/ccfWI5Jo.s:90041  .debug_str:000000000000becc .LASF2054
     /tmp/ccfWI5Jo.s:89335  .debug_str:000000000000a661 .LASF2055
     /tmp/ccfWI5Jo.s:85853  .debug_str:0000000000001557 .LASF2056
     /tmp/ccfWI5Jo.s:87583  .debug_str:0000000000005b94 .LASF2057
     /tmp/ccfWI5Jo.s:91031  .debug_str:000000000000ea26 .LASF2058
     /tmp/ccfWI5Jo.s:89155  .debug_str:0000000000009eef .LASF2059
     /tmp/ccfWI5Jo.s:85453  .debug_str:000000000000061a .LASF2060
     /tmp/ccfWI5Jo.s:86517  .debug_str:0000000000003145 .LASF2061
     /tmp/ccfWI5Jo.s:89869  .debug_str:000000000000b8bd .LASF2062
     /tmp/ccfWI5Jo.s:86689  .debug_str:00000000000038cc .LASF2063
     /tmp/ccfWI5Jo.s:92359  .debug_str:00000000000120fa .LASF2064
     /tmp/ccfWI5Jo.s:86693  .debug_str:00000000000038e1 .LASF2065
     /tmp/ccfWI5Jo.s:92361  .debug_str:0000000000012108 .LASF2066
     /tmp/ccfWI5Jo.s:86697  .debug_str:00000000000038fa .LASF2067
     /tmp/ccfWI5Jo.s:86699  .debug_str:0000000000003908 .LASF2068
     /tmp/ccfWI5Jo.s:86701  .debug_str:0000000000003916 .LASF2069
     /tmp/ccfWI5Jo.s:86703  .debug_str:0000000000003924 .LASF2070
     /tmp/ccfWI5Jo.s:86705  .debug_str:0000000000003932 .LASF2071
     /tmp/ccfWI5Jo.s:92557  .debug_str:00000000000128fa .LASF2072
     /tmp/ccfWI5Jo.s:91863  .debug_str:0000000000010d17 .LASF2073
     /tmp/ccfWI5Jo.s:88153  .debug_str:00000000000073b7 .LASF2074
     /tmp/ccfWI5Jo.s:91027  .debug_str:000000000000e9f3 .LASF2075
     /tmp/ccfWI5Jo.s:89619  .debug_str:000000000000b08a .LASF2076
     /tmp/ccfWI5Jo.s:93111  .debug_str:0000000000014030 .LASF2077
     /tmp/ccfWI5Jo.s:93181  .debug_str:000000000001430b .LASF2078
     /tmp/ccfWI5Jo.s:90853  .debug_str:000000000000e24e .LASF2079
     /tmp/ccfWI5Jo.s:89667  .debug_str:000000000000b1de .LASF2080
     /tmp/ccfWI5Jo.s:87323  .debug_str:000000000000528f .LASF2081
     /tmp/ccfWI5Jo.s:93273  .debug_str:00000000000146be .LASF2082
     /tmp/ccfWI5Jo.s:92255  .debug_str:0000000000011d07 .LASF2083
     /tmp/ccfWI5Jo.s:91945  .debug_str:00000000000110b2 .LASF2084
     /tmp/ccfWI5Jo.s:88885  .debug_str:00000000000093a6 .LASF2085
     /tmp/ccfWI5Jo.s:88255  .debug_str:000000000000777b .LASF2086
     /tmp/ccfWI5Jo.s:89453  .debug_str:000000000000aa6e .LASF2087
     /tmp/ccfWI5Jo.s:90133  .debug_str:000000000000c26e .LASF2088
     /tmp/ccfWI5Jo.s:86349  .debug_str:00000000000029f4 .LASF2089
     /tmp/ccfWI5Jo.s:86021  .debug_str:0000000000001bc2 .LASF2090
     /tmp/ccfWI5Jo.s:90137  .debug_str:000000000000c28c .LASF2091
     /tmp/ccfWI5Jo.s:91229  .debug_str:000000000000f2ba .LASF2092
     /tmp/ccfWI5Jo.s:89323  .debug_str:000000000000a5ea .LASF2093
     /tmp/ccfWI5Jo.s:91999  .debug_str:000000000001139c .LASF2094
     /tmp/ccfWI5Jo.s:91365  .debug_str:000000000000f85e .LASF2095
     /tmp/ccfWI5Jo.s:90361  .debug_str:000000000000cc13 .LASF2096
     /tmp/ccfWI5Jo.s:92451  .debug_str:00000000000124ab .LASF2097
     /tmp/ccfWI5Jo.s:88389  .debug_str:0000000000007dcc .LASF2098
     /tmp/ccfWI5Jo.s:85403  .debug_str:000000000000044a .LASF2099
     /tmp/ccfWI5Jo.s:92003  .debug_str:00000000000113d6 .LASF2100
     /tmp/ccfWI5Jo.s:88391  .debug_str:0000000000007dde .LASF2101
     /tmp/ccfWI5Jo.s:88749  .debug_str:0000000000008d88 .LASF2102
     /tmp/ccfWI5Jo.s:92005  .debug_str:00000000000113e8 .LASF2103
     /tmp/ccfWI5Jo.s:91369  .debug_str:000000000000f87b .LASF2104
     /tmp/ccfWI5Jo.s:92045  .debug_str:00000000000115a3 .LASF2105
     /tmp/ccfWI5Jo.s:85861  .debug_str:0000000000001590 .LASF2106
     /tmp/ccfWI5Jo.s:92877  .debug_str:0000000000013616 .LASF2107
     /tmp/ccfWI5Jo.s:90105  .debug_str:000000000000c11e .LASF2108
     /tmp/ccfWI5Jo.s:88593  .debug_str:0000000000008702 .LASF2109
     /tmp/ccfWI5Jo.s:93039  .debug_str:0000000000013ca3 .LASF2110
     /tmp/ccfWI5Jo.s:90989  .debug_str:000000000000e817 .LASF2111
     /tmp/ccfWI5Jo.s:88595  .debug_str:0000000000008714 .LASF2112
     /tmp/ccfWI5Jo.s:93041  .debug_str:0000000000013cb5 .LASF2113
     /tmp/ccfWI5Jo.s:88147  .debug_str:0000000000007378 .LASF2114
     /tmp/ccfWI5Jo.s:93213  .debug_str:00000000000144a5 .LASF2115
     /tmp/ccfWI5Jo.s:92409  .debug_str:0000000000012330 .LASF2116
     /tmp/ccfWI5Jo.s:87703  .debug_str:0000000000006022 .LASF2117
     /tmp/ccfWI5Jo.s:89719  .debug_str:000000000000b36b .LASF2118
     /tmp/ccfWI5Jo.s:91531  .debug_str:000000000000ff6b .LASF2119
     /tmp/ccfWI5Jo.s:88645  .debug_str:00000000000088ed .LASF2120
     /tmp/ccfWI5Jo.s:90313  .debug_str:000000000000ca5e .LASF2121
     /tmp/ccfWI5Jo.s:91079  .debug_str:000000000000ecb1 .LASF2122
     /tmp/ccfWI5Jo.s:90753  .debug_str:000000000000ddcd .LASF2123
     /tmp/ccfWI5Jo.s:89299  .debug_str:000000000000a4b8 .LASF2124
     /tmp/ccfWI5Jo.s:85703  .debug_str:0000000000000fee .LASF2125
     /tmp/ccfWI5Jo.s:89289  .debug_str:000000000000a43e .LASF2126
     /tmp/ccfWI5Jo.s:88775  .debug_str:0000000000008ed9 .LASF2127
     /tmp/ccfWI5Jo.s:88067  .debug_str:0000000000006fee .LASF2128
     /tmp/ccfWI5Jo.s:86241  .debug_str:00000000000024f0 .LASF2129
     /tmp/ccfWI5Jo.s:89203  .debug_str:000000000000a080 .LASF2130
     /tmp/ccfWI5Jo.s:92931  .debug_str:000000000001381b .LASF2131
     /tmp/ccfWI5Jo.s:89555  .debug_str:000000000000adfe .LASF2132
     /tmp/ccfWI5Jo.s:89209  .debug_str:000000000000a0be .LASF2133
     /tmp/ccfWI5Jo.s:92921  .debug_str:00000000000137b5 .LASF2134
     /tmp/ccfWI5Jo.s:91637  .debug_str:0000000000010421 .LASF2135
     /tmp/ccfWI5Jo.s:91465  .debug_str:000000000000fd06 .LASF2136
     /tmp/ccfWI5Jo.s:87013  .debug_str:0000000000004672 .LASF2137
     /tmp/ccfWI5Jo.s:88073  .debug_str:0000000000007028 .LASF2138
     /tmp/ccfWI5Jo.s:89293  .debug_str:000000000000a470 .LASF2139
     /tmp/ccfWI5Jo.s:92007  .debug_str:00000000000113fa .LASF2140
     /tmp/ccfWI5Jo.s:88917  .debug_str:00000000000094a1 .LASF2141
     /tmp/ccfWI5Jo.s:88975  .debug_str:0000000000009693 .LASF2142
     /tmp/ccfWI5Jo.s:89433  .debug_str:000000000000a970 .LASF2143
     /tmp/ccfWI5Jo.s:87779  .debug_str:0000000000006324 .LASF2144
     /tmp/ccfWI5Jo.s:86777  .debug_str:0000000000003c0b .LASF2145
     /tmp/ccfWI5Jo.s:93087  .debug_str:0000000000013ec8 .LASF2146
     /tmp/ccfWI5Jo.s:91693  .debug_str:0000000000010652 .LASF2147
     /tmp/ccfWI5Jo.s:86607  .debug_str:0000000000003529 .LASF2148
     /tmp/ccfWI5Jo.s:87589  .debug_str:0000000000005bd8 .LASF2149
     /tmp/ccfWI5Jo.s:87729  .debug_str:0000000000006166 .LASF2150
     /tmp/ccfWI5Jo.s:91113  .debug_str:000000000000eddb .LASF2151
     /tmp/ccfWI5Jo.s:87765  .debug_str:000000000000628e .LASF2152
     /tmp/ccfWI5Jo.s:91201  .debug_str:000000000000f14c .LASF2153
     /tmp/ccfWI5Jo.s:93161  .debug_str:000000000001423c .LASF2154
     /tmp/ccfWI5Jo.s:87909  .debug_str:0000000000006948 .LASF2155
     /tmp/ccfWI5Jo.s:89519  .debug_str:000000000000ac8c .LASF2156
     /tmp/ccfWI5Jo.s:89097  .debug_str:0000000000009c3d .LASF2157
     /tmp/ccfWI5Jo.s:87651  .debug_str:0000000000005e13 .LASF2158
     /tmp/ccfWI5Jo.s:91461  .debug_str:000000000000fcd1 .LASF2159
     /tmp/ccfWI5Jo.s:92117  .debug_str:0000000000011814 .LASF2160
     /tmp/ccfWI5Jo.s:86189  .debug_str:00000000000022b8 .LASF2161
     /tmp/ccfWI5Jo.s:87285  .debug_str:000000000000510d .LASF2162
     /tmp/ccfWI5Jo.s:91145  .debug_str:000000000000ef0b .LASF2163
     /tmp/ccfWI5Jo.s:92779  .debug_str:000000000001320b .LASF2164
     /tmp/ccfWI5Jo.s:87433  .debug_str:0000000000005680 .LASF2165
     /tmp/ccfWI5Jo.s:86005  .debug_str:0000000000001b14 .LASF2166
     /tmp/ccfWI5Jo.s:87901  .debug_str:00000000000068fd .LASF2167
     /tmp/ccfWI5Jo.s:86879  .debug_str:000000000000409f .LASF2168
     /tmp/ccfWI5Jo.s:87095  .debug_str:00000000000049e6 .LASF2169
     /tmp/ccfWI5Jo.s:90601  .debug_str:000000000000d6ce .LASF2170
     /tmp/ccfWI5Jo.s:87661  .debug_str:0000000000005e97 .LASF2171
     /tmp/ccfWI5Jo.s:91751  .debug_str:00000000000108d8 .LASF2172
     /tmp/ccfWI5Jo.s:91739  .debug_str:0000000000010850 .LASF2173
     /tmp/ccfWI5Jo.s:86397  .debug_str:0000000000002c52 .LASF2174
     /tmp/ccfWI5Jo.s:86367  .debug_str:0000000000002b29 .LASF2175
     /tmp/ccfWI5Jo.s:85451  .debug_str:000000000000060a .LASF2176
     /tmp/ccfWI5Jo.s:92653  .debug_str:0000000000012d29 .LASF2177
     /tmp/ccfWI5Jo.s:89903  .debug_str:000000000000ba2a .LASF2178
     /tmp/ccfWI5Jo.s:91877  .debug_str:0000000000010dce .LASF2179
     /tmp/ccfWI5Jo.s:91993  .debug_str:000000000001134b .LASF2180
     /tmp/ccfWI5Jo.s:92623  .debug_str:0000000000012bb1 .LASF2181
     /tmp/ccfWI5Jo.s:88403  .debug_str:0000000000007e6e .LASF2182
     /tmp/ccfWI5Jo.s:88283  .debug_str:00000000000078e6 .LASF2183
     /tmp/ccfWI5Jo.s:88001  .debug_str:0000000000006cdf .LASF2184
     /tmp/ccfWI5Jo.s:92669  .debug_str:0000000000012db1 .LASF2185
     /tmp/ccfWI5Jo.s:93069  .debug_str:0000000000013e03 .LASF2186
     /tmp/ccfWI5Jo.s:91595  .debug_str:0000000000010270 .LASF2187
     /tmp/ccfWI5Jo.s:90289  .debug_str:000000000000c92a .LASF2188
     /tmp/ccfWI5Jo.s:92649  .debug_str:0000000000012cf5 .LASF2189
     /tmp/ccfWI5Jo.s:88981  .debug_str:00000000000096db .LASF2190
     /tmp/ccfWI5Jo.s:92761  .debug_str:0000000000013126 .LASF2191
     /tmp/ccfWI5Jo.s:90945  .debug_str:000000000000e62f .LASF2192
     /tmp/ccfWI5Jo.s:87229  .debug_str:0000000000004f30 .LASF2193
     /tmp/ccfWI5Jo.s:89065  .debug_str:0000000000009ae1 .LASF2194
     /tmp/ccfWI5Jo.s:86369  .debug_str:0000000000002b39 .LASF2195
     /tmp/ccfWI5Jo.s:90141  .debug_str:000000000000c2b7 .LASF2196
     /tmp/ccfWI5Jo.s:92303  .debug_str:0000000000011f75 .LASF2197
     /tmp/ccfWI5Jo.s:87513  .debug_str:0000000000005932 .LASF2198
     /tmp/ccfWI5Jo.s:87001  .debug_str:000000000000461c .LASF2199
     /tmp/ccfWI5Jo.s:88461  .debug_str:00000000000080e2 .LASF2200
     /tmp/ccfWI5Jo.s:92217  .debug_str:0000000000011bdf .LASF2201
     /tmp/ccfWI5Jo.s:92879  .debug_str:0000000000013628 .LASF2202
     /tmp/ccfWI5Jo.s:88961  .debug_str:0000000000009614 .LASF2203
     /tmp/ccfWI5Jo.s:92567  .debug_str:0000000000012964 .LASF2204
     /tmp/ccfWI5Jo.s:88473  .debug_str:000000000000815c .LASF2205
     /tmp/ccfWI5Jo.s:91307  .debug_str:000000000000f600 .LASF2206
     /tmp/ccfWI5Jo.s:90715  .debug_str:000000000000dc9f .LASF2207
     /tmp/ccfWI5Jo.s:91375  .debug_str:000000000000f8d4 .LASF2208
     /tmp/ccfWI5Jo.s:91033  .debug_str:000000000000ea4b .LASF2209
     /tmp/ccfWI5Jo.s:93271  .debug_str:000000000001469c .LASF2210
     /tmp/ccfWI5Jo.s:86487  .debug_str:0000000000002fe4 .LASF2211
     /tmp/ccfWI5Jo.s:90491  .debug_str:000000000000d232 .LASF2212
     /tmp/ccfWI5Jo.s:93139  .debug_str:0000000000014133 .LASF2213
     /tmp/ccfWI5Jo.s:89547  .debug_str:000000000000ada6 .LASF2214
     /tmp/ccfWI5Jo.s:93077  .debug_str:0000000000013e93 .LASF2215
     /tmp/ccfWI5Jo.s:87089  .debug_str:0000000000004974 .LASF2216
     /tmp/ccfWI5Jo.s:89657  .debug_str:000000000000b173 .LASF2217
     /tmp/ccfWI5Jo.s:86549  .debug_str:00000000000032b4 .LASF2218
     /tmp/ccfWI5Jo.s:86819  .debug_str:0000000000003de4 .LASF2219
     /tmp/ccfWI5Jo.s:87813  .debug_str:00000000000064dd .LASF2220
     /tmp/ccfWI5Jo.s:92961  .debug_str:0000000000013968 .LASF2221
     /tmp/ccfWI5Jo.s:85865  .debug_str:00000000000015af .LASF2222
     /tmp/ccfWI5Jo.s:88197  .debug_str:0000000000007503 .LASF2223
     /tmp/ccfWI5Jo.s:92609  .debug_str:0000000000012b04 .LASF2224
     /tmp/ccfWI5Jo.s:85733  .debug_str:00000000000010de .LASF2225
     /tmp/ccfWI5Jo.s:92561  .debug_str:0000000000012930 .LASF2226
     /tmp/ccfWI5Jo.s:89145  .debug_str:0000000000009e8f .LASF2227
     /tmp/ccfWI5Jo.s:88513  .debug_str:000000000000836d .LASF2228
     /tmp/ccfWI5Jo.s:85507  .debug_str:000000000000087b .LASF2229
     /tmp/ccfWI5Jo.s:89157  .debug_str:0000000000009ef9 .LASF2230
     /tmp/ccfWI5Jo.s:89007  .debug_str:00000000000097f9 .LASF2231
     /tmp/ccfWI5Jo.s:85499  .debug_str:0000000000000829 .LASF2232
     /tmp/ccfWI5Jo.s:90275  .debug_str:000000000000c8af .LASF2233
     /tmp/ccfWI5Jo.s:90311  .debug_str:000000000000ca40 .LASF2234
     /tmp/ccfWI5Jo.s:85463  .debug_str:0000000000000692 .LASF2235
     /tmp/ccfWI5Jo.s:92185  .debug_str:0000000000011a8e .LASF2236
     /tmp/ccfWI5Jo.s:85943  .debug_str:000000000000184d .LASF2237
     /tmp/ccfWI5Jo.s:85593  .debug_str:0000000000000b74 .LASF2238
     /tmp/ccfWI5Jo.s:90051  .debug_str:000000000000bf5b .LASF2239
     /tmp/ccfWI5Jo.s:89263  .debug_str:000000000000a365 .LASF2240
     /tmp/ccfWI5Jo.s:90807  .debug_str:000000000000e02d .LASF2241
     /tmp/ccfWI5Jo.s:87213  .debug_str:0000000000004e7e .LASF2242
     /tmp/ccfWI5Jo.s:89009  .debug_str:0000000000009817 .LASF2243
     /tmp/ccfWI5Jo.s:86255  .debug_str:00000000000025a8 .LASF2244
     /tmp/ccfWI5Jo.s:89975  .debug_str:000000000000bc62 .LASF2245
     /tmp/ccfWI5Jo.s:91003  .debug_str:000000000000e8e3 .LASF2246
     /tmp/ccfWI5Jo.s:86251  .debug_str:0000000000002594 .LASF2247
     /tmp/ccfWI5Jo.s:92055  .debug_str:0000000000011628 .LASF2248
     /tmp/ccfWI5Jo.s:92201  .debug_str:0000000000011b1f .LASF2249
     /tmp/ccfWI5Jo.s:92383  .debug_str:00000000000121ee .LASF2250
     /tmp/ccfWI5Jo.s:88931  .debug_str:0000000000009520 .LASF2251
     /tmp/ccfWI5Jo.s:92751  .debug_str:00000000000130c0 .LASF2252
     /tmp/ccfWI5Jo.s:93355  .debug_str:0000000000014a7b .LASF2253
     /tmp/ccfWI5Jo.s:88925  .debug_str:0000000000009505 .LASF2254
     /tmp/ccfWI5Jo.s:90417  .debug_str:000000000000ceda .LASF2255
     /tmp/ccfWI5Jo.s:88983  .debug_str:00000000000096ec .LASF2256
     /tmp/ccfWI5Jo.s:91213  .debug_str:000000000000f1ed .LASF2257
     /tmp/ccfWI5Jo.s:90871  .debug_str:000000000000e325 .LASF2258
     /tmp/ccfWI5Jo.s:87961  .debug_str:0000000000006b5b .LASF2259
     /tmp/ccfWI5Jo.s:91237  .debug_str:000000000000f306 .LASF2260
     /tmp/ccfWI5Jo.s:86491  .debug_str:0000000000003010 .LASF2261
     /tmp/ccfWI5Jo.s:86047  .debug_str:0000000000001ccf .LASF2262
     /tmp/ccfWI5Jo.s:85395  .debug_str:00000000000003db .LASF2263
     /tmp/ccfWI5Jo.s:88721  .debug_str:0000000000008c62 .LASF2264
     /tmp/ccfWI5Jo.s:91615  .debug_str:000000000001035e .LASF2265
     /tmp/ccfWI5Jo.s:92863  .debug_str:00000000000135a3 .LASF2266
     /tmp/ccfWI5Jo.s:93103  .debug_str:0000000000013fdf .LASF2267
     /tmp/ccfWI5Jo.s:91617  .debug_str:0000000000010367 .LASF2268
     /tmp/ccfWI5Jo.s:92865  .debug_str:00000000000135ac .LASF2269
     /tmp/ccfWI5Jo.s:90619  .debug_str:000000000000d7c6 .LASF2270
     /tmp/ccfWI5Jo.s:91621  .debug_str:0000000000010379 .LASF2271
     /tmp/ccfWI5Jo.s:86163  .debug_str:000000000000216b .LASF2272
     /tmp/ccfWI5Jo.s:86747  .debug_str:0000000000003ae7 .LASF2273
     /tmp/ccfWI5Jo.s:92811  .debug_str:0000000000013392 .LASF2274
     /tmp/ccfWI5Jo.s:88041  .debug_str:0000000000006e97 .LASF2275
     /tmp/ccfWI5Jo.s:88783  .debug_str:0000000000008f1b .LASF2276
     /tmp/ccfWI5Jo.s:88609  .debug_str:00000000000087ac .LASF2277
     /tmp/ccfWI5Jo.s:91233  .debug_str:000000000000f2d6 .LASF2278
     /tmp/ccfWI5Jo.s:89601  .debug_str:000000000000afa6 .LASF2279
     /tmp/ccfWI5Jo.s:90073  .debug_str:000000000000c00a .LASF2280
     /tmp/ccfWI5Jo.s:91235  .debug_str:000000000000f2ee .LASF2281
     /tmp/ccfWI5Jo.s:92195  .debug_str:0000000000011adb .LASF2282
     /tmp/ccfWI5Jo.s:86281  .debug_str:0000000000002689 .LASF2283
     /tmp/ccfWI5Jo.s:92827  .debug_str:000000000001344e .LASF2284
     /tmp/ccfWI5Jo.s:91389  .debug_str:000000000000f9b5 .LASF2285
     /tmp/ccfWI5Jo.s:86283  .debug_str:00000000000026a1 .LASF2286
     /tmp/ccfWI5Jo.s:92831  .debug_str:0000000000013477 .LASF2287
     /tmp/ccfWI5Jo.s:86529  .debug_str:00000000000031a0 .LASF2288
     /tmp/ccfWI5Jo.s:90795  .debug_str:000000000000dfcd .LASF2289
     /tmp/ccfWI5Jo.s:91987  .debug_str:0000000000011308 .LASF2290
     /tmp/ccfWI5Jo.s:90605  .debug_str:000000000000d714 .LASF2291
     /tmp/ccfWI5Jo.s:90277  .debug_str:000000000000c8b9 .LASF2292
     /tmp/ccfWI5Jo.s:91989  .debug_str:0000000000011320 .LASF2293
     /tmp/ccfWI5Jo.s:86359  .debug_str:0000000000002a87 .LASF2294
     /tmp/ccfWI5Jo.s:90963  .debug_str:000000000000e6f5 .LASF2295
     /tmp/ccfWI5Jo.s:88335  .debug_str:0000000000007aed .LASF2296
     /tmp/ccfWI5Jo.s:88259  .debug_str:00000000000077ad .LASF2297
     /tmp/ccfWI5Jo.s:87003  .debug_str:0000000000004632 .LASF2298
     /tmp/ccfWI5Jo.s:88337  .debug_str:0000000000007b05 .LASF2299
     /tmp/ccfWI5Jo.s:91565  .debug_str:00000000000100c7 .LASF2300
     /tmp/ccfWI5Jo.s:91535  .debug_str:000000000000ff85 .LASF2301
     /tmp/ccfWI5Jo.s:92749  .debug_str:00000000000130a8 .LASF2302
     /tmp/ccfWI5Jo.s:91855  .debug_str:0000000000010cb3 .LASF2303
     /tmp/ccfWI5Jo.s:91729  .debug_str:00000000000107d6 .LASF2304
     /tmp/ccfWI5Jo.s:86995  .debug_str:00000000000045ed .LASF2305
     /tmp/ccfWI5Jo.s:85973  .debug_str:0000000000001992 .LASF2306
     /tmp/ccfWI5Jo.s:87859  .debug_str:00000000000066f2 .LASF2307
     /tmp/ccfWI5Jo.s:89101  .debug_str:0000000000009c71 .LASF2308
     /tmp/ccfWI5Jo.s:88373  .debug_str:0000000000007cc1 .LASF2309
     /tmp/ccfWI5Jo.s:87861  .debug_str:000000000000670a .LASF2310
     /tmp/ccfWI5Jo.s:89103  .debug_str:0000000000009c89 .LASF2311
     /tmp/ccfWI5Jo.s:88413  .debug_str:0000000000007ee6 .LASF2312
     /tmp/ccfWI5Jo.s:92327  .debug_str:0000000000011fef .LASF2313
     /tmp/ccfWI5Jo.s:88651  .debug_str:0000000000008955 .LASF2314
     /tmp/ccfWI5Jo.s:85673  .debug_str:0000000000000e24 .LASF2315
     /tmp/ccfWI5Jo.s:86119  .debug_str:0000000000001f9e .LASF2316
     /tmp/ccfWI5Jo.s:85397  .debug_str:00000000000003e9 .LASF2317
     /tmp/ccfWI5Jo.s:90999  .debug_str:000000000000e89d .LASF2318
     /tmp/ccfWI5Jo.s:85967  .debug_str:000000000000192b .LASF2319
     /tmp/ccfWI5Jo.s:89435  .debug_str:000000000000a98c .LASF2320
     /tmp/ccfWI5Jo.s:90255  .debug_str:000000000000c7a2 .LASF2321
     /tmp/ccfWI5Jo.s:88667  .debug_str:0000000000008a37 .LASF2322
     /tmp/ccfWI5Jo.s:89967  .debug_str:000000000000bc22 .LASF2323
     /tmp/ccfWI5Jo.s:93387  .debug_str:0000000000014b8d .LASF2324
     /tmp/ccfWI5Jo.s:93073  .debug_str:0000000000013e63 .LASF2325
     /tmp/ccfWI5Jo.s:86201  .debug_str:0000000000002330 .LASF2326
     /tmp/ccfWI5Jo.s:92575  .debug_str:00000000000129c9 .LASF2327
     /tmp/ccfWI5Jo.s:93075  .debug_str:0000000000013e7b .LASF2328
     /tmp/ccfWI5Jo.s:86203  .debug_str:0000000000002348 .LASF2329
     /tmp/ccfWI5Jo.s:87787  .debug_str:000000000000639e .LASF2330
     /tmp/ccfWI5Jo.s:89451  .debug_str:000000000000aa56 .LASF2331
     /tmp/ccfWI5Jo.s:90707  .debug_str:000000000000dc5b .LASF2332
     /tmp/ccfWI5Jo.s:86919  .debug_str:0000000000004245 .LASF2333
     /tmp/ccfWI5Jo.s:87487  .debug_str:0000000000005831 .LASF2334
     /tmp/ccfWI5Jo.s:90709  .debug_str:000000000000dc73 .LASF2335
     /tmp/ccfWI5Jo.s:90393  .debug_str:000000000000cd7f .LASF2336
     /tmp/ccfWI5Jo.s:90651  .debug_str:000000000000d92f .LASF2337
     /tmp/ccfWI5Jo.s:88265  .debug_str:00000000000077fa .LASF2338
     /tmp/ccfWI5Jo.s:91679  .debug_str:00000000000105b5 .LASF2339
     /tmp/ccfWI5Jo.s:90653  .debug_str:000000000000d948 .LASF2340
     /tmp/ccfWI5Jo.s:88267  .debug_str:0000000000007813 .LASF2341
     /tmp/ccfWI5Jo.s:86795  .debug_str:0000000000003cb3 .LASF2342
     /tmp/ccfWI5Jo.s:86289  .debug_str:00000000000026e9 .LASF2343
     /tmp/ccfWI5Jo.s:92685  .debug_str:0000000000012e0f .LASF2344
     /tmp/ccfWI5Jo.s:90705  .debug_str:000000000000dc2e .LASF2345
     /tmp/ccfWI5Jo.s:86291  .debug_str:0000000000002702 .LASF2346
     /tmp/ccfWI5Jo.s:87319  .debug_str:000000000000525b .LASF2347
     /tmp/ccfWI5Jo.s:89395  .debug_str:000000000000a83b .LASF2348
     /tmp/ccfWI5Jo.s:90809  .debug_str:000000000000e042 .LASF2349
     /tmp/ccfWI5Jo.s:86381  .debug_str:0000000000002b9d .LASF2350
     /tmp/ccfWI5Jo.s:88605  .debug_str:000000000000877a .LASF2351
     /tmp/ccfWI5Jo.s:90811  .debug_str:000000000000e05b .LASF2352
     /tmp/ccfWI5Jo.s:88169  .debug_str:0000000000007460 .LASF2353
     /tmp/ccfWI5Jo.s:91897  .debug_str:0000000000010ea3 .LASF2354
     /tmp/ccfWI5Jo.s:87021  .debug_str:00000000000046b3 .LASF2355
     /tmp/ccfWI5Jo.s:85341  .debug_str:0000000000000153 .LASF2356
     /tmp/ccfWI5Jo.s:91069  .debug_str:000000000000ec1f .LASF2357
     /tmp/ccfWI5Jo.s:87023  .debug_str:00000000000046cc .LASF2358
     /tmp/ccfWI5Jo.s:92527  .debug_str:00000000000127bb .LASF2359
     /tmp/ccfWI5Jo.s:86215  .debug_str:00000000000023cf .LASF2360
     /tmp/ccfWI5Jo.s:91559  .debug_str:000000000001008e .LASF2361
     /tmp/ccfWI5Jo.s:89873  .debug_str:000000000000b8d2 .LASF2362
     /tmp/ccfWI5Jo.s:85401  .debug_str:000000000000041d .LASF2363
     /tmp/ccfWI5Jo.s:91561  .debug_str:00000000000100a7 .LASF2364
     /tmp/ccfWI5Jo.s:89875  .debug_str:000000000000b8eb .LASF2365
     /tmp/ccfWI5Jo.s:88745  .debug_str:0000000000008d4b .LASF2366
     /tmp/ccfWI5Jo.s:87883  .debug_str:00000000000067f9 .LASF2367
     /tmp/ccfWI5Jo.s:86131  .debug_str:0000000000002006 .LASF2368
     /tmp/ccfWI5Jo.s:87959  .debug_str:0000000000006b2e .LASF2369
     /tmp/ccfWI5Jo.s:91491  .debug_str:000000000000fe05 .LASF2370
     /tmp/ccfWI5Jo.s:86133  .debug_str:000000000000201f .LASF2371
     /tmp/ccfWI5Jo.s:91285  .debug_str:000000000000f4ff .LASF2372
     /tmp/ccfWI5Jo.s:85541  .debug_str:00000000000009d0 .LASF2373
     /tmp/ccfWI5Jo.s:89139  .debug_str:0000000000009e5c .LASF2374
     /tmp/ccfWI5Jo.s:85797  .debug_str:0000000000001340 .LASF2375
     /tmp/ccfWI5Jo.s:91823  .debug_str:0000000000010bc0 .LASF2376
     /tmp/ccfWI5Jo.s:87233  .debug_str:0000000000004f68 .LASF2377
     /tmp/ccfWI5Jo.s:88705  .debug_str:0000000000008b71 .LASF2378
     /tmp/ccfWI5Jo.s:91825  .debug_str:0000000000010bcd .LASF2379
     /tmp/ccfWI5Jo.s:87235  .debug_str:0000000000004f75 .LASF2380
     /tmp/ccfWI5Jo.s:91995  .debug_str:000000000001136f .LASF2381
     /tmp/ccfWI5Jo.s:91829  .debug_str:0000000000010be3 .LASF2382
     /tmp/ccfWI5Jo.s:89069  .debug_str:0000000000009b07 .LASF2383
     /tmp/ccfWI5Jo.s:86319  .debug_str:0000000000002836 .LASF2384
     /tmp/ccfWI5Jo.s:88229  .debug_str:000000000000765d .LASF2385
     /tmp/ccfWI5Jo.s:91861  .debug_str:0000000000010d0b .LASF2386
     /tmp/ccfWI5Jo.s:85531  .debug_str:000000000000095c .LASF2387
     /tmp/ccfWI5Jo.s:86967  .debug_str:00000000000044cd .LASF2388
     /tmp/ccfWI5Jo.s:86831  .debug_str:0000000000003e67 .LASF2389
     /tmp/ccfWI5Jo.s:89579  .debug_str:000000000000ae89 .LASF2390
     /tmp/ccfWI5Jo.s:86797  .debug_str:0000000000003ce0 .LASF2391
     /tmp/ccfWI5Jo.s:88679  .debug_str:0000000000008a93 .LASF2392
     /tmp/ccfWI5Jo.s:92765  .debug_str:0000000000013146 .LASF2393
     /tmp/ccfWI5Jo.s:91497  .debug_str:000000000000fe6a .LASF2394
     /tmp/ccfWI5Jo.s:86973  .debug_str:000000000000450f .LASF2395
     /tmp/ccfWI5Jo.s:92983  .debug_str:0000000000013a41 .LASF2396
     /tmp/ccfWI5Jo.s:87331  .debug_str:00000000000052d0 .LASF2397
     /tmp/ccfWI5Jo.s:92615  .debug_str:0000000000012b3c .LASF2398
     /tmp/ccfWI5Jo.s:85785  .debug_str:0000000000001297 .LASF2399
     /tmp/ccfWI5Jo.s:85587  .debug_str:0000000000000b23 .LASF2400
     /tmp/ccfWI5Jo.s:88097  .debug_str:0000000000007165 .LASF2401
     /tmp/ccfWI5Jo.s:89791  .debug_str:000000000000b62f .LASF2402
     /tmp/ccfWI5Jo.s:92555  .debug_str:00000000000128e4 .LASF2403
     /tmp/ccfWI5Jo.s:85765  .debug_str:00000000000011b1 .LASF2404
     /tmp/ccfWI5Jo.s:91203  .debug_str:000000000000f178 .LASF2405
     /tmp/ccfWI5Jo.s:87645  .debug_str:0000000000005dd8 .LASF2406
     /tmp/ccfWI5Jo.s:90857  .debug_str:000000000000e26f .LASF2407
     /tmp/ccfWI5Jo.s:85459  .debug_str:000000000000065e .LASF2408
     /tmp/ccfWI5Jo.s:92883  .debug_str:000000000001365e .LASF2409
     /tmp/ccfWI5Jo.s:86909  .debug_str:00000000000041fd .LASF2410
     /tmp/ccfWI5Jo.s:89817  .debug_str:000000000000b710 .LASF2411
     /tmp/ccfWI5Jo.s:91417  .debug_str:000000000000faef .LASF2412
     /tmp/ccfWI5Jo.s:90659  .debug_str:000000000000d9b4 .LASF2413
     /tmp/ccfWI5Jo.s:89311  .debug_str:000000000000a55d .LASF2414
     /tmp/ccfWI5Jo.s:91019  .debug_str:000000000000e993 .LASF2415
     /tmp/ccfWI5Jo.s:87307  .debug_str:0000000000005220 .LASF2416
     /tmp/ccfWI5Jo.s:85347  .debug_str:000000000000019e .LASF2417
     /tmp/ccfWI5Jo.s:86413  .debug_str:0000000000002d01 .LASF2418
     /tmp/ccfWI5Jo.s:91885  .debug_str:0000000000010e19 .LASF2419
     /tmp/ccfWI5Jo.s:85611  .debug_str:0000000000000c3d .LASF2420
     /tmp/ccfWI5Jo.s:91463  .debug_str:000000000000fcf9 .LASF2421
     /tmp/ccfWI5Jo.s:86989  .debug_str:00000000000045c4 .LASF2422
     /tmp/ccfWI5Jo.s:91583  .debug_str:00000000000101d2 .LASF2423
     /tmp/ccfWI5Jo.s:86543  .debug_str:0000000000003267 .LASF2424
     /tmp/ccfWI5Jo.s:85335  .debug_str:00000000000000f7 .LASF2425
     /tmp/ccfWI5Jo.s:91937  .debug_str:000000000001103b .LASF2426
     /tmp/ccfWI5Jo.s:86923  .debug_str:0000000000004291 .LASF2427
     /tmp/ccfWI5Jo.s:88843  .debug_str:00000000000091b4 .LASF2428
     /tmp/ccfWI5Jo.s:85905  .debug_str:00000000000016cd .LASF2429
     /tmp/ccfWI5Jo.s:89871  .debug_str:000000000000b8cb .LASF2430
     /tmp/ccfWI5Jo.s:90189  .debug_str:000000000000c4ed .LASF2431
     /tmp/ccfWI5Jo.s:88855  .debug_str:00000000000091f2 .LASF2432
     /tmp/ccfWI5Jo.s:93203  .debug_str:0000000000014443 .LASF2433
     /tmp/ccfWI5Jo.s:92419  .debug_str:0000000000012397 .LASF2434
     /tmp/ccfWI5Jo.s:90921  .debug_str:000000000000e54c .LASF2435
     /tmp/ccfWI5Jo.s:89741  .debug_str:000000000000b4b0 .LASF2436
     /tmp/ccfWI5Jo.s:92581  .debug_str:0000000000012a14 .LASF2437
     /tmp/ccfWI5Jo.s:88011  .debug_str:0000000000006d35 .LASF2438
     /tmp/ccfWI5Jo.s:85923  .debug_str:0000000000001797 .LASF2439
     /tmp/ccfWI5Jo.s:91259  .debug_str:000000000000f3a9 .LASF2440
     /tmp/ccfWI5Jo.s:89187  .debug_str:000000000000a00d .LASF2441
     /tmp/ccfWI5Jo.s:89469  .debug_str:000000000000ab39 .LASF2442
     /tmp/ccfWI5Jo.s:91239  .debug_str:000000000000f317 .LASF2443
     /tmp/ccfWI5Jo.s:85399  .debug_str:0000000000000401 .LASF2444
     /tmp/ccfWI5Jo.s:91225  .debug_str:000000000000f276 .LASF2445
     /tmp/ccfWI5Jo.s:91335  .debug_str:000000000000f73e .LASF2446
     /tmp/ccfWI5Jo.s:89221  .debug_str:000000000000a161 .LASF2447
     /tmp/ccfWI5Jo.s:92219  .debug_str:0000000000011c09 .LASF2448
     /tmp/ccfWI5Jo.s:92341  .debug_str:0000000000012072 .LASF2449
     /tmp/ccfWI5Jo.s:91813  .debug_str:0000000000010b17 .LASF2450
     /tmp/ccfWI5Jo.s:92605  .debug_str:0000000000012ada .LASF2451
     /tmp/ccfWI5Jo.s:91173  .debug_str:000000000000f03d .LASF2452
     /tmp/ccfWI5Jo.s:90869  .debug_str:000000000000e30a .LASF2453
     /tmp/ccfWI5Jo.s:92589  .debug_str:0000000000012a72 .LASF2454
     /tmp/ccfWI5Jo.s:91161  .debug_str:000000000000efcc .LASF2455
     /tmp/ccfWI5Jo.s:88447  .debug_str:0000000000008042 .LASF2456
     /tmp/ccfWI5Jo.s:86379  .debug_str:0000000000002b95 .LASF2457
     /tmp/ccfWI5Jo.s:86493  .debug_str:0000000000003035 .LASF2458
     /tmp/ccfWI5Jo.s:92965  .debug_str:00000000000139a8 .LASF2459
     /tmp/ccfWI5Jo.s:91397  .debug_str:000000000000fa22 .LASF2460
     /tmp/ccfWI5Jo.s:91529  .debug_str:000000000000ff63 .LASF2461
     /tmp/ccfWI5Jo.s:92893  .debug_str:00000000000136a1 .LASF2462
     /tmp/ccfWI5Jo.s:92351  .debug_str:00000000000120ca .LASF2463
     /tmp/ccfWI5Jo.s:92487  .debug_str:0000000000012632 .LASF2464
     /tmp/ccfWI5Jo.s:87415  .debug_str:00000000000055af .LASF2465
     /tmp/ccfWI5Jo.s:92601  .debug_str:0000000000012acc .LASF2466
     /tmp/ccfWI5Jo.s:91475  .debug_str:000000000000fd4d .LASF2467
     /tmp/ccfWI5Jo.s:92857  .debug_str:0000000000013570 .LASF2468
     /tmp/ccfWI5Jo.s:90349  .debug_str:000000000000cbb8 .LASF2469
     /tmp/ccfWI5Jo.s:90899  .debug_str:000000000000e485 .LASF2470
     /tmp/ccfWI5Jo.s:88297  .debug_str:0000000000007984 .LASF2471
     /tmp/ccfWI5Jo.s:91827  .debug_str:0000000000010bda .LASF2472
     /tmp/ccfWI5Jo.s:92541  .debug_str:000000000001286e .LASF2473
     /tmp/ccfWI5Jo.s:87281  .debug_str:00000000000050dc .LASF2474
     /tmp/ccfWI5Jo.s:92987  .debug_str:0000000000013a7f .LASF2475
     /tmp/ccfWI5Jo.s:89033  .debug_str:000000000000996f .LASF2476
     /tmp/ccfWI5Jo.s:88615  .debug_str:00000000000087de .LASF2477
     /tmp/ccfWI5Jo.s:86461  .debug_str:0000000000002eef .LASF2478
     /tmp/ccfWI5Jo.s:91505  .debug_str:000000000000feb4 .LASF2479
     /tmp/ccfWI5Jo.s:90539  .debug_str:000000000000d457 .LASF2480
     /tmp/ccfWI5Jo.s:91631  .debug_str:00000000000103d5 .LASF2481
     /tmp/ccfWI5Jo.s:86209  .debug_str:0000000000002395 .LASF2482
     /tmp/ccfWI5Jo.s:91195  .debug_str:000000000000f10c .LASF2483
     /tmp/ccfWI5Jo.s:89321  .debug_str:000000000000a5d8 .LASF2484
     /tmp/ccfWI5Jo.s:91979  .debug_str:000000000001129f .LASF2485
     /tmp/ccfWI5Jo.s:92947  .debug_str:00000000000138cc .LASF2486
     /tmp/ccfWI5Jo.s:92291  .debug_str:0000000000011f0b .LASF2487
     /tmp/ccfWI5Jo.s:86707  .debug_str:0000000000003940 .LASF2488
     /tmp/ccfWI5Jo.s:85787  .debug_str:00000000000012bd .LASF2489
     /tmp/ccfWI5Jo.s:89225  .debug_str:000000000000a18b .LASF2490
     /tmp/ccfWI5Jo.s:90543  .debug_str:000000000000d47c .LASF2491
     /tmp/ccfWI5Jo.s:89557  .debug_str:000000000000ae1e .LASF2492
     /tmp/ccfWI5Jo.s:88785  .debug_str:0000000000008f42 .LASF2493
     /tmp/ccfWI5Jo.s:88973  .debug_str:0000000000009681 .LASF2494
     /tmp/ccfWI5Jo.s:88597  .debug_str:0000000000008726 .LASF2495
     /tmp/ccfWI5Jo.s:91487  .debug_str:000000000000fde1 .LASF2496
     /tmp/ccfWI5Jo.s:87393  .debug_str:0000000000005488 .LASF2497
     /tmp/ccfWI5Jo.s:89405  .debug_str:000000000000a8c2 .LASF2498
     /tmp/ccfWI5Jo.s:87053  .debug_str:00000000000047f6 .LASF2499
     /tmp/ccfWI5Jo.s:90641  .debug_str:000000000000d8b8 .LASF2500
     /tmp/ccfWI5Jo.s:91941  .debug_str:0000000000011073 .LASF2501
     /tmp/ccfWI5Jo.s:92453  .debug_str:00000000000124bd .LASF2502
     /tmp/ccfWI5Jo.s:90785  .debug_str:000000000000df61 .LASF2503
     /tmp/ccfWI5Jo.s:89237  .debug_str:000000000000a207 .LASF2504
     /tmp/ccfWI5Jo.s:92083  .debug_str:000000000001171b .LASF2505
     /tmp/ccfWI5Jo.s:92461  .debug_str:0000000000012521 .LASF2506
     /tmp/ccfWI5Jo.s:88921  .debug_str:00000000000094d0 .LASF2507
     /tmp/ccfWI5Jo.s:87109  .debug_str:0000000000004a9f .LASF2508
     /tmp/ccfWI5Jo.s:90925  .debug_str:000000000000e576 .LASF2509
     /tmp/ccfWI5Jo.s:85521  .debug_str:00000000000008f1 .LASF2510
     /tmp/ccfWI5Jo.s:89369  .debug_str:000000000000a770 .LASF2511
     /tmp/ccfWI5Jo.s:90905  .debug_str:000000000000e4af .LASF2512
     /tmp/ccfWI5Jo.s:89153  .debug_str:0000000000009ed3 .LASF2513
     /tmp/ccfWI5Jo.s:91571  .debug_str:0000000000010125 .LASF2514
     /tmp/ccfWI5Jo.s:90201  .debug_str:000000000000c5a7 .LASF2515
     /tmp/ccfWI5Jo.s:90969  .debug_str:000000000000e73d .LASF2516
     /tmp/ccfWI5Jo.s:91695  .debug_str:0000000000010671 .LASF2517
     /tmp/ccfWI5Jo.s:90335  .debug_str:000000000000cb43 .LASF2518
     /tmp/ccfWI5Jo.s:88043  .debug_str:0000000000006eaa .LASF2519
     /tmp/ccfWI5Jo.s:85435  .debug_str:0000000000000576 .LASF2520
     /tmp/ccfWI5Jo.s:90513  .debug_str:000000000000d2f0 .LASF2521
     /tmp/ccfWI5Jo.s:89739  .debug_str:000000000000b493 .LASF2522
     /tmp/ccfWI5Jo.s:92357  .debug_str:00000000000120f2 .LASF2523
     /tmp/ccfWI5Jo.s:92489  .debug_str:000000000001263a .LASF2524
     /tmp/ccfWI5Jo.s:92559  .debug_str:0000000000012914 .LASF2525
     /tmp/ccfWI5Jo.s:91607  .debug_str:0000000000010308 .LASF2526
     /tmp/ccfWI5Jo.s:85365  .debug_str:0000000000000278 .LASF2527
     /tmp/ccfWI5Jo.s:92781  .debug_str:0000000000013222 .LASF2528
     /tmp/ccfWI5Jo.s:88619  .debug_str:000000000000880f .LASF2529
     /tmp/ccfWI5Jo.s:87907  .debug_str:000000000000693c .LASF2530
     /tmp/ccfWI5Jo.s:89361  .debug_str:000000000000a717 .LASF2531
     /tmp/ccfWI5Jo.s:90719  .debug_str:000000000000dccd .LASF2532
     /tmp/ccfWI5Jo.s:90191  .debug_str:000000000000c4f4 .LASF2533
     /tmp/ccfWI5Jo.s:92643  .debug_str:0000000000012ca4 .LASF2534
     /tmp/ccfWI5Jo.s:85637  .debug_str:0000000000000d45 .LASF2535
     /tmp/ccfWI5Jo.s:86013  .debug_str:0000000000001b7a .LASF2536
     /tmp/ccfWI5Jo.s:88875  .debug_str:00000000000092f3 .LASF2537
     /tmp/ccfWI5Jo.s:92221  .debug_str:0000000000011c11 .LASF2538
     /tmp/ccfWI5Jo.s:89339  .debug_str:000000000000a695 .LASF2539
     /tmp/ccfWI5Jo.s:91181  .debug_str:000000000000f07b .LASF2540
     /tmp/ccfWI5Jo.s:85313  .debug_str:0000000000000000 .LASF2541
     /tmp/ccfWI5Jo.s:86389  .debug_str:0000000000002c1f .LASF2542
     /tmp/ccfWI5Jo.s:89093  .debug_str:0000000000009c09 .LASF2543
     /tmp/ccfWI5Jo.s:85517  .debug_str:00000000000008cd .LASF2544
     /tmp/ccfWI5Jo.s:85603  .debug_str:0000000000000be8 .LASF2545
     /tmp/ccfWI5Jo.s:87895  .debug_str:0000000000006896 .LASF2546
     /tmp/ccfWI5Jo.s:86127  .debug_str:0000000000001fe0 .LASF2547
     /tmp/ccfWI5Jo.s:93341  .debug_str:0000000000014a02 .LASF2548
     /tmp/ccfWI5Jo.s:91223  .debug_str:000000000000f24f .LASF2549
     /tmp/ccfWI5Jo.s:86129  .debug_str:0000000000001ff3 .LASF2550
     /tmp/ccfWI5Jo.s:93345  .debug_str:0000000000014a28 .LASF2551
     /tmp/ccfWI5Jo.s:86361  .debug_str:0000000000002ab3 .LASF2552
     /tmp/ccfWI5Jo.s:85525  .debug_str:0000000000000923 .LASF2553
     /tmp/ccfWI5Jo.s:93347  .debug_str:0000000000014a3b .LASF2554
     /tmp/ccfWI5Jo.s:89727  .debug_str:000000000000b3cf .LASF2555
     /tmp/ccfWI5Jo.s:85527  .debug_str:0000000000000936 .LASF2556
     /tmp/ccfWI5Jo.s:93349  .debug_str:0000000000014a4e .LASF2557
     /tmp/ccfWI5Jo.s:90787  .debug_str:000000000000df76 .LASF2558
     /tmp/ccfWI5Jo.s:85529  .debug_str:0000000000000949 .LASF2559
     /tmp/ccfWI5Jo.s:85613  .debug_str:0000000000000c64 .LASF2560
     /tmp/ccfWI5Jo.s:88199  .debug_str:0000000000007517 .LASF2561
     /tmp/ccfWI5Jo.s:86137  .debug_str:0000000000002059 .LASF2562
     /tmp/ccfWI5Jo.s:93353  .debug_str:0000000000014a68 .LASF2563
     /tmp/ccfWI5Jo.s:91485  .debug_str:000000000000fdba .LASF2564
     /tmp/ccfWI5Jo.s:85533  .debug_str:000000000000097c .LASF2565
     /tmp/ccfWI5Jo.s:85617  .debug_str:0000000000000c8c .LASF2566
     /tmp/ccfWI5Jo.s:86633  .debug_str:00000000000035de .LASF2567
     /tmp/ccfWI5Jo.s:91321  .debug_str:000000000000f699 .LASF2568
     /tmp/ccfWI5Jo.s:91071  .debug_str:000000000000ec4c .LASF2569
     /tmp/ccfWI5Jo.s:92533  .debug_str:00000000000127ee .LASF2570
     /tmp/ccfWI5Jo.s:91323  .debug_str:000000000000f6ac .LASF2571
     /tmp/ccfWI5Jo.s:91073  .debug_str:000000000000ec5f .LASF2572
     /tmp/ccfWI5Jo.s:87719  .debug_str:00000000000060f4 .LASF2573
     /tmp/ccfWI5Jo.s:87249  .debug_str:000000000000500e .LASF2574
     /tmp/ccfWI5Jo.s:86765  .debug_str:0000000000003b99 .LASF2575
     /tmp/ccfWI5Jo.s:91055  .debug_str:000000000000eb8e .LASF2576
     /tmp/ccfWI5Jo.s:87251  .debug_str:0000000000005021 .LASF2577
     /tmp/ccfWI5Jo.s:86767  .debug_str:0000000000003bac .LASF2578
     /tmp/ccfWI5Jo.s:86197  .debug_str:0000000000002301 .LASF2579
     /tmp/ccfWI5Jo.s:87253  .debug_str:0000000000005034 .LASF2580
     /tmp/ccfWI5Jo.s:86769  .debug_str:0000000000003bbf .LASF2581
     /tmp/ccfWI5Jo.s:93295  .debug_str:00000000000147e7 .LASF2582
     /tmp/ccfWI5Jo.s:91329  .debug_str:000000000000f6f7 .LASF2583
     /tmp/ccfWI5Jo.s:86771  .debug_str:0000000000003bd2 .LASF2584
     /tmp/ccfWI5Jo.s:92807  .debug_str:0000000000013361 .LASF2585
     /tmp/ccfWI5Jo.s:87257  .debug_str:0000000000005052 .LASF2586
     /tmp/ccfWI5Jo.s:86773  .debug_str:0000000000003be5 .LASF2587
     /tmp/ccfWI5Jo.s:88013  .debug_str:0000000000006d59 .LASF2588
     /tmp/ccfWI5Jo.s:91331  .debug_str:000000000000f70a .LASF2589
     /tmp/ccfWI5Jo.s:86775  .debug_str:0000000000003bf8 .LASF2590
     /tmp/ccfWI5Jo.s:92963  .debug_str:0000000000013981 .LASF2591
     /tmp/ccfWI5Jo.s:87579  .debug_str:0000000000005b61 .LASF2592
     /tmp/ccfWI5Jo.s:86089  .debug_str:0000000000001e7d .LASF2593
     /tmp/ccfWI5Jo.s:91581  .debug_str:00000000000101ab .LASF2594
     /tmp/ccfWI5Jo.s:91501  .debug_str:000000000000fe91 .LASF2595
     /tmp/ccfWI5Jo.s:87151  .debug_str:0000000000004c46 .LASF2596
     /tmp/ccfWI5Jo.s:88113  .debug_str:00000000000071f5 .LASF2597
     /tmp/ccfWI5Jo.s:90339  .debug_str:000000000000cb62 .LASF2598
     /tmp/ccfWI5Jo.s:91557  .debug_str:000000000001007a .LASF2599
     /tmp/ccfWI5Jo.s:88017  .debug_str:0000000000006daa .LASF2600
     /tmp/ccfWI5Jo.s:86673  .debug_str:0000000000003807 .LASF2601
     /tmp/ccfWI5Jo.s:88117  .debug_str:0000000000007245 .LASF2602
     /tmp/ccfWI5Jo.s:86981  .debug_str:0000000000004562 .LASF2603
     /tmp/ccfWI5Jo.s:88497  .debug_str:00000000000082ee .LASF2604
     /tmp/ccfWI5Jo.s:89807  .debug_str:000000000000b6cf .LASF2605
     /tmp/ccfWI5Jo.s:87551  .debug_str:0000000000005a4f .LASF2606
     /tmp/ccfWI5Jo.s:90511  .debug_str:000000000000d2e6 .LASF2607
     /tmp/ccfWI5Jo.s:89327  .debug_str:000000000000a624 .LASF2608
     /tmp/ccfWI5Jo.s:92073  .debug_str:00000000000116c2 .LASF2609
     /tmp/ccfWI5Jo.s:89371  .debug_str:000000000000a778 .LASF2610
     /tmp/ccfWI5Jo.s:87463  .debug_str:0000000000005752 .LASF2611
     /tmp/ccfWI5Jo.s:86669  .debug_str:00000000000037c3 .LASF2612
     /tmp/ccfWI5Jo.s:90373  .debug_str:000000000000ccb7 .LASF2613
     /tmp/ccfWI5Jo.s:87721  .debug_str:000000000000611b .LASF2614
     /tmp/ccfWI5Jo.s:86639  .debug_str:0000000000003631 .LASF2615
     /tmp/ccfWI5Jo.s:87309  .debug_str:0000000000005228 .LASF2616
     /tmp/ccfWI5Jo.s:86115  .debug_str:0000000000001f86 .LASF2617
     /tmp/ccfWI5Jo.s:88539  .debug_str:00000000000084ab .LASF2618
     /tmp/ccfWI5Jo.s:92989  .debug_str:0000000000013a86 .LASF2619
     /tmp/ccfWI5Jo.s:91563  .debug_str:00000000000100c0 .LASF2620
     /tmp/ccfWI5Jo.s:87321  .debug_str:0000000000005274 .LASF2621
     /tmp/ccfWI5Jo.s:86847  .debug_str:0000000000003f4e .LASF2622
     /tmp/ccfWI5Jo.s:85729  .debug_str:00000000000010c1 .LASF2623
     /tmp/ccfWI5Jo.s:91853  .debug_str:0000000000010c95 .LASF2624
     /tmp/ccfWI5Jo.s:86277  .debug_str:000000000000266f .LASF2625
     /tmp/ccfWI5Jo.s:91143  .debug_str:000000000000ef03 .LASF2626
     /tmp/ccfWI5Jo.s:91605  .debug_str:00000000000102ec .LASF2627
     /tmp/ccfWI5Jo.s:89131  .debug_str:0000000000009e2a .LASF2628
     /tmp/ccfWI5Jo.s:87847  .debug_str:000000000000667b .LASF2629
     /tmp/ccfWI5Jo.s:89079  .debug_str:0000000000009b77 .LASF2630
     /tmp/ccfWI5Jo.s:90791  .debug_str:000000000000dfb5 .LASF2631
     /tmp/ccfWI5Jo.s:90903  .debug_str:000000000000e4a7 .LASF2632
     /tmp/ccfWI5Jo.s:92505  .debug_str:00000000000126dd .LASF2633
     /tmp/ccfWI5Jo.s:88453  .debug_str:0000000000008095 .LASF2634
     /tmp/ccfWI5Jo.s:87083  .debug_str:000000000000493b .LASF2635
     /tmp/ccfWI5Jo.s:88071  .debug_str:0000000000007008 .LASF2636
     /tmp/ccfWI5Jo.s:87169  .debug_str:0000000000004d65 .LASF2637
     /tmp/ccfWI5Jo.s:88515  .debug_str:0000000000008397 .LASF2638
     /tmp/ccfWI5Jo.s:89083  .debug_str:0000000000009ba0 .LASF2639
     /tmp/ccfWI5Jo.s:88211  .debug_str:00000000000075db .LASF2640
     /tmp/ccfWI5Jo.s:86665  .debug_str:0000000000003797 .LASF2641
     /tmp/ccfWI5Jo.s:91655  .debug_str:00000000000104b7 .LASF2642
     /tmp/ccfWI5Jo.s:87871  .debug_str:000000000000677e .LASF2643
     /tmp/ccfWI5Jo.s:93297  .debug_str:000000000001480e .LASF2644
     /tmp/ccfWI5Jo.s:92799  .debug_str:0000000000013311 .LASF2645
     /tmp/ccfWI5Jo.s:87791  .debug_str:00000000000063d7 .LASF2646
     /tmp/ccfWI5Jo.s:91457  .debug_str:000000000000fcb3 .LASF2647
     /tmp/ccfWI5Jo.s:91481  .debug_str:000000000000fd73 .LASF2648
     /tmp/ccfWI5Jo.s:88561  .debug_str:000000000000858d .LASF2649
     /tmp/ccfWI5Jo.s:88691  .debug_str:0000000000008afc .LASF2650
     /tmp/ccfWI5Jo.s:92379  .debug_str:00000000000121ab .LASF2651
     /tmp/ccfWI5Jo.s:90687  .debug_str:000000000000db4e .LASF2652
     /tmp/ccfWI5Jo.s:91643  .debug_str:0000000000010462 .LASF2653
     /tmp/ccfWI5Jo.s:88203  .debug_str:0000000000007563 .LASF2654
     /tmp/ccfWI5Jo.s:86817  .debug_str:0000000000003dd4 .LASF2655
     /tmp/ccfWI5Jo.s:90975  .debug_str:000000000000e779 .LASF2656
     /tmp/ccfWI5Jo.s:89185  .debug_str:0000000000009fe9 .LASF2657
     /tmp/ccfWI5Jo.s:91249  .debug_str:000000000000f368 .LASF2658
     /tmp/ccfWI5Jo.s:92071  .debug_str:00000000000116b3 .LASF2659
     /tmp/ccfWI5Jo.s:91971  .debug_str:0000000000011210 .LASF2660
     /tmp/ccfWI5Jo.s:91215  .debug_str:000000000000f1fe .LASF2661
     /tmp/ccfWI5Jo.s:85731  .debug_str:00000000000010cb .LASF2662
     /tmp/ccfWI5Jo.s:90663  .debug_str:000000000000d9e5 .LASF2663
     /tmp/ccfWI5Jo.s:88105  .debug_str:00000000000071aa .LASF2664
     /tmp/ccfWI5Jo.s:85373  .debug_str:00000000000002b8 .LASF2665
     /tmp/ccfWI5Jo.s:86311  .debug_str:00000000000027ba .LASF2666
     /tmp/ccfWI5Jo.s:86683  .debug_str:000000000000388d .LASF2667
     /tmp/ccfWI5Jo.s:91357  .debug_str:000000000000f82f .LASF2668
     /tmp/ccfWI5Jo.s:86387  .debug_str:0000000000002bf7 .LASF2669
     /tmp/ccfWI5Jo.s:90607  .debug_str:000000000000d740 .LASF2670
     /tmp/ccfWI5Jo.s:93261  .debug_str:000000000001463d .LASF2671
     /tmp/ccfWI5Jo.s:88047  .debug_str:0000000000006ecf .LASF2672
     /tmp/ccfWI5Jo.s:87015  .debug_str:000000000000467e .LASF2673
     /tmp/ccfWI5Jo.s:92755  .debug_str:00000000000130ec .LASF2674
     /tmp/ccfWI5Jo.s:88129  .debug_str:00000000000072c1 .LASF2675
     /tmp/ccfWI5Jo.s:87899  .debug_str:00000000000068e2 .LASF2676
     /tmp/ccfWI5Jo.s:88647  .debug_str:0000000000008912 .LASF2677
     /tmp/ccfWI5Jo.s:85681  .debug_str:0000000000000ea1 .LASF2678
     /tmp/ccfWI5Jo.s:90957  .debug_str:000000000000e6bb .LASF2679
     /tmp/ccfWI5Jo.s:87081  .debug_str:0000000000004920 .LASF2680
     /tmp/ccfWI5Jo.s:86181  .debug_str:0000000000002257 .LASF2681
     /tmp/ccfWI5Jo.s:89059  .debug_str:0000000000009ac0 .LASF2682
     /tmp/ccfWI5Jo.s:90621  .debug_str:000000000000d7e3 .LASF2683
     /tmp/ccfWI5Jo.s:87165  .debug_str:0000000000004d1c .LASF2684
     /tmp/ccfWI5Jo.s:91727  .debug_str:00000000000107c9 .LASF2685
     /tmp/ccfWI5Jo.s:91395  .debug_str:000000000000fa15 .LASF2686
     /tmp/ccfWI5Jo.s:86067  .debug_str:0000000000001d86 .LASF2687
     /tmp/ccfWI5Jo.s:88807  .debug_str:000000000000904c .LASF2688
     /tmp/ccfWI5Jo.s:89525  .debug_str:000000000000acf2 .LASF2689
     /tmp/ccfWI5Jo.s:92735  .debug_str:0000000000012fed .LASF2690
     /tmp/ccfWI5Jo.s:91641  .debug_str:0000000000010454 .LASF2691
     /tmp/ccfWI5Jo.s:89259  .debug_str:000000000000a336 .LASF2692
     /tmp/ccfWI5Jo.s:89073  .debug_str:0000000000009b2b .LASF2693
     /tmp/ccfWI5Jo.s:86565  .debug_str:0000000000003341 .LASF2694
     /tmp/ccfWI5Jo.s:89319  .debug_str:000000000000a5cb .LASF2695
     /tmp/ccfWI5Jo.s:88137  .debug_str:0000000000007323 .LASF2696
     /tmp/ccfWI5Jo.s:93153  .debug_str:00000000000141de .LASF2697
     /tmp/ccfWI5Jo.s:86017  .debug_str:0000000000001b9c .LASF2698
     /tmp/ccfWI5Jo.s:86207  .debug_str:0000000000002371 .LASF2699
     /tmp/ccfWI5Jo.s:87501  .debug_str:00000000000058b6 .LASF2700
     /tmp/ccfWI5Jo.s:85689  .debug_str:0000000000000f31 .LASF2701
     /tmp/ccfWI5Jo.s:88767  .debug_str:0000000000008e60 .LASF2702
     /tmp/ccfWI5Jo.s:88823  .debug_str:00000000000090de .LASF2703
     /tmp/ccfWI5Jo.s:89505  .debug_str:000000000000ac2e .LASF2704
     /tmp/ccfWI5Jo.s:88339  .debug_str:0000000000007b1d .LASF2705
     /tmp/ccfWI5Jo.s:92637  .debug_str:0000000000012c5e .LASF2706
     /tmp/ccfWI5Jo.s:87147  .debug_str:0000000000004c19 .LASF2707
     /tmp/ccfWI5Jo.s:90425  .debug_str:000000000000cf33 .LASF2708
     /tmp/ccfWI5Jo.s:92329  .debug_str:0000000000012007 .LASF2709
     /tmp/ccfWI5Jo.s:87811  .debug_str:00000000000064c5 .LASF2710
     /tmp/ccfWI5Jo.s:92551  .debug_str:00000000000128a4 .LASF2711
     /tmp/ccfWI5Jo.s:91177  .debug_str:000000000000f04c .LASF2712
     /tmp/ccfWI5Jo.s:86627  .debug_str:00000000000035a8 .LASF2713
     /tmp/ccfWI5Jo.s:85381  .debug_str:0000000000000335 .LASF2714
     /tmp/ccfWI5Jo.s:92011  .debug_str:000000000001142d .LASF2715
     /tmp/ccfWI5Jo.s:86779  .debug_str:0000000000003c16 .LASF2716
     /tmp/ccfWI5Jo.s:88369  .debug_str:0000000000007c70 .LASF2717
     /tmp/ccfWI5Jo.s:88551  .debug_str:0000000000008535 .LASF2718
     /tmp/ccfWI5Jo.s:92611  .debug_str:0000000000012b18 .LASF2719
     /tmp/ccfWI5Jo.s:89961  .debug_str:000000000000bbde .LASF2720
     /tmp/ccfWI5Jo.s:87801  .debug_str:000000000000643f .LASF2721
     /tmp/ccfWI5Jo.s:86301  .debug_str:0000000000002750 .LASF2722
     /tmp/ccfWI5Jo.s:93151  .debug_str:00000000000141c2 .LASF2723
     /tmp/ccfWI5Jo.s:86199  .debug_str:0000000000002328 .LASF2724
     /tmp/ccfWI5Jo.s:90947  .debug_str:000000000000e654 .LASF2725
     /tmp/ccfWI5Jo.s:91749  .debug_str:00000000000108bc .LASF2726
     /tmp/ccfWI5Jo.s:86111  .debug_str:0000000000001f66 .LASF2727
     /tmp/ccfWI5Jo.s:90881  .debug_str:000000000000e395 .LASF2728
     /tmp/ccfWI5Jo.s:87137  .debug_str:0000000000004bce .LASF2729
     /tmp/ccfWI5Jo.s:92915  .debug_str:0000000000013789 .LASF2730
     /tmp/ccfWI5Jo.s:91469  .debug_str:000000000000fd1f .LASF2731
     /tmp/ccfWI5Jo.s:89297  .debug_str:000000000000a49d .LASF2732
     /tmp/ccfWI5Jo.s:92603  .debug_str:0000000000012ad3 .LASF2733
     /tmp/ccfWI5Jo.s:91169  .debug_str:000000000000f015 .LASF2734
     /tmp/ccfWI5Jo.s:89295  .debug_str:000000000000a482 .LASF2735
     /tmp/ccfWI5Jo.s:91761  .debug_str:000000000001094f .LASF2736
     /tmp/ccfWI5Jo.s:86399  .debug_str:0000000000002c78 .LASF2737
     /tmp/ccfWI5Jo.s:85795  .debug_str:0000000000001318 .LASF2738
     /tmp/ccfWI5Jo.s:85843  .debug_str:00000000000014d8 .LASF2739
     /tmp/ccfWI5Jo.s:90069  .debug_str:000000000000bfee .LASF2740
     /tmp/ccfWI5Jo.s:88209  .debug_str:00000000000075b5 .LASF2741
     /tmp/ccfWI5Jo.s:87479  .debug_str:0000000000005802 .LASF2742
     /tmp/ccfWI5Jo.s:85789  .debug_str:00000000000012e4 .LASF2743
     /tmp/ccfWI5Jo.s:87635  .debug_str:0000000000005d6e .LASF2744
     /tmp/ccfWI5Jo.s:86805  .debug_str:0000000000003d22 .LASF2745
     /tmp/ccfWI5Jo.s:91975  .debug_str:0000000000011254 .LASF2746
     /tmp/ccfWI5Jo.s:85455  .debug_str:0000000000000625 .LASF2747
     /tmp/ccfWI5Jo.s:87643  .debug_str:0000000000005dc8 .LASF2748
     /tmp/ccfWI5Jo.s:87419  .debug_str:00000000000055e7 .LASF2749
     /tmp/ccfWI5Jo.s:92049  .debug_str:00000000000115e5 .LASF2750
     /tmp/ccfWI5Jo.s:92231  .debug_str:0000000000011c7e .LASF2751
     /tmp/ccfWI5Jo.s:91009  .debug_str:000000000000e943 .LASF2752
     /tmp/ccfWI5Jo.s:86887  .debug_str:0000000000004111 .LASF2753
     /tmp/ccfWI5Jo.s:91103  .debug_str:000000000000ed95 .LASF2754
     /tmp/ccfWI5Jo.s:88831  .debug_str:0000000000009143 .LASF2755
     /tmp/ccfWI5Jo.s:91969  .debug_str:00000000000111eb .LASF2756
     /tmp/ccfWI5Jo.s:85449  .debug_str:00000000000005f6 .LASF2757
     /tmp/ccfWI5Jo.s:90517  .debug_str:000000000000d33a .LASF2758
     /tmp/ccfWI5Jo.s:89307  .debug_str:000000000000a504 .LASF2759
     /tmp/ccfWI5Jo.s:86317  .debug_str:000000000000281f .LASF2760
     /tmp/ccfWI5Jo.s:88797  .debug_str:0000000000008fcd .LASF2761
     /tmp/ccfWI5Jo.s:85331  .debug_str:00000000000000ba .LASF2762
     /tmp/ccfWI5Jo.s:89787  .debug_str:000000000000b5fb .LASF2763
     /tmp/ccfWI5Jo.s:90717  .debug_str:000000000000dcc1 .LASF2764
     /tmp/ccfWI5Jo.s:86559  .debug_str:00000000000032ed .LASF2765
     /tmp/ccfWI5Jo.s:93159  .debug_str:000000000001422b .LASF2766
     /tmp/ccfWI5Jo.s:91789  .debug_str:0000000000010a49 .LASF2767
     /tmp/ccfWI5Jo.s:92627  .debug_str:0000000000012be9 .LASF2768
     /tmp/ccfWI5Jo.s:88051  .debug_str:0000000000006f11 .LASF2769
     /tmp/ccfWI5Jo.s:90885  .debug_str:000000000000e3c4 .LASF2770
     /tmp/ccfWI5Jo.s:85357  .debug_str:0000000000000207 .LASF2771
     /tmp/ccfWI5Jo.s:92847  .debug_str:000000000001351d .LASF2772
     /tmp/ccfWI5Jo.s:88971  .debug_str:0000000000009673 .LASF2773
     /tmp/ccfWI5Jo.s:91189  .debug_str:000000000000f0c9 .LASF2774
     /tmp/ccfWI5Jo.s:92635  .debug_str:0000000000012c47 .LASF2775
     /tmp/ccfWI5Jo.s:86239  .debug_str:00000000000024d9 .LASF2776
     /tmp/ccfWI5Jo.s:87041  .debug_str:000000000000476c .LASF2777
     /tmp/ccfWI5Jo.s:86221  .debug_str:0000000000002410 .LASF2778
     /tmp/ccfWI5Jo.s:88155  .debug_str:00000000000073ce .LASF2779
     /tmp/ccfWI5Jo.s:91167  .debug_str:000000000000eff6 .LASF2780
     /tmp/ccfWI5Jo.s:92813  .debug_str:00000000000133a5 .LASF2781
     /tmp/ccfWI5Jo.s:93221  .debug_str:0000000000014510 .LASF2782
     /tmp/ccfWI5Jo.s:87629  .debug_str:0000000000005d17 .LASF2783
     /tmp/ccfWI5Jo.s:89597  .debug_str:000000000000af75 .LASF2784
     /tmp/ccfWI5Jo.s:89737  .debug_str:000000000000b47e .LASF2785
     /tmp/ccfWI5Jo.s:88771  .debug_str:0000000000008e8a .LASF2786
     /tmp/ccfWI5Jo.s:90939  .debug_str:000000000000e5fd .LASF2787
     /tmp/ccfWI5Jo.s:88119  .debug_str:0000000000007259 .LASF2788
     /tmp/ccfWI5Jo.s:87897  .debug_str:00000000000068bd .LASF2789
     /tmp/ccfWI5Jo.s:92191  .debug_str:0000000000011ac3 .LASF2790
     /tmp/ccfWI5Jo.s:85981  .debug_str:00000000000019e4 .LASF2791
     /tmp/ccfWI5Jo.s:85699  .debug_str:0000000000000faa .LASF2792
     /tmp/ccfWI5Jo.s:86033  .debug_str:0000000000001c67 .LASF2793
     /tmp/ccfWI5Jo.s:87941  .debug_str:0000000000006a76 .LASF2794
     /tmp/ccfWI5Jo.s:92929  .debug_str:00000000000137fc .LASF2795
     /tmp/ccfWI5Jo.s:85721  .debug_str:000000000000105f .LASF2796
     /tmp/ccfWI5Jo.s:91211  .debug_str:000000000000f1e2 .LASF2797
     /tmp/ccfWI5Jo.s:90673  .debug_str:000000000000da96 .LASF2798
     /tmp/ccfWI5Jo.s:85443  .debug_str:00000000000005b2 .LASF2799
     /tmp/ccfWI5Jo.s:88005  .debug_str:0000000000006cf9 .LASF2800
     /tmp/ccfWI5Jo.s:87845  .debug_str:0000000000006652 .LASF2801
     /tmp/ccfWI5Jo.s:90793  .debug_str:000000000000dfbd .LASF2802
     /tmp/ccfWI5Jo.s:86515  .debug_str:0000000000003135 .LASF2803
     /tmp/ccfWI5Jo.s:90863  .debug_str:000000000000e2c8 .LASF2804
     /tmp/ccfWI5Jo.s:93363  .debug_str:0000000000014abf .LASF2805
     /tmp/ccfWI5Jo.s:89471  .debug_str:000000000000ab41 .LASF2806
     /tmp/ccfWI5Jo.s:85339  .debug_str:000000000000012e .LASF2807
     /tmp/ccfWI5Jo.s:89465  .debug_str:000000000000ab1e .LASF2808
     /tmp/ccfWI5Jo.s:88485  .debug_str:000000000000827a .LASF2809
     /tmp/ccfWI5Jo.s:86161  .debug_str:0000000000002145 .LASF2810
     /tmp/ccfWI5Jo.s:90745  .debug_str:000000000000dd8c .LASF2811
     /tmp/ccfWI5Jo.s:91261  .debug_str:000000000000f3b9 .LASF2812
     /tmp/ccfWI5Jo.s:91439  .debug_str:000000000000fc04 .LASF2813
     /tmp/ccfWI5Jo.s:90851  .debug_str:000000000000e235 .LASF2814
     /tmp/ccfWI5Jo.s:86185  .debug_str:000000000000228f .LASF2815
     /tmp/ccfWI5Jo.s:90691  .debug_str:000000000000db6c .LASF2816
     /tmp/ccfWI5Jo.s:90561  .debug_str:000000000000d51c .LASF2817
     /tmp/ccfWI5Jo.s:86993  .debug_str:00000000000045e1 .LASF2818
     /tmp/ccfWI5Jo.s:87153  .debug_str:0000000000004c59 .LASF2819
     /tmp/ccfWI5Jo.s:86313  .debug_str:00000000000027de .LASF2820
     /tmp/ccfWI5Jo.s:87367  .debug_str:00000000000053cd .LASF2821
     /tmp/ccfWI5Jo.s:87663  .debug_str:0000000000005ec0 .LASF2822
     /tmp/ccfWI5Jo.s:90049  .debug_str:000000000000bf49 .LASF2823
     /tmp/ccfWI5Jo.s:88469  .debug_str:0000000000008135 .LASF2824
     /tmp/ccfWI5Jo.s:89889  .debug_str:000000000000b96c .LASF2825
     /tmp/ccfWI5Jo.s:90649  .debug_str:000000000000d91e .LASF2826
     /tmp/ccfWI5Jo.s:90057  .debug_str:000000000000bfac .LASF2827
     /tmp/ccfWI5Jo.s:86337  .debug_str:0000000000002915 .LASF2828
     /tmp/ccfWI5Jo.s:86279  .debug_str:0000000000002677 .LASF2829
     /tmp/ccfWI5Jo.s:92817  .debug_str:00000000000133f8 .LASF2830
     /tmp/ccfWI5Jo.s:86259  .debug_str:00000000000025b7 .LASF2831
     /tmp/ccfWI5Jo.s:85835  .debug_str:0000000000001470 .LASF2832
     /tmp/ccfWI5Jo.s:91205  .debug_str:000000000000f1a2 .LASF2833
     /tmp/ccfWI5Jo.s:93015  .debug_str:0000000000013b88 .LASF2834
     /tmp/ccfWI5Jo.s:90625  .debug_str:000000000000d805 .LASF2835
     /tmp/ccfWI5Jo.s:88977  .debug_str:00000000000096af .LASF2836
     /tmp/ccfWI5Jo.s:89681  .debug_str:000000000000b25d .LASF2837
     /tmp/ccfWI5Jo.s:92577  .debug_str:00000000000129f5 .LASF2838
     /tmp/ccfWI5Jo.s:86977  .debug_str:0000000000004543 .LASF2839
     /tmp/ccfWI5Jo.s:87113  .debug_str:0000000000004abf .LASF2840
     /tmp/ccfWI5Jo.s:90483  .debug_str:000000000000d1bc .LASF2841
     /tmp/ccfWI5Jo.s:93301  .debug_str:000000000001483d .LASF2842
     /tmp/ccfWI5Jo.s:90977  .debug_str:000000000000e789 .LASF2843
     /tmp/ccfWI5Jo.s:86455  .debug_str:0000000000002ea5 .LASF2844
     /tmp/ccfWI5Jo.s:88291  .debug_str:0000000000007942 .LASF2845
     /tmp/ccfWI5Jo.s:87619  .debug_str:0000000000005c85 .LASF2846
     /tmp/ccfWI5Jo.s:88617  .debug_str:00000000000087f9 .LASF2847
     /tmp/ccfWI5Jo.s:85985  .debug_str:0000000000001a1c .LASF2848
     /tmp/ccfWI5Jo.s:87951  .debug_str:0000000000006ab9 .LASF2849
     /tmp/ccfWI5Jo.s:88963  .debug_str:0000000000009621 .LASF2850
     /tmp/ccfWI5Jo.s:91991  .debug_str:0000000000011338 .LASF2851
     /tmp/ccfWI5Jo.s:90613  .debug_str:000000000000d764 .LASF2852
     /tmp/ccfWI5Jo.s:88493  .debug_str:00000000000082cc .LASF2853
     /tmp/ccfWI5Jo.s:87927  .debug_str:00000000000069f2 .LASF2854
     /tmp/ccfWI5Jo.s:89125  .debug_str:0000000000009dc8 .LASF2855
     /tmp/ccfWI5Jo.s:88859  .debug_str:000000000000921d .LASF2856
     /tmp/ccfWI5Jo.s:86869  .debug_str:0000000000004042 .LASF2857
     /tmp/ccfWI5Jo.s:93317  .debug_str:00000000000148c0 .LASF2858
     /tmp/ccfWI5Jo.s:91957  .debug_str:000000000001114d .LASF2859
     /tmp/ccfWI5Jo.s:92689  .debug_str:0000000000012e48 .LASF2860
     /tmp/ccfWI5Jo.s:89111  .debug_str:0000000000009cd1 .LASF2861
     /tmp/ccfWI5Jo.s:92839  .debug_str:00000000000134ca .LASF2862
     /tmp/ccfWI5Jo.s:91747  .debug_str:000000000001089d .LASF2863
     /tmp/ccfWI5Jo.s:90763  .debug_str:000000000000de26 .LASF2864
     /tmp/ccfWI5Jo.s:87477  .debug_str:00000000000057eb .LASF2865
     /tmp/ccfWI5Jo.s:88437  .debug_str:0000000000007fe1 .LASF2866
     /tmp/ccfWI5Jo.s:86407  .debug_str:0000000000002caa .LASF2867
     /tmp/ccfWI5Jo.s:91927  .debug_str:0000000000010fde .LASF2868
     /tmp/ccfWI5Jo.s:90385  .debug_str:000000000000cd40 .LASF2869
     /tmp/ccfWI5Jo.s:90981  .debug_str:000000000000e7b4 .LASF2870
     /tmp/ccfWI5Jo.s:92465  .debug_str:0000000000012554 .LASF2871
     /tmp/ccfWI5Jo.s:90961  .debug_str:000000000000e6e7 .LASF2872
     /tmp/ccfWI5Jo.s:93093  .debug_str:0000000000013f20 .LASF2873
     /tmp/ccfWI5Jo.s:86321  .debug_str:0000000000002857 .LASF2874
     /tmp/ccfWI5Jo.s:88813  .debug_str:0000000000009076 .LASF2875
     /tmp/ccfWI5Jo.s:85421  .debug_str:00000000000004d6 .LASF2876
     /tmp/ccfWI5Jo.s:92525  .debug_str:00000000000127b2 .LASF2877
     /tmp/ccfWI5Jo.s:85625  .debug_str:0000000000000cde .LASF2878
     /tmp/ccfWI5Jo.s:90907  .debug_str:000000000000e4b7 .LASF2879
     /tmp/ccfWI5Jo.s:93277  .debug_str:00000000000146f1 .LASF2880
     /tmp/ccfWI5Jo.s:89885  .debug_str:000000000000b94e .LASF2881
     /tmp/ccfWI5Jo.s:86907  .debug_str:00000000000041d7 .LASF2882
     /tmp/ccfWI5Jo.s:89167  .debug_str:0000000000009f40 .LASF2883
     /tmp/ccfWI5Jo.s:92917  .debug_str:0000000000013790 .LASF2884
     /tmp/ccfWI5Jo.s:91387  .debug_str:000000000000f98d .LASF2885
     /tmp/ccfWI5Jo.s:85633  .debug_str:0000000000000d2a .LASF2886
     /tmp/ccfWI5Jo.s:87223  .debug_str:0000000000004eec .LASF2887
     /tmp/ccfWI5Jo.s:86825  .debug_str:0000000000003e2b .LASF2888
     /tmp/ccfWI5Jo.s:86025  .debug_str:0000000000001c0f .LASF2889
     /tmp/ccfWI5Jo.s:86949  .debug_str:00000000000043b6 .LASF2890
     /tmp/ccfWI5Jo.s:93215  .debug_str:00000000000144b5 .LASF2891
     /tmp/ccfWI5Jo.s:85679  .debug_str:0000000000000e8f .LASF2892
     /tmp/ccfWI5Jo.s:85779  .debug_str:000000000000125d .LASF2893
     /tmp/ccfWI5Jo.s:89693  .debug_str:000000000000b2de .LASF2894
     /tmp/ccfWI5Jo.s:89957  .debug_str:000000000000bbb1 .LASF2895
     /tmp/ccfWI5Jo.s:88803  .debug_str:000000000000900b .LASF2896
     /tmp/ccfWI5Jo.s:92469  .debug_str:000000000001258c .LASF2897
     /tmp/ccfWI5Jo.s:90359  .debug_str:000000000000cbee .LASF2898
     /tmp/ccfWI5Jo.s:88881  .debug_str:000000000000936c .LASF2899
     /tmp/ccfWI5Jo.s:86247  .debug_str:000000000000254b .LASF2900
     /tmp/ccfWI5Jo.s:86505  .debug_str:00000000000030bb .LASF2901
     /tmp/ccfWI5Jo.s:88045  .debug_str:0000000000006ec5 .LASF2902
     /tmp/ccfWI5Jo.s:87035  .debug_str:0000000000004732 .LASF2903
     /tmp/ccfWI5Jo.s:86519  .debug_str:000000000000316a .LASF2904
     /tmp/ccfWI5Jo.s:88055  .debug_str:0000000000006f35 .LASF2905
     /tmp/ccfWI5Jo.s:87857  .debug_str:00000000000066d4 .LASF2906
     /tmp/ccfWI5Jo.s:88611  .debug_str:00000000000087c4 .LASF2907
     /tmp/ccfWI5Jo.s:92189  .debug_str:0000000000011ab6 .LASF2908
     /tmp/ccfWI5Jo.s:87097  .debug_str:00000000000049fb .LASF2909
     /tmp/ccfWI5Jo.s:90933  .debug_str:000000000000e5cb .LASF2910
     /tmp/ccfWI5Jo.s:93141  .debug_str:0000000000014161 .LASF2911
     /tmp/ccfWI5Jo.s:88115  .debug_str:000000000000721c .LASF2912
     /tmp/ccfWI5Jo.s:92495  .debug_str:000000000001265f .LASF2913
     /tmp/ccfWI5Jo.s:87781  .debug_str:0000000000006354 .LASF2914
     /tmp/ccfWI5Jo.s:86663  .debug_str:0000000000003769 .LASF2915
     /tmp/ccfWI5Jo.s:86273  .debug_str:0000000000002646 .LASF2916
     /tmp/ccfWI5Jo.s:92415  .debug_str:000000000001235c .LASF2917
     /tmp/ccfWI5Jo.s:89591  .debug_str:000000000000af0e .LASF2918
     /tmp/ccfWI5Jo.s:93259  .debug_str:0000000000014621 .LASF2919
     /tmp/ccfWI5Jo.s:86143  .debug_str:0000000000002092 .LASF2920
     /tmp/ccfWI5Jo.s:85595  .debug_str:0000000000000b89 .LASF2921
     /tmp/ccfWI5Jo.s:91635  .debug_str:0000000000010404 .LASF2922
     /tmp/ccfWI5Jo.s:91905  .debug_str:0000000000010efc .LASF2923
     /tmp/ccfWI5Jo.s:92789  .debug_str:0000000000013286 .LASF2924
     /tmp/ccfWI5Jo.s:92641  .debug_str:0000000000012c91 .LASF2925
     /tmp/ccfWI5Jo.s:93135  .debug_str:0000000000014113 .LASF2926
     /tmp/ccfWI5Jo.s:92271  .debug_str:0000000000011dab .LASF2927
     /tmp/ccfWI5Jo.s:87913  .debug_str:000000000000696f .LASF2928
     /tmp/ccfWI5Jo.s:85383  .debug_str:000000000000035f .LASF2929
     /tmp/ccfWI5Jo.s:88735  .debug_str:0000000000008ce4 .LASF2930
     /tmp/ccfWI5Jo.s:88383  .debug_str:0000000000007d7e .LASF2931
     /tmp/ccfWI5Jo.s:86465  .debug_str:0000000000002f1d .LASF2932
     /tmp/ccfWI5Jo.s:88653  .debug_str:000000000000896d .LASF2933
     /tmp/ccfWI5Jo.s:90185  .debug_str:000000000000c4dd .LASF2934
     /tmp/ccfWI5Jo.s:93081  .debug_str:0000000000013eac .LASF2935
     /tmp/ccfWI5Jo.s:86427  .debug_str:0000000000002d70 .LASF2936
     /tmp/ccfWI5Jo.s:92471  .debug_str:00000000000125b7 .LASF2937
     /tmp/ccfWI5Jo.s:91733  .debug_str:0000000000010803 .LASF2938
     /tmp/ccfWI5Jo.s:87709  .debug_str:0000000000006067 .LASF2939
     /tmp/ccfWI5Jo.s:91449  .debug_str:000000000000fc69 .LASF2940
     /tmp/ccfWI5Jo.s:87653  .debug_str:0000000000005e27 .LASF2941
     /tmp/ccfWI5Jo.s:91925  .debug_str:0000000000010fb9 .LASF2942
     /tmp/ccfWI5Jo.s:86059  .debug_str:0000000000001d5b .LASF2943
     /tmp/ccfWI5Jo.s:92037  .debug_str:0000000000011561 .LASF2944
     /tmp/ccfWI5Jo.s:93065  .debug_str:0000000000013dd1 .LASF2945
     /tmp/ccfWI5Jo.s:93207  .debug_str:0000000000014457 .LASF2946
     /tmp/ccfWI5Jo.s:88219  .debug_str:0000000000007615 .LASF2947
     /tmp/ccfWI5Jo.s:92483  .debug_str:00000000000125fb .LASF2948
     /tmp/ccfWI5Jo.s:92491  .debug_str:0000000000012642 .LASF2949
     /tmp/ccfWI5Jo.s:92369  .debug_str:000000000001213c .LASF2950
     /tmp/ccfWI5Jo.s:93299  .debug_str:0000000000014819 .LASF2951
     /tmp/ccfWI5Jo.s:87543  .debug_str:00000000000059fc .LASF2952
     /tmp/ccfWI5Jo.s:87545  .debug_str:0000000000005a0c .LASF2953
     /tmp/ccfWI5Jo.s:90991  .debug_str:000000000000e83d .LASF2954
     /tmp/ccfWI5Jo.s:85757  .debug_str:0000000000001161 .LASF2955
     /tmp/ccfWI5Jo.s:88345  .debug_str:0000000000007b7a .LASF2956
     /tmp/ccfWI5Jo.s:91373  .debug_str:000000000000f8b1 .LASF2957
     /tmp/ccfWI5Jo.s:91091  .debug_str:000000000000ed17 .LASF2958
     /tmp/ccfWI5Jo.s:87071  .debug_str:00000000000048c1 .LASF2959
     /tmp/ccfWI5Jo.s:88521  .debug_str:00000000000083c4 .LASF2960
     /tmp/ccfWI5Jo.s:87789  .debug_str:00000000000063ca .LASF2961
     /tmp/ccfWI5Jo.s:89969  .debug_str:000000000000bc3a .LASF2962
     /tmp/ccfWI5Jo.s:90123  .debug_str:000000000000c1f4 .LASF2963
     /tmp/ccfWI5Jo.s:90113  .debug_str:000000000000c1ad .LASF2964
     /tmp/ccfWI5Jo.s:91063  .debug_str:000000000000ebdf .LASF2965
     /tmp/ccfWI5Jo.s:91791  .debug_str:0000000000010a5a .LASF2966
     /tmp/ccfWI5Jo.s:90351  .debug_str:000000000000cbc0 .LASF2967
     /tmp/ccfWI5Jo.s:91015  .debug_str:000000000000e973 .LASF2968
     /tmp/ccfWI5Jo.s:89227  .debug_str:000000000000a19c .LASF2969
     /tmp/ccfWI5Jo.s:90353  .debug_str:000000000000cbd0 .LASF2970
     /tmp/ccfWI5Jo.s:91017  .debug_str:000000000000e983 .LASF2971
     /tmp/ccfWI5Jo.s:90307  .debug_str:000000000000c9f4 .LASF2972
     /tmp/ccfWI5Jo.s:91441  .debug_str:000000000000fc29 .LASF2973
     /tmp/ccfWI5Jo.s:91349  .debug_str:000000000000f7e0 .LASF2974
     /tmp/ccfWI5Jo.s:91427  .debug_str:000000000000fb5e .LASF2975
     /tmp/ccfWI5Jo.s:91443  .debug_str:000000000000fc39 .LASF2976
     /tmp/ccfWI5Jo.s:92203  .debug_str:0000000000011b3d .LASF2977
     /tmp/ccfWI5Jo.s:86561  .debug_str:000000000000330d .LASF2978
     /tmp/ccfWI5Jo.s:91445  .debug_str:000000000000fc49 .LASF2979
     /tmp/ccfWI5Jo.s:92205  .debug_str:0000000000011b4d .LASF2980
     /tmp/ccfWI5Jo.s:89183  .debug_str:0000000000009fc5 .LASF2981
     /tmp/ccfWI5Jo.s:91447  .debug_str:000000000000fc59 .LASF2982
     /tmp/ccfWI5Jo.s:92207  .debug_str:0000000000011b5d .LASF2983
     /tmp/ccfWI5Jo.s:93191  .debug_str:00000000000143bb .LASF2984
     /tmp/ccfWI5Jo.s:90171  .debug_str:000000000000c3e7 .LASF2985
     /tmp/ccfWI5Jo.s:92209  .debug_str:0000000000011b6d .LASF2986
     /tmp/ccfWI5Jo.s:88421  .debug_str:0000000000007f3b .LASF2987
     /tmp/ccfWI5Jo.s:90747  .debug_str:000000000000dd9d .LASF2988
     /tmp/ccfWI5Jo.s:85851  .debug_str:0000000000001542 .LASF2989
     /tmp/ccfWI5Jo.s:89617  .debug_str:000000000000b061 .LASF2990
     /tmp/ccfWI5Jo.s:93063  .debug_str:0000000000013dc1 .LASF2991
     /tmp/ccfWI5Jo.s:89905  .debug_str:000000000000ba3a .LASF2992
     /tmp/ccfWI5Jo.s:85375  .debug_str:00000000000002c8 .LASF2993
     /tmp/ccfWI5Jo.s:91879  .debug_str:0000000000010dde .LASF2994
     /tmp/ccfWI5Jo.s:85907  .debug_str:00000000000016ea .LASF2995
     /tmp/ccfWI5Jo.s:90685  .debug_str:000000000000db24 .LASF2996
     /tmp/ccfWI5Jo.s:91883  .debug_str:0000000000010e03 .LASF2997
     /tmp/ccfWI5Jo.s:86533  .debug_str:00000000000031f5 .LASF2998
     /tmp/ccfWI5Jo.s:85847  .debug_str:00000000000014f7 .LASF2999
     /tmp/ccfWI5Jo.s:91887  .debug_str:0000000000010e2c .LASF3000
     /tmp/ccfWI5Jo.s:85911  .debug_str:0000000000001713 .LASF3001
     /tmp/ccfWI5Jo.s:89129  .debug_str:0000000000009e00 .LASF3002
     /tmp/ccfWI5Jo.s:87867  .debug_str:0000000000006752 .LASF3003
     /tmp/ccfWI5Jo.s:85913  .debug_str:0000000000001729 .LASF3004
     /tmp/ccfWI5Jo.s:92467  .debug_str:0000000000012562 .LASF3005
     /tmp/ccfWI5Jo.s:87869  .debug_str:0000000000006768 .LASF3006
     /tmp/ccfWI5Jo.s:85915  .debug_str:000000000000173f .LASF3007
     /tmp/ccfWI5Jo.s:87695  .debug_str:0000000000005fbf .LASF3008
     /tmp/ccfWI5Jo.s:87793  .debug_str:00000000000063e3 .LASF3009
     /tmp/ccfWI5Jo.s:85917  .debug_str:0000000000001755 .LASF3010
     /tmp/ccfWI5Jo.s:87389  .debug_str:0000000000005456 .LASF3011
     /tmp/ccfWI5Jo.s:87873  .debug_str:0000000000006789 .LASF3012
     /tmp/ccfWI5Jo.s:85919  .debug_str:000000000000176b .LASF3013
     /tmp/ccfWI5Jo.s:92711  .debug_str:0000000000012f2d .LASF3014
     /tmp/ccfWI5Jo.s:87875  .debug_str:000000000000679f .LASF3015
     /tmp/ccfWI5Jo.s:85921  .debug_str:0000000000001781 .LASF3016
     /tmp/ccfWI5Jo.s:89991  .debug_str:000000000000bcc3 .LASF3017
     /tmp/ccfWI5Jo.s:89743  .debug_str:000000000000b4c0 .LASF3018
     /tmp/ccfWI5Jo.s:91141  .debug_str:000000000000eef4 .LASF3019
     /tmp/ccfWI5Jo.s:85479  .debug_str:000000000000071d .LASF3020
     /tmp/ccfWI5Jo.s:86547  .debug_str:000000000000329f .LASF3021
     /tmp/ccfWI5Jo.s:88883  .debug_str:0000000000009391 .LASF3022
     /tmp/ccfWI5Jo.s:85437  .debug_str:000000000000057f .LASF3023
     /tmp/ccfWI5Jo.s:91179  .debug_str:000000000000f062 .LASF3024
     /tmp/ccfWI5Jo.s:86863  .debug_str:0000000000003ff6 .LASF3025
     /tmp/ccfWI5Jo.s:86541  .debug_str:000000000000323a .LASF3026
     /tmp/ccfWI5Jo.s:91317  .debug_str:000000000000f661 .LASF3027
     /tmp/ccfWI5Jo.s:90973  .debug_str:000000000000e762 .LASF3028
     /tmp/ccfWI5Jo.s:86453  .debug_str:0000000000002e7a .LASF3029
     /tmp/ccfWI5Jo.s:86991  .debug_str:00000000000045d1 .LASF3030
     /tmp/ccfWI5Jo.s:87627  .debug_str:0000000000005d07 .LASF3031
     /tmp/ccfWI5Jo.s:88367  .debug_str:0000000000007c4c .LASF3032
     /tmp/ccfWI5Jo.s:91059  .debug_str:000000000000ebbb .LASF3033
     /tmp/ccfWI5Jo.s:89613  .debug_str:000000000000b03a .LASF3034
     /tmp/ccfWI5Jo.s:88879  .debug_str:000000000000933e .LASF3035
     /tmp/ccfWI5Jo.s:86261  .debug_str:00000000000025dd .LASF3036
     /tmp/ccfWI5Jo.s:88943  .debug_str:0000000000009585 .LASF3037
     /tmp/ccfWI5Jo.s:91917  .debug_str:0000000000010f70 .LASF3038
     /tmp/ccfWI5Jo.s:91725  .debug_str:00000000000107b6 .LASF3039
     /tmp/ccfWI5Jo.s:87473  .debug_str:00000000000057b2 .LASF3040
     /tmp/ccfWI5Jo.s:91577  .debug_str:0000000000010173 .LASF3041
     /tmp/ccfWI5Jo.s:92515  .debug_str:0000000000012747 .LASF3042
     /tmp/ccfWI5Jo.s:88563  .debug_str:0000000000008595 .LASF3043
     /tmp/ccfWI5Jo.s:89449  .debug_str:000000000000aa38 .LASF3044
     /tmp/ccfWI5Jo.s:87963  .debug_str:0000000000006b6c .LASF3045
     /tmp/ccfWI5Jo.s:89407  .debug_str:000000000000a8ec .LASF3046
     /tmp/ccfWI5Jo.s:92277  .debug_str:0000000000011e0d .LASF3047
     /tmp/ccfWI5Jo.s:91309  .debug_str:000000000000f60e .LASF3048
     /tmp/ccfWI5Jo.s:91399  .debug_str:000000000000fa2a .LASF3049
     /tmp/ccfWI5Jo.s:93223  .debug_str:0000000000014527 .LASF3050
     /tmp/ccfWI5Jo.s:92181  .debug_str:0000000000011a57 .LASF3051
     /tmp/ccfWI5Jo.s:88703  .debug_str:0000000000008b62 .LASF3052
     /tmp/ccfWI5Jo.s:88941  .debug_str:0000000000009562 .LASF3053
     /tmp/ccfWI5Jo.s:90993  .debug_str:000000000000e861 .LASF3054
     /tmp/ccfWI5Jo.s:90889  .debug_str:000000000000e41c .LASF3055
     /tmp/ccfWI5Jo.s:92905  .debug_str:0000000000013719 .LASF3056
     /tmp/ccfWI5Jo.s:90463  .debug_str:000000000000d119 .LASF3057
     /tmp/ccfWI5Jo.s:85391  .debug_str:00000000000003a3 .LASF3058
     /tmp/ccfWI5Jo.s:89001  .debug_str:0000000000009799 .LASF3059
     /tmp/ccfWI5Jo.s:89955  .debug_str:000000000000bb99 .LASF3060
     /tmp/ccfWI5Jo.s:90327  .debug_str:000000000000caea .LASF3061
     /tmp/ccfWI5Jo.s:90183  .debug_str:000000000000c4b1 .LASF3062
     /tmp/ccfWI5Jo.s:85855  .debug_str:0000000000001561 .LASF3063
     /tmp/ccfWI5Jo.s:92033  .debug_str:000000000001153a .LASF3064
     /tmp/ccfWI5Jo.s:86961  .debug_str:000000000000447c .LASF3065
     /tmp/ccfWI5Jo.s:89035  .debug_str:0000000000009976 .LASF3066
     /tmp/ccfWI5Jo.s:89071  .debug_str:0000000000009b14 .LASF3067
     /tmp/ccfWI5Jo.s:92743  .debug_str:000000000001304e .LASF3068
     /tmp/ccfWI5Jo.s:90343  .debug_str:000000000000cb7d .LASF3069
     /tmp/ccfWI5Jo.s:91597  .debug_str:000000000001028a .LASF3070
     /tmp/ccfWI5Jo.s:86167  .debug_str:000000000000219f .LASF3071
     /tmp/ccfWI5Jo.s:87911  .debug_str:0000000000006956 .LASF3072
     /tmp/ccfWI5Jo.s:87505  .debug_str:00000000000058ce .LASF3073
     /tmp/ccfWI5Jo.s:90039  .debug_str:000000000000be9f .LASF3074
     /tmp/ccfWI5Jo.s:89075  .debug_str:0000000000009b4d .LASF3075
     /tmp/ccfWI5Jo.s:87507  .debug_str:00000000000058e7 .LASF3076
     /tmp/ccfWI5Jo.s:93211  .debug_str:0000000000014478 .LASF3077
     /tmp/ccfWI5Jo.s:87915  .debug_str:0000000000006981 .LASF3078
     /tmp/ccfWI5Jo.s:87509  .debug_str:0000000000005900 .LASF3079
     /tmp/ccfWI5Jo.s:88451  .debug_str:0000000000008068 .LASF3080
     /tmp/ccfWI5Jo.s:87917  .debug_str:000000000000699a .LASF3081
     /tmp/ccfWI5Jo.s:87511  .debug_str:0000000000005919 .LASF3082
     /tmp/ccfWI5Jo.s:91753  .debug_str:00000000000108ea .LASF3083
     /tmp/ccfWI5Jo.s:92599  .debug_str:0000000000012ab8 .LASF3084
     /tmp/ccfWI5Jo.s:85497  .debug_str:0000000000000815 .LASF3085
     /tmp/ccfWI5Jo.s:89789  .debug_str:000000000000b607 .LASF3086
     /tmp/ccfWI5Jo.s:86447  .debug_str:0000000000002e43 .LASF3087
     /tmp/ccfWI5Jo.s:87421  .debug_str:00000000000055f7 .LASF3088
     /tmp/ccfWI5Jo.s:91963  .debug_str:000000000001118d .LASF3089
     /tmp/ccfWI5Jo.s:87669  .debug_str:0000000000005f15 .LASF3090
     /tmp/ccfWI5Jo.s:86433  .debug_str:0000000000002db9 .LASF3091
     /tmp/ccfWI5Jo.s:91005  .debug_str:000000000000e901 .LASF3092
     /tmp/ccfWI5Jo.s:87145  .debug_str:0000000000004c06 .LASF3093
     /tmp/ccfWI5Jo.s:90849  .debug_str:000000000000e222 .LASF3094
     /tmp/ccfWI5Jo.s:85337  .debug_str:0000000000000107 .LASF3095
     /tmp/ccfWI5Jo.s:90741  .debug_str:000000000000dd74 .LASF3096
     /tmp/ccfWI5Jo.s:91437  .debug_str:000000000000fbf6 .LASF3097
     /tmp/ccfWI5Jo.s:86501  .debug_str:000000000000307a .LASF3098
     /tmp/ccfWI5Jo.s:86895  .debug_str:0000000000004172 .LASF3099
     /tmp/ccfWI5Jo.s:85671  .debug_str:0000000000000e18 .LASF3100
     /tmp/ccfWI5Jo.s:91847  .debug_str:0000000000010c59 .LASF3101
     /tmp/ccfWI5Jo.s:88613  .debug_str:00000000000087d1 .LASF3102
     /tmp/ccfWI5Jo.s:92193  .debug_str:0000000000011ace .LASF3103
     /tmp/ccfWI5Jo.s:92999  .debug_str:0000000000013ad2 .LASF3104
     /tmp/ccfWI5Jo.s:85833  .debug_str:000000000000145c .LASF3105
     /tmp/ccfWI5Jo.s:89653  .debug_str:000000000000b14b .LASF3106
     /tmp/ccfWI5Jo.s:86305  .debug_str:0000000000002779 .LASF3107
     /tmp/ccfWI5Jo.s:86925  .debug_str:000000000000429a .LASF3108
     /tmp/ccfWI5Jo.s:91129  .debug_str:000000000000ee77 .LASF3109
     /tmp/ccfWI5Jo.s:88649  .debug_str:000000000000892d .LASF3110
     /tmp/ccfWI5Jo.s:87647  .debug_str:0000000000005de9 .LASF3111
     /tmp/ccfWI5Jo.s:86897  .debug_str:000000000000417e .LASF3112
     /tmp/ccfWI5Jo.s:88015  .debug_str:0000000000006d80 .LASF3113
     /tmp/ccfWI5Jo.s:92013  .debug_str:0000000000011443 .LASF3114
     /tmp/ccfWI5Jo.s:91303  .debug_str:000000000000f5c9 .LASF3115
     /tmp/ccfWI5Jo.s:91377  .debug_str:000000000000f8e2 .LASF3116
     /tmp/ccfWI5Jo.s:87831  .debug_str:00000000000065ac .LASF3117
     /tmp/ccfWI5Jo.s:87965  .debug_str:0000000000006b77 .LASF3118
     /tmp/ccfWI5Jo.s:91777  .debug_str:00000000000109f8 .LASF3119
     /tmp/ccfWI5Jo.s:87289  .debug_str:0000000000005148 .LASF3120
     /tmp/ccfWI5Jo.s:91623  .debug_str:0000000000010382 .LASF3121
     /tmp/ccfWI5Jo.s:91483  .debug_str:000000000000fd93 .LASF3122
     /tmp/ccfWI5Jo.s:87291  .debug_str:000000000000515b .LASF3123
     /tmp/ccfWI5Jo.s:91627  .debug_str:00000000000103ba .LASF3124
     /tmp/ccfWI5Jo.s:92147  .debug_str:000000000001193c .LASF3125
     /tmp/ccfWI5Jo.s:88509  .debug_str:000000000000834b .LASF3126
     /tmp/ccfWI5Jo.s:91939  .debug_str:000000000001105f .LASF3127
     /tmp/ccfWI5Jo.s:91633  .debug_str:00000000000103dc .LASF3128
     /tmp/ccfWI5Jo.s:90131  .debug_str:000000000000c25a .LASF3129
     /tmp/ccfWI5Jo.s:91943  .debug_str:000000000001109e .LASF3130
     /tmp/ccfWI5Jo.s:86733  .debug_str:0000000000003a4c .LASF3131
     /tmp/ccfWI5Jo.s:86749  .debug_str:0000000000003b04 .LASF3132
     /tmp/ccfWI5Jo.s:91499  .debug_str:000000000000fe7d .LASF3133
     /tmp/ccfWI5Jo.s:90219  .debug_str:000000000000c636 .LASF3134
     /tmp/ccfWI5Jo.s:86753  .debug_str:0000000000003b1e .LASF3135
     /tmp/ccfWI5Jo.s:92403  .debug_str:00000000000122fc .LASF3136
     /tmp/ccfWI5Jo.s:93367  .debug_str:0000000000014add .LASF3137
     /tmp/ccfWI5Jo.s:91735  .debug_str:0000000000010810 .LASF3138
     /tmp/ccfWI5Jo.s:92405  .debug_str:0000000000012310 .LASF3139
     /tmp/ccfWI5Jo.s:88627  .debug_str:000000000000884d .LASF3140
     /tmp/ccfWI5Jo.s:93381  .debug_str:0000000000014b52 .LASF3141
     /tmp/ccfWI5Jo.s:92543  .debug_str:0000000000012877 .LASF3142
     /tmp/ccfWI5Jo.s:92023  .debug_str:00000000000114bc .LASF3143
     /tmp/ccfWI5Jo.s:86213  .debug_str:00000000000023bd .LASF3144
     /tmp/ccfWI5Jo.s:86609  .debug_str:0000000000003538 .LASF3145
     /tmp/ccfWI5Jo.s:87131  .debug_str:0000000000004b8a .LASF3146
     /tmp/ccfWI5Jo.s:90165  .debug_str:000000000000c3b1 .LASF3147
     /tmp/ccfWI5Jo.s:86611  .debug_str:000000000000354a .LASF3148
     /tmp/ccfWI5Jo.s:87655  .debug_str:0000000000005e38 .LASF3149
     /tmp/ccfWI5Jo.s:87117  .debug_str:0000000000004b06 .LASF3150
     /tmp/ccfWI5Jo.s:87623  .debug_str:0000000000005ce3 .LASF3151
     /tmp/ccfWI5Jo.s:88303  .debug_str:00000000000079bd .LASF3152
     /tmp/ccfWI5Jo.s:87119  .debug_str:0000000000004b18 .LASF3153
     /tmp/ccfWI5Jo.s:87625  .debug_str:0000000000005cf5 .LASF3154
     /tmp/ccfWI5Jo.s:85433  .debug_str:0000000000000550 .LASF3155
     /tmp/ccfWI5Jo.s:87121  .debug_str:0000000000004b2a .LASF3156
     /tmp/ccfWI5Jo.s:89457  .debug_str:000000000000aade .LASF3157
     /tmp/ccfWI5Jo.s:87517  .debug_str:000000000000596a .LASF3158
     /tmp/ccfWI5Jo.s:86581  .debug_str:00000000000033de .LASF3159
     /tmp/ccfWI5Jo.s:88711  .debug_str:0000000000008bca .LASF3160
     /tmp/ccfWI5Jo.s:91585  .debug_str:00000000000101f3 .LASF3161
     /tmp/ccfWI5Jo.s:86095  .debug_str:0000000000001ec7 .LASF3162
     /tmp/ccfWI5Jo.s:92389  .debug_str:0000000000012239 .LASF3163
     /tmp/ccfWI5Jo.s:86463  .debug_str:0000000000002ef7 .LASF3164
     /tmp/ccfWI5Jo.s:86419  .debug_str:0000000000002d2f .LASF3165
     /tmp/ccfWI5Jo.s:91689  .debug_str:0000000000010630 .LASF3166
     /tmp/ccfWI5Jo.s:87301  .debug_str:00000000000051dd .LASF3167
     /tmp/ccfWI5Jo.s:90837  .debug_str:000000000000e17a .LASF3168
     /tmp/ccfWI5Jo.s:88253  .debug_str:0000000000007762 .LASF3169
     /tmp/ccfWI5Jo.s:87735  .debug_str:00000000000061d9 .LASF3170
     /tmp/ccfWI5Jo.s:90965  .debug_str:000000000000e70d .LASF3171
     /tmp/ccfWI5Jo.s:86855  .debug_str:0000000000003f8b .LASF3172
     /tmp/ccfWI5Jo.s:91119  .debug_str:000000000000ee0d .LASF3173
     /tmp/ccfWI5Jo.s:89147  .debug_str:0000000000009ea5 .LASF3174
     /tmp/ccfWI5Jo.s:91459  .debug_str:000000000000fcbf .LASF3175
     /tmp/ccfWI5Jo.s:88095  .debug_str:000000000000713f .LASF3176
     /tmp/ccfWI5Jo.s:92053  .debug_str:0000000000011613 .LASF3177
     /tmp/ccfWI5Jo.s:93029  .debug_str:0000000000013c46 .LASF3178
     /tmp/ccfWI5Jo.s:87665  .debug_str:0000000000005ee2 .LASF3179
     /tmp/ccfWI5Jo.s:87985  .debug_str:0000000000006c49 .LASF3180
     /tmp/ccfWI5Jo.s:92417  .debug_str:000000000001237a .LASF3181
     /tmp/ccfWI5Jo.s:92211  .debug_str:0000000000011b7d .LASF3182
     /tmp/ccfWI5Jo.s:86643  .debug_str:0000000000003665 .LASF3183
     /tmp/ccfWI5Jo.s:89897  .debug_str:000000000000b9d7 .LASF3184
     /tmp/ccfWI5Jo.s:87181  .debug_str:0000000000004dae .LASF3185
     /tmp/ccfWI5Jo.s:93329  .debug_str:0000000000014986 .LASF3186
     /tmp/ccfWI5Jo.s:90315  .debug_str:000000000000ca74 .LASF3187
     /tmp/ccfWI5Jo.s:90273  .debug_str:000000000000c87e .LASF3188
     /tmp/ccfWI5Jo.s:92263  .debug_str:0000000000011d5e .LASF3189
     /tmp/ccfWI5Jo.s:86641  .debug_str:0000000000003651 .LASF3190
     /tmp/ccfWI5Jo.s:89443  .debug_str:000000000000a9f5 .LASF3191
     /tmp/ccfWI5Jo.s:90615  .debug_str:000000000000d78b .LASF3192
     /tmp/ccfWI5Jo.s:88819  .debug_str:00000000000090b5 .LASF3193
     /tmp/ccfWI5Jo.s:88505  .debug_str:0000000000008315 .LASF3194
     /tmp/ccfWI5Jo.s:89317  .debug_str:000000000000a5b7 .LASF3195
     /tmp/ccfWI5Jo.s:88601  .debug_str:0000000000008759 .LASF3196
     /tmp/ccfWI5Jo.s:90765  .debug_str:000000000000de59 .LASF3197
     /tmp/ccfWI5Jo.s:86263  .debug_str:00000000000025f1 .LASF3198
     /tmp/ccfWI5Jo.s:92977  .debug_str:00000000000139fb .LASF3199
     /tmp/ccfWI5Jo.s:93175  .debug_str:00000000000142c8 .LASF3200
     /tmp/ccfWI5Jo.s:91097  .debug_str:000000000000ed5d .LASF3201
     /tmp/ccfWI5Jo.s:85989  .debug_str:0000000000001a53 .LASF3202
     /tmp/ccfWI5Jo.s:86245  .debug_str:0000000000002522 .LASF3203
     /tmp/ccfWI5Jo.s:92431  .debug_str:00000000000123f8 .LASF3204
     /tmp/ccfWI5Jo.s:88385  .debug_str:0000000000007d9e .LASF3205
     /tmp/ccfWI5Jo.s:91493  .debug_str:000000000000fe1e .LASF3206
     /tmp/ccfWI5Jo.s:87211  .debug_str:0000000000004e6e .LASF3207
     /tmp/ccfWI5Jo.s:91221  .debug_str:000000000000f23f .LASF3208
     /tmp/ccfWI5Jo.s:87541  .debug_str:00000000000059d8 .LASF3209
     /tmp/ccfWI5Jo.s:92027  .debug_str:00000000000114f0 .LASF3210
     /tmp/ccfWI5Jo.s:87051  .debug_str:00000000000047e3 .LASF3211
     /tmp/ccfWI5Jo.s:86659  .debug_str:000000000000373b .LASF3212
     /tmp/ccfWI5Jo.s:88415  .debug_str:0000000000007f12 .LASF3213
     /tmp/ccfWI5Jo.s:87819  .debug_str:000000000000650d .LASF3214
     /tmp/ccfWI5Jo.s:90485  .debug_str:000000000000d1cd .LASF3215
     /tmp/ccfWI5Jo.s:92691  .debug_str:0000000000012e6b .LASF3216
     /tmp/ccfWI5Jo.s:90337  .debug_str:000000000000cb4a .LASF3217
     /tmp/ccfWI5Jo.s:91737  .debug_str:0000000000010824 .LASF3218
     /tmp/ccfWI5Jo.s:91111  .debug_str:000000000000edcc .LASF3219
     /tmp/ccfWI5Jo.s:88967  .debug_str:0000000000009644 .LASF3220
     /tmp/ccfWI5Jo.s:90967  .debug_str:000000000000e71a .LASF3221
     /tmp/ccfWI5Jo.s:91385  .debug_str:000000000000f979 .LASF3222
     /tmp/ccfWI5Jo.s:86479  .debug_str:0000000000002fa6 .LASF3223
     /tmp/ccfWI5Jo.s:86903  .debug_str:00000000000041a8 .LASF3224
     /tmp/ccfWI5Jo.s:88487  .debug_str:000000000000828c .LASF3225
     /tmp/ccfWI5Jo.s:93339  .debug_str:00000000000149e8 .LASF3226
     /tmp/ccfWI5Jo.s:87299  .debug_str:00000000000051af .LASF3227
     /tmp/ccfWI5Jo.s:90643  .debug_str:000000000000d8cf .LASF3228
     /tmp/ccfWI5Jo.s:85393  .debug_str:00000000000003c4 .LASF3229
     /tmp/ccfWI5Jo.s:92621  .debug_str:0000000000012b86 .LASF3230
     /tmp/ccfWI5Jo.s:93117  .debug_str:0000000000014066 .LASF3231
     /tmp/ccfWI5Jo.s:89551  .debug_str:000000000000adbb .LASF3232
     /tmp/ccfWI5Jo.s:85687  .debug_str:0000000000000f02 .LASF3233
     /tmp/ccfWI5Jo.s:92945  .debug_str:00000000000138bc .LASF3234
     /tmp/ccfWI5Jo.s:90199  .debug_str:000000000000c597 .LASF3235
     /tmp/ccfWI5Jo.s:87935  .debug_str:0000000000006a33 .LASF3236
     /tmp/ccfWI5Jo.s:88319  .debug_str:0000000000007a62 .LASF3237
     /tmp/ccfWI5Jo.s:87161  .debug_str:0000000000004cd6 .LASF3238
     /tmp/ccfWI5Jo.s:91869  .debug_str:0000000000010d58 .LASF3239
     /tmp/ccfWI5Jo.s:85353  .debug_str:00000000000001e7 .LASF3240
     /tmp/ccfWI5Jo.s:90119  .debug_str:000000000000c1ce .LASF3241
     /tmp/ccfWI5Jo.s:89553  .debug_str:000000000000add6 .LASF3242
     /tmp/ccfWI5Jo.s:91025  .debug_str:000000000000e9e0 .LASF3243
     /tmp/ccfWI5Jo.s:92091  .debug_str:000000000001175a .LASF3244
     /tmp/ccfWI5Jo.s:92381  .debug_str:00000000000121c7 .LASF3245
     /tmp/ccfWI5Jo.s:86833  .debug_str:0000000000003e73 .LASF3246
     /tmp/ccfWI5Jo.s:85827  .debug_str:0000000000001412 .LASF3247
     /tmp/ccfWI5Jo.s:86711  .debug_str:0000000000003965 .LASF3248
     /tmp/ccfWI5Jo.s:86835  .debug_str:0000000000003e90 .LASF3249
     /tmp/ccfWI5Jo.s:85831  .debug_str:000000000000143f .LASF3250
     /tmp/ccfWI5Jo.s:90197  .debug_str:000000000000c566 .LASF3251
     /tmp/ccfWI5Jo.s:91337  .debug_str:000000000000f746 .LASF3252
     /tmp/ccfWI5Jo.s:86537  .debug_str:0000000000003215 .LASF3253
     /tmp/ccfWI5Jo.s:89309  .debug_str:000000000000a52c .LASF3254
     /tmp/ccfWI5Jo.s:91339  .debug_str:000000000000f763 .LASF3255
     /tmp/ccfWI5Jo.s:91967  .debug_str:00000000000111ce .LASF3256
     /tmp/ccfWI5Jo.s:88545  .debug_str:00000000000084e3 .LASF3257
     /tmp/ccfWI5Jo.s:91473  .debug_str:000000000000fd32 .LASF3258
     /tmp/ccfWI5Jo.s:88793  .debug_str:0000000000008f97 .LASF3259
     /tmp/ccfWI5Jo.s:87425  .debug_str:000000000000562c .LASF3260
     /tmp/ccfWI5Jo.s:92645  .debug_str:0000000000012cca .LASF3261
     /tmp/ccfWI5Jo.s:88795  .debug_str:0000000000008fb2 .LASF3262
     /tmp/ccfWI5Jo.s:88535  .debug_str:000000000000845c .LASF3263
     /tmp/ccfWI5Jo.s:87149  .debug_str:0000000000004c2b .LASF3264
     /tmp/ccfWI5Jo.s:91771  .debug_str:00000000000109b0 .LASF3265
     /tmp/ccfWI5Jo.s:86603  .debug_str:00000000000034ed .LASF3266
     /tmp/ccfWI5Jo.s:92283  .debug_str:0000000000011e7d .LASF3267
     /tmp/ccfWI5Jo.s:91773  .debug_str:00000000000109cb .LASF3268
     /tmp/ccfWI5Jo.s:90053  .debug_str:000000000000bf70 .LASF3269
     /tmp/ccfWI5Jo.s:85493  .debug_str:00000000000007db .LASF3270
     /tmp/ccfWI5Jo.s:91347  .debug_str:000000000000f7c3 .LASF3271
     /tmp/ccfWI5Jo.s:88717  .debug_str:0000000000008c10 .LASF3272
     /tmp/ccfWI5Jo.s:85495  .debug_str:00000000000007f8 .LASF3273
     /tmp/ccfWI5Jo.s:92769  .debug_str:000000000001317a .LASF3274
     /tmp/ccfWI5Jo.s:87163  .debug_str:0000000000004ceb .LASF3275
     /tmp/ccfWI5Jo.s:88569  .debug_str:00000000000085c6 .LASF3276
     /tmp/ccfWI5Jo.s:89115  .debug_str:0000000000009d2e .LASF3277
     /tmp/ccfWI5Jo.s:86363  .debug_str:0000000000002ada .LASF3278
     /tmp/ccfWI5Jo.s:88571  .debug_str:00000000000085e3 .LASF3279
     /tmp/ccfWI5Jo.s:89117  .debug_str:0000000000009d4b .LASF3280
     /tmp/ccfWI5Jo.s:89733  .debug_str:000000000000b43f .LASF3281
     /tmp/ccfWI5Jo.s:91163  .debug_str:000000000000efd3 .LASF3282
     /tmp/ccfWI5Jo.s:88207  .debug_str:000000000000759c .LASF3283
     /tmp/ccfWI5Jo.s:89883  .debug_str:000000000000b921 .LASF3284
     /tmp/ccfWI5Jo.s:86451  .debug_str:0000000000002e61 .LASF3285
     /tmp/ccfWI5Jo.s:93199  .debug_str:0000000000014415 .LASF3286
     /tmp/ccfWI5Jo.s:93099  .debug_str:0000000000013f91 .LASF3287
     /tmp/ccfWI5Jo.s:85545  .debug_str:00000000000009f8 .LASF3288
     /tmp/ccfWI5Jo.s:90701  .debug_str:000000000000dbfc .LASF3289
     /tmp/ccfWI5Jo.s:92391  .debug_str:000000000001224b .LASF3290
     /tmp/ccfWI5Jo.s:93125  .debug_str:00000000000140c0 .LASF3291
     /tmp/ccfWI5Jo.s:85761  .debug_str:0000000000001194 .LASF3292
     /tmp/ccfWI5Jo.s:93263  .debug_str:000000000001464b .LASF3293
     /tmp/ccfWI5Jo.s:88349  .debug_str:0000000000007b9d .LASF3294
     /tmp/ccfWI5Jo.s:93281  .debug_str:0000000000014725 .LASF3295
     /tmp/ccfWI5Jo.s:85535  .debug_str:000000000000098f .LASF3296
     /tmp/ccfWI5Jo.s:92957  .debug_str:0000000000013946 .LASF3297
     /tmp/ccfWI5Jo.s:90047  .debug_str:000000000000bf36 .LASF3298
     /tmp/ccfWI5Jo.s:90781  .debug_str:000000000000df29 .LASF3299
     /tmp/ccfWI5Jo.s:88953  .debug_str:00000000000095ce .LASF3300
     /tmp/ccfWI5Jo.s:91287  .debug_str:000000000000f52c .LASF3301
     /tmp/ccfWI5Jo.s:92157  .debug_str:00000000000119c5 .LASF3302
     /tmp/ccfWI5Jo.s:88039  .debug_str:0000000000006e80 .LASF3303
     /tmp/ccfWI5Jo.s:86929  .debug_str:00000000000042d4 .LASF3304
     /tmp/ccfWI5Jo.s:86165  .debug_str:0000000000002174 .LASF3305
     /tmp/ccfWI5Jo.s:90783  .debug_str:000000000000df50 .LASF3306
     /tmp/ccfWI5Jo.s:88231  .debug_str:0000000000007669 .LASF3307
     /tmp/ccfWI5Jo.s:92745  .debug_str:0000000000013079 .LASF3308
     /tmp/ccfWI5Jo.s:85601  .debug_str:0000000000000bd2 .LASF3309
     /tmp/ccfWI5Jo.s:90951  .debug_str:000000000000e66c .LASF3310
     /tmp/ccfWI5Jo.s:87585  .debug_str:0000000000005b9f .LASF3311
     /tmp/ccfWI5Jo.s:87741  .debug_str:000000000000622b .LASF3312
     /tmp/ccfWI5Jo.s:90257  .debug_str:000000000000c7ce .LASF3313
     /tmp/ccfWI5Jo.s:91087  .debug_str:000000000000ece8 .LASF3314
     /tmp/ccfWI5Jo.s:85773  .debug_str:0000000000001207 .LASF3315
     /tmp/ccfWI5Jo.s:91745  .debug_str:0000000000010888 .LASF3316
     /tmp/ccfWI5Jo.s:91891  .debug_str:0000000000010e48 .LASF3317
     /tmp/ccfWI5Jo.s:90623  .debug_str:000000000000d7f1 .LASF3318
     /tmp/ccfWI5Jo.s:86821  .debug_str:0000000000003e0b .LASF3319
     /tmp/ccfWI5Jo.s:85379  .debug_str:000000000000030d .LASF3320
     /tmp/ccfWI5Jo.s:89165  .debug_str:0000000000009f34 .LASF3321
     /tmp/ccfWI5Jo.s:90813  .debug_str:000000000000e074 .LASF3322
     /tmp/ccfWI5Jo.s:87019  .debug_str:0000000000004693 .LASF3323
     /tmp/ccfWI5Jo.s:88911  .debug_str:0000000000009461 .LASF3324
     /tmp/ccfWI5Jo.s:87633  .debug_str:0000000000005d5e .LASF3325
     /tmp/ccfWI5Jo.s:85759  .debug_str:0000000000001170 .LASF3326
     /tmp/ccfWI5Jo.s:92585  .debug_str:0000000000012a2e .LASF3327
     /tmp/ccfWI5Jo.s:85631  .debug_str:0000000000000d11 .LASF3328
     /tmp/ccfWI5Jo.s:86347  .debug_str:00000000000029c7 .LASF3329
     /tmp/ccfWI5Jo.s:91665  .debug_str:0000000000010530 .LASF3330
     /tmp/ccfWI5Jo.s:85867  .debug_str:00000000000015dc .LASF3331
     /tmp/ccfWI5Jo.s:91153  .debug_str:000000000000ef5e .LASF3332
     /tmp/ccfWI5Jo.s:87903  .debug_str:0000000000006915 .LASF3333
     /tmp/ccfWI5Jo.s:92721  .debug_str:0000000000012f80 .LASF3334
     /tmp/ccfWI5Jo.s:91815  .debug_str:0000000000010b33 .LASF3335
     /tmp/ccfWI5Jo.s:88821  .debug_str:00000000000090c9 .LASF3336
     /tmp/ccfWI5Jo.s:89797  .debug_str:000000000000b678 .LASF3337
     /tmp/ccfWI5Jo.s:92057  .debug_str:0000000000011632 .LASF3338
     /tmp/ccfWI5Jo.s:85427  .debug_str:0000000000000521 .LASF3339
     /tmp/ccfWI5Jo.s:87783  .debug_str:000000000000636e .LASF3340
     /tmp/ccfWI5Jo.s:89819  .debug_str:000000000000b735 .LASF3341
     /tmp/ccfWI5Jo.s:91569  .debug_str:000000000001010d .LASF3342
     /tmp/ccfWI5Jo.s:90645  .debug_str:000000000000d8e6 .LASF3343
     /tmp/ccfWI5Jo.s:93091  .debug_str:0000000000013ef4 .LASF3344
     /tmp/ccfWI5Jo.s:88933  .debug_str:000000000000952a .LASF3345
     /tmp/ccfWI5Jo.s:91587  .debug_str:0000000000010219 .LASF3346
     /tmp/ccfWI5Jo.s:93109  .debug_str:0000000000014013 .LASF3347
     /tmp/ccfWI5Jo.s:92135  .debug_str:00000000000118d4 .LASF3348
     /tmp/ccfWI5Jo.s:92137  .debug_str:00000000000118e3 .LASF3349
     /tmp/ccfWI5Jo.s:92139  .debug_str:00000000000118f2 .LASF3350
     /tmp/ccfWI5Jo.s:88245  .debug_str:0000000000007710 .LASF3351
     /tmp/ccfWI5Jo.s:91947  .debug_str:00000000000110e5 .LASF3352
     /tmp/ccfWI5Jo.s:85783  .debug_str:000000000000127e .LASF3353
     /tmp/ccfWI5Jo.s:88663  .debug_str:00000000000089fb .LASF3354
     /tmp/ccfWI5Jo.s:90401  .debug_str:000000000000cdfc .LASF3355
     /tmp/ccfWI5Jo.s:90175  .debug_str:000000000000c439 .LASF3356
     /tmp/ccfWI5Jo.s:87723  .debug_str:0000000000006127 .LASF3357
     /tmp/ccfWI5Jo.s:86355  .debug_str:0000000000002a5a .LASF3358
     /tmp/ccfWI5Jo.s:92153  .debug_str:0000000000011992 .LASF3359
     /tmp/ccfWI5Jo.s:92851  .debug_str:0000000000013535 .LASF3360
     /tmp/ccfWI5Jo.s:90139  .debug_str:000000000000c29f .LASF3361
     /tmp/ccfWI5Jo.s:89019  .debug_str:00000000000098d2 .LASF3362
     /tmp/ccfWI5Jo.s:90127  .debug_str:000000000000c21a .LASF3363
     /tmp/ccfWI5Jo.s:91667  .debug_str:0000000000010546 .LASF3364
     /tmp/ccfWI5Jo.s:92549  .debug_str:000000000001289b .LASF3365
     /tmp/ccfWI5Jo.s:92545  .debug_str:0000000000012889 .LASF3366
     /tmp/ccfWI5Jo.s:92547  .debug_str:0000000000012892 .LASF3367
     /tmp/ccfWI5Jo.s:88261  .debug_str:00000000000077d9 .LASF3368
     /tmp/ccfWI5Jo.s:86269  .debug_str:000000000000263a .LASF3369
     /tmp/ccfWI5Jo.s:88395  .debug_str:0000000000007e04 .LASF3370
     /tmp/ccfWI5Jo.s:92895  .debug_str:00000000000136bd .LASF3371
     /tmp/ccfWI5Jo.s:89239  .debug_str:000000000000a230 .LASF3372
     /tmp/ccfWI5Jo.s:92845  .debug_str:0000000000013512 .LASF3373
     /tmp/ccfWI5Jo.s:92141  .debug_str:0000000000011901 .LASF3374
     /tmp/ccfWI5Jo.s:91525  .debug_str:000000000000ff3b .LASF3375
     /tmp/ccfWI5Jo.s:92143  .debug_str:0000000000011910 .LASF3376
     /tmp/ccfWI5Jo.s:88999  .debug_str:000000000000978e .LASF3377
     /tmp/ccfWI5Jo.s:91131  .debug_str:000000000000ee8b .LASF3378
     /tmp/ccfWI5Jo.s:86899  .debug_str:0000000000004194 .LASF3379
     /tmp/ccfWI5Jo.s:91479  .debug_str:000000000000fd67 .LASF3380
     /tmp/ccfWI5Jo.s:87107  .debug_str:0000000000004a91 .LASF3381
     /tmp/ccfWI5Jo.s:92433  .debug_str:000000000001240d .LASF3382
     /tmp/ccfWI5Jo.s:89315  .debug_str:000000000000a5ab .LASF3383
     /tmp/ccfWI5Jo.s:91101  .debug_str:000000000000ed8b .LASF3384
     /tmp/ccfWI5Jo.s:91431  .debug_str:000000000000fba9 .LASF3385
     /tmp/ccfWI5Jo.s:91105  .debug_str:000000000000eda6 .LASF3386
     /tmp/ccfWI5Jo.s:87173  .debug_str:0000000000004d7a .LASF3387
     /tmp/ccfWI5Jo.s:87631  .debug_str:0000000000005d42 .LASF3388
     /tmp/ccfWI5Jo.s:86113  .debug_str:0000000000001f78 .LASF3389
     /tmp/ccfWI5Jo.s:90115  .debug_str:000000000000c1b9 .LASF3390
     /tmp/ccfWI5Jo.s:89549  .debug_str:000000000000adb3 .LASF3391
     /tmp/ccfWI5Jo.s:88093  .debug_str:0000000000007134 .LASF3392
     /tmp/ccfWI5Jo.s:86661  .debug_str:0000000000003762 .LASF3393
     /tmp/ccfWI5Jo.s:88263  .debug_str:00000000000077e2 .LASF3394
     /tmp/ccfWI5Jo.s:91183  .debug_str:000000000000f09f .LASF3395
     /tmp/ccfWI5Jo.s:91057  .debug_str:000000000000ebb5 .LASF3396
     /tmp/ccfWI5Jo.s:88625  .debug_str:0000000000008836 .LASF3397
     /tmp/ccfWI5Jo.s:85501  .debug_str:0000000000000833 .LASF3398
     /tmp/ccfWI5Jo.s:92345  .debug_str:00000000000120a3 .LASF3399
     /tmp/ccfWI5Jo.s:91743  .debug_str:0000000000010882 .LASF3400
     /tmp/ccfWI5Jo.s:89027  .debug_str:0000000000009938 .LASF3401
     /tmp/ccfWI5Jo.s:90845  .debug_str:000000000000e210 .LASF3402
     /tmp/ccfWI5Jo.s:88269  .debug_str:000000000000782c .LASF3403
     /tmp/ccfWI5Jo.s:89583  .debug_str:000000000000aeb7 .LASF3404
     /tmp/ccfWI5Jo.s:90125  .debug_str:000000000000c215 .LASF3405
     /tmp/ccfWI5Jo.s:88677  .debug_str:0000000000008a8d .LASF3406
     /tmp/ccfWI5Jo.s:85547  .debug_str:0000000000000a09 .LASF3407
     /tmp/ccfWI5Jo.s:89003  .debug_str:00000000000097ce .LASF3408
     /tmp/ccfWI5Jo.s:92473  .debug_str:00000000000125c4 .LASF3409
     /tmp/ccfWI5Jo.s:91835  .debug_str:0000000000010c1b .LASF3410
     /tmp/ccfWI5Jo.s:89305  .debug_str:000000000000a4fd .LASF3411
     /tmp/ccfWI5Jo.s:89387  .debug_str:000000000000a806 .LASF3412
     /tmp/ccfWI5Jo.s:91611  .debug_str:0000000000010324 .LASF3413
     /tmp/ccfWI5Jo.s:88673  .debug_str:0000000000008a79 .LASF3414
     /tmp/ccfWI5Jo.s:89005  .debug_str:00000000000097d3 .LASF3415
     /tmp/ccfWI5Jo.s:86257  .debug_str:00000000000025b2 .LASF3416
     /tmp/ccfWI5Jo.s:89367  .debug_str:000000000000a766 .LASF3417
     /tmp/ccfWI5Jo.s:90527  .debug_str:000000000000d3a7 .LASF3418
     /tmp/ccfWI5Jo.s:86475  .debug_str:0000000000002f8e .LASF3419
     /tmp/ccfWI5Jo.s:91429  .debug_str:000000000000fb82 .LASF3420
     /tmp/ccfWI5Jo.s:92365  .debug_str:0000000000012124 .LASF3421
     /tmp/ccfWI5Jo.s:90915  .debug_str:000000000000e4fe .LASF3422
     /tmp/ccfWI5Jo.s:90475  .debug_str:000000000000d18f .LASF3423
     /tmp/ccfWI5Jo.s:93033  .debug_str:0000000000013c65 .LASF3424
     /tmp/ccfWI5Jo.s:90823  .debug_str:000000000000e0d0 .LASF3425
     /tmp/ccfWI5Jo.s:86901  .debug_str:000000000000419e .LASF3426
     /tmp/ccfWI5Jo.s:90525  .debug_str:000000000000d39b .LASF3427
     /tmp/ccfWI5Jo.s:87179  .debug_str:0000000000004da3 .LASF3428
     /tmp/ccfWI5Jo.s:91845  .debug_str:0000000000010c4d .LASF3429
     /tmp/ccfWI5Jo.s:85597  .debug_str:0000000000000bb9 .LASF3430
     /tmp/ccfWI5Jo.s:89689  .debug_str:000000000000b2bb .LASF3431
     /tmp/ccfWI5Jo.s:90941  .debug_str:000000000000e60e .LASF3432
     /tmp/ccfWI5Jo.s:89995  .debug_str:000000000000bcf6 .LASF3433
     /tmp/ccfWI5Jo.s:90583  .debug_str:000000000000d625 .LASF3434
     /tmp/ccfWI5Jo.s:92227  .debug_str:0000000000011c62 .LASF3435
     /tmp/ccfWI5Jo.s:87187  .debug_str:0000000000004df9 .LASF3436
     /tmp/ccfWI5Jo.s:90217  .debug_str:000000000000c620 .LASF3437
     /tmp/ccfWI5Jo.s:93357  .debug_str:0000000000014a85 .LASF3438
     /tmp/ccfWI5Jo.s:90855  .debug_str:000000000000e25e .LASF3439
     /tmp/ccfWI5Jo.s:86233  .debug_str:00000000000024a2 .LASF3440
     /tmp/ccfWI5Jo.s:86045  .debug_str:0000000000001cc4 .LASF3441
     /tmp/ccfWI5Jo.s:91573  .debug_str:000000000001012c .LASF3442
     /tmp/ccfWI5Jo.s:90979  .debug_str:000000000000e7ae .LASF3443
     /tmp/ccfWI5Jo.s:93369  .debug_str:0000000000014b05 .LASF3444
     /tmp/ccfWI5Jo.s:90209  .debug_str:000000000000c5db .LASF3445
     /tmp/ccfWI5Jo.s:87317  .debug_str:000000000000524f .LASF3446
     /tmp/ccfWI5Jo.s:90387  .debug_str:000000000000cd56 .LASF3447
     /tmp/ccfWI5Jo.s:90409  .debug_str:000000000000ce73 .LASF3448
     /tmp/ccfWI5Jo.s:91889  .debug_str:0000000000010e42 .LASF3449
     /tmp/ccfWI5Jo.s:90931  .debug_str:000000000000e5c3 .LASF3450
     /tmp/ccfWI5Jo.s:91029  .debug_str:000000000000ea1e .LASF3451
     /tmp/ccfWI5Jo.s:87489  .debug_str:0000000000005849 .LASF3452
     /tmp/ccfWI5Jo.s:91267  .debug_str:000000000000f40d .LASF3453
     /tmp/ccfWI5Jo.s:87481  .debug_str:0000000000005814 .LASF3454
     /tmp/ccfWI5Jo.s:85553  .debug_str:0000000000000a3c .LASF3455
     /tmp/ccfWI5Jo.s:89143  .debug_str:0000000000009e83 .LASF3456
     /tmp/ccfWI5Jo.s:87311  .debug_str:0000000000005230 .LASF3457
     /tmp/ccfWI5Jo.s:88799  .debug_str:0000000000008fe4 .LASF3458
     /tmp/ccfWI5Jo.s:88375  .debug_str:0000000000007ced .LASF3459
     /tmp/ccfWI5Jo.s:88825  .debug_str:00000000000090e7 .LASF3460
     /tmp/ccfWI5Jo.s:91191  .debug_str:000000000000f0eb .LASF3461
     /tmp/ccfWI5Jo.s:87829  .debug_str:0000000000006586 .LASF3462
     /tmp/ccfWI5Jo.s:85369  .debug_str:0000000000000297 .LASF3463
     /tmp/ccfWI5Jo.s:88631  .debug_str:000000000000887c .LASF3464
     /tmp/ccfWI5Jo.s:88309  .debug_str:0000000000007a00 .LASF3465
     /tmp/ccfWI5Jo.s:91839  .debug_str:0000000000010c33 .LASF3466
     /tmp/ccfWI5Jo.s:93265  .debug_str:0000000000014671 .LASF3467
     /tmp/ccfWI5Jo.s:87045  .debug_str:00000000000047a4 .LASF3468
     /tmp/ccfWI5Jo.s:90489  .debug_str:000000000000d209 .LASF3469
     /tmp/ccfWI5Jo.s:92717  .debug_str:0000000000012f6a .LASF3470
     /tmp/ccfWI5Jo.s:86151  .debug_str:00000000000020e4 .LASF3471
     /tmp/ccfWI5Jo.s:86443  .debug_str:0000000000002e28 .LASF3472
     /tmp/ccfWI5Jo.s:90251  .debug_str:000000000000c78d .LASF3473
     /tmp/ccfWI5Jo.s:87549  .debug_str:0000000000005a26 .LASF3474
     /tmp/ccfWI5Jo.s:90479  .debug_str:000000000000d1a0 .LASF3475
     /tmp/ccfWI5Jo.s:86829  .debug_str:0000000000003e5e .LASF3476
     /tmp/ccfWI5Jo.s:86073  .debug_str:0000000000001dc5 .LASF3477
     /tmp/ccfWI5Jo.s:93027  .debug_str:0000000000013c3c .LASF3478
     /tmp/ccfWI5Jo.s:88025  .debug_str:0000000000006e11 .LASF3479
     /tmp/ccfWI5Jo.s:93031  .debug_str:0000000000013c5b .LASF3480
     /tmp/ccfWI5Jo.s:88029  .debug_str:0000000000006e2b .LASF3481
     /tmp/ccfWI5Jo.s:93035  .debug_str:0000000000013c8b .LASF3482
     /tmp/ccfWI5Jo.s:88495  .debug_str:00000000000082e1 .LASF3483
     /tmp/ccfWI5Jo.s:85723  .debug_str:000000000000106a .LASF3484
     /tmp/ccfWI5Jo.s:90995  .debug_str:000000000000e882 .LASF3485
     /tmp/ccfWI5Jo.s:86037  .debug_str:0000000000001c78 .LASF3486
     /tmp/ccfWI5Jo.s:89179  .debug_str:0000000000009f9d .LASF3487
     /tmp/ccfWI5Jo.s:89189  .debug_str:000000000000a031 .LASF3488
     /tmp/ccfWI5Jo.s:87167  .debug_str:0000000000004d3e .LASF3489
     /tmp/ccfWI5Jo.s:89191  .debug_str:000000000000a03c .LASF3490
     /tmp/ccfWI5Jo.s:91663  .debug_str:0000000000010509 .LASF3491
     /tmp/ccfWI5Jo.s:89193  .debug_str:000000000000a047 .LASF3492
     /tmp/ccfWI5Jo.s:93045  .debug_str:0000000000013ce6 .LASF3493
     /tmp/ccfWI5Jo.s:85979  .debug_str:00000000000019d9 .LASF3494
     /tmp/ccfWI5Jo.s:90261  .debug_str:000000000000c807 .LASF3495
     /tmp/ccfWI5Jo.s:89197  .debug_str:000000000000a05a .LASF3496
     /tmp/ccfWI5Jo.s:93393  .debug_str:0000000000014bd2 .LASF3497
     /tmp/ccfWI5Jo.s:88179  .debug_str:00000000000074ad .LASF3498
     /tmp/ccfWI5Jo.s:90569  .debug_str:000000000000d587 .LASF3499
     /tmp/ccfWI5Jo.s:88181  .debug_str:00000000000074b7 .LASF3500
     /tmp/ccfWI5Jo.s:85697  .debug_str:0000000000000f84 .LASF3501
     /tmp/ccfWI5Jo.s:88183  .debug_str:00000000000074c1 .LASF3502
     /tmp/ccfWI5Jo.s:89015  .debug_str:000000000000988b .LASF3503
     /tmp/ccfWI5Jo.s:88185  .debug_str:00000000000074cb .LASF3504
     /tmp/ccfWI5Jo.s:86171  .debug_str:00000000000021dc .LASF3505
     /tmp/ccfWI5Jo.s:88499  .debug_str:00000000000082f7 .LASF3506
     /tmp/ccfWI5Jo.s:87475  .debug_str:00000000000057c5 .LASF3507
     /tmp/ccfWI5Jo.s:88501  .debug_str:0000000000008301 .LASF3508
     /tmp/ccfWI5Jo.s:90841  .debug_str:000000000000e1b4 .LASF3509
     /tmp/ccfWI5Jo.s:88503  .debug_str:000000000000830b .LASF3510
     /tmp/ccfWI5Jo.s:86011  .debug_str:0000000000001b54 .LASF3511
     /tmp/ccfWI5Jo.s:88195  .debug_str:00000000000074f9 .LASF3512
     /tmp/ccfWI5Jo.s:89303  .debug_str:000000000000a4d7 .LASF3513
     /tmp/ccfWI5Jo.s:93235  .debug_str:000000000001459c .LASF3514
     /tmp/ccfWI5Jo.s:87933  .debug_str:0000000000006a26 .LASF3515
     /tmp/ccfWI5Jo.s:89437  .debug_str:000000000000a9a4 .LASF3516
     /tmp/ccfWI5Jo.s:87557  .debug_str:0000000000005aa3 .LASF3517
     /tmp/ccfWI5Jo.s:92475  .debug_str:00000000000125ca .LASF3518
     /tmp/ccfWI5Jo.s:88377  .debug_str:0000000000007cf9 .LASF3519
     /tmp/ccfWI5Jo.s:89463  .debug_str:000000000000ab14 .LASF3520
     /tmp/ccfWI5Jo.s:90595  .debug_str:000000000000d681 .LASF3521
     /tmp/ccfWI5Jo.s:92519  .debug_str:0000000000012778 .LASF3522
     /tmp/ccfWI5Jo.s:92441  .debug_str:000000000001244b .LASF3523
     /tmp/ccfWI5Jo.s:85837  .debug_str:0000000000001481 .LASF3524
     /tmp/ccfWI5Jo.s:89537  .debug_str:000000000000ad60 .LASF3525
     /tmp/ccfWI5Jo.s:89037  .debug_str:000000000000998d .LASF3526
     /tmp/ccfWI5Jo.s:88327  .debug_str:0000000000007a9b .LASF3527
     /tmp/ccfWI5Jo.s:92499  .debug_str:0000000000012699 .LASF3528
     /tmp/ccfWI5Jo.s:91393  .debug_str:000000000000f9eb .LASF3529
     /tmp/ccfWI5Jo.s:88891  .debug_str:00000000000093e2 .LASF3530
     /tmp/ccfWI5Jo.s:86345  .debug_str:000000000000299d .LASF3531
     /tmp/ccfWI5Jo.s:92069  .debug_str:00000000000116a1 .LASF3532
     /tmp/ccfWI5Jo.s:90817  .debug_str:000000000000e092 .LASF3533
     /tmp/ccfWI5Jo.s:89127  .debug_str:0000000000009df1 .LASF3534
     /tmp/ccfWI5Jo.s:90509  .debug_str:000000000000d2da .LASF3535
     /tmp/ccfWI5Jo.s:86719  .debug_str:00000000000039ce .LASF3536
     /tmp/ccfWI5Jo.s:90755  .debug_str:000000000000ddf7 .LASF3537
     /tmp/ccfWI5Jo.s:86521  .debug_str:0000000000003174 .LASF3538
     /tmp/ccfWI5Jo.s:92997  .debug_str:0000000000013ac6 .LASF3539
     /tmp/ccfWI5Jo.s:89447  .debug_str:000000000000aa27 .LASF3540
     /tmp/ccfWI5Jo.s:91419  .debug_str:000000000000fb00 .LASF3541
     /tmp/ccfWI5Jo.s:89467  .debug_str:000000000000ab30 .LASF3542
     /tmp/ccfWI5Jo.s:92753  .debug_str:00000000000130de .LASF3543
     /tmp/ccfWI5Jo.s:86293  .debug_str:000000000000271b .LASF3544
     /tmp/ccfWI5Jo.s:86635  .debug_str:0000000000003605 .LASF3545
     /tmp/ccfWI5Jo.s:91981  .debug_str:00000000000112b1 .LASF3546
     /tmp/ccfWI5Jo.s:86841  .debug_str:0000000000003f01 .LASF3547
     /tmp/ccfWI5Jo.s:85537  .debug_str:00000000000009af .LASF3548
     /tmp/ccfWI5Jo.s:88329  .debug_str:0000000000007aa6 .LASF3549
     /tmp/ccfWI5Jo.s:92995  .debug_str:0000000000013abd .LASF3550
     /tmp/ccfWI5Jo.s:91409  .debug_str:000000000000faa5 .LASF3551
     /tmp/ccfWI5Jo.s:88769  .debug_str:0000000000008e84 .LASF3552
     /tmp/ccfWI5Jo.s:92059  .debug_str:000000000001165b .LASF3553
     /tmp/ccfWI5Jo.s:85635  .debug_str:0000000000000d3f .LASF3554
     /tmp/ccfWI5Jo.s:90729  .debug_str:000000000000dd29 .LASF3555
     /tmp/ccfWI5Jo.s:91199  .debug_str:000000000000f13e .LASF3556
     /tmp/ccfWI5Jo.s:88805  .debug_str:0000000000009022 .LASF3557
     /tmp/ccfWI5Jo.s:87077  .debug_str:00000000000048fb .LASF3558
     /tmp/ccfWI5Jo.s:86467  .debug_str:0000000000002f3d .LASF3559
     /tmp/ccfWI5Jo.s:88409  .debug_str:0000000000007eb7 .LASF3560
     /tmp/ccfWI5Jo.s:86917  .debug_str:0000000000004240 .LASF3561
     /tmp/ccfWI5Jo.s:88629  .debug_str:0000000000008875 .LASF3562
     /tmp/ccfWI5Jo.s:89809  .debug_str:000000000000b6d8 .LASF3563
     /tmp/ccfWI5Jo.s:92679  .debug_str:0000000000012dfd .LASF3564
     /tmp/ccfWI5Jo.s:92681  .debug_str:0000000000012e03 .LASF3565
     /tmp/ccfWI5Jo.s:92683  .debug_str:0000000000012e09 .LASF3566
     /tmp/ccfWI5Jo.s:90831  .debug_str:000000000000e129 .LASF3567
     /tmp/ccfWI5Jo.s:90671  .debug_str:000000000000da6a .LASF3568
     /tmp/ccfWI5Jo.s:91185  .debug_str:000000000000f0ac .LASF3569
     /tmp/ccfWI5Jo.s:87403  .debug_str:00000000000054ed .LASF3570
     /tmp/ccfWI5Jo.s:85685  .debug_str:0000000000000ef0 .LASF3571
     /tmp/ccfWI5Jo.s:90317  .debug_str:000000000000ca91 .LASF3572
     /tmp/ccfWI5Jo.s:86445  .debug_str:0000000000002e2e .LASF3573
     /tmp/ccfWI5Jo.s:92787  .debug_str:0000000000013276 .LASF3574
     /tmp/ccfWI5Jo.s:85413  .debug_str:000000000000049f .LASF3575
     /tmp/ccfWI5Jo.s:89363  .debug_str:000000000000a737 .LASF3576
     /tmp/ccfWI5Jo.s:91345  .debug_str:000000000000f7b6 .LASF3577
     /tmp/ccfWI5Jo.s:92631  .debug_str:0000000000012c2d .LASF3578
     /tmp/ccfWI5Jo.s:85829  .debug_str:000000000000142f .LASF3579
     /tmp/ccfWI5Jo.s:90207  .debug_str:000000000000c5c6 .LASF3580
     /tmp/ccfWI5Jo.s:93171  .debug_str:0000000000014293 .LASF3581
     /tmp/ccfWI5Jo.s:85387  .debug_str:0000000000000382 .LASF3582
     /tmp/ccfWI5Jo.s:87943  .debug_str:0000000000006a81 .LASF3583
     /tmp/ccfWI5Jo.s:90283  .debug_str:000000000000c8eb .LASF3584
     /tmp/ccfWI5Jo.s:88697  .debug_str:0000000000008b26 .LASF3585
     /tmp/ccfWI5Jo.s:89329  .debug_str:000000000000a62e .LASF3586
     /tmp/ccfWI5Jo.s:90423  .debug_str:000000000000cf23 .LASF3587
     /tmp/ccfWI5Jo.s:89445  .debug_str:000000000000aa1d .LASF3588
     /tmp/ccfWI5Jo.s:89055  .debug_str:0000000000009a8c .LASF3589
     /tmp/ccfWI5Jo.s:87919  .debug_str:00000000000069b3 .LASF3590
     /tmp/ccfWI5Jo.s:90735  .debug_str:000000000000dd3c .LASF3591
     /tmp/ccfWI5Jo.s:90567  .debug_str:000000000000d55a .LASF3592
     /tmp/ccfWI5Jo.s:90943  .debug_str:000000000000e61c .LASF3593
     /tmp/ccfWI5Jo.s:87777  .debug_str:0000000000006311 .LASF3594
     /tmp/ccfWI5Jo.s:92825  .debug_str:000000000001343b .LASF3595
     /tmp/ccfWI5Jo.s:87395  .debug_str:000000000000549e .LASF3596
     /tmp/ccfWI5Jo.s:89021  .debug_str:00000000000098ed .LASF3597
     /tmp/ccfWI5Jo.s:92275  .debug_str:0000000000011dde .LASF3598
     /tmp/ccfWI5Jo.s:91367  .debug_str:000000000000f870 .LASF3599
     /tmp/ccfWI5Jo.s:89091  .debug_str:0000000000009bfe .LASF3600
     /tmp/ccfWI5Jo.s:87881  .debug_str:00000000000067ca .LASF3601
     /tmp/ccfWI5Jo.s:92537  .debug_str:000000000001282f .LASF3602
     /tmp/ccfWI5Jo.s:89643  .debug_str:000000000000b0fb .LASF3603
     /tmp/ccfWI5Jo.s:88589  .debug_str:00000000000086d3 .LASF3604
     /tmp/ccfWI5Jo.s:91779  .debug_str:0000000000010a14 .LASF3605
     /tmp/ccfWI5Jo.s:91783  .debug_str:0000000000010a2e .LASF3606
     /tmp/ccfWI5Jo.s:86617  .debug_str:0000000000003578 .LASF3607
     /tmp/ccfWI5Jo.s:87953  .debug_str:0000000000006ae3 .LASF3608
     /tmp/ccfWI5Jo.s:88995  .debug_str:0000000000009765 .LASF3609
     /tmp/ccfWI5Jo.s:86809  .debug_str:0000000000003d56 .LASF3610
     /tmp/ccfWI5Jo.s:92843  .debug_str:0000000000013509 .LASF3611
     /tmp/ccfWI5Jo.s:86523  .debug_str:0000000000003185 .LASF3612
     /tmp/ccfWI5Jo.s:85627  .debug_str:0000000000000ce7 .LASF3613
     /tmp/ccfWI5Jo.s:86173  .debug_str:0000000000002202 .LASF3614
     /tmp/ccfWI5Jo.s:89539  .debug_str:000000000000ad68 .LASF3615
     /tmp/ccfWI5Jo.s:90893  .debug_str:000000000000e447 .LASF3616
     /tmp/ccfWI5Jo.s:91841  .debug_str:0000000000010c38 .LASF3617
     /tmp/ccfWI5Jo.s:91759  .debug_str:0000000000010946 .LASF3618
     /tmp/ccfWI5Jo.s:90593  .debug_str:000000000000d67a .LASF3619
     /tmp/ccfWI5Jo.s:87667  .debug_str:0000000000005f0b .LASF3620
     /tmp/ccfWI5Jo.s:85725  .debug_str:000000000000107a .LASF3621
     /tmp/ccfWI5Jo.s:86583  .debug_str:00000000000033f0 .LASF3622
     /tmp/ccfWI5Jo.s:92529  .debug_str:00000000000127d4 .LASF3623
     /tmp/ccfWI5Jo.s:86057  .debug_str:0000000000001d34 .LASF3624
     /tmp/ccfWI5Jo.s:86009  .debug_str:0000000000001b4d .LASF3625
     /tmp/ccfWI5Jo.s:87377  .debug_str:0000000000005405 .LASF3626
     /tmp/ccfWI5Jo.s:87379  .debug_str:000000000000540f .LASF3627
     /tmp/ccfWI5Jo.s:87381  .debug_str:0000000000005419 .LASF3628
     /tmp/ccfWI5Jo.s:87383  .debug_str:0000000000005423 .LASF3629
     /tmp/ccfWI5Jo.s:87063  .debug_str:000000000000484b .LASF3630
     /tmp/ccfWI5Jo.s:91865  .debug_str:0000000000010d2e .LASF3631
     /tmp/ccfWI5Jo.s:87387  .debug_str:000000000000544c .LASF3632
     /tmp/ccfWI5Jo.s:91691  .debug_str:0000000000010647 .LASF3633
     /tmp/ccfWI5Jo.s:86191  .debug_str:00000000000022ce .LASF3634
     /tmp/ccfWI5Jo.s:92981  .debug_str:0000000000013a36 .LASF3635
     /tmp/ccfWI5Jo.s:91251  .debug_str:000000000000f377 .LASF3636
     /tmp/ccfWI5Jo.s:92875  .debug_str:00000000000135ef .LASF3637
     /tmp/ccfWI5Jo.s:86177  .debug_str:000000000000222c .LASF3638
     /tmp/ccfWI5Jo.s:92661  .debug_str:0000000000012d7b .LASF3639
     /tmp/ccfWI5Jo.s:91253  .debug_str:000000000000f382 .LASF3640
     /tmp/ccfWI5Jo.s:92131  .debug_str:000000000001188c .LASF3641
     /tmp/ccfWI5Jo.s:87495  .debug_str:0000000000005861 .LASF3642
     /tmp/ccfWI5Jo.s:91255  .debug_str:000000000000f38d .LASF3643
     /tmp/ccfWI5Jo.s:91379  .debug_str:000000000000f90c .LASF3644
     /tmp/ccfWI5Jo.s:93105  .debug_str:0000000000013ffc .LASF3645
     /tmp/ccfWI5Jo.s:88737  .debug_str:0000000000008d0a .LASF3646
     /tmp/ccfWI5Jo.s:88681  .debug_str:0000000000008aae .LASF3647
     /tmp/ccfWI5Jo.s:86227  .debug_str:0000000000002466 .LASF3648
     /tmp/ccfWI5Jo.s:86023  .debug_str:0000000000001be9 .LASF3649
     /tmp/ccfWI5Jo.s:91921  .debug_str:0000000000010fa3 .LASF3650
     /tmp/ccfWI5Jo.s:85925  .debug_str:00000000000017a7 .LASF3651
     /tmp/ccfWI5Jo.s:91923  .debug_str:0000000000010fae .LASF3652
     /tmp/ccfWI5Jo.s:91403  .debug_str:000000000000fa64 .LASF3653
     /tmp/ccfWI5Jo.s:90609  .debug_str:000000000000d74e .LASF3654
     /tmp/ccfWI5Jo.s:90245  .debug_str:000000000000c724 .LASF3655
     /tmp/ccfWI5Jo.s:90611  .debug_str:000000000000d759 .LASF3656
     /tmp/ccfWI5Jo.s:93187  .debug_str:0000000000014373 .LASF3657
     /tmp/ccfWI5Jo.s:92223  .debug_str:0000000000011c21 .LASF3658
     /tmp/ccfWI5Jo.s:92573  .debug_str:00000000000129a2 .LASF3659
     /tmp/ccfWI5Jo.s:91165  .debug_str:000000000000efec .LASF3660
     /tmp/ccfWI5Jo.s:86865  .debug_str:000000000000400f .LASF3661
     /tmp/ccfWI5Jo.s:90923  .debug_str:000000000000e56b .LASF3662
     /tmp/ccfWI5Jo.s:92517  .debug_str:0000000000012751 .LASF3663
     /tmp/ccfWI5Jo.s:88139  .debug_str:0000000000007344 .LASF3664
     /tmp/ccfWI5Jo.s:89725  .debug_str:000000000000b3a8 .LASF3665
     /tmp/ccfWI5Jo.s:89785  .debug_str:000000000000b5f0 .LASF3666
     /tmp/ccfWI5Jo.s:88639  .debug_str:00000000000088a8 .LASF3667
     /tmp/ccfWI5Jo.s:89723  .debug_str:000000000000b39d .LASF3668
     /tmp/ccfWI5Jo.s:88991  .debug_str:0000000000009733 .LASF3669
     /tmp/ccfWI5Jo.s:89793  .debug_str:000000000000b655 .LASF3670
     /tmp/ccfWI5Jo.s:91125  .debug_str:000000000000ee44 .LASF3671
     /tmp/ccfWI5Jo.s:85543  .debug_str:00000000000009ee .LASF3672
     /tmp/ccfWI5Jo.s:87843  .debug_str:000000000000662c .LASF3673
     /tmp/ccfWI5Jo.s:87399  .debug_str:00000000000054d7 .LASF3674
     /tmp/ccfWI5Jo.s:90109  .debug_str:000000000000c167 .LASF3675
     /tmp/ccfWI5Jo.s:87401  .debug_str:00000000000054e2 .LASF3676
     /tmp/ccfWI5Jo.s:90829  .debug_str:000000000000e102 .LASF3677
     /tmp/ccfWI5Jo.s:87333  .debug_str:00000000000052e2 .LASF3678
     /tmp/ccfWI5Jo.s:87049  .debug_str:00000000000047bc .LASF3679
     /tmp/ccfWI5Jo.s:89161  .debug_str:0000000000009f1e .LASF3680
     /tmp/ccfWI5Jo.s:88033  .debug_str:0000000000006e44 .LASF3681
     /tmp/ccfWI5Jo.s:89163  .debug_str:0000000000009f29 .LASF3682
     /tmp/ccfWI5Jo.s:91341  .debug_str:000000000000f780 .LASF3683
     /tmp/ccfWI5Jo.s:90971  .debug_str:000000000000e758 .LASF3684
     /tmp/ccfWI5Jo.s:88773  .debug_str:0000000000008eb3 .LASF3685
     /tmp/ccfWI5Jo.s:87641  .debug_str:0000000000005db4 .LASF3686
     /tmp/ccfWI5Jo.s:92795  .debug_str:00000000000132ed .LASF3687
     /tmp/ccfWI5Jo.s:87649  .debug_str:0000000000005dff .LASF3688
     /tmp/ccfWI5Jo.s:92121  .debug_str:0000000000011833 .LASF3689
     /tmp/ccfWI5Jo.s:92123  .debug_str:0000000000011844 .LASF3690
     /tmp/ccfWI5Jo.s:92125  .debug_str:0000000000011855 .LASF3691
     /tmp/ccfWI5Jo.s:85769  .debug_str:00000000000011d3 .LASF3692
     /tmp/ccfWI5Jo.s:93309  .debug_str:0000000000014876 .LASF3693
     /tmp/ccfWI5Jo.s:88257  .debug_str:000000000000779b .LASF3694
     /tmp/ccfWI5Jo.s:88317  .debug_str:0000000000007a4d .LASF3695
     /tmp/ccfWI5Jo.s:90331  .debug_str:000000000000cb0a .LASF3696
     /tmp/ccfWI5Jo.s:91421  .debug_str:000000000000fb2d .LASF3697
     /tmp/ccfWI5Jo.s:88727  .debug_str:0000000000008cae .LASF3698
     /tmp/ccfWI5Jo.s:88661  .debug_str:00000000000089e2 .LASF3699
     /tmp/ccfWI5Jo.s:87983  .debug_str:0000000000006c31 .LASF3700
     /tmp/ccfWI5Jo.s:90325  .debug_str:000000000000cadc .LASF3701
     /tmp/ccfWI5Jo.s:87979  .debug_str:0000000000006be7 .LASF3702
     /tmp/ccfWI5Jo.s:92501  .debug_str:00000000000126c0 .LASF3703
     /tmp/ccfWI5Jo.s:90333  .debug_str:000000000000cb19 .LASF3704
     /tmp/ccfWI5Jo.s:89665  .debug_str:000000000000b1c2 .LASF3705
     /tmp/ccfWI5Jo.s:86015  .debug_str:0000000000001b8a .LASF3706
     /tmp/ccfWI5Jo.s:88939  .debug_str:000000000000955b .LASF3707
     /tmp/ccfWI5Jo.s:92873  .debug_str:00000000000135e3 .LASF3708
     /tmp/ccfWI5Jo.s:89511  .debug_str:000000000000ac67 .LASF3709
     /tmp/ccfWI5Jo.s:85519  .debug_str:00000000000008e0 .LASF3738
     /tmp/ccfWI5Jo.s:93133  .debug_str:0000000000014108 .LASF3710
     /tmp/ccfWI5Jo.s:90497  .debug_str:000000000000d275 .LASF3711
     /tmp/ccfWI5Jo.s:89993  .debug_str:000000000000bced .LASF3712
     /tmp/ccfWI5Jo.s:87047  .debug_str:00000000000047b1 .LASF3713
     /tmp/ccfWI5Jo.s:88227  .debug_str:0000000000007653 .LASF3714
     /tmp/ccfWI5Jo.s:90737  .debug_str:000000000000dd4d .LASF3715
     /tmp/ccfWI5Jo.s:91471  .debug_str:000000000000fd26 .LASF3716
     /tmp/ccfWI5Jo.s:85993  .debug_str:0000000000001a79 .LASF3717
     /tmp/ccfWI5Jo.s:87027  .debug_str:00000000000046f7 .LASF3718
     /tmp/ccfWI5Jo.s:92583  .debug_str:0000000000012a24 .LASF3719
     /tmp/ccfWI5Jo.s:88475  .debug_str:000000000000816a .LASF3720
     /tmp/ccfWI5Jo.s:92671  .debug_str:0000000000012dbe .LASF3721
     /tmp/ccfWI5Jo.s:92673  .debug_str:0000000000012dc9 .LASF3722
     /tmp/ccfWI5Jo.s:85903  .debug_str:00000000000016c2 .LASF3723
     /tmp/ccfWI5Jo.s:87085  .debug_str:0000000000004947 .LASF3724
     /tmp/ccfWI5Jo.s:92035  .debug_str:0000000000011553 .LASF3725
     /tmp/ccfWI5Jo.s:90683  .debug_str:000000000000db1c .LASF3726
     /tmp/ccfWI5Jo.s:87043  .debug_str:0000000000004797 .LASF3727
     /tmp/ccfWI5Jo.s:92119  .debug_str:000000000001182a .LASF3728
     /tmp/ccfWI5Jo.s:90411  .debug_str:000000000000ce9b .LASF3729
     /tmp/ccfWI5Jo.s:93209  .debug_str:0000000000014462 .LASF3730
     /tmp/ccfWI5Jo.s:91159  .debug_str:000000000000efbc .LASF3731
     /tmp/ccfWI5Jo.s:90681  .debug_str:000000000000db0c .LASF3732
     /tmp/ccfWI5Jo.s:91351  .debug_str:000000000000f7f0 .LASF3733
     /tmp/ccfWI5Jo.s:85431  .debug_str:000000000000053c .LASF3734
     /tmp/ccfWI5Jo.s:89691  .debug_str:000000000000b2c8 .LASF3735
     /tmp/ccfWI5Jo.s:87737  .debug_str:0000000000006206 .LASF3736
     /tmp/ccfWI5Jo.s:92439  .debug_str:0000000000012438 .LASF3737
     /tmp/ccfWI5Jo.s:87029  .debug_str:00000000000046ff .LASF3739
     /tmp/ccfWI5Jo.s:86421  .debug_str:0000000000002d46 .LASF3740
     /tmp/ccfWI5Jo.s:86063  .debug_str:0000000000001d73 .LASF3741
     /tmp/ccfWI5Jo.s:91361  .debug_str:000000000000f84c .LASF3742
     /tmp/ccfWI5Jo.s:86193  .debug_str:00000000000022d9 .LASF3743
     /tmp/ccfWI5Jo.s:88321  .debug_str:0000000000007a77 .LASF3744
     /tmp/ccfWI5Jo.s:86871  .debug_str:0000000000004060 .LASF3745
     /tmp/ccfWI5Jo.s:91533  .debug_str:000000000000ff7c .LASF3746
     /tmp/ccfWI5Jo.s:85359  .debug_str:000000000000022f .LASF3747
     /tmp/ccfWI5Jo.s:88693  .debug_str:0000000000008b04 .LASF3748
     /tmp/ccfWI5Jo.s:90721  .debug_str:000000000000dcdf .LASF3749
     /tmp/ccfWI5Jo.s:89123  .debug_str:0000000000009db6 .LASF3750
     /tmp/ccfWI5Jo.s:92629  .debug_str:0000000000012c0e .LASF3751
     /tmp/ccfWI5Jo.s:86969  .debug_str:00000000000044d9 .LASF3752
     /tmp/ccfWI5Jo.s:85355  .debug_str:00000000000001fb .LASF3753
     /tmp/ccfWI5Jo.s:89683  .debug_str:000000000000b283 .LASF3754
     /tmp/ccfWI5Jo.s:88311  .debug_str:0000000000007a06 .LASF3755
     /tmp/ccfWI5Jo.s:86883  .debug_str:00000000000040d9 .LASF3756
     /tmp/ccfWI5Jo.s:85767  .debug_str:00000000000011c7 .LASF3757
     /tmp/ccfWI5Jo.s:88431  .debug_str:0000000000007fb1 .LASF3758
     /tmp/ccfWI5Jo.s:91067  .debug_str:000000000000ec0c .LASF3759
     /tmp/ccfWI5Jo.s:89529  .debug_str:000000000000ad12 .LASF3760
     /tmp/ccfWI5Jo.s:90389  .debug_str:000000000000cd62 .LASF3761
     /tmp/ccfWI5Jo.s:92041  .debug_str:0000000000011589 .LASF3762
     /tmp/ccfWI5Jo.s:88547  .debug_str:0000000000008514 .LASF3763
     /tmp/ccfWI5Jo.s:90121  .debug_str:000000000000c1e2 .LASF3764
     /tmp/ccfWI5Jo.s:87707  .debug_str:0000000000006054 .LASF3765
     /tmp/ccfWI5Jo.s:86471  .debug_str:0000000000002f5c .LASF3766
     /tmp/ccfWI5Jo.s:88361  .debug_str:0000000000007c11 .LASF3767
     /tmp/ccfWI5Jo.s:92859  .debug_str:000000000001358b .LASF3768
     /tmp/ccfWI5Jo.s:86065  .debug_str:0000000000001d79 .LASF3769
     /tmp/ccfWI5Jo.s:90519  .debug_str:000000000000d34e .LASF3770
     /tmp/ccfWI5Jo.s:91327  .debug_str:000000000000f6e8 .LASF3771
     /tmp/ccfWI5Jo.s:88477  .debug_str:0000000000008175 .LASF3772
     /tmp/ccfWI5Jo.s:88031  .debug_str:0000000000006e35 .LASF3773
     /tmp/ccfWI5Jo.s:88687  .debug_str:0000000000008ae0 .LASF3774
     /tmp/ccfWI5Jo.s:86499  .debug_str:0000000000003068 .LASF3775
     /tmp/ccfWI5Jo.s:91477  .debug_str:000000000000fd54 .LASF3776
     /tmp/ccfWI5Jo.s:91137  .debug_str:000000000000eeba .LASF3777
     /tmp/ccfWI5Jo.s:90585  .debug_str:000000000000d633 .LASF3778
     /tmp/ccfWI5Jo.s:88237  .debug_str:00000000000076b3 .LASF3779
     /tmp/ccfWI5Jo.s:91157  .debug_str:000000000000efa3 .LASF3780
     /tmp/ccfWI5Jo.s:85869  .debug_str:00000000000015f2 .LASF3781
     /tmp/ccfWI5Jo.s:90111  .debug_str:000000000000c18e .LASF3782
     /tmp/ccfWI5Jo.s:90521  .debug_str:000000000000d35d .LASF3783
     /tmp/ccfWI5Jo.s:89671  .debug_str:000000000000b1f9 .LASF3784
     /tmp/ccfWI5Jo.s:86839  .debug_str:0000000000003ee8 .LASF3785
     /tmp/ccfWI5Jo.s:87559  .debug_str:0000000000005aa9 .LASF3786
     /tmp/ccfWI5Jo.s:87717  .debug_str:00000000000060da .LASF3787
     /tmp/ccfWI5Jo.s:88739  .debug_str:0000000000008d15 .LASF3788
     /tmp/ccfWI5Jo.s:90955  .debug_str:000000000000e6a3 .LASF3789
     /tmp/ccfWI5Jo.s:86159  .debug_str:0000000000002128 .LASF3790
     /tmp/ccfWI5Jo.s:88987  .debug_str:0000000000009708 .LASF3791
     /tmp/ccfWI5Jo.s:90633  .debug_str:000000000000d85a .LASF3792
     /tmp/ccfWI5Jo.s:93379  .debug_str:0000000000014b3a .LASF3793
     /tmp/ccfWI5Jo.s:91625  .debug_str:0000000000010395 .LASF3794
     /tmp/ccfWI5Jo.s:85551  .debug_str:0000000000000a1d .LASF3795
     /tmp/ccfWI5Jo.s:92385  .debug_str:00000000000121f8 .LASF3796
     /tmp/ccfWI5Jo.s:90287  .debug_str:000000000000c911 .LASF3797
     /tmp/ccfWI5Jo.s:88099  .debug_str:0000000000007177 .LASF3798
     /tmp/ccfWI5Jo.s:91875  .debug_str:0000000000010db2 .LASF3799
     /tmp/ccfWI5Jo.s:86469  .debug_str:0000000000002f42 .LASF3800
     /tmp/ccfWI5Jo.s:91295  .debug_str:000000000000f58a .LASF3801
     /tmp/ccfWI5Jo.s:85961  .debug_str:00000000000018e5 .LASF3802
     /tmp/ccfWI5Jo.s:89235  .debug_str:000000000000a1ed .LASF3803
     /tmp/ccfWI5Jo.s:92031  .debug_str:0000000000011520 .LASF3804
     /tmp/ccfWI5Jo.s:89799  .debug_str:000000000000b68d .LASF3805
     /tmp/ccfWI5Jo.s:86503  .debug_str:000000000000309c .LASF3806
     /tmp/ccfWI5Jo.s:85677  .debug_str:0000000000000e6a .LASF3807
     /tmp/ccfWI5Jo.s:86287  .debug_str:00000000000026d9 .LASF3808
     /tmp/ccfWI5Jo.s:92261  .debug_str:0000000000011d4c .LASF3809
     /tmp/ccfWI5Jo.s:91837  .debug_str:0000000000010c20 .LASF3810
     /tmp/ccfWI5Jo.s:89459  .debug_str:000000000000aaf0 .LASF3811
     /tmp/ccfWI5Jo.s:88723  .debug_str:0000000000008c84 .LASF3812
     /tmp/ccfWI5Jo.s:86875  .debug_str:0000000000004077 .LASF3813
     /tmp/ccfWI5Jo.s:90503  .debug_str:000000000000d29d .LASF3814
     /tmp/ccfWI5Jo.s:92521  .debug_str:000000000001277f .LASF3815
     /tmp/ccfWI5Jo.s:92617  .debug_str:0000000000012b4e .LASF3816
     /tmp/ccfWI5Jo.s:91155  .debug_str:000000000000ef88 .LASF3817
     /tmp/ccfWI5Jo.s:91795  .debug_str:0000000000010a9a .LASF3818
     /tmp/ccfWI5Jo.s:85641  .debug_str:0000000000000d66 .LASF3819
     /tmp/ccfWI5Jo.s:87575  .debug_str:0000000000005b39 .LASF3820
     /tmp/ccfWI5Jo.s:87773  .debug_str:00000000000062e9 .LASF3821
     /tmp/ccfWI5Jo.s:87553  .debug_str:0000000000005a6c .LASF3822
     /tmp/ccfWI5Jo.s:89815  .debug_str:000000000000b6f3 .LASF3823
     /tmp/ccfWI5Jo.s:86671  .debug_str:00000000000037eb .LASF3824
     /tmp/ccfWI5Jo.s:89107  .debug_str:0000000000009cad .LASF3825
     /tmp/ccfWI5Jo.s:90247  .debug_str:000000000000c74b .LASF3826
     /tmp/ccfWI5Jo.s:86913  .debug_str:000000000000421b .LASF3827
     /tmp/ccfWI5Jo.s:86655  .debug_str:00000000000036f5 .LASF3828
     /tmp/ccfWI5Jo.s:87769  .debug_str:00000000000062c1 .LASF3829
     /tmp/ccfWI5Jo.s:90879  .debug_str:000000000000e377 .LASF3830
     /tmp/ccfWI5Jo.s:90779  .debug_str:000000000000df03 .LASF3831
     /tmp/ccfWI5Jo.s:89375  .debug_str:000000000000a79f .LASF3832
     /tmp/ccfWI5Jo.s:86365  .debug_str:0000000000002b0b .LASF3833
     /tmp/ccfWI5Jo.s:87031  .debug_str:0000000000004709 .LASF3834
     /tmp/ccfWI5Jo.s:91867  .debug_str:0000000000010d3d .LASF3835
     /tmp/ccfWI5Jo.s:88463  .debug_str:00000000000080f8 .LASF3836
     /tmp/ccfWI5Jo.s:92855  .debug_str:0000000000013560 .LASF3837
     /tmp/ccfWI5Jo.s:93303  .debug_str:000000000001484e .LASF3838
     /tmp/ccfWI5Jo.s:90075  .debug_str:000000000000c022 .LASF3839
     /tmp/ccfWI5Jo.s:92229  .debug_str:0000000000011c6c .LASF3840
     /tmp/ccfWI5Jo.s:85639  .debug_str:0000000000000d55 .LASF3841
     /tmp/ccfWI5Jo.s:87771  .debug_str:00000000000062df .LASF3842
     /tmp/ccfWI5Jo.s:90265  .debug_str:000000000000c839 .LASF3843
     /tmp/ccfWI5Jo.s:90263  .debug_str:000000000000c82e .LASF3844
     /tmp/ccfWI5Jo.s:88523  .debug_str:00000000000083e5 .LASF3845
     /tmp/ccfWI5Jo.s:86539  .debug_str:0000000000003232 .LASF3846
     /tmp/ccfWI5Jo.s:90501  .debug_str:000000000000d290 .LASF3847
     /tmp/ccfWI5Jo.s:92955  .debug_str:0000000000013933 .LASF3848
     /tmp/ccfWI5Jo.s:85845  .debug_str:00000000000014ea .LASF3849
     /tmp/ccfWI5Jo.s:88003  .debug_str:0000000000006cec .LASF3850
     /tmp/ccfWI5Jo.s:93315  .debug_str:00000000000148ba .LASF3851
     /tmp/ccfWI5Jo.s:87303  .debug_str:0000000000005208 .LASF3852
     /tmp/ccfWI5Jo.s:89517  .debug_str:000000000000ac80 .LASF3853
     /tmp/ccfWI5Jo.s:89659  .debug_str:000000000000b186 .LASF3854
     /tmp/ccfWI5Jo.s:92289  .debug_str:0000000000011ef7 .LASF3855
     /tmp/ccfWI5Jo.s:86275  .debug_str:0000000000002664 .LASF3856
     /tmp/ccfWI5Jo.s:91413  .debug_str:000000000000fac6 .LASF3857
     /tmp/ccfWI5Jo.s:90935  .debug_str:000000000000e5e0 .LASF3858
     /tmp/ccfWI5Jo.s:93287  .debug_str:0000000000014767 .LASF3859
     /tmp/ccfWI5Jo.s:87767  .debug_str:00000000000062a6 .LASF3860
     /tmp/ccfWI5Jo.s:88641  .debug_str:00000000000088cf .LASF3861
     /tmp/ccfWI5Jo.s:85959  .debug_str:00000000000018cb .LASF3862
     /tmp/ccfWI5Jo.s:87639  .debug_str:0000000000005d99 .LASF3863
     /tmp/ccfWI5Jo.s:93333  .debug_str:00000000000149a9 .LASF3864
     /tmp/ccfWI5Jo.s:92523  .debug_str:0000000000012798 .LASF3865
     /tmp/ccfWI5Jo.s:92941  .debug_str:000000000001387b .LASF3866
     /tmp/ccfWI5Jo.s:91455  .debug_str:000000000000fca9 .LASF3867
     /tmp/ccfWI5Jo.s:86947  .debug_str:00000000000043af .LASF3868
     /tmp/ccfWI5Jo.s:90695  .debug_str:000000000000dba2 .LASF3869
     /tmp/ccfWI5Jo.s:88295  .debug_str:000000000000797b .LASF3870
     /tmp/ccfWI5Jo.s:88347  .debug_str:0000000000007b89 .LASF3871
     /tmp/ccfWI5Jo.s:91011  .debug_str:000000000000e95a .LASF3872
     /tmp/ccfWI5Jo.s:86373  .debug_str:0000000000002b6f .LASF3873
     /tmp/ccfWI5Jo.s:85429  .debug_str:0000000000000535 .LASF3874
     /tmp/ccfWI5Jo.s:90063  .debug_str:000000000000bfd1 .LASF3875
     /tmp/ccfWI5Jo.s:92511  .debug_str:000000000001271f .LASF3876
     /tmp/ccfWI5Jo.s:93053  .debug_str:0000000000013d31 .LASF3877
     /tmp/ccfWI5Jo.s:85799  .debug_str:0000000000001372 .LASF3878
     /tmp/ccfWI5Jo.s:86999  .debug_str:000000000000460c .LASF3879
     /tmp/ccfWI5Jo.s:92871  .debug_str:00000000000135d0 .LASF3880
     /tmp/ccfWI5Jo.s:87573  .debug_str:0000000000005b29 .LASF3881
     /tmp/ccfWI5Jo.s:88159  .debug_str:00000000000073fa .LASF3882
     /tmp/ccfWI5Jo.s:87967  .debug_str:0000000000006b7f .LASF3883
     /tmp/ccfWI5Jo.s:88559  .debug_str:000000000000857a .LASF3884
     /tmp/ccfWI5Jo.s:88027  .debug_str:0000000000006e1b .LASF3885
     /tmp/ccfWI5Jo.s:93067  .debug_str:0000000000013df0 .LASF3886
     /tmp/ccfWI5Jo.s:87879  .debug_str:00000000000067ba .LASF3887
     /tmp/ccfWI5Jo.s:88827  .debug_str:000000000000910f .LASF3888
     /tmp/ccfWI5Jo.s:90789  .debug_str:000000000000df9d .LASF3889
     /tmp/ccfWI5Jo.s:86811  .debug_str:0000000000003d5e .LASF3890
     /tmp/ccfWI5Jo.s:88659  .debug_str:00000000000089d6 .LASF3891
     /tmp/ccfWI5Jo.s:88847  .debug_str:00000000000091c7 .LASF3892
     /tmp/ccfWI5Jo.s:87033  .debug_str:0000000000004727 .LASF3893
     /tmp/ccfWI5Jo.s:88149  .debug_str:000000000000739e .LASF3894
     /tmp/ccfWI5Jo.s:85763  .debug_str:00000000000011a6 .LASF3895
     /tmp/ccfWI5Jo.s:90547  .debug_str:000000000000d49c .LASF3896
     /tmp/ccfWI5Jo.s:86625  .debug_str:000000000000359e .LASF3897
     /tmp/ccfWI5Jo.s:89031  .debug_str:0000000000009962 .LASF3898
     /tmp/ccfWI5Jo.s:86393  .debug_str:0000000000002c39 .LASF3899
     /tmp/ccfWI5Jo.s:91997  .debug_str:0000000000011390 .LASF3900
     /tmp/ccfWI5Jo.s:86431  .debug_str:0000000000002dad .LASF3901
     /tmp/ccfWI5Jo.s:86439  .debug_str:0000000000002dfa .LASF3902
     /tmp/ccfWI5Jo.s:88935  .debug_str:0000000000009547 .LASF3903
     /tmp/ccfWI5Jo.s:89223  .debug_str:000000000000a17d .LASF3904
     /tmp/ccfWI5Jo.s:91127  .debug_str:000000000000ee6b .LASF3905
     /tmp/ccfWI5Jo.s:90021  .debug_str:000000000000bde9 .LASF3906
     /tmp/ccfWI5Jo.s:88161  .debug_str:000000000000740d .LASF3907
     /tmp/ccfWI5Jo.s:89373  .debug_str:000000000000a78c .LASF3908
     /tmp/ccfWI5Jo.s:90101  .debug_str:000000000000c0fe .LASF3909
     /tmp/ccfWI5Jo.s:91591  .debug_str:000000000001023d .LASF3910
     /tmp/ccfWI5Jo.s:90937  .debug_str:000000000000e5ec .LASF3911
     /tmp/ccfWI5Jo.s:88433  .debug_str:0000000000007fc2 .LASF3912
     /tmp/ccfWI5Jo.s:91135  .debug_str:000000000000eea9 .LASF3913
     /tmp/ccfWI5Jo.s:93343  .debug_str:0000000000014a15 .LASF3914
     /tmp/ccfWI5Jo.s:90205  .debug_str:000000000000c5b5 .LASF3915
     /tmp/ccfWI5Jo.s:87037  .debug_str:0000000000004750 .LASF3916
     /tmp/ccfWI5Jo.s:87103  .debug_str:0000000000004a68 .LASF3917
     /tmp/ccfWI5Jo.s:92425  .debug_str:00000000000123be .LASF3918
     /tmp/ccfWI5Jo.s:87711  .debug_str:0000000000006088 .LASF3919
     /tmp/ccfWI5Jo.s:92113  .debug_str:00000000000117f9 .LASF3920
     /tmp/ccfWI5Jo.s:85675  .debug_str:0000000000000e50 .LASF3948
     /tmp/ccfWI5Jo.s:91701  .debug_str:00000000000106ba .LASF3921
     /tmp/ccfWI5Jo.s:91423  .debug_str:000000000000fb3c .LASF3922
     /tmp/ccfWI5Jo.s:90465  .debug_str:000000000000d13a .LASF3923
     /tmp/ccfWI5Jo.s:90221  .debug_str:000000000000c65e .LASF3924
     /tmp/ccfWI5Jo.s:91673  .debug_str:0000000000010577 .LASF3925
     /tmp/ccfWI5Jo.s:86867  .debug_str:0000000000004035 .LASF3926
     /tmp/ccfWI5Jo.s:93233  .debug_str:000000000001458e .LASF3927
     /tmp/ccfWI5Jo.s:92903  .debug_str:0000000000013709 .LASF3928
     /tmp/ccfWI5Jo.s:92885  .debug_str:000000000001366f .LASF3929
     /tmp/ccfWI5Jo.s:87817  .debug_str:00000000000064ff .LASF3930
     /tmp/ccfWI5Jo.s:91509  .debug_str:000000000000fecb .LASF3931
     /tmp/ccfWI5Jo.s:86739  .debug_str:0000000000003aa0 .LASF3932
     /tmp/ccfWI5Jo.s:91217  .debug_str:000000000000f211 .LASF3933
     /tmp/ccfWI5Jo.s:85937  .debug_str:0000000000001821 .LASF3934
     /tmp/ccfWI5Jo.s:87743  .debug_str:0000000000006241 .LASF3935
     /tmp/ccfWI5Jo.s:90573  .debug_str:000000000000d5b4 .LASF3936
     /tmp/ccfWI5Jo.s:89675  .debug_str:000000000000b223 .LASF3937
     /tmp/ccfWI5Jo.s:92933  .debug_str:0000000000013827 .LASF3938
     /tmp/ccfWI5Jo.s:91781  .debug_str:0000000000010a1a .LASF3939
     /tmp/ccfWI5Jo.s:88091  .debug_str:0000000000007122 .LASF3940
     /tmp/ccfWI5Jo.s:85323  .debug_str:000000000000007b .LASF3941
     /tmp/ccfWI5Jo.s:91301  .debug_str:000000000000f5c0 .LASF3942
     /tmp/ccfWI5Jo.s:86497  .debug_str:000000000000305d .LASF3943
     /tmp/ccfWI5Jo.s:89545  .debug_str:000000000000ad9a .LASF3944
     /tmp/ccfWI5Jo.s:90415  .debug_str:000000000000cecc .LASF3945
     /tmp/ccfWI5Jo.s:87539  .debug_str:00000000000059cd .LASF3946
     /tmp/ccfWI5Jo.s:93335  .debug_str:00000000000149bb .LASF3947
     /tmp/ccfWI5Jo.s:88575  .debug_str:000000000000860f .LASF3949
     /tmp/ccfWI5Jo.s:85621  .debug_str:0000000000000cb4 .LASF3974
     /tmp/ccfWI5Jo.s:90059  .debug_str:000000000000bfbd .LASF3950
     /tmp/ccfWI5Jo.s:86051  .debug_str:0000000000001cfe .LASF3951
     /tmp/ccfWI5Jo.s:87877  .debug_str:00000000000067b5 .LASF3952
     /tmp/ccfWI5Jo.s:92075  .debug_str:00000000000116e0 .LASF3953
     /tmp/ccfWI5Jo.s:87637  .debug_str:0000000000005d94 .LASF3954
     /tmp/ccfWI5Jo.s:93009  .debug_str:0000000000013b4c .LASF3955
     /tmp/ccfWI5Jo.s:88603  .debug_str:000000000000876d .LASF3956
     /tmp/ccfWI5Jo.s:90499  .debug_str:000000000000d284 .LASF3957
     /tmp/ccfWI5Jo.s:90399  .debug_str:000000000000cde5 .LASF3958
     /tmp/ccfWI5Jo.s:88221  .debug_str:0000000000007620 .LASF3959
     /tmp/ccfWI5Jo.s:88285  .debug_str:0000000000007911 .LASF3960
     /tmp/ccfWI5Jo.s:88959  .debug_str:000000000000960a .LASF3961
     /tmp/ccfWI5Jo.s:85667  .debug_str:0000000000000e01 .LASF3962
     /tmp/ccfWI5Jo.s:87615  .debug_str:0000000000005c5c .LASF3963
     /tmp/ccfWI5Jo.s:89745  .debug_str:000000000000b4cf .LASF3964
     /tmp/ccfWI5Jo.s:85469  .debug_str:00000000000006d8 .LASF3965
     /tmp/ccfWI5Jo.s:85929  .debug_str:00000000000017d4 .LASF3966
     /tmp/ccfWI5Jo.s:85931  .debug_str:00000000000017df .LASF3967
     /tmp/ccfWI5Jo.s:91083  .debug_str:000000000000ecce .LASF3968
     /tmp/ccfWI5Jo.s:91085  .debug_str:000000000000ecdb .LASF3969
     /tmp/ccfWI5Jo.s:88765  .debug_str:0000000000008e42 .LASF4035
     /tmp/ccfWI5Jo.s:73     .text.mode_register_masked_write_x5:0000000000000000 .LFB41
     /tmp/ccfWI5Jo.s:208    .text.mode_register_masked_write_x5:000000000000007c .LFE41
     /tmp/ccfWI5Jo.s:82107  .debug_loc:0000000000000000 .LLST2
     /tmp/ccfWI5Jo.s:82121  .debug_loc:0000000000000039 .LLST3
     /tmp/ccfWI5Jo.s:88683  .debug_str:0000000000008ab9 .LASF3970
     /tmp/ccfWI5Jo.s:82137  .debug_loc:0000000000000074 .LLST4
     /tmp/ccfWI5Jo.s:84     .text.mode_register_masked_write_x5:0000000000000002 .LBB56
     /tmp/ccfWI5Jo.s:82153  .debug_loc:00000000000000be .LLST5
     /tmp/ccfWI5Jo.s:167    .text.mode_register_masked_write_x5:0000000000000056 .LVL7
     /tmp/ccfWI5Jo.s:91659  .debug_str:00000000000104e2 .LASF3971
     /tmp/ccfWI5Jo.s:88123  .debug_str:0000000000007274 .LASF3972
     /tmp/ccfWI5Jo.s:88557  .debug_str:0000000000008569 .LASF3973
     /tmp/ccfWI5Jo.s:88581  .debug_str:000000000000865e .LASF3975
     /tmp/ccfWI5Jo.s:92731  .debug_str:0000000000012fd2 .LASF3976
     /tmp/ccfWI5Jo.s:85801  .debug_str:0000000000001378 .LASF3977
     /tmp/ccfWI5Jo.s:85683  .debug_str:0000000000000ed0 .LASF3978
     /tmp/ccfWI5Jo.s:92791  .debug_str:00000000000132b7 .LASF4036
     /tmp/ccfWI5Jo.s:582    .text.setup_ddr_segments:0000000000000000 .LFB35
     /tmp/ccfWI5Jo.s:637    .text.setup_ddr_segments:000000000000005a .LFE35
     /tmp/ccfWI5Jo.s:92891  .debug_str:000000000001369a .LASF3979
     /tmp/ccfWI5Jo.s:87821  .debug_str:0000000000006527 .LASF4037
     /tmp/ccfWI5Jo.s:86597  .debug_str:00000000000034c7 .LASF3980
     /tmp/ccfWI5Jo.s:88419  .debug_str:0000000000007f36 .LASF3981
     /tmp/ccfWI5Jo.s:87111  .debug_str:0000000000004ab1 .LASF3982
     /tmp/ccfWI5Jo.s:87483  .debug_str:000000000000581c .LASF3983
     /tmp/ccfWI5Jo.s:89615  .debug_str:000000000000b054 .LASF3984
     /tmp/ccfWI5Jo.s:87183  .debug_str:0000000000004ddf .LASF3985
     /tmp/ccfWI5Jo.s:92647  .debug_str:0000000000012ce5 .LASF3986
     /tmp/ccfWI5Jo.s:88787  .debug_str:0000000000008f54 .LASF3987
     /tmp/ccfWI5Jo.s:91293  .debug_str:000000000000f56d .LASF3988
     /tmp/ccfWI5Jo.s:86411  .debug_str:0000000000002cf6 .LASF3989
     /tmp/ccfWI5Jo.s:89141  .debug_str:0000000000009e7a .LASF3990
     /tmp/ccfWI5Jo.s:92273  .debug_str:0000000000011dd2 .LASF3991
     /tmp/ccfWI5Jo.s:88965  .debug_str:0000000000009634 .LASF3992
     /tmp/ccfWI5Jo.s:93097  .debug_str:0000000000013f86 .LASF3993
     /tmp/ccfWI5Jo.s:89811  .debug_str:000000000000b6dd .LASF3994
     /tmp/ccfWI5Jo.s:92213  .debug_str:0000000000011bae .LASF3995
     /tmp/ccfWI5Jo.s:85585  .debug_str:0000000000000b1b .LASF3996
     /tmp/ccfWI5Jo.s:92741  .debug_str:0000000000013041 .LASF4038
     /tmp/ccfWI5Jo.s:88729  .debug_str:0000000000008cc0 .LASF3997
     /tmp/ccfWI5Jo.s:86857  .debug_str:0000000000003f98 .LASF3998
     /tmp/ccfWI5Jo.s:88741  .debug_str:0000000000008d2d .LASF3999
     /tmp/ccfWI5Jo.s:93373  .debug_str:0000000000014b22 .LASF4000
     /tmp/ccfWI5Jo.s:91785  .debug_str:0000000000010a34 .LASF4001
     /tmp/ccfWI5Jo.s:92897  .debug_str:00000000000136c7 .LASF4002
     /tmp/ccfWI5Jo.s:89581  .debug_str:000000000000aea9 .LASF4003
     /tmp/ccfWI5Jo.s:85351  .debug_str:00000000000001d2 .LASF4004
     /tmp/ccfWI5Jo.s:90675  .debug_str:000000000000dab5 .LASF4005
     /tmp/ccfWI5Jo.s:92757  .debug_str:00000000000130fa .LASF4006
     /tmp/ccfWI5Jo.s:93049  .debug_str:0000000000013d1f .LASF4007
     /tmp/ccfWI5Jo.s:92713  .debug_str:0000000000012f57 .LASF4008
     /tmp/ccfWI5Jo.s:92265  .debug_str:0000000000011d72 .LASF4009
     /tmp/ccfWI5Jo.s:92719  .debug_str:0000000000012f75 .LASF4010
     /tmp/ccfWI5Jo.s:88305  .debug_str:00000000000079e3 .LASF4011
     /tmp/ccfWI5Jo.s:92715  .debug_str:0000000000012f5d .LASF4012
     /tmp/ccfWI5Jo.s:86271  .debug_str:000000000000263f .LASF4013
     /tmp/ccfWI5Jo.s:86653  .debug_str:00000000000036ec .LASF4014
     /tmp/ccfWI5Jo.s:90693  .debug_str:000000000000db99 .LASF4015
     /tmp/ccfWI5Jo.s:91123  .debug_str:000000000000ee3a .LASF4016
     /tmp/ccfWI5Jo.s:91407  .debug_str:000000000000fa94 .LASF4017
     /tmp/ccfWI5Jo.s:85439  .debug_str:00000000000005a8 .LASF4018
     /tmp/ccfWI5Jo.s:85367  .debug_str:0000000000000288 .LASF4019
     /tmp/ccfWI5Jo.s:85539  .debug_str:00000000000009be .LASF4039
     /tmp/ccfWI5Jo.s:644    .text.ddr_state_machine:0000000000000000 .LFB24
     /tmp/ccfWI5Jo.s:6875   .text.ddr_state_machine:0000000000002316 .LFE24
     /tmp/ccfWI5Jo.s:89587  .debug_str:000000000000aee6 .LASF4020
     /tmp/ccfWI5Jo.s:82160  .debug_loc:00000000000000e1 .LLST11
     /tmp/ccfWI5Jo.s:86535  .debug_str:000000000000320b .LASF4021
     /tmp/ccfWI5Jo.s:87155  .debug_str:0000000000004c79 .LASF4022
     /tmp/ccfWI5Jo.s:683    .text.ddr_state_machine:0000000000000036 .LBB127
     /tmp/ccfWI5Jo.s:82394  .debug_loc:000000000000044e .LLST12
     /tmp/ccfWI5Jo.s:82420  .debug_loc:00000000000004c0 .LLST13
     /tmp/ccfWI5Jo.s:825    .text.ddr_state_machine:0000000000000078 .LBB129
     /tmp/ccfWI5Jo.s:835    .text.ddr_state_machine:000000000000007c .LBE129
     /tmp/ccfWI5Jo.s:82433  .debug_loc:00000000000004f8 .LLST14
     /tmp/ccfWI5Jo.s:1031   .text.ddr_state_machine:00000000000001e6 .LBB130
     /tmp/ccfWI5Jo.s:1053   .text.ddr_state_machine:0000000000000208 .LBE130
     /tmp/ccfWI5Jo.s:82445  .debug_loc:0000000000000536 .LLST15
     /tmp/ccfWI5Jo.s:1032   .text.ddr_state_machine:00000000000001e6 .LBB131
     /tmp/ccfWI5Jo.s:1052   .text.ddr_state_machine:0000000000000208 .LBE131
     /tmp/ccfWI5Jo.s:82452  .debug_loc:0000000000000559 .LLST16
     /tmp/ccfWI5Jo.s:1047   .text.ddr_state_machine:0000000000000204 .LVL39
     /tmp/ccfWI5Jo.s:1091   .text.ddr_state_machine:0000000000000238 .LBB132
     /tmp/ccfWI5Jo.s:1243   .text.ddr_state_machine:000000000000030e .LBE132
     /tmp/ccfWI5Jo.s:82460  .debug_loc:000000000000057d .LLST17
     /tmp/ccfWI5Jo.s:1155   .text.ddr_state_machine:0000000000000290 .LBB134
     /tmp/ccfWI5Jo.s:1241   .text.ddr_state_machine:000000000000030e .LBE134
     /tmp/ccfWI5Jo.s:82468  .debug_loc:00000000000005a1 .LLST18
     /tmp/ccfWI5Jo.s:1347   .text.ddr_state_machine:00000000000003b4 .LBB136
     /tmp/ccfWI5Jo.s:2603   .text.ddr_state_machine:0000000000000afc .LBE136
     /tmp/ccfWI5Jo.s:2677   .text.ddr_state_machine:0000000000000b7e .LBB138
     /tmp/ccfWI5Jo.s:2695   .text.ddr_state_machine:0000000000000b92 .LBE138
     /tmp/ccfWI5Jo.s:82476  .debug_loc:00000000000005c5 .LLST19
     /tmp/ccfWI5Jo.s:82494  .debug_loc:0000000000000611 .LLST20
     /tmp/ccfWI5Jo.s:82554  .debug_loc:00000000000006b1 .LLST21
     /tmp/ccfWI5Jo.s:82616  .debug_loc:0000000000000754 .LLST22
     /tmp/ccfWI5Jo.s:2812   .text.ddr_state_machine:0000000000000c3a .LBB140
     /tmp/ccfWI5Jo.s:2967   .text.ddr_state_machine:0000000000000cf8 .LBE140
     /tmp/ccfWI5Jo.s:82624  .debug_loc:0000000000000778 .LLST23
     /tmp/ccfWI5Jo.s:82644  .debug_loc:00000000000007d5 .LLST24
     /tmp/ccfWI5Jo.s:82660  .debug_loc:000000000000081f .LLST25
     /tmp/ccfWI5Jo.s:82676  .debug_loc:000000000000085a .LLST26
     /tmp/ccfWI5Jo.s:82688  .debug_loc:0000000000000891 .LLST27
     /tmp/ccfWI5Jo.s:82699  .debug_loc:00000000000008c7 .LLST28
     /tmp/ccfWI5Jo.s:82706  .debug_loc:00000000000008ea .LLST29
     /tmp/ccfWI5Jo.s:82714  .debug_loc:000000000000090e .LLST30
     /tmp/ccfWI5Jo.s:82737  .debug_loc:0000000000000951 .LLST31
     /tmp/ccfWI5Jo.s:82752  .debug_loc:000000000000099a .LLST32
     /tmp/ccfWI5Jo.s:82780  .debug_loc:0000000000000a0e .LLST33
     /tmp/ccfWI5Jo.s:82809  .debug_loc:0000000000000a92 .LLST34
     /tmp/ccfWI5Jo.s:82853  .debug_loc:0000000000000b26 .LLST35
     /tmp/ccfWI5Jo.s:82865  .debug_loc:0000000000000b5d .LLST36
     /tmp/ccfWI5Jo.s:82881  .debug_loc:0000000000000ba7 .LLST37
     /tmp/ccfWI5Jo.s:82897  .debug_loc:0000000000000bf1 .LLST38
     /tmp/ccfWI5Jo.s:82917  .debug_loc:0000000000000c4e .LLST39
     /tmp/ccfWI5Jo.s:82938  .debug_loc:0000000000000cac .LLST40
     /tmp/ccfWI5Jo.s:82968  .debug_loc:0000000000000d33 .LLST41
     /tmp/ccfWI5Jo.s:82983  .debug_loc:0000000000000d7c .LLST42
     /tmp/ccfWI5Jo.s:83015  .debug_loc:0000000000000e05 .LLST43
     /tmp/ccfWI5Jo.s:83046  .debug_loc:0000000000000e6d .LLST44
     /tmp/ccfWI5Jo.s:83080  .debug_loc:0000000000000ee7 .LLST45
     /tmp/ccfWI5Jo.s:83112  .debug_loc:0000000000000f50 .LLST46
     /tmp/ccfWI5Jo.s:3260   .text.ddr_state_machine:0000000000000e50 .LVL99
     /tmp/ccfWI5Jo.s:3227   .text.ddr_state_machine:0000000000000e2c .LVL96
     /tmp/ccfWI5Jo.s:3146   .text.ddr_state_machine:0000000000000dba .LVL90
     /tmp/ccfWI5Jo.s:3171   .text.ddr_state_machine:0000000000000de2 .LVL92
     /tmp/ccfWI5Jo.s:3179   .text.ddr_state_machine:0000000000000df4 .LVL93
     /tmp/ccfWI5Jo.s:3411   .text.ddr_state_machine:0000000000000f0c .LVL121
     /tmp/ccfWI5Jo.s:3439   .text.ddr_state_machine:0000000000000f3a .LVL124
     /tmp/ccfWI5Jo.s:3451   .text.ddr_state_machine:0000000000000f54 .LVL125
     /tmp/ccfWI5Jo.s:3491   .text.ddr_state_machine:0000000000000f8c .LVL130
     /tmp/ccfWI5Jo.s:3499   .text.ddr_state_machine:0000000000000f9c .LVL131
     /tmp/ccfWI5Jo.s:3527   .text.ddr_state_machine:0000000000000fce .LVL132
     /tmp/ccfWI5Jo.s:3535   .text.ddr_state_machine:0000000000000fde .LVL133
     /tmp/ccfWI5Jo.s:3698   .text.ddr_state_machine:00000000000010b6 .LBB184
     /tmp/ccfWI5Jo.s:83138  .debug_loc:0000000000000fc4 .LLST47
     /tmp/ccfWI5Jo.s:83156  .debug_loc:0000000000001010 .LLST48
     /tmp/ccfWI5Jo.s:83177  .debug_loc:0000000000001074 .LLST49
     /tmp/ccfWI5Jo.s:83198  .debug_loc:00000000000010d8 .LLST50
     /tmp/ccfWI5Jo.s:83211  .debug_loc:0000000000001112 .LLST51
     /tmp/ccfWI5Jo.s:83223  .debug_loc:000000000000113b .LLST52
     /tmp/ccfWI5Jo.s:83237  .debug_loc:0000000000001165 .LLST53
     /tmp/ccfWI5Jo.s:83249  .debug_loc:000000000000118e .LLST54
     /tmp/ccfWI5Jo.s:83263  .debug_loc:00000000000011b8 .LLST55
     /tmp/ccfWI5Jo.s:83281  .debug_loc:0000000000001204 .LLST56
     /tmp/ccfWI5Jo.s:83296  .debug_loc:000000000000124d .LLST57
     /tmp/ccfWI5Jo.s:83324  .debug_loc:00000000000012c1 .LLST58
     /tmp/ccfWI5Jo.s:83353  .debug_loc:0000000000001345 .LLST59
     /tmp/ccfWI5Jo.s:83397  .debug_loc:00000000000013d9 .LLST60
     /tmp/ccfWI5Jo.s:83415  .debug_loc:0000000000001427 .LLST61
     /tmp/ccfWI5Jo.s:83431  .debug_loc:0000000000001471 .LLST62
     /tmp/ccfWI5Jo.s:83447  .debug_loc:00000000000014bb .LLST63
     /tmp/ccfWI5Jo.s:83471  .debug_loc:000000000000152b .LLST64
     /tmp/ccfWI5Jo.s:83492  .debug_loc:0000000000001589 .LLST65
     /tmp/ccfWI5Jo.s:83522  .debug_loc:0000000000001610 .LLST66
     /tmp/ccfWI5Jo.s:83537  .debug_loc:0000000000001659 .LLST67
     /tmp/ccfWI5Jo.s:83569  .debug_loc:00000000000016e2 .LLST68
     /tmp/ccfWI5Jo.s:83600  .debug_loc:000000000000174a .LLST69
     /tmp/ccfWI5Jo.s:83634  .debug_loc:00000000000017c4 .LLST70
     /tmp/ccfWI5Jo.s:83682  .debug_loc:000000000000185b .LLST71
     /tmp/ccfWI5Jo.s:4308   .text.ddr_state_machine:0000000000001462 .LVL200
     /tmp/ccfWI5Jo.s:4271   .text.ddr_state_machine:000000000000143a .LVL197
     /tmp/ccfWI5Jo.s:4187   .text.ddr_state_machine:00000000000013c6 .LVL191
     /tmp/ccfWI5Jo.s:4212   .text.ddr_state_machine:00000000000013ee .LVL193
     /tmp/ccfWI5Jo.s:4220   .text.ddr_state_machine:0000000000001400 .LVL194
     /tmp/ccfWI5Jo.s:4460   .text.ddr_state_machine:000000000000151c .LVL221
     /tmp/ccfWI5Jo.s:4488   .text.ddr_state_machine:000000000000154a .LVL224
     /tmp/ccfWI5Jo.s:4500   .text.ddr_state_machine:0000000000001562 .LVL225
     /tmp/ccfWI5Jo.s:83708  .debug_loc:00000000000018cf .LLST72
     /tmp/ccfWI5Jo.s:83725  .debug_loc:000000000000190b .LLST73
     /tmp/ccfWI5Jo.s:83761  .debug_loc:00000000000019a5 .LLST74
     /tmp/ccfWI5Jo.s:83779  .debug_loc:00000000000019f1 .LLST75
     /tmp/ccfWI5Jo.s:83797  .debug_loc:0000000000001a3d .LLST76
     /tmp/ccfWI5Jo.s:83804  .debug_loc:0000000000001a60 .LLST77
     /tmp/ccfWI5Jo.s:83811  .debug_loc:0000000000001a83 .LLST78
     /tmp/ccfWI5Jo.s:4534   .text.ddr_state_machine:0000000000001582 .LBB211
     /tmp/ccfWI5Jo.s:4565   .text.ddr_state_machine:00000000000015b8 .LBE211
     /tmp/ccfWI5Jo.s:83862  .debug_loc:0000000000001b06 .LLST79
     /tmp/ccfWI5Jo.s:83870  .debug_loc:0000000000001b2a .LLST80
     /tmp/ccfWI5Jo.s:4535   .text.ddr_state_machine:0000000000001582 .LBB212
     /tmp/ccfWI5Jo.s:4564   .text.ddr_state_machine:00000000000015b8 .LBE212
     /tmp/ccfWI5Jo.s:83879  .debug_loc:0000000000001b56 .LLST81
     /tmp/ccfWI5Jo.s:83886  .debug_loc:0000000000001b79 .LLST82
     /tmp/ccfWI5Jo.s:83894  .debug_loc:0000000000001b9d .LLST83
     /tmp/ccfWI5Jo.s:83909  .debug_loc:0000000000001be6 .LLST84
     /tmp/ccfWI5Jo.s:83948  .debug_loc:0000000000001c95 .LLST85
     /tmp/ccfWI5Jo.s:83967  .debug_loc:0000000000001cf1 .LLST86
     /tmp/ccfWI5Jo.s:84014  .debug_loc:0000000000001dc6 .LLST87
     /tmp/ccfWI5Jo.s:84046  .debug_loc:0000000000001e5c .LLST88
     /tmp/ccfWI5Jo.s:84086  .debug_loc:0000000000001f18 .LLST89
     /tmp/ccfWI5Jo.s:84106  .debug_loc:0000000000001f75 .LLST90
     /tmp/ccfWI5Jo.s:84132  .debug_loc:0000000000001fe7 .LLST91
     /tmp/ccfWI5Jo.s:84168  .debug_loc:0000000000002081 .LLST92
     /tmp/ccfWI5Jo.s:84192  .debug_loc:00000000000020f1 .LLST93
     /tmp/ccfWI5Jo.s:84211  .debug_loc:000000000000214d .LLST94
     /tmp/ccfWI5Jo.s:84234  .debug_loc:00000000000021bc .LLST95
     /tmp/ccfWI5Jo.s:84249  .debug_loc:0000000000002205 .LLST96
     /tmp/ccfWI5Jo.s:84268  .debug_loc:0000000000002261 .LLST97
     /tmp/ccfWI5Jo.s:4840   .text.ddr_state_machine:0000000000001706 .LBB214
     /tmp/ccfWI5Jo.s:4866   .text.ddr_state_machine:000000000000172a .LBE214
     /tmp/ccfWI5Jo.s:84279  .debug_loc:0000000000002297 .LLST98
     /tmp/ccfWI5Jo.s:84294  .debug_loc:00000000000022d1 .LLST99
     /tmp/ccfWI5Jo.s:4700   .text.ddr_state_machine:0000000000001656 .LVL240
     /tmp/ccfWI5Jo.s:4732   .text.ddr_state_machine:000000000000167c .LVL243
     /tmp/ccfWI5Jo.s:3738   .text.ddr_state_machine:00000000000010e0 .LVL149
     /tmp/ccfWI5Jo.s:3750   .text.ddr_state_machine:00000000000010f8 .LVL150
     /tmp/ccfWI5Jo.s:3759   .text.ddr_state_machine:000000000000110c .LVL151
     /tmp/ccfWI5Jo.s:3768   .text.ddr_state_machine:000000000000111e .LVL152
     /tmp/ccfWI5Jo.s:3779   .text.ddr_state_machine:0000000000001132 .LVL153
     /tmp/ccfWI5Jo.s:3783   .text.ddr_state_machine:000000000000113e .LVL154
     /tmp/ccfWI5Jo.s:3803   .text.ddr_state_machine:000000000000116c .LVL155
     /tmp/ccfWI5Jo.s:3873   .text.ddr_state_machine:00000000000011ce .LVL164
     /tmp/ccfWI5Jo.s:3915   .text.ddr_state_machine:0000000000001216 .LVL165
     /tmp/ccfWI5Jo.s:3929   .text.ddr_state_machine:000000000000122e .LVL166
     /tmp/ccfWI5Jo.s:3940   .text.ddr_state_machine:0000000000001242 .LVL167
     /tmp/ccfWI5Jo.s:3953   .text.ddr_state_machine:000000000000125a .LVL168
     /tmp/ccfWI5Jo.s:3962   .text.ddr_state_machine:000000000000126e .LVL169
     /tmp/ccfWI5Jo.s:3971   .text.ddr_state_machine:0000000000001280 .LVL170
     /tmp/ccfWI5Jo.s:3975   .text.ddr_state_machine:000000000000128a .LVL171
     /tmp/ccfWI5Jo.s:3979   .text.ddr_state_machine:0000000000001294 .LVL172
     /tmp/ccfWI5Jo.s:3983   .text.ddr_state_machine:000000000000129e .LVL173
     /tmp/ccfWI5Jo.s:3987   .text.ddr_state_machine:00000000000012a8 .LVL174
     /tmp/ccfWI5Jo.s:3991   .text.ddr_state_machine:00000000000012b2 .LVL175
     /tmp/ccfWI5Jo.s:3995   .text.ddr_state_machine:00000000000012bc .LVL176
     /tmp/ccfWI5Jo.s:3999   .text.ddr_state_machine:00000000000012c6 .LVL177
     /tmp/ccfWI5Jo.s:4003   .text.ddr_state_machine:00000000000012d0 .LVL178
     /tmp/ccfWI5Jo.s:4007   .text.ddr_state_machine:00000000000012da .LVL179
     /tmp/ccfWI5Jo.s:4015   .text.ddr_state_machine:00000000000012ea .LVL180
     /tmp/ccfWI5Jo.s:4040   .text.ddr_state_machine:0000000000001312 .LVL181
     /tmp/ccfWI5Jo.s:4085   .text.ddr_state_machine:000000000000135a .LVL182
     /tmp/ccfWI5Jo.s:4098   .text.ddr_state_machine:0000000000001372 .LVL183
     /tmp/ccfWI5Jo.s:5072   .text.ddr_state_machine:000000000000183c .LVL280
     /tmp/ccfWI5Jo.s:5084   .text.ddr_state_machine:0000000000001854 .LVL281
     /tmp/ccfWI5Jo.s:5088   .text.ddr_state_machine:000000000000185e .LVL282
     /tmp/ccfWI5Jo.s:5092   .text.ddr_state_machine:0000000000001868 .LVL283
     /tmp/ccfWI5Jo.s:5096   .text.ddr_state_machine:0000000000001872 .LVL284
     /tmp/ccfWI5Jo.s:5100   .text.ddr_state_machine:000000000000187c .LVL285
     /tmp/ccfWI5Jo.s:5104   .text.ddr_state_machine:0000000000001886 .LVL286
     /tmp/ccfWI5Jo.s:5108   .text.ddr_state_machine:0000000000001890 .LVL287
     /tmp/ccfWI5Jo.s:5112   .text.ddr_state_machine:000000000000189a .LVL288
     /tmp/ccfWI5Jo.s:5116   .text.ddr_state_machine:00000000000018a4 .LVL289
     /tmp/ccfWI5Jo.s:5120   .text.ddr_state_machine:00000000000018ae .LVL290
     /tmp/ccfWI5Jo.s:5124   .text.ddr_state_machine:00000000000018b8 .LVL291
     /tmp/ccfWI5Jo.s:5355   .text.ddr_state_machine:00000000000019ac .LVL323
     /tmp/ccfWI5Jo.s:84315  .debug_loc:000000000000232f .LLST100
     /tmp/ccfWI5Jo.s:84322  .debug_loc:0000000000002352 .LLST101
     /tmp/ccfWI5Jo.s:84333  .debug_loc:0000000000002388 .LLST102
     /tmp/ccfWI5Jo.s:84362  .debug_loc:000000000000240c .LLST103
     /tmp/ccfWI5Jo.s:84369  .debug_loc:000000000000242f .LLST104
     /tmp/ccfWI5Jo.s:5564   .text.ddr_state_machine:0000000000001b60 .LVL326
     /tmp/ccfWI5Jo.s:5576   .text.ddr_state_machine:0000000000001b76 .LVL327
     /tmp/ccfWI5Jo.s:5626   .text.ddr_state_machine:0000000000001ba8 .LVL330
     /tmp/ccfWI5Jo.s:5821   .text.ddr_state_machine:0000000000001c9c .LBB243
     /tmp/ccfWI5Jo.s:5885   .text.ddr_state_machine:0000000000001cda .LBE243
     /tmp/ccfWI5Jo.s:84377  .debug_loc:0000000000002453 .LLST107
     /tmp/ccfWI5Jo.s:5829   .text.ddr_state_machine:0000000000001ca2 .LBB244
     /tmp/ccfWI5Jo.s:5888   .text.ddr_state_machine:0000000000001cda .LBB250
     /tmp/ccfWI5Jo.s:84385  .debug_loc:0000000000002477 .LLST108
     /tmp/ccfWI5Jo.s:84398  .debug_loc:00000000000024af .LLST109
     /tmp/ccfWI5Jo.s:84417  .debug_loc:00000000000024fc .LLST110
     /tmp/ccfWI5Jo.s:84535  .debug_loc:000000000000267e .LLST111
     /tmp/ccfWI5Jo.s:84574  .debug_loc:0000000000002700 .LLST112
     /tmp/ccfWI5Jo.s:84587  .debug_loc:0000000000002738 .LLST113
     /tmp/ccfWI5Jo.s:84600  .debug_loc:0000000000002770 .LLST114
     /tmp/ccfWI5Jo.s:84611  .debug_loc:00000000000027a6 .LLST115
     /tmp/ccfWI5Jo.s:5954   .text.ddr_state_machine:0000000000001d2a .LBB254
     /tmp/ccfWI5Jo.s:84644  .debug_loc:000000000000282e .LLST116
     /tmp/ccfWI5Jo.s:84652  .debug_loc:0000000000002852 .LLST117
     /tmp/ccfWI5Jo.s:84660  .debug_loc:0000000000002876 .LLST118
     /tmp/ccfWI5Jo.s:84675  .debug_loc:00000000000028b6 .LLST120
     /tmp/ccfWI5Jo.s:84683  .debug_loc:00000000000028da .LLST121
     /tmp/ccfWI5Jo.s:5961   .text.ddr_state_machine:0000000000001d38 .LVL360
     /tmp/ccfWI5Jo.s:5946   .text.ddr_state_machine:0000000000001d22 .LVL357
     /tmp/ccfWI5Jo.s:5979   .text.ddr_state_machine:0000000000001d4c .LVL363
     /tmp/ccfWI5Jo.s:5990   .text.ddr_state_machine:0000000000001d62 .LVL365
     /tmp/ccfWI5Jo.s:6002   .text.ddr_state_machine:0000000000001d78 .LVL368
     /tmp/ccfWI5Jo.s:6014   .text.ddr_state_machine:0000000000001d8e .LVL371
     /tmp/ccfWI5Jo.s:6026   .text.ddr_state_machine:0000000000001da4 .LVL374
     /tmp/ccfWI5Jo.s:6038   .text.ddr_state_machine:0000000000001dba .LVL377
     /tmp/ccfWI5Jo.s:6050   .text.ddr_state_machine:0000000000001dd0 .LVL380
     /tmp/ccfWI5Jo.s:6062   .text.ddr_state_machine:0000000000001de6 .LVL383
     /tmp/ccfWI5Jo.s:6138   .text.ddr_state_machine:0000000000001e2e .LBB261
     /tmp/ccfWI5Jo.s:6191   .text.ddr_state_machine:0000000000001e68 .LBE261
     /tmp/ccfWI5Jo.s:84690  .debug_loc:00000000000028fd .LLST122
     /tmp/ccfWI5Jo.s:6139   .text.ddr_state_machine:0000000000001e2e .LBB262
     /tmp/ccfWI5Jo.s:6190   .text.ddr_state_machine:0000000000001e68 .LBE262
     /tmp/ccfWI5Jo.s:84698  .debug_loc:0000000000002921 .LLST123
     /tmp/ccfWI5Jo.s:84706  .debug_loc:000000000000294c .LLST124
     /tmp/ccfWI5Jo.s:84719  .debug_loc:0000000000002984 .LLST125
     /tmp/ccfWI5Jo.s:84732  .debug_loc:00000000000029bc .LLST126
     /tmp/ccfWI5Jo.s:84740  .debug_loc:00000000000029e0 .LLST127
     /tmp/ccfWI5Jo.s:84748  .debug_loc:0000000000002a04 .LLST128
     /tmp/ccfWI5Jo.s:6360   .text.ddr_state_machine:0000000000001f3e .LBB267
     /tmp/ccfWI5Jo.s:84756  .debug_loc:0000000000002a28 .LLST129
     /tmp/ccfWI5Jo.s:84764  .debug_loc:0000000000002a4c .LLST130
     /tmp/ccfWI5Jo.s:84772  .debug_loc:0000000000002a70 .LLST131
     /tmp/ccfWI5Jo.s:84781  .debug_loc:0000000000002a9c .LLST133
     /tmp/ccfWI5Jo.s:84789  .debug_loc:0000000000002ac0 .LLST134
     /tmp/ccfWI5Jo.s:6367   .text.ddr_state_machine:0000000000001f4c .LVL410
     /tmp/ccfWI5Jo.s:6357   .text.ddr_state_machine:0000000000001f3e .LVL409
     /tmp/ccfWI5Jo.s:6384   .text.ddr_state_machine:0000000000001f60 .LVL412
     /tmp/ccfWI5Jo.s:6394   .text.ddr_state_machine:0000000000001f76 .LVL413
     /tmp/ccfWI5Jo.s:6404   .text.ddr_state_machine:0000000000001f8c .LVL414
     /tmp/ccfWI5Jo.s:6414   .text.ddr_state_machine:0000000000001fa2 .LVL415
     /tmp/ccfWI5Jo.s:6424   .text.ddr_state_machine:0000000000001fb8 .LVL416
     /tmp/ccfWI5Jo.s:6434   .text.ddr_state_machine:0000000000001fce .LVL417
     /tmp/ccfWI5Jo.s:6444   .text.ddr_state_machine:0000000000001fe4 .LVL418
     /tmp/ccfWI5Jo.s:6454   .text.ddr_state_machine:0000000000001ffa .LVL419
     /tmp/ccfWI5Jo.s:6464   .text.ddr_state_machine:0000000000002010 .LVL420
     /tmp/ccfWI5Jo.s:6474   .text.ddr_state_machine:0000000000002026 .LVL421
     /tmp/ccfWI5Jo.s:6484   .text.ddr_state_machine:000000000000203c .LVL422
     /tmp/ccfWI5Jo.s:6494   .text.ddr_state_machine:0000000000002052 .LVL423
     /tmp/ccfWI5Jo.s:6504   .text.ddr_state_machine:0000000000002068 .LVL424
     /tmp/ccfWI5Jo.s:6514   .text.ddr_state_machine:000000000000207e .LVL425
     /tmp/ccfWI5Jo.s:6524   .text.ddr_state_machine:0000000000002094 .LVL426
     /tmp/ccfWI5Jo.s:6534   .text.ddr_state_machine:00000000000020aa .LVL427
     /tmp/ccfWI5Jo.s:6777   .text.ddr_state_machine:0000000000002298 .LBB272
     /tmp/ccfWI5Jo.s:6787   .text.ddr_state_machine:000000000000229c .LBE272
     /tmp/ccfWI5Jo.s:84797  .debug_loc:0000000000002ae4 .LLST135
     /tmp/ccfWI5Jo.s:873    .text.ddr_state_machine:00000000000000de .LVL27
     /tmp/ccfWI5Jo.s:879    .text.ddr_state_machine:00000000000000f2 .LVL28
     /tmp/ccfWI5Jo.s:959    .text.ddr_state_machine:000000000000015a .LVL33
     /tmp/ccfWI5Jo.s:968    .text.ddr_state_machine:000000000000016e .LVL34
     /tmp/ccfWI5Jo.s:993    .text.ddr_state_machine:00000000000001b0 .LVL35
     /tmp/ccfWI5Jo.s:1261   .text.ddr_state_machine:0000000000000326 .LVL45
     /tmp/ccfWI5Jo.s:1272   .text.ddr_state_machine:0000000000000334 .LVL48
     /tmp/ccfWI5Jo.s:1287   .text.ddr_state_machine:000000000000034c .LVL50
     /tmp/ccfWI5Jo.s:1315   .text.ddr_state_machine:000000000000037e .LVL53
     /tmp/ccfWI5Jo.s:6284   .text.ddr_state_machine:0000000000001ee4 .LVL405
     /tmp/ccfWI5Jo.s:6561   .text.ddr_state_machine:00000000000020dc .LVL431
     /tmp/ccfWI5Jo.s:6596   .text.ddr_state_machine:0000000000002128 .LVL434
     /tmp/ccfWI5Jo.s:6614   .text.ddr_state_machine:000000000000214c .LVL437
     /tmp/ccfWI5Jo.s:6622   .text.ddr_state_machine:0000000000002162 .LVL438
     /tmp/ccfWI5Jo.s:6637   .text.ddr_state_machine:0000000000002184 .LVL439
     /tmp/ccfWI5Jo.s:6705   .text.ddr_state_machine:000000000000220c .LVL440
     /tmp/ccfWI5Jo.s:6809   .text.ddr_state_machine:00000000000022d2 .LVL445
     /tmp/ccfWI5Jo.s:89515  .debug_str:000000000000ac7a .LASF4040
     /tmp/ccfWI5Jo.s:13     .text.delay:0000000000000000 .LFB23
     /tmp/ccfWI5Jo.s:67     .text.delay:000000000000001c .LFE23
     /tmp/ccfWI5Jo.s:84804  .debug_loc:0000000000002b07 .LLST0
     /tmp/ccfWI5Jo.s:92077  .debug_str:00000000000116e5 .LASF4023
     /tmp/ccfWI5Jo.s:84818  .debug_loc:0000000000002b40 .LLST1
     /tmp/ccfWI5Jo.s:47     .text.delay:000000000000000e .LBB53
     /tmp/ccfWI5Jo.s:57     .text.delay:0000000000000012 .LBE53
     /tmp/ccfWI5Jo.s:214    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .LFB47
     /tmp/ccfWI5Jo.s:550    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000228 .LFE47
     /tmp/ccfWI5Jo.s:84825  .debug_loc:0000000000002b63 .LLST6
     /tmp/ccfWI5Jo.s:84850  .debug_loc:0000000000002bc5 .LLST7
     /tmp/ccfWI5Jo.s:556    .text.MTC_test.isra.0.constprop.8:0000000000000000 .LFB48
     /tmp/ccfWI5Jo.s:575    .text.MTC_test.isra.0.constprop.8:0000000000000014 .LFE48
     /tmp/ccfWI5Jo.s:84875  .debug_loc:0000000000002c27 .LLST8
     /tmp/ccfWI5Jo.s:84900  .debug_loc:0000000000002c89 .LLST9
     /tmp/ccfWI5Jo.s:84918  .debug_loc:0000000000002cd5 .LLST10
     /tmp/ccfWI5Jo.s:566    .text.MTC_test.isra.0.constprop.8:000000000000000e .LVL18
     /tmp/ccfWI5Jo.s:88929  .debug_str:0000000000009518 .LASF4024
     /tmp/ccfWI5Jo.s:93179  .debug_str:00000000000142f7 .LASF4025
     /tmp/ccfWI5Jo.s:91297  .debug_str:000000000000f5a3 .LASF4026
     /tmp/ccfWI5Jo.s:86147  .debug_str:00000000000020bd .LASF4027
     /tmp/ccfWI5Jo.s:92187  .debug_str:0000000000011aa4 .LASF4028
     /tmp/ccfWI5Jo.s:88251  .debug_str:0000000000007751 .LASF4029
     /tmp/ccfWI5Jo.s:91601  .debug_str:00000000000102c2 .LASF4030
     /tmp/ccfWI5Jo.s:77     .text.mode_register_masked_write_x5:0000000000000000 .LVL5
     /tmp/ccfWI5Jo.s:139    .text.mode_register_masked_write_x5:0000000000000034 .LVL6
     /tmp/ccfWI5Jo.s:172    .text.mode_register_masked_write_x5:000000000000005a .LVL8
     /tmp/ccfWI5Jo.s:195    .text.mode_register_masked_write_x5:0000000000000070 .LVL11
     /tmp/ccfWI5Jo.s:174    .text.mode_register_masked_write_x5:000000000000005c .LVL9
     /tmp/ccfWI5Jo.s:647    .text.ddr_state_machine:0000000000000000 .LVL21
     /tmp/ccfWI5Jo.s:677    .text.ddr_state_machine:0000000000000034 .LVL22
     /tmp/ccfWI5Jo.s:680    .text.ddr_state_machine:0000000000000036 .LVL23
     /tmp/ccfWI5Jo.s:862    .text.ddr_state_machine:00000000000000be .LVL26
     /tmp/ccfWI5Jo.s:936    .text.ddr_state_machine:0000000000000134 .LVL31
     /tmp/ccfWI5Jo.s:954    .text.ddr_state_machine:000000000000014e .LVL32
     /tmp/ccfWI5Jo.s:1018   .text.ddr_state_machine:00000000000001d8 .LVL36
     /tmp/ccfWI5Jo.s:1045   .text.ddr_state_machine:00000000000001fc .LVL38
     /tmp/ccfWI5Jo.s:1069   .text.ddr_state_machine:000000000000021c .LVL41
     /tmp/ccfWI5Jo.s:1266   .text.ddr_state_machine:000000000000032a .LVL46
     /tmp/ccfWI5Jo.s:1270   .text.ddr_state_machine:000000000000032c .LVL47
     /tmp/ccfWI5Jo.s:1282   .text.ddr_state_machine:0000000000000344 .LVL49
     /tmp/ccfWI5Jo.s:1309   .text.ddr_state_machine:0000000000000374 .LVL51
     /tmp/ccfWI5Jo.s:1313   .text.ddr_state_machine:0000000000000376 .LVL52
     /tmp/ccfWI5Jo.s:1344   .text.ddr_state_machine:00000000000003b4 .LVL54
     /tmp/ccfWI5Jo.s:1559   .text.ddr_state_machine:00000000000004f4 .LVL55
     /tmp/ccfWI5Jo.s:2609   .text.ddr_state_machine:0000000000000b06 .LVL56
     /tmp/ccfWI5Jo.s:2825   .text.ddr_state_machine:0000000000000c4e .LVL63
     /tmp/ccfWI5Jo.s:2972   .text.ddr_state_machine:0000000000000cfe .LVL76
     /tmp/ccfWI5Jo.s:3080   .text.ddr_state_machine:0000000000000d78 .LVL84
     /tmp/ccfWI5Jo.s:3630   .text.ddr_state_machine:000000000000104a .LVL146
     /tmp/ccfWI5Jo.s:3724   .text.ddr_state_machine:00000000000010d2 .LVL147
     /tmp/ccfWI5Jo.s:5362   .text.ddr_state_machine:00000000000019b4 .LVL324
     /tmp/ccfWI5Jo.s:5558   .text.ddr_state_machine:0000000000001b56 .LVL325
     /tmp/ccfWI5Jo.s:5767   .text.ddr_state_machine:0000000000001c56 .LVL346
     /tmp/ccfWI5Jo.s:5783   .text.ddr_state_machine:0000000000001c70 .LVL347
     /tmp/ccfWI5Jo.s:5789   .text.ddr_state_machine:0000000000001c76 .LVL348
     /tmp/ccfWI5Jo.s:5849   .text.ddr_state_machine:0000000000001cb4 .LVL350
     /tmp/ccfWI5Jo.s:6276   .text.ddr_state_machine:0000000000001ece .LVL403
     /tmp/ccfWI5Jo.s:6282   .text.ddr_state_machine:0000000000001edc .LVL404
     /tmp/ccfWI5Jo.s:6311   .text.ddr_state_machine:0000000000001f0a .LVL406
     /tmp/ccfWI5Jo.s:6355   .text.ddr_state_machine:0000000000001f36 .LVL408
     /tmp/ccfWI5Jo.s:6551   .text.ddr_state_machine:00000000000020c8 .LVL429
     /tmp/ccfWI5Jo.s:6556   .text.ddr_state_machine:00000000000020ca .LVL430
     /tmp/ccfWI5Jo.s:6574   .text.ddr_state_machine:00000000000020fa .LVL432
     /tmp/ccfWI5Jo.s:6591   .text.ddr_state_machine:0000000000002118 .LVL433
     /tmp/ccfWI5Jo.s:6606   .text.ddr_state_machine:000000000000213e .LVL435
     /tmp/ccfWI5Jo.s:6612   .text.ddr_state_machine:0000000000002144 .LVL436
     /tmp/ccfWI5Jo.s:6724   .text.ddr_state_machine:0000000000002230 .LVL441
     /tmp/ccfWI5Jo.s:6807   .text.ddr_state_machine:00000000000022ca .LVL444
     /tmp/ccfWI5Jo.s:886    .text.ddr_state_machine:00000000000000fc .LVL29
     /tmp/ccfWI5Jo.s:6813   .text.ddr_state_machine:00000000000022d4 .LVL446
     /tmp/ccfWI5Jo.s:6817   .text.ddr_state_machine:00000000000022d8 .LVL447
     /tmp/ccfWI5Jo.s:6822   .text.ddr_state_machine:00000000000022e0 .LVL448
     /tmp/ccfWI5Jo.s:6220   .text.ddr_state_machine:0000000000001e8a .LVL395
     /tmp/ccfWI5Jo.s:6226   .text.ddr_state_machine:0000000000001e92 .LVL396
     /tmp/ccfWI5Jo.s:832    .text.ddr_state_machine:000000000000007c .LVL24
     /tmp/ccfWI5Jo.s:841    .text.ddr_state_machine:0000000000000088 .LVL25
     /tmp/ccfWI5Jo.s:1030   .text.ddr_state_machine:00000000000001e6 .LVL37
     /tmp/ccfWI5Jo.s:1051   .text.ddr_state_machine:0000000000000208 .LVL40
     /tmp/ccfWI5Jo.s:1090   .text.ddr_state_machine:0000000000000238 .LVL42
     /tmp/ccfWI5Jo.s:1239   .text.ddr_state_machine:000000000000030e .LVL44
     /tmp/ccfWI5Jo.s:1154   .text.ddr_state_machine:0000000000000290 .LVL43
     /tmp/ccfWI5Jo.s:2679   .text.ddr_state_machine:0000000000000b7e .LVL57
     /tmp/ccfWI5Jo.s:2687   .text.ddr_state_machine:0000000000000b8a .LVL58
     /tmp/ccfWI5Jo.s:2694   .text.ddr_state_machine:0000000000000b92 .LVL59
     /tmp/ccfWI5Jo.s:2777   .text.ddr_state_machine:0000000000000c04 .LVL60
     /tmp/ccfWI5Jo.s:2869   .text.ddr_state_machine:0000000000000c72 .LVL65
     /tmp/ccfWI5Jo.s:2955   .text.ddr_state_machine:0000000000000ce4 .LVL74
     /tmp/ccfWI5Jo.s:2990   .text.ddr_state_machine:0000000000000d08 .LVL77
     /tmp/ccfWI5Jo.s:3011   .text.ddr_state_machine:0000000000000d14 .LVL78
     /tmp/ccfWI5Jo.s:3016   .text.ddr_state_machine:0000000000000d1c .LVL79
     /tmp/ccfWI5Jo.s:3459   .text.ddr_state_machine:0000000000000f58 .LVL126
     /tmp/ccfWI5Jo.s:3475   .text.ddr_state_machine:0000000000000f6a .LVL129
     /tmp/ccfWI5Jo.s:3468   .text.ddr_state_machine:0000000000000f64 .LVL127
     /tmp/ccfWI5Jo.s:3472   .text.ddr_state_machine:0000000000000f66 .LVL128
     /tmp/ccfWI5Jo.s:3544   .text.ddr_state_machine:0000000000000fee .LVL134
     /tmp/ccfWI5Jo.s:2814   .text.ddr_state_machine:0000000000000c3a .LVL62
     /tmp/ccfWI5Jo.s:2900   .text.ddr_state_machine:0000000000000ca6 .LVL66
     /tmp/ccfWI5Jo.s:2964   .text.ddr_state_machine:0000000000000cf8 .LVL75
     /tmp/ccfWI5Jo.s:2905   .text.ddr_state_machine:0000000000000cac .LVL67
     /tmp/ccfWI5Jo.s:2840   .text.ddr_state_machine:0000000000000c5e .LVL64
     /tmp/ccfWI5Jo.s:2911   .text.ddr_state_machine:0000000000000cb0 .LVL68
     /tmp/ccfWI5Jo.s:2921   .text.ddr_state_machine:0000000000000cc4 .LVL69
     /tmp/ccfWI5Jo.s:2929   .text.ddr_state_machine:0000000000000ccc .LVL70
     /tmp/ccfWI5Jo.s:2941   .text.ddr_state_machine:0000000000000cd8 .LVL71
     /tmp/ccfWI5Jo.s:2944   .text.ddr_state_machine:0000000000000cda .LVL72
     /tmp/ccfWI5Jo.s:2947   .text.ddr_state_machine:0000000000000cdc .LVL73
     /tmp/ccfWI5Jo.s:3056   .text.ddr_state_machine:0000000000000d64 .LVL80
     /tmp/ccfWI5Jo.s:3061   .text.ddr_state_machine:0000000000000d6a .LVL81
     /tmp/ccfWI5Jo.s:3069   .text.ddr_state_machine:0000000000000d6c .LVL82
     /tmp/ccfWI5Jo.s:3165   .text.ddr_state_machine:0000000000000dd6 .LVL91
     /tmp/ccfWI5Jo.s:3431   .text.ddr_state_machine:0000000000000f2a .LVL123
     /tmp/ccfWI5Jo.s:3628   .text.ddr_state_machine:0000000000001048 .LVL145
     /tmp/ccfWI5Jo.s:3100   .text.ddr_state_machine:0000000000000d8c .LVL86
     /tmp/ccfWI5Jo.s:3390   .text.ddr_state_machine:0000000000000eea .LVL118
     /tmp/ccfWI5Jo.s:3426   .text.ddr_state_machine:0000000000000f24 .LVL122
     /tmp/ccfWI5Jo.s:3559   .text.ddr_state_machine:0000000000001010 .LVL135
     /tmp/ccfWI5Jo.s:3611   .text.ddr_state_machine:0000000000001038 .LVL143
     /tmp/ccfWI5Jo.s:3621   .text.ddr_state_machine:000000000000103c .LVL144
     /tmp/ccfWI5Jo.s:3084   .text.ddr_state_machine:0000000000000d80 .LVL85
     /tmp/ccfWI5Jo.s:3124   .text.ddr_state_machine:0000000000000d9a .LVL88
     /tmp/ccfWI5Jo.s:3378   .text.ddr_state_machine:0000000000000eda .LVL116
     /tmp/ccfWI5Jo.s:3074   .text.ddr_state_machine:0000000000000d70 .LVL83
     /tmp/ccfWI5Jo.s:3109   .text.ddr_state_machine:0000000000000d90 .LVL87
     /tmp/ccfWI5Jo.s:3395   .text.ddr_state_machine:0000000000000eee .LVL119
     /tmp/ccfWI5Jo.s:3397   .text.ddr_state_machine:0000000000000ef0 .LVL120
     /tmp/ccfWI5Jo.s:3365   .text.ddr_state_machine:0000000000000eca .LVL114
     /tmp/ccfWI5Jo.s:3369   .text.ddr_state_machine:0000000000000ed0 .LVL115
     /tmp/ccfWI5Jo.s:3382   .text.ddr_state_machine:0000000000000edc .LVL117
     /tmp/ccfWI5Jo.s:3194   .text.ddr_state_machine:0000000000000e00 .LVL94
     /tmp/ccfWI5Jo.s:3292   .text.ddr_state_machine:0000000000000e7a .LVL103
     /tmp/ccfWI5Jo.s:3295   .text.ddr_state_machine:0000000000000e7c .LVL104
     /tmp/ccfWI5Jo.s:3300   .text.ddr_state_machine:0000000000000e86 .LVL105
     /tmp/ccfWI5Jo.s:3302   .text.ddr_state_machine:0000000000000e88 .LVL106
     /tmp/ccfWI5Jo.s:3609   .text.ddr_state_machine:0000000000001036 .LVL142
     /tmp/ccfWI5Jo.s:3221   .text.ddr_state_machine:0000000000000e20 .LVL95
     /tmp/ccfWI5Jo.s:3240   .text.ddr_state_machine:0000000000000e32 .LVL97
     /tmp/ccfWI5Jo.s:3254   .text.ddr_state_machine:0000000000000e48 .LVL98
     /tmp/ccfWI5Jo.s:3282   .text.ddr_state_machine:0000000000000e6e .LVL101
     /tmp/ccfWI5Jo.s:3312   .text.ddr_state_machine:0000000000000e94 .LVL107
     /tmp/ccfWI5Jo.s:3317   .text.ddr_state_machine:0000000000000e96 .LVL108
     /tmp/ccfWI5Jo.s:3326   .text.ddr_state_machine:0000000000000ea0 .LVL109
     /tmp/ccfWI5Jo.s:3584   .text.ddr_state_machine:0000000000001024 .LVL136
     /tmp/ccfWI5Jo.s:3589   .text.ddr_state_machine:0000000000001028 .LVL137
     /tmp/ccfWI5Jo.s:3271   .text.ddr_state_machine:0000000000000e5e .LVL100
     /tmp/ccfWI5Jo.s:3287   .text.ddr_state_machine:0000000000000e70 .LVL102
     /tmp/ccfWI5Jo.s:3338   .text.ddr_state_machine:0000000000000eac .LVL111
     /tmp/ccfWI5Jo.s:3356   .text.ddr_state_machine:0000000000000ec0 .LVL113
     /tmp/ccfWI5Jo.s:3596   .text.ddr_state_machine:000000000000102c .LVL138
     /tmp/ccfWI5Jo.s:3598   .text.ddr_state_machine:000000000000102e .LVL139
     /tmp/ccfWI5Jo.s:3605   .text.ddr_state_machine:0000000000001034 .LVL141
     /tmp/ccfWI5Jo.s:3329   .text.ddr_state_machine:0000000000000ea2 .LVL110
     /tmp/ccfWI5Jo.s:3731   .text.ddr_state_machine:00000000000010d8 .LVL148
     /tmp/ccfWI5Jo.s:5174   .text.ddr_state_machine:00000000000018f0 .LVL292
     /tmp/ccfWI5Jo.s:5196   .text.ddr_state_machine:000000000000191c .LVL294
     /tmp/ccfWI5Jo.s:4599   .text.ddr_state_machine:00000000000015e0 .LVL235
     /tmp/ccfWI5Jo.s:5267   .text.ddr_state_machine:0000000000001956 .LVL305
     /tmp/ccfWI5Jo.s:3810   .text.ddr_state_machine:0000000000001176 .LVL156
     /tmp/ccfWI5Jo.s:3818   .text.ddr_state_machine:000000000000117c .LVL158
     /tmp/ccfWI5Jo.s:3814   .text.ddr_state_machine:0000000000001178 .LVL157
     /tmp/ccfWI5Jo.s:3821   .text.ddr_state_machine:0000000000001180 .LVL159
     /tmp/ccfWI5Jo.s:3824   .text.ddr_state_machine:0000000000001182 .LVL160
     /tmp/ccfWI5Jo.s:3840   .text.ddr_state_machine:0000000000001190 .LVL163
     /tmp/ccfWI5Jo.s:3828   .text.ddr_state_machine:0000000000001184 .LVL161
     /tmp/ccfWI5Jo.s:3835   .text.ddr_state_machine:0000000000001188 .LVL162
     /tmp/ccfWI5Jo.s:5182   .text.ddr_state_machine:00000000000018f8 .LVL293
     /tmp/ccfWI5Jo.s:4205   .text.ddr_state_machine:00000000000013de .LVL192
     /tmp/ccfWI5Jo.s:4480   .text.ddr_state_machine:000000000000153a .LVL223
     /tmp/ccfWI5Jo.s:5265   .text.ddr_state_machine:0000000000001954 .LVL304
     /tmp/ccfWI5Jo.s:4131   .text.ddr_state_machine:0000000000001392 .LVL187
     /tmp/ccfWI5Jo.s:4438   .text.ddr_state_machine:00000000000014fa .LVL218
     /tmp/ccfWI5Jo.s:4475   .text.ddr_state_machine:0000000000001534 .LVL222
     /tmp/ccfWI5Jo.s:5248   .text.ddr_state_machine:0000000000001944 .LVL302
     /tmp/ccfWI5Jo.s:5258   .text.ddr_state_machine:0000000000001948 .LVL303
     /tmp/ccfWI5Jo.s:4117   .text.ddr_state_machine:0000000000001382 .LVL185
     /tmp/ccfWI5Jo.s:4121   .text.ddr_state_machine:000000000000138a .LVL186
     /tmp/ccfWI5Jo.s:4165   .text.ddr_state_machine:00000000000013a6 .LVL189
     /tmp/ccfWI5Jo.s:4426   .text.ddr_state_machine:00000000000014ea .LVL216
     /tmp/ccfWI5Jo.s:4589   .text.ddr_state_machine:00000000000015d8 .LVL233
     /tmp/ccfWI5Jo.s:4113   .text.ddr_state_machine:000000000000137e .LVL184
     /tmp/ccfWI5Jo.s:4140   .text.ddr_state_machine:0000000000001394 .LVL188
     /tmp/ccfWI5Jo.s:4444   .text.ddr_state_machine:00000000000014fe .LVL219
     /tmp/ccfWI5Jo.s:4446   .text.ddr_state_machine:0000000000001500 .LVL220
     /tmp/ccfWI5Jo.s:4594   .text.ddr_state_machine:00000000000015dc .LVL234
     /tmp/ccfWI5Jo.s:4430   .text.ddr_state_machine:00000000000014ec .LVL217
     /tmp/ccfWI5Jo.s:4235   .text.ddr_state_machine:000000000000140c .LVL195
     /tmp/ccfWI5Jo.s:4341   .text.ddr_state_machine:000000000000148c .LVL204
     /tmp/ccfWI5Jo.s:4344   .text.ddr_state_machine:000000000000148e .LVL205
     /tmp/ccfWI5Jo.s:4349   .text.ddr_state_machine:0000000000001498 .LVL206
     /tmp/ccfWI5Jo.s:4351   .text.ddr_state_machine:000000000000149a .LVL207
     /tmp/ccfWI5Jo.s:5246   .text.ddr_state_machine:0000000000001942 .LVL301
     /tmp/ccfWI5Jo.s:4266   .text.ddr_state_machine:0000000000001432 .LVL196
     /tmp/ccfWI5Jo.s:4286   .text.ddr_state_machine:0000000000001442 .LVL198
     /tmp/ccfWI5Jo.s:4300   .text.ddr_state_machine:0000000000001458 .LVL199
     /tmp/ccfWI5Jo.s:4331   .text.ddr_state_machine:0000000000001480 .LVL202
     /tmp/ccfWI5Jo.s:4361   .text.ddr_state_machine:00000000000014a4 .LVL208
     /tmp/ccfWI5Jo.s:4366   .text.ddr_state_machine:00000000000014a6 .LVL209
     /tmp/ccfWI5Jo.s:4375   .text.ddr_state_machine:00000000000014ae .LVL210
     /tmp/ccfWI5Jo.s:5221   .text.ddr_state_machine:0000000000001930 .LVL295
     /tmp/ccfWI5Jo.s:5226   .text.ddr_state_machine:0000000000001934 .LVL296
     /tmp/ccfWI5Jo.s:4319   .text.ddr_state_machine:0000000000001470 .LVL201
     /tmp/ccfWI5Jo.s:4336   .text.ddr_state_machine:0000000000001482 .LVL203
     /tmp/ccfWI5Jo.s:4387   .text.ddr_state_machine:00000000000014ba .LVL212
     /tmp/ccfWI5Jo.s:4405   .text.ddr_state_machine:00000000000014ce .LVL214
     /tmp/ccfWI5Jo.s:4417   .text.ddr_state_machine:00000000000014e0 .LVL215
     /tmp/ccfWI5Jo.s:5233   .text.ddr_state_machine:0000000000001938 .LVL297
     /tmp/ccfWI5Jo.s:5235   .text.ddr_state_machine:000000000000193a .LVL298
     /tmp/ccfWI5Jo.s:5242   .text.ddr_state_machine:0000000000001940 .LVL300
     /tmp/ccfWI5Jo.s:4378   .text.ddr_state_machine:00000000000014b0 .LVL211
     /tmp/ccfWI5Jo.s:4581   .text.ddr_state_machine:00000000000015ce .LVL232
     /tmp/ccfWI5Jo.s:5343   .text.ddr_state_machine:000000000000199c .LVL320
     /tmp/ccfWI5Jo.s:5346   .text.ddr_state_machine:00000000000019a0 .LVL321
     /tmp/ccfWI5Jo.s:4940   .text.ddr_state_machine:000000000000178a .LVL269
     /tmp/ccfWI5Jo.s:5041   .text.ddr_state_machine:000000000000180c .LVL278
     /tmp/ccfWI5Jo.s:5300   .text.ddr_state_machine:0000000000001970 .LVL312
     /tmp/ccfWI5Jo.s:5322   .text.ddr_state_machine:0000000000001984 .LVL316
     /tmp/ccfWI5Jo.s:5327   .text.ddr_state_machine:000000000000198a .LVL317
     /tmp/ccfWI5Jo.s:5335   .text.ddr_state_machine:000000000000198e .LVL319
     /tmp/ccfWI5Jo.s:4526   .text.ddr_state_machine:0000000000001580 .LVL226
     /tmp/ccfWI5Jo.s:4576   .text.ddr_state_machine:00000000000015c8 .LVL231
     /tmp/ccfWI5Jo.s:4680   .text.ddr_state_machine:0000000000001638 .LVL238
     /tmp/ccfWI5Jo.s:4834   .text.ddr_state_machine:00000000000016fe .LVL256
     /tmp/ccfWI5Jo.s:4971   .text.ddr_state_machine:00000000000017aa .LVL275
     /tmp/ccfWI5Jo.s:4979   .text.ddr_state_machine:00000000000017b6 .LVL276
     /tmp/ccfWI5Jo.s:4533   .text.ddr_state_machine:0000000000001582 .LVL227
     /tmp/ccfWI5Jo.s:4563   .text.ddr_state_machine:00000000000015b8 .LVL229
     /tmp/ccfWI5Jo.s:4558   .text.ddr_state_machine:00000000000015b0 .LVL228
     /tmp/ccfWI5Jo.s:4568   .text.ddr_state_machine:00000000000015c0 .LVL230
     /tmp/ccfWI5Jo.s:4744   .text.ddr_state_machine:000000000000168c .LVL244
     /tmp/ccfWI5Jo.s:4809   .text.ddr_state_machine:00000000000016dc .LVL253
     /tmp/ccfWI5Jo.s:5276   .text.ddr_state_machine:000000000000195c .LVL306
     /tmp/ccfWI5Jo.s:5294   .text.ddr_state_machine:000000000000196c .LVL310
     /tmp/ccfWI5Jo.s:4693   .text.ddr_state_machine:000000000000164a .LVL239
     /tmp/ccfWI5Jo.s:4714   .text.ddr_state_machine:0000000000001660 .LVL241
     /tmp/ccfWI5Jo.s:4726   .text.ddr_state_machine:0000000000001674 .LVL242
     /tmp/ccfWI5Jo.s:4765   .text.ddr_state_machine:00000000000016ae .LVL246
     /tmp/ccfWI5Jo.s:4797   .text.ddr_state_machine:00000000000016d2 .LVL251
     /tmp/ccfWI5Jo.s:4881   .text.ddr_state_machine:000000000000173c .LVL260
     /tmp/ccfWI5Jo.s:5283   .text.ddr_state_machine:0000000000001964 .LVL307
     /tmp/ccfWI5Jo.s:6838   .text.ddr_state_machine:00000000000022f0 .LVL449
     /tmp/ccfWI5Jo.s:6845   .text.ddr_state_machine:00000000000022f6 .LVL450
     /tmp/ccfWI5Jo.s:6861   .text.ddr_state_machine:000000000000230e .LVL452
     /tmp/ccfWI5Jo.s:4748   .text.ddr_state_machine:000000000000168e .LVL245
     /tmp/ccfWI5Jo.s:4776   .text.ddr_state_machine:00000000000016bc .LVL247
     /tmp/ccfWI5Jo.s:5287   .text.ddr_state_machine:0000000000001966 .LVL308
     /tmp/ccfWI5Jo.s:4843   .text.ddr_state_machine:000000000000170a .LVL258
     /tmp/ccfWI5Jo.s:5289   .text.ddr_state_machine:0000000000001968 .LVL309
     /tmp/ccfWI5Jo.s:4789   .text.ddr_state_machine:00000000000016c8 .LVL250
     /tmp/ccfWI5Jo.s:6859   .text.ddr_state_machine:000000000000230a .LVL451
     /tmp/ccfWI5Jo.s:4782   .text.ddr_state_machine:00000000000016c0 .LVL248
     /tmp/ccfWI5Jo.s:4784   .text.ddr_state_machine:00000000000016c4 .LVL249
     /tmp/ccfWI5Jo.s:4837   .text.ddr_state_machine:0000000000001700 .LVL257
     /tmp/ccfWI5Jo.s:4805   .text.ddr_state_machine:00000000000016d6 .LVL252
     /tmp/ccfWI5Jo.s:4636   .text.ddr_state_machine:0000000000001604 .LVL236
     /tmp/ccfWI5Jo.s:4644   .text.ddr_state_machine:000000000000160c .LVL237
     /tmp/ccfWI5Jo.s:4832   .text.ddr_state_machine:00000000000016fc .LVL255
     /tmp/ccfWI5Jo.s:5298   .text.ddr_state_machine:000000000000196e .LVL311
     /tmp/ccfWI5Jo.s:4886   .text.ddr_state_machine:000000000000173e .LVL261
     /tmp/ccfWI5Jo.s:4899   .text.ddr_state_machine:0000000000001752 .LVL263
     /tmp/ccfWI5Jo.s:4921   .text.ddr_state_machine:0000000000001770 .LVL267
     /tmp/ccfWI5Jo.s:5348   .text.ddr_state_machine:00000000000019a2 .LVL322
     /tmp/ccfWI5Jo.s:4956   .text.ddr_state_machine:000000000000179c .LVL271
     /tmp/ccfWI5Jo.s:4965   .text.ddr_state_machine:00000000000017a6 .LVL274
     /tmp/ccfWI5Jo.s:5070   .text.ddr_state_machine:0000000000001834 .LVL279
     /tmp/ccfWI5Jo.s:5310   .text.ddr_state_machine:000000000000197a .LVL314
     /tmp/ccfWI5Jo.s:5312   .text.ddr_state_machine:000000000000197c .LVL315
     /tmp/ccfWI5Jo.s:4906   .text.ddr_state_machine:0000000000001758 .LVL264
     /tmp/ccfWI5Jo.s:4918   .text.ddr_state_machine:000000000000176c .LVL266
     /tmp/ccfWI5Jo.s:4960   .text.ddr_state_machine:00000000000017a0 .LVL272
     /tmp/ccfWI5Jo.s:4895   .text.ddr_state_machine:000000000000174e .LVL262
     /tmp/ccfWI5Jo.s:5308   .text.ddr_state_machine:0000000000001978 .LVL313
     /tmp/ccfWI5Jo.s:5329   .text.ddr_state_machine:000000000000198c .LVL318
     /tmp/ccfWI5Jo.s:4924   .text.ddr_state_machine:0000000000001772 .LVL268
     /tmp/ccfWI5Jo.s:5028   .text.ddr_state_machine:00000000000017fc .LVL277
     /tmp/ccfWI5Jo.s:5753   .text.ddr_state_machine:0000000000001c42 .LVL344
     /tmp/ccfWI5Jo.s:5636   .text.ddr_state_machine:0000000000001bb6 .LVL331
     /tmp/ccfWI5Jo.s:5638   .text.ddr_state_machine:0000000000001bb8 .LVL332
     /tmp/ccfWI5Jo.s:5650   .text.ddr_state_machine:0000000000001bca .LVL333
     /tmp/ccfWI5Jo.s:5668   .text.ddr_state_machine:0000000000001be0 .LVL335
     /tmp/ccfWI5Jo.s:5677   .text.ddr_state_machine:0000000000001be8 .LVL336
     /tmp/ccfWI5Jo.s:5691   .text.ddr_state_machine:0000000000001bfc .LVL337
     /tmp/ccfWI5Jo.s:5698   .text.ddr_state_machine:0000000000001c04 .LVL338
     /tmp/ccfWI5Jo.s:5712   .text.ddr_state_machine:0000000000001c18 .LVL339
     /tmp/ccfWI5Jo.s:5719   .text.ddr_state_machine:0000000000001c20 .LVL340
     /tmp/ccfWI5Jo.s:5733   .text.ddr_state_machine:0000000000001c30 .LVL341
     /tmp/ccfWI5Jo.s:5740   .text.ddr_state_machine:0000000000001c38 .LVL342
     /tmp/ccfWI5Jo.s:5759   .text.ddr_state_machine:0000000000001c48 .LVL345
     /tmp/ccfWI5Jo.s:5662   .text.ddr_state_machine:0000000000001bda .LVL334
     /tmp/ccfWI5Jo.s:5596   .text.ddr_state_machine:0000000000001b96 .LVL328
     /tmp/ccfWI5Jo.s:5828   .text.ddr_state_machine:0000000000001ca2 .LVL349
     /tmp/ccfWI5Jo.s:5887   .text.ddr_state_machine:0000000000001cda .LVL351
     /tmp/ccfWI5Jo.s:6196   .text.ddr_state_machine:0000000000001e68 .LVL393
     /tmp/ccfWI5Jo.s:6254   .text.ddr_state_machine:0000000000001ea2 .LVL401
     /tmp/ccfWI5Jo.s:5930   .text.ddr_state_machine:0000000000001d08 .LVL355
     /tmp/ccfWI5Jo.s:6234   .text.ddr_state_machine:0000000000001e94 .LVL397
     /tmp/ccfWI5Jo.s:6239   .text.ddr_state_machine:0000000000001e96 .LVL398
     /tmp/ccfWI5Jo.s:5921   .text.ddr_state_machine:0000000000001cfe .LVL353
     /tmp/ccfWI5Jo.s:5924   .text.ddr_state_machine:0000000000001d02 .LVL354
     /tmp/ccfWI5Jo.s:5948   .text.ddr_state_machine:0000000000001d26 .LVL358
     /tmp/ccfWI5Jo.s:5969   .text.ddr_state_machine:0000000000001d3e .LVL361
     /tmp/ccfWI5Jo.s:5977   .text.ddr_state_machine:0000000000001d44 .LVL362
     /tmp/ccfWI5Jo.s:5982   .text.ddr_state_machine:0000000000001d52 .LVL364
     /tmp/ccfWI5Jo.s:5992   .text.ddr_state_machine:0000000000001d64 .LVL366
     /tmp/ccfWI5Jo.s:5994   .text.ddr_state_machine:0000000000001d68 .LVL367
     /tmp/ccfWI5Jo.s:6004   .text.ddr_state_machine:0000000000001d7a .LVL369
     /tmp/ccfWI5Jo.s:6006   .text.ddr_state_machine:0000000000001d7e .LVL370
     /tmp/ccfWI5Jo.s:6016   .text.ddr_state_machine:0000000000001d90 .LVL372
     /tmp/ccfWI5Jo.s:6018   .text.ddr_state_machine:0000000000001d94 .LVL373
     /tmp/ccfWI5Jo.s:6028   .text.ddr_state_machine:0000000000001da6 .LVL375
     /tmp/ccfWI5Jo.s:6030   .text.ddr_state_machine:0000000000001daa .LVL376
     /tmp/ccfWI5Jo.s:6040   .text.ddr_state_machine:0000000000001dbc .LVL378
     /tmp/ccfWI5Jo.s:6042   .text.ddr_state_machine:0000000000001dc0 .LVL379
     /tmp/ccfWI5Jo.s:6052   .text.ddr_state_machine:0000000000001dd2 .LVL381
     /tmp/ccfWI5Jo.s:6054   .text.ddr_state_machine:0000000000001dd6 .LVL382
     /tmp/ccfWI5Jo.s:6064   .text.ddr_state_machine:0000000000001de8 .LVL384
     /tmp/ccfWI5Jo.s:6068   .text.ddr_state_machine:0000000000001df0 .LVL385
     /tmp/ccfWI5Jo.s:6099   .text.ddr_state_machine:0000000000001e1c .LVL387
     /tmp/ccfWI5Jo.s:6120   .text.ddr_state_machine:0000000000001e2e .LVL391
     /tmp/ccfWI5Jo.s:5905   .text.ddr_state_machine:0000000000001cea .LVL352
     /tmp/ccfWI5Jo.s:6245   .text.ddr_state_machine:0000000000001e9c .LVL399
     /tmp/ccfWI5Jo.s:6247   .text.ddr_state_machine:0000000000001e9e .LVL400
     /tmp/ccfWI5Jo.s:6202   .text.ddr_state_machine:0000000000001e70 .LVL394
     /tmp/ccfWI5Jo.s:6267   .text.ddr_state_machine:0000000000001ec0 .LVL402
     /tmp/ccfWI5Jo.s:5939   .text.ddr_state_machine:0000000000001d14 .LVL356
     /tmp/ccfWI5Jo.s:6093   .text.ddr_state_machine:0000000000001e14 .LVL386
     /tmp/ccfWI5Jo.s:6102   .text.ddr_state_machine:0000000000001e1e .LVL388
     /tmp/ccfWI5Jo.s:6108   .text.ddr_state_machine:0000000000001e24 .LVL389
     /tmp/ccfWI5Jo.s:6114   .text.ddr_state_machine:0000000000001e2a .LVL390
     /tmp/ccfWI5Jo.s:5953   .text.ddr_state_machine:0000000000001d2a .LVL359
     /tmp/ccfWI5Jo.s:7069   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccfWI5Jo.s:6176   .text.ddr_state_machine:0000000000001e52 .LVL392
     /tmp/ccfWI5Jo.s:6332   .text.ddr_state_machine:0000000000001f26 .LVL407
     /tmp/ccfWI5Jo.s:6545   .text.ddr_state_machine:00000000000020c2 .LVL428
     /tmp/ccfWI5Jo.s:6375   .text.ddr_state_machine:0000000000001f52 .LVL411
     /tmp/ccfWI5Jo.s:6784   .text.ddr_state_machine:000000000000229c .LVL442
     /tmp/ccfWI5Jo.s:6792   .text.ddr_state_machine:00000000000022a8 .LVL443
     /tmp/ccfWI5Jo.s:17     .text.delay:0000000000000000 .LVL0
     /tmp/ccfWI5Jo.s:38     .text.delay:0000000000000008 .LVL2
     /tmp/ccfWI5Jo.s:32     .text.delay:0000000000000006 .LVL1
     /tmp/ccfWI5Jo.s:44     .text.delay:000000000000000e .LVL3
     /tmp/ccfWI5Jo.s:217    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000000 .LVL12
     /tmp/ccfWI5Jo.s:449    .text.MTC_test.isra.0.part.1.constprop.9:000000000000019c .LVL14
     /tmp/ccfWI5Jo.s:525    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000212 .LVL15
     /tmp/ccfWI5Jo.s:532    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000218 .LVL16
     /tmp/ccfWI5Jo.s:286    .text.MTC_test.isra.0.part.1.constprop.9:000000000000005a .LVL13
     /tmp/ccfWI5Jo.s:559    .text.MTC_test.isra.0.constprop.8:0000000000000000 .LVL17
     /tmp/ccfWI5Jo.s:571    .text.MTC_test.isra.0.constprop.8:0000000000000012 .LVL19
     /tmp/ccfWI5Jo.s:19     .text.delay:0000000000000000 .LBB51
     /tmp/ccfWI5Jo.s:22     .text.delay:0000000000000000 .LBE51
     /tmp/ccfWI5Jo.s:26     .text.delay:0000000000000002 .LBB52
     /tmp/ccfWI5Jo.s:35     .text.delay:0000000000000006 .LBE52
     /tmp/ccfWI5Jo.s:89     .text.mode_register_masked_write_x5:000000000000000a .LBE56
     /tmp/ccfWI5Jo.s:93     .text.mode_register_masked_write_x5:000000000000000c .LBB62
     /tmp/ccfWI5Jo.s:98     .text.mode_register_masked_write_x5:000000000000000e .LBE62
     /tmp/ccfWI5Jo.s:102    .text.mode_register_masked_write_x5:0000000000000012 .LBB63
     /tmp/ccfWI5Jo.s:113    .text.mode_register_masked_write_x5:000000000000001a .LBE63
     /tmp/ccfWI5Jo.s:130    .text.mode_register_masked_write_x5:000000000000002a .LBB64
     /tmp/ccfWI5Jo.s:142    .text.mode_register_masked_write_x5:0000000000000034 .LBE64
     /tmp/ccfWI5Jo.s:144    .text.mode_register_masked_write_x5:0000000000000034 .LBB65
     /tmp/ccfWI5Jo.s:178    .text.mode_register_masked_write_x5:0000000000000060 .LBE65
     /tmp/ccfWI5Jo.s:260    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000038 .LBB66
     /tmp/ccfWI5Jo.s:513    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000208 .LBE66
     /tmp/ccfWI5Jo.s:534    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000218 .LBB67
     /tmp/ccfWI5Jo.s:548    .text.MTC_test.isra.0.part.1.constprop.9:0000000000000228 .LBE67
     /tmp/ccfWI5Jo.s:705    .text.ddr_state_machine:0000000000000036 .LBE127
     /tmp/ccfWI5Jo.s:709    .text.ddr_state_machine:0000000000000038 .LBB284
     /tmp/ccfWI5Jo.s:714    .text.ddr_state_machine:0000000000000040 .LBE284
     /tmp/ccfWI5Jo.s:718    .text.ddr_state_machine:0000000000000042 .LBB285
     /tmp/ccfWI5Jo.s:723    .text.ddr_state_machine:0000000000000044 .LBE285
     /tmp/ccfWI5Jo.s:749    .text.ddr_state_machine:000000000000005c .LBB286
     /tmp/ccfWI5Jo.s:895    .text.ddr_state_machine:0000000000000104 .LBE286
     /tmp/ccfWI5Jo.s:939    .text.ddr_state_machine:0000000000000134 .LBB287
     /tmp/ccfWI5Jo.s:2796   .text.ddr_state_machine:0000000000000c2c .LBE287
     /tmp/ccfWI5Jo.s:2800   .text.ddr_state_machine:0000000000000c2c .LBB288
     /tmp/ccfWI5Jo.s:2979   .text.ddr_state_machine:0000000000000cfe .LBE288
     /tmp/ccfWI5Jo.s:2983   .text.ddr_state_machine:0000000000000cfe .LBB289
     /tmp/ccfWI5Jo.s:2995   .text.ddr_state_machine:0000000000000d08 .LBE289
     /tmp/ccfWI5Jo.s:2999   .text.ddr_state_machine:0000000000000d08 .LBB290
     /tmp/ccfWI5Jo.s:5604   .text.ddr_state_machine:0000000000001b96 .LBE290
     /tmp/ccfWI5Jo.s:5606   .text.ddr_state_machine:0000000000001b96 .LBB291
     /tmp/ccfWI5Jo.s:5793   .text.ddr_state_machine:0000000000001c76 .LBE291
     /tmp/ccfWI5Jo.s:5799   .text.ddr_state_machine:0000000000001c76 .LBB292
     /tmp/ccfWI5Jo.s:6338   .text.ddr_state_machine:0000000000001f26 .LBE292
     /tmp/ccfWI5Jo.s:6344   .text.ddr_state_machine:0000000000001f26 .LBB293
     /tmp/ccfWI5Jo.s:6873   .text.ddr_state_machine:0000000000002316 .LBE293
     /tmp/ccfWI5Jo.s:2807   .text.ddr_state_machine:0000000000000c32 .LBB139
     /tmp/ccfWI5Jo.s:2977   .text.ddr_state_machine:0000000000000cfe .LBE139
     /tmp/ccfWI5Jo.s:2985   .text.ddr_state_machine:0000000000000cfe .LBB181
     /tmp/ccfWI5Jo.s:2993   .text.ddr_state_machine:0000000000000d08 .LBE181
     /tmp/ccfWI5Jo.s:3001   .text.ddr_state_machine:0000000000000d08 .LBB182
     /tmp/ccfWI5Jo.s:3546   .text.ddr_state_machine:0000000000000fee .LBE182
     /tmp/ccfWI5Jo.s:3561   .text.ddr_state_machine:0000000000001010 .LBB183
     /tmp/ccfWI5Jo.s:3634   .text.ddr_state_machine:000000000000104a .LBE183
     /tmp/ccfWI5Jo.s:2817   .text.ddr_state_machine:0000000000000c3a .LBB141
     /tmp/ccfWI5Jo.s:2833   .text.ddr_state_machine:0000000000000c56 .LBE141
     /tmp/ccfWI5Jo.s:2842   .text.ddr_state_machine:0000000000000c5e .LBB150
     /tmp/ccfWI5Jo.s:2849   .text.ddr_state_machine:0000000000000c62 .LBE150
     /tmp/ccfWI5Jo.s:2852   .text.ddr_state_machine:0000000000000c64 .LBB151
     /tmp/ccfWI5Jo.s:2966   .text.ddr_state_machine:0000000000000cf8 .LBE151
     /tmp/ccfWI5Jo.s:2818   .text.ddr_state_machine:0000000000000c3a .LBB142
     /tmp/ccfWI5Jo.s:2832   .text.ddr_state_machine:0000000000000c56 .LBE142
     /tmp/ccfWI5Jo.s:2844   .text.ddr_state_machine:0000000000000c5e .LBB145
     /tmp/ccfWI5Jo.s:2848   .text.ddr_state_machine:0000000000000c62 .LBE145
     /tmp/ccfWI5Jo.s:2855   .text.ddr_state_machine:0000000000000c66 .LBB146
     /tmp/ccfWI5Jo.s:2866   .text.ddr_state_machine:0000000000000c6e .LBE146
     /tmp/ccfWI5Jo.s:2871   .text.ddr_state_machine:0000000000000c72 .LBB147
     /tmp/ccfWI5Jo.s:2924   .text.ddr_state_machine:0000000000000cc8 .LBE147
     /tmp/ccfWI5Jo.s:2930   .text.ddr_state_machine:0000000000000ccc .LBB148
     /tmp/ccfWI5Jo.s:2952   .text.ddr_state_machine:0000000000000ce2 .LBE148
     /tmp/ccfWI5Jo.s:2956   .text.ddr_state_machine:0000000000000ce4 .LBB149
     /tmp/ccfWI5Jo.s:2959   .text.ddr_state_machine:0000000000000ce8 .LBE149
     /tmp/ccfWI5Jo.s:2862   .text.ddr_state_machine:0000000000000c6c .LBB143
     /tmp/ccfWI5Jo.s:2865   .text.ddr_state_machine:0000000000000c6e .LBE143
     /tmp/ccfWI5Jo.s:2931   .text.ddr_state_machine:0000000000000ccc .LBB144
     /tmp/ccfWI5Jo.s:2951   .text.ddr_state_machine:0000000000000ce2 .LBE144
     /tmp/ccfWI5Jo.s:2974   .text.ddr_state_machine:0000000000000cfe .LBB152
     /tmp/ccfWI5Jo.s:2976   .text.ddr_state_machine:0000000000000cfe .LBE152
     /tmp/ccfWI5Jo.s:2986   .text.ddr_state_machine:0000000000000cfe .LBB178
     /tmp/ccfWI5Jo.s:2992   .text.ddr_state_machine:0000000000000d08 .LBE178
     /tmp/ccfWI5Jo.s:3002   .text.ddr_state_machine:0000000000000d08 .LBB179
     /tmp/ccfWI5Jo.s:3545   .text.ddr_state_machine:0000000000000fee .LBE179
     /tmp/ccfWI5Jo.s:3562   .text.ddr_state_machine:0000000000001010 .LBB180
     /tmp/ccfWI5Jo.s:3633   .text.ddr_state_machine:000000000000104a .LBE180
     /tmp/ccfWI5Jo.s:3041   .text.ddr_state_machine:0000000000000d52 .LBB153
     /tmp/ccfWI5Jo.s:3044   .text.ddr_state_machine:0000000000000d54 .LBE153
     /tmp/ccfWI5Jo.s:3049   .text.ddr_state_machine:0000000000000d5c .LBB175
     /tmp/ccfWI5Jo.s:3052   .text.ddr_state_machine:0000000000000d5e .LBE175
     /tmp/ccfWI5Jo.s:3062   .text.ddr_state_machine:0000000000000d6a .LBB176
     /tmp/ccfWI5Jo.s:3452   .text.ddr_state_machine:0000000000000f54 .LBE176
     /tmp/ccfWI5Jo.s:3563   .text.ddr_state_machine:0000000000001010 .LBB177
     /tmp/ccfWI5Jo.s:3632   .text.ddr_state_machine:000000000000104a .LBE177
     /tmp/ccfWI5Jo.s:3072   .text.ddr_state_machine:0000000000000d70 .LBB154
     /tmp/ccfWI5Jo.s:3075   .text.ddr_state_machine:0000000000000d70 .LBE154
     /tmp/ccfWI5Jo.s:3085   .text.ddr_state_machine:0000000000000d80 .LBB173
     /tmp/ccfWI5Jo.s:3403   .text.ddr_state_machine:0000000000000ef8 .LBE173
     /tmp/ccfWI5Jo.s:3564   .text.ddr_state_machine:0000000000001010 .LBB174
     /tmp/ccfWI5Jo.s:3616   .text.ddr_state_machine:0000000000001038 .LBE174
     /tmp/ccfWI5Jo.s:3086   .text.ddr_state_machine:0000000000000d80 .LBB155
     /tmp/ccfWI5Jo.s:3398   .text.ddr_state_machine:0000000000000ef0 .LBE155
     /tmp/ccfWI5Jo.s:3565   .text.ddr_state_machine:0000000000001010 .LBB172
     /tmp/ccfWI5Jo.s:3615   .text.ddr_state_machine:0000000000001038 .LBE172
     /tmp/ccfWI5Jo.s:3091   .text.ddr_state_machine:0000000000000d84 .LBB156
     /tmp/ccfWI5Jo.s:3096   .text.ddr_state_machine:0000000000000d88 .LBE156
     /tmp/ccfWI5Jo.s:3104   .text.ddr_state_machine:0000000000000d8c .LBB169
     /tmp/ccfWI5Jo.s:3111   .text.ddr_state_machine:0000000000000d90 .LBE169
     /tmp/ccfWI5Jo.s:3118   .text.ddr_state_machine:0000000000000d96 .LBB170
     /tmp/ccfWI5Jo.s:3387   .text.ddr_state_machine:0000000000000ee6 .LBE170
     /tmp/ccfWI5Jo.s:3566   .text.ddr_state_machine:0000000000001010 .LBB171
     /tmp/ccfWI5Jo.s:3614   .text.ddr_state_machine:0000000000001038 .LBE171
     /tmp/ccfWI5Jo.s:3092   .text.ddr_state_machine:0000000000000d84 .LBB157
     /tmp/ccfWI5Jo.s:3095   .text.ddr_state_machine:0000000000000d88 .LBE157
     /tmp/ccfWI5Jo.s:3106   .text.ddr_state_machine:0000000000000d8c .LBB166
     /tmp/ccfWI5Jo.s:3110   .text.ddr_state_machine:0000000000000d90 .LBE166
     /tmp/ccfWI5Jo.s:3121   .text.ddr_state_machine:0000000000000d98 .LBB167
     /tmp/ccfWI5Jo.s:3379   .text.ddr_state_machine:0000000000000eda .LBE167
     /tmp/ccfWI5Jo.s:3567   .text.ddr_state_machine:0000000000001010 .LBB168
     /tmp/ccfWI5Jo.s:3613   .text.ddr_state_machine:0000000000001038 .LBE168
     /tmp/ccfWI5Jo.s:3182   .text.ddr_state_machine:0000000000000df4 .LBB158
     /tmp/ccfWI5Jo.s:3184   .text.ddr_state_machine:0000000000000df4 .LBE158
     /tmp/ccfWI5Jo.s:3191   .text.ddr_state_machine:0000000000000dfc .LBB164
     /tmp/ccfWI5Jo.s:3332   .text.ddr_state_machine:0000000000000ea6 .LBE164
     /tmp/ccfWI5Jo.s:3568   .text.ddr_state_machine:0000000000001010 .LBB165
     /tmp/ccfWI5Jo.s:3592   .text.ddr_state_machine:0000000000001028 .LBE165
     /tmp/ccfWI5Jo.s:3229   .text.ddr_state_machine:0000000000000e2c .LBB159
     /tmp/ccfWI5Jo.s:3231   .text.ddr_state_machine:0000000000000e2c .LBE159
     /tmp/ccfWI5Jo.s:3234   .text.ddr_state_machine:0000000000000e2e .LBB160
     /tmp/ccfWI5Jo.s:3237   .text.ddr_state_machine:0000000000000e30 .LBE160
     /tmp/ccfWI5Jo.s:3242   .text.ddr_state_machine:0000000000000e32 .LBB161
     /tmp/ccfWI5Jo.s:3284   .text.ddr_state_machine:0000000000000e6e .LBE161
     /tmp/ccfWI5Jo.s:3304   .text.ddr_state_machine:0000000000000e88 .LBB162
     /tmp/ccfWI5Jo.s:3322   .text.ddr_state_machine:0000000000000e9c .LBE162
     /tmp/ccfWI5Jo.s:3569   .text.ddr_state_machine:0000000000001010 .LBB163
     /tmp/ccfWI5Jo.s:3591   .text.ddr_state_machine:0000000000001028 .LBE163
     /tmp/ccfWI5Jo.s:3703   .text.ddr_state_machine:00000000000010b8 .LBE184
     /tmp/ccfWI5Jo.s:3706   .text.ddr_state_machine:00000000000010c0 .LBB231
     /tmp/ccfWI5Jo.s:3711   .text.ddr_state_machine:00000000000010c4 .LBE231
     /tmp/ccfWI5Jo.s:3714   .text.ddr_state_machine:00000000000010c6 .LBB232
     /tmp/ccfWI5Jo.s:3728   .text.ddr_state_machine:00000000000010d6 .LBE232
     /tmp/ccfWI5Jo.s:3732   .text.ddr_state_machine:00000000000010d8 .LBB233
     /tmp/ccfWI5Jo.s:5155   .text.ddr_state_machine:00000000000018da .LBE233
     /tmp/ccfWI5Jo.s:5161   .text.ddr_state_machine:00000000000018e6 .LBB234
     /tmp/ccfWI5Jo.s:5167   .text.ddr_state_machine:00000000000018ea .LBE234
     /tmp/ccfWI5Jo.s:5170   .text.ddr_state_machine:00000000000018ec .LBB235
     /tmp/ccfWI5Jo.s:5176   .text.ddr_state_machine:00000000000018f0 .LBE235
     /tmp/ccfWI5Jo.s:5198   .text.ddr_state_machine:000000000000191c .LBB236
     /tmp/ccfWI5Jo.s:5365   .text.ddr_state_machine:00000000000019b4 .LBE236
     /tmp/ccfWI5Jo.s:6824   .text.ddr_state_machine:00000000000022e0 .LBB273
     /tmp/ccfWI5Jo.s:6871   .text.ddr_state_machine:0000000000002316 .LBE273
     /tmp/ccfWI5Jo.s:4058   .text.ddr_state_machine:000000000000132c .LBB186
     /tmp/ccfWI5Jo.s:4061   .text.ddr_state_machine:0000000000001330 .LBE186
     /tmp/ccfWI5Jo.s:4099   .text.ddr_state_machine:0000000000001372 .LBB209
     /tmp/ccfWI5Jo.s:4501   .text.ddr_state_machine:0000000000001562 .LBE209
     /tmp/ccfWI5Jo.s:5200   .text.ddr_state_machine:000000000000191c .LBB221
     /tmp/ccfWI5Jo.s:5269   .text.ddr_state_machine:0000000000001956 .LBE221
     /tmp/ccfWI5Jo.s:4111   .text.ddr_state_machine:000000000000137e .LBB187
     /tmp/ccfWI5Jo.s:4114   .text.ddr_state_machine:000000000000137e .LBE187
     /tmp/ccfWI5Jo.s:4122   .text.ddr_state_machine:000000000000138a .LBB207
     /tmp/ccfWI5Jo.s:4452   .text.ddr_state_machine:0000000000001508 .LBE207
     /tmp/ccfWI5Jo.s:5201   .text.ddr_state_machine:000000000000191c .LBB208
     /tmp/ccfWI5Jo.s:5253   .text.ddr_state_machine:0000000000001944 .LBE208
     /tmp/ccfWI5Jo.s:4123   .text.ddr_state_machine:000000000000138a .LBB188
     /tmp/ccfWI5Jo.s:4447   .text.ddr_state_machine:0000000000001500 .LBE188
     /tmp/ccfWI5Jo.s:5202   .text.ddr_state_machine:000000000000191c .LBB206
     /tmp/ccfWI5Jo.s:5252   .text.ddr_state_machine:0000000000001944 .LBE206
     /tmp/ccfWI5Jo.s:4135   .text.ddr_state_machine:0000000000001392 .LBB189
     /tmp/ccfWI5Jo.s:4137   .text.ddr_state_machine:0000000000001392 .LBE189
     /tmp/ccfWI5Jo.s:4141   .text.ddr_state_machine:0000000000001394 .LBB202
     /tmp/ccfWI5Jo.s:4146   .text.ddr_state_machine:0000000000001398 .LBE202
     /tmp/ccfWI5Jo.s:4151   .text.ddr_state_machine:000000000000139c .LBB203
     /tmp/ccfWI5Jo.s:4156   .text.ddr_state_machine:00000000000013a0 .LBE203
     /tmp/ccfWI5Jo.s:4159   .text.ddr_state_machine:00000000000013a2 .LBB204
     /tmp/ccfWI5Jo.s:4435   .text.ddr_state_machine:00000000000014f6 .LBE204
     /tmp/ccfWI5Jo.s:5203   .text.ddr_state_machine:000000000000191c .LBB205
     /tmp/ccfWI5Jo.s:5251   .text.ddr_state_machine:0000000000001944 .LBE205
     /tmp/ccfWI5Jo.s:4142   .text.ddr_state_machine:0000000000001394 .LBB190
     /tmp/ccfWI5Jo.s:4145   .text.ddr_state_machine:0000000000001398 .LBE190
     /tmp/ccfWI5Jo.s:4152   .text.ddr_state_machine:000000000000139c .LBB199
     /tmp/ccfWI5Jo.s:4155   .text.ddr_state_machine:00000000000013a0 .LBE199
     /tmp/ccfWI5Jo.s:4162   .text.ddr_state_machine:00000000000013a4 .LBB200
     /tmp/ccfWI5Jo.s:4427   .text.ddr_state_machine:00000000000014ea .LBE200
     /tmp/ccfWI5Jo.s:5204   .text.ddr_state_machine:000000000000191c .LBB201
     /tmp/ccfWI5Jo.s:5250   .text.ddr_state_machine:0000000000001944 .LBE201
     /tmp/ccfWI5Jo.s:4223   .text.ddr_state_machine:0000000000001400 .LBB191
     /tmp/ccfWI5Jo.s:4225   .text.ddr_state_machine:0000000000001400 .LBE191
     /tmp/ccfWI5Jo.s:4232   .text.ddr_state_machine:0000000000001408 .LBB197
     /tmp/ccfWI5Jo.s:4381   .text.ddr_state_machine:00000000000014b4 .LBE197
     /tmp/ccfWI5Jo.s:5205   .text.ddr_state_machine:000000000000191c .LBB198
     /tmp/ccfWI5Jo.s:5229   .text.ddr_state_machine:0000000000001934 .LBE198
     /tmp/ccfWI5Jo.s:4273   .text.ddr_state_machine:000000000000143a .LBB192
     /tmp/ccfWI5Jo.s:4275   .text.ddr_state_machine:000000000000143a .LBE192
     /tmp/ccfWI5Jo.s:4280   .text.ddr_state_machine:000000000000143e .LBB193
     /tmp/ccfWI5Jo.s:4283   .text.ddr_state_machine:0000000000001440 .LBE193
     /tmp/ccfWI5Jo.s:4288   .text.ddr_state_machine:0000000000001442 .LBB194
     /tmp/ccfWI5Jo.s:4333   .text.ddr_state_machine:0000000000001480 .LBE194
     /tmp/ccfWI5Jo.s:4353   .text.ddr_state_machine:000000000000149a .LBB195
     /tmp/ccfWI5Jo.s:4371   .text.ddr_state_machine:00000000000014ac .LBE195
     /tmp/ccfWI5Jo.s:5206   .text.ddr_state_machine:000000000000191c .LBB196
     /tmp/ccfWI5Jo.s:5228   .text.ddr_state_machine:0000000000001934 .LBE196
     /tmp/ccfWI5Jo.s:4502   .text.ddr_state_machine:0000000000001562 .LBB210
     /tmp/ccfWI5Jo.s:5044   .text.ddr_state_machine:000000000000180c .LBE210
     /tmp/ccfWI5Jo.s:5270   .text.ddr_state_machine:0000000000001956 .LBB222
     /tmp/ccfWI5Jo.s:5351   .text.ddr_state_machine:00000000000019a2 .LBE222
     /tmp/ccfWI5Jo.s:6826   .text.ddr_state_machine:00000000000022e0 .LBB223
     /tmp/ccfWI5Jo.s:6869   .text.ddr_state_machine:0000000000002316 .LBE223
     /tmp/ccfWI5Jo.s:4570   .text.ddr_state_machine:00000000000015c0 .LBB213
     /tmp/ccfWI5Jo.s:5043   .text.ddr_state_machine:000000000000180c .LBE213
     /tmp/ccfWI5Jo.s:5271   .text.ddr_state_machine:0000000000001956 .LBB219
     /tmp/ccfWI5Jo.s:5350   .text.ddr_state_machine:00000000000019a2 .LBE219
     /tmp/ccfWI5Jo.s:6827   .text.ddr_state_machine:00000000000022e0 .LBB220
     /tmp/ccfWI5Jo.s:6868   .text.ddr_state_machine:0000000000002316 .LBE220
     /tmp/ccfWI5Jo.s:4867   .text.ddr_state_machine:000000000000172a .LBB215
     /tmp/ccfWI5Jo.s:4870   .text.ddr_state_machine:000000000000172c .LBE215
     /tmp/ccfWI5Jo.s:4882   .text.ddr_state_machine:000000000000173c .LBB216
     /tmp/ccfWI5Jo.s:4928   .text.ddr_state_machine:0000000000001778 .LBE216
     /tmp/ccfWI5Jo.s:5026   .text.ddr_state_machine:00000000000017fc .LBB217
     /tmp/ccfWI5Jo.s:5032   .text.ddr_state_machine:0000000000001800 .LBE217
     /tmp/ccfWI5Jo.s:5314   .text.ddr_state_machine:000000000000197c .LBB218
     /tmp/ccfWI5Jo.s:5331   .text.ddr_state_machine:000000000000198c .LBE218
     /tmp/ccfWI5Jo.s:5540   .text.ddr_state_machine:0000000000001b40 .LBB237
     /tmp/ccfWI5Jo.s:5602   .text.ddr_state_machine:0000000000001b96 .LBE237
     /tmp/ccfWI5Jo.s:5608   .text.ddr_state_machine:0000000000001b96 .LBB242
     /tmp/ccfWI5Jo.s:5769   .text.ddr_state_machine:0000000000001c56 .LBE242
     /tmp/ccfWI5Jo.s:5545   .text.ddr_state_machine:0000000000001b44 .LBB238
     /tmp/ccfWI5Jo.s:5601   .text.ddr_state_machine:0000000000001b96 .LBE238
     /tmp/ccfWI5Jo.s:5609   .text.ddr_state_machine:0000000000001b96 .LBB241
     /tmp/ccfWI5Jo.s:5750   .text.ddr_state_machine:0000000000001c40 .LBE241
     /tmp/ccfWI5Jo.s:5577   .text.ddr_state_machine:0000000000001b76 .LBB239
     /tmp/ccfWI5Jo.s:5600   .text.ddr_state_machine:0000000000001b96 .LBE239
     /tmp/ccfWI5Jo.s:5610   .text.ddr_state_machine:0000000000001b96 .LBB240
     /tmp/ccfWI5Jo.s:5613   .text.ddr_state_machine:0000000000001b96 .LBE240
     /tmp/ccfWI5Jo.s:5834   .text.ddr_state_machine:0000000000001ca4 .LBE244
     /tmp/ccfWI5Jo.s:5837   .text.ddr_state_machine:0000000000001ca6 .LBB248
     /tmp/ccfWI5Jo.s:5846   .text.ddr_state_machine:0000000000001cb0 .LBE248
     /tmp/ccfWI5Jo.s:5852   .text.ddr_state_machine:0000000000001cb4 .LBB249
     /tmp/ccfWI5Jo.s:5882   .text.ddr_state_machine:0000000000001cd6 .LBE249
     /tmp/ccfWI5Jo.s:6198   .text.ddr_state_machine:0000000000001e68 .LBE250
     /tmp/ccfWI5Jo.s:6228   .text.ddr_state_machine:0000000000001e92 .LBB265
     /tmp/ccfWI5Jo.s:6256   .text.ddr_state_machine:0000000000001ea2 .LBE265
     /tmp/ccfWI5Jo.s:5911   .text.ddr_state_machine:0000000000001cf2 .LBB252
     /tmp/ccfWI5Jo.s:5918   .text.ddr_state_machine:0000000000001cfc .LBE252
     /tmp/ccfWI5Jo.s:5932   .text.ddr_state_machine:0000000000001d08 .LBB260
     /tmp/ccfWI5Jo.s:6122   .text.ddr_state_machine:0000000000001e2e .LBE260
     /tmp/ccfWI5Jo.s:6230   .text.ddr_state_machine:0000000000001e92 .LBB263
     /tmp/ccfWI5Jo.s:6240   .text.ddr_state_machine:0000000000001e96 .LBE263
     /tmp/ccfWI5Jo.s:5914   .text.ddr_state_machine:0000000000001cf4 .LBB253
     /tmp/ccfWI5Jo.s:5917   .text.ddr_state_machine:0000000000001cfc .LBE253
     /tmp/ccfWI5Jo.s:6072   .text.ddr_state_machine:0000000000001df2 .LBB258
     /tmp/ccfWI5Jo.s:6121   .text.ddr_state_machine:0000000000001e2e .LBE258
     /tmp/ccfWI5Jo.s:6231   .text.ddr_state_machine:0000000000001e92 .LBB259
     /tmp/ccfWI5Jo.s:6236   .text.ddr_state_machine:0000000000001e94 .LBE259
     /tmp/ccfWI5Jo.s:5963   .text.ddr_state_machine:0000000000001d38 .LBE254
     /tmp/ccfWI5Jo.s:5966   .text.ddr_state_machine:0000000000001d3c .LBB257
     /tmp/ccfWI5Jo.s:5971   .text.ddr_state_machine:0000000000001d3e .LBE257
     /tmp/ccfWI5Jo.s:6330   .text.ddr_state_machine:0000000000001f26 .LBB266
     /tmp/ccfWI5Jo.s:6336   .text.ddr_state_machine:0000000000001f26 .LBE266
     /tmp/ccfWI5Jo.s:6346   .text.ddr_state_machine:0000000000001f26 .LBB271
     /tmp/ccfWI5Jo.s:6539   .text.ddr_state_machine:00000000000020b8 .LBE271
     /tmp/ccfWI5Jo.s:6369   .text.ddr_state_machine:0000000000001f4c .LBE267
     /tmp/ccfWI5Jo.s:6372   .text.ddr_state_machine:0000000000001f50 .LBB270
     /tmp/ccfWI5Jo.s:6377   .text.ddr_state_machine:0000000000001f52 .LBE270

UNDEFINED SYMBOLS
DDRCFG
memfill
CFG_DDR_SGMII_PHY
ddr_pvt_calibration
ddr_pll_config
ddr_pll_lock_scb
MSS_SCB_DDR_PLL
ddr_read_write_fn
load_ddr_pattern
test_ddr
