# Single Cycle Regular Pulses
    Using Board Basys3
## Result comparison
### Utilization
|       | HLS   | verilog   |
| ----- | ----- | --------- |
| LUT   | 93    |      4    |
| FF    | 34    |      5    |

## HLS synthesis result
### Utilization
![Alt text](image-1.png)
### Timing
![Alt text](image.png)
## Verilog synthesis result
### Design
### Utilization
![Alt text](image-2.png)
### Timing
![Alt text](image-3.png)