--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml display.twx display.ncd -o display.twr display.pcf -ucf
dispaly.ucf -ucf dsiplay.ucf

Design file:              display.ncd
Physical constraint file: display.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 467 paths analyzed, 72 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.626ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_rs_OBUF/SRL16E (SLICE_X66Y49.BY), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_23 (FF)
  Destination:          Mshreg_rs_OBUF/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_23 to Mshreg_rs_OBUF/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.YQ      Tcko                  0.587   count<22>
                                                       count_23
    SLICE_X66Y45.F2      net (fanout=20)       2.517   count<23>
    SLICE_X66Y45.X       Tif5x                 1.152   Mrom_code_mux00006
                                                       Mrom_code_mux00006_G
                                                       Mrom_code_mux00006
    SLICE_X66Y49.BY      net (fanout=1)        0.928   Mrom_code_mux00006
    SLICE_X66Y49.CLK     Tds                   0.442   rs_OBUF1
                                                       Mshreg_rs_OBUF/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (2.181ns logic, 3.445ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_22 (FF)
  Destination:          Mshreg_rs_OBUF/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_22 to Mshreg_rs_OBUF/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.XQ      Tcko                  0.591   count<22>
                                                       count_22
    SLICE_X66Y45.F1      net (fanout=18)       2.310   count<22>
    SLICE_X66Y45.X       Tif5x                 1.152   Mrom_code_mux00006
                                                       Mrom_code_mux00006_G
                                                       Mrom_code_mux00006
    SLICE_X66Y49.BY      net (fanout=1)        0.928   Mrom_code_mux00006
    SLICE_X66Y49.CLK     Tds                   0.442   rs_OBUF1
                                                       Mshreg_rs_OBUF/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.423ns (2.185ns logic, 3.238ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_23 (FF)
  Destination:          Mshreg_rs_OBUF/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.384ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_23 to Mshreg_rs_OBUF/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.YQ      Tcko                  0.587   count<22>
                                                       count_23
    SLICE_X66Y45.G1      net (fanout=20)       2.275   count<23>
    SLICE_X66Y45.X       Tif5x                 1.152   Mrom_code_mux00006
                                                       Mrom_code_mux00006_F
                                                       Mrom_code_mux00006
    SLICE_X66Y49.BY      net (fanout=1)        0.928   Mrom_code_mux00006
    SLICE_X66Y49.CLK     Tds                   0.442   rs_OBUF1
                                                       Mshreg_rs_OBUF/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.384ns (2.181ns logic, 3.203ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_D_3/SRL16E (SLICE_X64Y31.BX), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_24 (FF)
  Destination:          Mshreg_D_3/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_24 to Mshreg_D_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.XQ      Tcko                  0.591   count<24>
                                                       count_24
    SLICE_X65Y31.G1      net (fanout=20)       2.553   count<24>
    SLICE_X65Y31.F5      Tif5                  0.875   Mrom_code_mux00003_f51
                                                       Mrom_code_mux000034
                                                       Mrom_code_mux00003_f5_0
    SLICE_X65Y30.FXINB   net (fanout=1)        0.000   Mrom_code_mux00003_f51
    SLICE_X65Y30.Y       Tif6y                 0.521   Mrom_code_mux00003_f6
                                                       Mrom_code_mux00003_f6
    SLICE_X64Y31.BX      net (fanout=1)        0.433   Mrom_code_mux00003_f6
    SLICE_X64Y31.CLK     Tds                   0.414   D_3
                                                       Mshreg_D_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (2.401ns logic, 2.986ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_24 (FF)
  Destination:          Mshreg_D_3/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_24 to Mshreg_D_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.XQ      Tcko                  0.591   count<24>
                                                       count_24
    SLICE_X65Y30.G1      net (fanout=20)       2.553   count<24>
    SLICE_X65Y30.F5      Tif5                  0.875   Mrom_code_mux00003_f6
                                                       Mrom_code_mux000032
                                                       Mrom_code_mux00003_f5
    SLICE_X65Y30.FXINA   net (fanout=1)        0.000   Mrom_code_mux00003_f5
    SLICE_X65Y30.Y       Tif6y                 0.521   Mrom_code_mux00003_f6
                                                       Mrom_code_mux00003_f6
    SLICE_X64Y31.BX      net (fanout=1)        0.433   Mrom_code_mux00003_f6
    SLICE_X64Y31.CLK     Tds                   0.414   D_3
                                                       Mshreg_D_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (2.401ns logic, 2.986ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_24 (FF)
  Destination:          Mshreg_D_3/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_24 to Mshreg_D_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.XQ      Tcko                  0.591   count<24>
                                                       count_24
    SLICE_X65Y30.F1      net (fanout=20)       2.512   count<24>
    SLICE_X65Y30.F5      Tif5                  0.875   Mrom_code_mux00003_f6
                                                       Mrom_code_mux000031
                                                       Mrom_code_mux00003_f5
    SLICE_X65Y30.FXINA   net (fanout=1)        0.000   Mrom_code_mux00003_f5
    SLICE_X65Y30.Y       Tif6y                 0.521   Mrom_code_mux00003_f6
                                                       Mrom_code_mux00003_f6
    SLICE_X64Y31.BX      net (fanout=1)        0.433   Mrom_code_mux00003_f6
    SLICE_X64Y31.CLK     Tds                   0.414   D_3
                                                       Mshreg_D_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (2.401ns logic, 2.945ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_D_1/SRL16E (SLICE_X64Y19.BX), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_21 (FF)
  Destination:          Mshreg_D_1/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_21 to Mshreg_D_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.YQ      Tcko                  0.587   count<20>
                                                       count_21
    SLICE_X55Y31.G3      net (fanout=17)       1.581   count<21>
    SLICE_X55Y31.F5      Tif5                  0.875   Mrom_code_mux00001_f51
                                                       Mrom_code_mux000014
                                                       Mrom_code_mux00001_f5_0
    SLICE_X55Y30.FXINB   net (fanout=1)        0.000   Mrom_code_mux00001_f51
    SLICE_X55Y30.Y       Tif6y                 0.521   Mrom_code_mux00001_f6
                                                       Mrom_code_mux00001_f6
    SLICE_X64Y19.BX      net (fanout=1)        1.217   Mrom_code_mux00001_f6
    SLICE_X64Y19.CLK     Tds                   0.414   D_1
                                                       Mshreg_D_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (2.397ns logic, 2.798ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_21 (FF)
  Destination:          Mshreg_D_1/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_21 to Mshreg_D_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.YQ      Tcko                  0.587   count<20>
                                                       count_21
    SLICE_X55Y30.G3      net (fanout=17)       1.581   count<21>
    SLICE_X55Y30.F5      Tif5                  0.875   Mrom_code_mux00001_f6
                                                       Mrom_code_mux000012
                                                       Mrom_code_mux00001_f5
    SLICE_X55Y30.FXINA   net (fanout=1)        0.000   Mrom_code_mux00001_f5
    SLICE_X55Y30.Y       Tif6y                 0.521   Mrom_code_mux00001_f6
                                                       Mrom_code_mux00001_f6
    SLICE_X64Y19.BX      net (fanout=1)        1.217   Mrom_code_mux00001_f6
    SLICE_X64Y19.CLK     Tds                   0.414   D_1
                                                       Mshreg_D_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (2.397ns logic, 2.798ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_21 (FF)
  Destination:          Mshreg_D_1/SRL16E (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.161ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_21 to Mshreg_D_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.YQ      Tcko                  0.587   count<20>
                                                       count_21
    SLICE_X55Y30.F3      net (fanout=17)       1.547   count<21>
    SLICE_X55Y30.F5      Tif5                  0.875   Mrom_code_mux00001_f6
                                                       Mrom_code_mux00001_f51
                                                       Mrom_code_mux00001_f5
    SLICE_X55Y30.FXINA   net (fanout=1)        0.000   Mrom_code_mux00001_f5
    SLICE_X55Y30.Y       Tif6y                 0.521   Mrom_code_mux00001_f6
                                                       Mrom_code_mux00001_f6
    SLICE_X64Y19.BX      net (fanout=1)        1.217   Mrom_code_mux00001_f6
    SLICE_X64Y19.CLK     Tds                   0.414   D_1
                                                       Mshreg_D_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (2.397ns logic, 2.764ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mshreg_e_OBUF/SRL16E (SLICE_X52Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          Mshreg_e_OBUF/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_20 to Mshreg_e_OBUF/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.XQ      Tcko                  0.473   count<20>
                                                       count_20
    SLICE_X52Y35.BY      net (fanout=2)        0.432   count<20>
    SLICE_X52Y35.CLK     Tdh         (-Th)     0.127   e_OBUF1
                                                       Mshreg_e_OBUF/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.346ns logic, 0.432ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point count_18 (SLICE_X53Y33.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_18 (FF)
  Destination:          count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_18 to count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.XQ      Tcko                  0.473   count<18>
                                                       count_18
    SLICE_X53Y33.F4      net (fanout=1)        0.291   count<18>
    SLICE_X53Y33.CLK     Tckf        (-Th)    -0.801   count<18>
                                                       count<18>_rt
                                                       Mcount_count_xor<18>
                                                       count_18
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X53Y25.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y25.XQ      Tcko                  0.473   count<2>
                                                       count_2
    SLICE_X53Y25.F3      net (fanout=1)        0.306   count<2>
    SLICE_X53Y25.CLK     Tckf        (-Th)    -0.801   count<2>
                                                       count<2>_rt
                                                       Mcount_count_xor<2>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.274ns logic, 0.306ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: D_1/CLK
  Logical resource: D_1/CK
  Location pin: SLICE_X64Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: D_1/CLK
  Logical resource: D_1/CK
  Location pin: SLICE_X64Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: D_1/CLK
  Logical resource: D_1/CK
  Location pin: SLICE_X64Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.626|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 467 paths, 0 nets, and 163 connections

Design statistics:
   Minimum period:   5.626ns{1}   (Maximum frequency: 177.746MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 21:40:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



