
AVRASM ver. 2.2.8  C:\Users\juana\OneDrive\Documentos\GitHub\Proyecto_I\Proyecto_I\Proyecto_I\main.asm Tue Mar 18 01:37:22 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\juana\OneDrive\Documentos\GitHub\Proyecto_I\Proyecto_I\Proyecto_I\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\juana\OneDrive\Documentos\GitHub\Proyecto_I\Proyecto_I\Proyecto_I\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;*******************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Universidad del Valle de Guatemala
                                 ; IE2025: Programacion de Microcontroladores
                                 ;
                                 ; Author: Juan Rodriguez
                                 ; Proyecto: Proyecto I
                                 ; Hardware: ATmega328P
                                 ; Creado: 07/03/2025
                                 ; Modificado: 07/03/2025
                                 ; Descripcion: Reloj Digital con 4 modos.
                                 ;*****************************************
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .def	SET_PB_A=R17						//Estado de los botones
                                 .def	SET_PB_N=R18						//PUERTO C
                                 .def	DISPLAY=R19							//PUERTO D
                                 .def	FLAG_STATE=R20						//Bandera de Modos
                                 .def	CONTADOR=R21						//Contador para displays	
                                 .def	FLAGS_MP=R22						//Bandera Multiproposito
                                 .def	LIMIT_OVF=R23						//Contador de dias y meses
                                 .def	DIAS=R24							//Contador de dias y meses
                                 .equ	T1VALUE= 65530						//Valor inicial para la interrupci?n de 1 seg
                                 .equ	T0VALUE=100							//Valor para interrupci?n de 10 ms
                                 .equ	T2VALUE=224							//Valor para interrupci?n de 2 ms
                                 .dseg
                                 
                                 .org	SRAM_START
000100                           UMIN:	.byte	1
000101                           DMIN:	.byte	1
000102                           UHOR:	.byte	1
000103                           DHOR:	.byte	1
000104                           UDIAS:	.byte	1
000105                           DDIAS:	.byte	1
000106                           UMES:	.byte	1
000107                           DMES:	.byte	1
                                 
                                 .cseg
                                 
                                 .org 0x0000
000000 c024                      	RJMP	SETUP								//Ir a la configuraciOn al inicio
                                 
                                 .org PCI1addr
000008 c100                      	RJMP	ISR_PCINT1
                                 
                                 .org OVF1addr
00001a c0c3                      	RJMP	ISR_TIMER1
                                 
                                 .org OVF0addr
000020 c0cc                      	RJMP	ISR_TIMER0
                                 
                                 		//Configuracion de pila //0x08FF
000021 ef0f                      	LDI		R16, LOW(RAMEND)						// Cargar 0xFF a R16
000022 bf0d                      	OUT		SPL, R16								// Cargar 0xFF a SPL
000023 e008                      	LDI		R16, HIGH(RAMEND)						//	
000024 bf0e                      	OUT		SPH, R16								// Cargar 0x08 a SPH
                                 
                                 //Configurar MCU
                                 SETUP:
000025 94f8                      	CLI												//Deshabilitar interrupciones globales
                                 
                                 	// Configurar Prescaler "Principal"
000026 e800                      	LDI R16, (1 << CLKPCE)
000027 9300 0061                 	STS CLKPR, R16									// Habilitar cambio de PRESCALER
000029 e004                      	LDI R16, 0b00000100
00002a 9300 0061                 	STS CLKPR, R16									// Configurar Prescaler a 16 F_cpu = 1MHz
                                 
                                 	//Configuraci?n de TIMER2 
00002c ee00                      	LDI		R16, T2VALUE
00002d 9300 00b2                     STS     TCNT2, R16								//Cargar el valor inicial para interupcion cada 2ms
00002f e003                          LDI     R16, (1 << CS21) | (1 << CS20)			//Prescaler de 64
000030 9300 00b1                     STS     TCCR2B, R16
                                 	
                                 	//Configuraci?n de TIMER0
000032 e003                      	LDI		R16, (1<<CS01) | (1<<CS00)				//Prescaler a 64
000033 bd05                      	OUT		TCCR0B, R16
                                 	
                                 	//Configuraci?n de TIMER1
000034 e005                      	LDI		R16,  0x05								//Prescaler a 1024
000035 9300 0081                 	STS		TCCR1B, R16
000037 e001                      	LDI		R16, (1 << TOIE1)						//Activar interrupciones timer1
000038 9300 006f                 	STS		TIMSK1, R16
                                 
                                 	//Cargar el valor inicial al timer1 para interrupci?n cada segundo
00003a ef0f                      	LDI		R16, HIGH(T1VALUE)
00003b 9300 0085                 	STS		TCNT1H, R16	
00003d ef0a                      	LDI		R16, LOW(T1VALUE)
00003e 9300 0084                 	STS		TCNT1L, R16	
                                 
                                 	//Configuracion de puerto C
000040 e300                      	LDI		R16, 0x30								//PINC0/3 entrada y PC5/4 salida
000041 b907                      	OUT		DDRC, R16
000042 e00f                      	LDI		R16, 0b00001111							//PINC0/4 pullup activados y PC5/4 conduce 0 logico
000043 b908                      	OUT		PORTC, R16
                                 
                                 	//Configuracion de puerto B
000044 e20f                      	LDI		R16, 0x2F								//Todos los pines como salida excepto PB4
000045 b904                      	OUT		DDRB, R16
000046 e100                      	LDI		R16, 0x10								//Todos los pines conducen  logico y activar pullup PB4
000047 b905                      	OUT		PORTB, R16						
                                 
                                 	//Confifuracion de puerto D
000048 ef0f                      	LDI		R16, 0xFF								//Todos los pines como salida
000049 b90a                      	OUT		DDRD, R16								
00004a e000                      	LDI		R16, 0x00								//Todos los pines conducen  logico
00004b b90b                      	OUT		PORTD, R16								
                                 													
                                 	//Habilitar interrupciones en el puerto C		
00004c e002                      	LDI		R16, (1<<PCIE1)							//Setear PCIE1 en PCICR
00004d 9300 0068                 	STS		PCICR, R16								
00004f e00f                      	LDI		R16, 0x0F								//Activar las interrupciones solo en los pines de botones
000050 9300 006c                 	STS		PCMSK1, R16								
                                 													
                                 	//Deshabilitar comunicacion serial				
000052 e000                      	LDI		R16, 0x00								
000053 9300 00c1                 	STS		UCSR0B, R16								
                                 													
                                 	//Valores iniciales								
000055 e11f                      	LDI		SET_PB_A, 0x1F							
000056 e020                      	LDI		SET_PB_N, 0x00							
000057 e030                      	LDI		DISPLAY, 0x00							
000058 e060                      	LDI		FLAGS_MP, 0x00							//Bandera para los puntos
000059 e040                      	LDI		FLAG_STATE, 0x00						//Por default inicia en el modo hora.
00005a e070                      	LDI		LIMIT_OVF, 0x00							//Comparar los dias con este registro
00005b e18c                      	LDI		DIAS, 28
00005c e290                      	LDI		R25, 32									//OVF de mes para meses que terminan 1
00005d e1af                      	LDI		R26, 31									//OVF de mes para meses que terminan 0
                                 	//HORA
00005e 9300 0100                 	STS		UMIN, R16								
000060 9300 0101                 	STS		DMIN, R16								
000062 9300 0102                 	STS		UHOR, R16								
000064 9300 0103                 	STS		DHOR, R16		
                                 	//DIAS																	
000066 9300 0107                 	STS		DMES, R16
000068 e001                      	LDI		R16, 0x01
000069 9300 0106                 	STS		UMES, R16
00006b e008                      	LDI		R16, 0x08
00006c 9300 0104                 	STS		UDIAS, R16
00006e e002                      	LDI		R16, 0x02	
00006f 9300 0105                 	STS		DDIAS, R16								
000071 9150 0100                 	LDS		CONTADOR, UMIN							
                                 													
                                 													
                                 	//Usar el puntero Z como salida de display		
000073 e0f3                      	LDI		ZH, HIGH(TABLA<<1)						//Carga la parte alta de la direcci?n de tabla en el registro ZH
000074 ece8                      	LDI		ZL, LOW(TABLA<<1)						//Carga la parte baja de la direcci?n de la tabla en el registro ZL
000075 9134                      	LPM		DISPLAY, Z								//Carga en R18 el valor de la tabla en ela dirrecion Z
000076 b93b                      	OUT		PORTD, DISPLAY							//Muestra en el puerto D el valor leido de la tabla
                                 													
000077 9478                      	SEI												//Habilitar interrupciones globales
000078 c00f                      	RJMP MAIN										
                                 													
                                 //Coloco este estado aca por el limite del	BREQ	
                                 OFFAA:
                                 	//Verificar los datos para el multiplexeo HORAS
000079 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Encender la bandera de HORA
00007a ff66                      	SBRS	FLAGS_MP, 6
00007b 2760                      	EOR		FLAGS_MP, R16
                                 
00007c e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Apagar la bandera de fecha
00007d fd67                      	SBRC	FLAGS_MP, 7
00007e 2760                      	EOR		FLAGS_MP, R16
                                 													
                                 	//Apagar todas las leds de estado				
00007f 9a2c                      	SBI		PORTB, 4								
000080 9a45                      	SBI		PORTC, 5		
                                 	
                                 	//Actualizar CLK							
000081 fd65                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
000082 940e 015f                 	CALL	LOGICH
                                 
                                 	//Actualizar fecha
000084 fd60                      	SBRC	FLAGS_MP, 0								//Si FLAG OVFD >> SET actualizar fecha																																			
000085 940e 0197                 	CALL	LOGICF	
                                 							
000087 c000                      	RJMP	MAIN													
                                 													
                                 													
                                 /******************LOOP***********************/		
                                 MAIN:												
000088 3040                      	CPI		FLAG_STATE, 0x00						
000089 f059                      	BREQ	HORA									
00008a 3041                      	CPI		FLAG_STATE, 0x01						
00008b f0d1                      	BREQ	FECHA									
00008c 3042                      	CPI		FLAG_STATE, 0x02						
00008d f149                      	BREQ	CONFI_HORA								
00008e 3043                      	CPI		FLAG_STATE, 0x03						
00008f f1b1                      	BREQ	CONFI_FECHA								
000090 3044                      	CPI		FLAG_STATE, 0x04						
000091 f1e9                      	BREQ	CONFI_ALARMA							
000092 3045                      	CPI		FLAG_STATE, 0x05   						
000093 f329                      	BREQ	OFFAA									
000094 cff3                      	RJMP	MAIN									
                                 /*******************LOOP***********************/		
                                 													
                                 													
                                 /********************Modos********************/		
                                 HORA:
                                 	//Verificar los datos para el multiplexeo HORAS
000095 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Encender la bandera de HORA
000096 ff66                      	SBRS	FLAGS_MP, 6
000097 2760                      	EOR		FLAGS_MP, R16
                                 
000098 e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Apagar la bandera de fecha
000099 fd67                      	SBRC	FLAGS_MP, 7
00009a 2760                      	EOR		FLAGS_MP, R16						
                                 										
                                 	//Apagar todas las leds de estado				
00009b 9a44                      	SBI		PORTC, 4								
00009c 9a45                      	SBI		PORTC, 5	
                                 
                                 	//Actualizar reloj							
00009d fd65                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
00009e 940e 015f                 	CALL	LOGICH	
                                 
                                 	//Actualizar fecha
0000a0 fd60                      	SBRC	FLAGS_MP, 0
0000a1 940e 0197                 	CALL	LOGICF
                                 
                                 	//Multiplexeo								
0000a3 940e 012e                 	CALL	MULTIPLEX								
0000a5 cfe2                      	RJMP	MAIN									
                                 													
                                 FECHA:		
                                 	//Verificar los datos para el multiplexeo FECHAS
0000a6 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Apagar la bandera de HORA
0000a7 fd66                      	SBRC	FLAGS_MP, 6
0000a8 2760                      	EOR		FLAGS_MP, R16
                                 
0000a9 e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Encender la bandera de fecha
0000aa ff67                      	SBRS	FLAGS_MP, 7
0000ab 2760                      	EOR		FLAGS_MP, R16
                                 											
                                 	//Apagar todas las leds de estado				
0000ac 9a44                      	SBI		PORTC, 4								
0000ad 9a45                      	SBI		PORTC, 5
                                 
                                 	//Actualizar CLK							
0000ae fd65                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
0000af 940e 015f                 	CALL	LOGICH		
                                 
                                 	//Mostrar fecha						
0000b1 fd60                      	SBRC	FLAGS_MP, 0								//Si FLAG OVFD >> SET actualizar fecha																																			
0000b2 940e 0197                 	CALL	LOGICF										
0000b4 940e 012e                 	CALL	MULTIPLEX								
0000b6 cfd1                      	RJMP	MAIN									
                                 													
                                 CONFI_HORA:	
                                 	//encender la led de la hora (AZUL)				
0000b7 9844                      	CBI		PORTC, 4								
0000b8 9845                      	CBI		PORTC, 5	
                                 
                                 	//Verificar los datos para el multiplexeo HORAS
0000b9 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Encender la bandera de HORA
0000ba ff66                      	SBRS	FLAGS_MP, 6
0000bb 2760                      	EOR		FLAGS_MP, R16
                                 
0000bc e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Apagar la bandera de fecha
0000bd fd67                      	SBRC	FLAGS_MP, 7
0000be 2760                      	EOR		FLAGS_MP, R16
                                 
                                 	//Unidades o decenas
                                 
                                 
                                 	//Incrementar o decrementar
0000bf fd61                      	SBRC	FLAGS_MP, 1								// Si Incrementar --> 1 incrementar
0000c0 940e 01e2                 	CALL	INCREMENTAR
0000c2 fd62                      	SBRC	FLAGS_MP, 2								//Si Decrementar --> 1 decrementar
0000c3 940e 01e3                 	CALL	DECREMENTAR
                                 														
0000c5 cfc2                      	RJMP	MAIN									
                                 													
                                 CONFI_FECHA:	
                                 	//Encender la led de la fecha (VERDE)			
0000c6 9a44                      	SBI		PORTC, 4								
0000c7 9845                      	CBI		PORTC, 5
                                 
                                 	//Verificar los datos para el multiplexeo FECHAS
0000c8 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	
                                 	//Apagar la bandera de HORA
0000c9 fd66                      	SBRC	FLAGS_MP, 6
0000ca 2760                      	EOR		FLAGS_MP, R16
0000cb e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	
                                 	//Encender la bandera de fecha
0000cc ff67                      	SBRS	FLAGS_MP, 7
0000cd 2760                      	EOR		FLAGS_MP, R16					
0000ce cfb9                      	RJMP	MAIN									
                                 													
                                 CONFI_ALARMA:
                                 	//Verificar los datos para el multiplexeo HORAS
0000cf e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	
                                 	//Encender la bandera de HORA
0000d0 ff66                      	SBRS	FLAGS_MP, 6
0000d1 2760                      	EOR		FLAGS_MP, R16
0000d2 e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	
                                 	//Apagar la bandera de fecha
0000d3 fd67                      	SBRC	FLAGS_MP, 7
0000d4 2760                      	EOR		FLAGS_MP, R16								
                                 	
                                 	//Encender la led de alarma (ROJA)				
0000d5 9a45                      	SBI		PORTC, 5								
0000d6 9844                      	CBI		PORTC, 4
                                 	
                                 	//Actualizar CLK							
0000d7 fd65                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
0000d8 940e 015f                 	CALL	LOGICH
                                 	
                                 	//Actualizar fecha
0000da fd60                      	SBRC	FLAGS_MP, 0								//Si FLAG OVFD >> SET actualizar fecha																																			
0000db 940e 0197                 	CALL	LOGICF					
                                 				
0000dd cfaa                      	RJMP	MAIN									
                                 																						
                                 													
                                 /*************Modos**************/					
                                 													
                                 /*************Configuraci?n TIMER1**********/		
                                 ISR_TIMER1:																			
0000de 930f                      	PUSH	R16										
0000df b70f                      	IN		R16, SREG								
0000e0 930f                      	PUSH	R16										
                                 	//Reiniciar el contador del timer				
0000e1 ef0f                      	LDI		R16, HIGH(T1VALUE)						
0000e2 9300 0085                 	STS		TCNT1H, R16								
0000e4 ef0a                      	LDI		R16, LOW(T1VALUE)						
0000e5 9300 0084                 	STS		TCNT1L, R16				
                                 	
                                 	//Activar bandera para incrementar unidades de tiempo
0000e7 e200                      	LDI		R16, 0x20								//LDI R16, (1<<CLK)
0000e8 2760                      	EOR		FLAGS_MP, R16	
                                 		
                                 	//Retorno	
0000e9 910f                      	POP		R16
0000ea bf0f                      	OUT		SREG, R16
0000eb 910f                      	POP		R16
0000ec 9518                      	RETI		
                                 /***************Configuraci?n TIMER1************/
                                 
                                 /***************Configuraci?n TIMER0************/
                                 
                                 ISR_TIMER0:
0000ed 930f                      	PUSH	R16 
0000ee b70f                      	IN		R16, SREG
0000ef 930f                      	PUSH	R16
0000f0 e000                      	LDI		R16, 0x00
0000f1 9300 006e                 	STS		TIMSK0, R16									//Deshabilitar las interrupciones del timer0
                                 
                                 	//Progra de antirevote
0000f3 b126                      	IN		SET_PB_N, PINC								//Releer el pinc
0000f4 1721                      	CP		SET_PB_N, SET_PB_A
0000f5 f079                      	BREQ	RETORN0
0000f6 2f12                      	MOV		SET_PB_A,SET_PB_N							//Actualizar el estado de los botones
                                 	//Revisar que boton se presiono
                                 	//Botones de configuracion.
0000f7 e002                      	LDI		R16, 0x02									//LDI	R16, (1<<Incrementar)
0000f8 ff20                      	SBRS	SET_PB_N, 0									//Si presiono el boton 0, el bit 0 esta en LOW
0000f9 2760                      	EOR		FLAGS_MP, R16								//encender la bandera de incremento
0000fa e004                      	LDI		R16, 0x04									//LDI	R16, (1<<Decrementar)
0000fb ff21                      	SBRS	SET_PB_N, 1									//Si presiono el boton 1, el bit 1 esta en LOW
0000fc 2760                      	EOR		FLAGS_MP, R16								//Encender la bandera de decremento
0000fd e008                      	LDI		R16, 0x08									//LDI	R16, (1<<UNIDEC) 
0000fe ff22                      	SBRS	SET_PB_N, 2									//Si presiono el boton 2, el bit 2 esta en LOW
0000ff 2760                      	EOR		FLAGS_MP, R16									//Encender la bandera de uni
                                 	//Boton de cambio de modo
000100 ff23                      	SBRS	SET_PB_N, 3
000101 9543                      	INC		FLAG_STATE
000102 3046                      	CPI		FLAG_STATE,0x06
000103 f409                      	BRNE	RETORN0
000104 e040                      	LDI		FLAG_STATE, 0x00
                                 
                                 RETORN0:
000105 910f                      	POP		R16
000106 bf0f                      	OUT		SREG, R16
000107 910f                      	POP		R16
000108 9518                      	RETI
                                 //*************Configuraci?n TIMER1**********
                                 
                                 //********Rutinas de interrupcion del pin C*******
                                 ISR_PCINT1:
                                 	//Guardar SREG y R16
000109 930f                      	PUSH	R16
00010a b70f                      	IN		R16, SREG
00010b 930f                      	PUSH	R16
                                 	//Progra de antirebote
00010c b126                      	IN		SET_PB_N, PINC								//Leer el puerto C
00010d 1721                      	CP		SET_PB_N, SET_PB_A				
00010e f029                      	BREQ	RETORNO	
                                 	//Activar las interrupciones del timer0
00010f e001                      	LDI		R16, (1<<TOIE0)
000110 9300 006e                 	STS		TIMSK0, R16									//Activar las interrupciones del timer0
000112 e604                      	LDI		R16, T0VALUE
000113 bd06                      	OUT		TCNT0, R16									//establecer el valor inicial a TCNT0 para interrumpir cada 10ms
                                 RETORNO:
000114 910f                      	POP		R16
000115 bf0f                      	OUT		SREG, R16
000116 910f                      	POP		R16
000117 9518                      	RETI
                                 //********Rutinas de interrupcion del pin C*******
                                 
                                 /***************Subrutinas***************/
                                 DELAY:
000118 b307                      	IN		R16, TIFR2
000119 ff00                      	SBRS	R16, TOV2									//Hasta que la bandera de overflow se active
00011a cffd                          RJMP    DELAY										//Se va a repetir el ciclo
00011b 9ab8                          SBI		TIFR2, TOV2									//Limpiar la bandera
00011c ee00                      	LDI		R16, T2VALUE
00011d 9300 00b2                     STS     TCNT2, R16									//Cargar el valor inicial 
00011f 9508                          RET
                                 
                                 /***************Mover los punteros***************/
                                 MOV_POINTER:
000120 e0f3                      	LDI		ZH, HIGH(TABLA<<1)				
000121 ece8                      	LDI		ZL, LOW(TABLA<<1)
000122 0fe5                      	ADD		ZL, CONTADOR								//Se incrementa la parte baja
000123 1df1                      	ADC		ZH, R1										//Se suma 0 y el carro de la parte baja	
000124 9134                      	LPM		DISPLAY, Z
000125 b93b                      	OUT		PORTD, DISPLAY 
000126 9508                      	RET
                                 
                                 MOV_POINTER2:
000127 e0f3                      	LDI		ZH, HIGH(TABLA2<<1)				
000128 ede2                      	LDI		ZL, LOW(TABLA2<<1)
000129 0fe5                      	ADD		ZL, CONTADOR								//Se incrementa la parte baja
00012a 1df1                      	ADC		ZH, R1										//Se suma 0 y el carro de la parte baja	
00012b 9134                      	LPM		DISPLAY, Z
00012c b93b                      	OUT		PORTD, DISPLAY 
00012d 9508                      	RET
                                 /***************Mover los punteros***************/
                                 
                                 /***************Multiplexeo para fechas***************/
                                 MULTIPLEX:
                                 	//Unidades de minutos/MES
00012e fd66                      	SBRC	FLAGS_MP, 6								// HORA --> 1 usar unidades de minuto
00012f 9150 0100                 	LDS		CONTADOR, UMIN
000131 fd67                      	SBRC	FLAGS_MP, 7								// FECHA --> 1 usar unidades mes
000132 9150 0106                 	LDS		CONTADOR, UMES
000134 940e 0120                 	CALL	MOV_POINTER
000136 9a2b                      	SBI		PORTB, 3
000137 940e 0118                 	CALL	DELAY
000139 982b                      	CBI		PORTB, 3
                                 
                                 	//Decenas de minutos/MES
00013a fd66                      	SBRC	FLAGS_MP, 6								// HORA --> 1 usar decenas de minuto
00013b 9150 0101                 	LDS		CONTADOR, DMIN
00013d fd67                      	SBRC	FLAGS_MP, 7								// FECHA --> 1 usar decenas mes
00013e 9150 0107                 	LDS		CONTADOR, DMES
000140 940e 0127                 	CALL	MOV_POINTER2
000142 9a2a                      	SBI		PORTB, 2
000143 940e 0118                 	CALL	DELAY
000145 982a                      	CBI		PORTB, 2
                                 
                                 	//Unidades de horas/dias
000146 fd66                      	SBRC	FLAGS_MP, 6								// HORA --> 1 usar unidades de horas
000147 9150 0102                 	LDS		CONTADOR, UHOR
000149 fd67                      	SBRC	FLAGS_MP, 7								// FECHA --> 1 usar Unidades de dias
00014a 9150 0104                 	LDS		CONTADOR, UDIAS
00014c 940e 0120                 	CALL	MOV_POINTER
00014e 9a29                      	SBI		PORTB, 1
00014f 940e 0118                 	CALL	DELAY
000151 9829                      	CBI		PORTB, 1
                                 
                                 	//Decenas de horas/dias
000152 fd66                      	SBRC	FLAGS_MP, 6								// HORA --> 1 usar decenas de hpras
000153 9150 0103                 	LDS		CONTADOR, DHOR
000155 fd67                      	SBRC	FLAGS_MP, 7								// FECHA --> 1 usar decenas dias
000156 9150 0105                 	LDS		CONTADOR, DDIAS
000158 940e 0120                 	CALL	MOV_POINTER
00015a 9a28                      	SBI		PORTB, 0
00015b 940e 0118                 	CALL	DELAY
00015d 9828                      	CBI		PORTB, 0
00015e 9508                      	RET
                                 /***************Multiplexeo para fechas**********************/
                                 
                                 /***************Logica de CLK**********************/
                                 LOGICH:	
                                 	//Limpiar bandera de clock
00015f e200                      	LDI		R16, 0x20								//LDI	R16, (1<<CLK)
000160 2760                      	EOR		FLAGS_MP, R16
                                 													
                                 	//incrementar el contador de unidades			
000161 9150 0100                 	LDS		CONTADOR, UMIN							//Pasar las UMIN al contador
000163 9553                      	INC		CONTADOR								//Incrementar contador
000164 9350 0100                 	STS		UMIN, CONTADOR							//Actualizar el valor de UMIN
                                 
                                 	//Overflow en unidades de minuto (10 minutos)
000166 305a                      	CPI		CONTADOR, 10							//ovf
000167 f571                      	BRNE	RETORN1
                                 
                                 	//Reiniciar el contador de Unidades de minutos							
000168 e050                      	LDI		CONTADOR, 0x00
000169 9350 0100                 	STS		UMIN, CONTADOR
                                 
                                 	//Incrementar el contador de decenas de minutos
00016b 9150 0101                 	LDS		CONTADOR, DMIN
00016d 9553                      	INC		CONTADOR
00016e 9350 0101                 	STS		DMIN, CONTADOR
                                 
                                 	//Overflow en decenas de minuto
000170 3056                      	CPI		CONTADOR, 6 
000171 f521                      	BRNE	RETORN1
                                 
                                 	//Reiniciar el contador de decenas de minutos (60)
000172 e050                      	LDI		CONTADOR, 0x00
000173 9350 0101                 	STS		DMIN, CONTADOR
                                 
                                 	//Incrementar el contador de unidades de hora
000175 9150 0102                 	LDS		CONTADOR, UHOR
000177 9553                      	INC		CONTADOR
000178 9350 0102                 	STS		UHOR, CONTADOR
                                 
                                 	//El overflow de las unidades de hora dependen de las decenas de hora
                                 	// si decenas= 1 | 0 el overflow >>> es en 9
                                 	// si decenas=2  el overflow >>> es en 4
00017a 9150 0103                 	LDS		CONTADOR, DHOR
00017c 3052                      	CPI		CONTADOR, 2
00017d f069                      	BREQ	OVERF_2	
                                 
                                 	//Overflow de unidades de hora para decenas 0-1
00017e 9150 0102                 	LDS		CONTADOR, UHOR								//Se vuelve a cargar las unidades para comparar
000180 305a                      	CPI		CONTADOR, 10
000181 f4a1                      	BRNE	RETORN1
000182 e050                      	LDI		CONTADOR, 0x00								//reiniciar el contador de unidades
000183 9350 0102                 	STS		UHOR, CONTADOR
                                 
                                 	//Incrementar el contador de decenas de horas
000185 9150 0103                 	LDS		CONTADOR, DHOR
000187 9553                      	INC		CONTADOR
000188 9350 0103                 	STS		DHOR, CONTADOR
00018a c00b                      	RJMP	RETORN1
                                 
                                 //OVF de unidades para decenas de 2
                                 OVERF_2:
00018b 9150 0102                 	LDS		CONTADOR, UHOR								//se cargan las unidades para comparar
00018d 3054                      	CPI		CONTADOR, 4									//Esta vez el limite es 4
00018e f439                      	BRNE	RETORN1
                                 
                                 	//Reiniciar los contadores de unidades y decenas de hora
00018f e050                      	LDI		CONTADOR, 0x00								//reiniciar contadores de unidades y decenas de horas
000190 9350 0102                 	STS		UHOR, CONTADOR
000192 9350 0103                 	STS		DHOR, CONTADOR
                                 
                                 	//Encender bandera que incrementa DIAS
000194 e001                      	LDI		R16, 0x01									//LDI	R16, (1<<OVFD)
000195 2760                      	EOR		FLAGS_MP, R16								
                                 RETORN1:
000196 9508                      	RET
                                 /***************Logica de CLK**********************/
                                 
                                 /***************Logica para ovf de modo fecha***************/
                                 LOGICF:
                                 	//Resetear la bandera CLK
000197 e001                      	LDI		R16, 0x01									//LDI	R16, (1<<OVFD)
000198 2760                      	EOR		FLAGS_MP, R16
                                 
                                 	//Ver que la logica a usar dependende si estamos antes de agosto o despues
000199 9100 0106                 	LDS		R16, UMES
00019b 3008                      	CPI		R16, 8										//Si es igual a 7 ir LOVF2
00019c f411                      	BRNE	LOVF1										//mientra no sea igual a 7 ir LOVF1
                                 LOVF2:
                                 	/*De Agosto (0x07) a diciembre (0x0B) los meses de 31 dias terminan en 0
                                 	Los de 30 terminan en 1*/
00019d e19f                      	LDI		R25, 31										//Se cambia la lgica
00019e e2a0                      	LDI		R26, 32
                                 LOVF1:
                                 	//De enero (0x01) a Julio (0x07) los meses de 31 dias terminan en 1
                                 	//Los de 30 terminan en 0 excepto febrero.
00019f fd00                      	SBRC	R16, 0										//Revisar si el mes termina en 0 o en 1
0001a0 2f79                      	MOV		LIMIT_OVF, R25								// 31
0001a1 ff00                      	SBRS	R16, 0
0001a2 2f7a                      	MOV		LIMIT_OVF, R26								// 30
0001a3 3002                      	CPI		R16, 2										//Mientras no sea febrero usar 30 o 31 como limite
0001a4 f409                      	BRNE	INCREMENTAR_FECHA
0001a5 e17d                      	LDI		LIMIT_OVF, 29								// 1C 0001 1100
                                 
                                 	//Incrementar dias
                                 INCREMENTAR_FECHA:										
0001a6 9583                      	INC		DIAS										//Incrementar dias
0001a7 1787                      	CP		DIAS, LIMIT_OVF								//Comparar con el limite para el ovf
0001a8 f081                      	BREQ	RESET_UD										//Si es distinto al limite saltar
                                 
                                 
                                 INC_UD:
                                 	//Incrementar unidades de dias
0001a9 9100 0104                 	LDS		R16, UDIAS			
0001ab 9503                      	INC		R16											//Incrementar las unidades de dias
0001ac 9300 0104                 	STS		UDIAS, R16
0001ae 300a                      	CPI		R16, 10										//Si es distinto a 10 saltar
0001af f589                      	BRNE	RETORNF		
                                 									
                                 	//Se ejecuta unicamente cuando hay OVF en unidades de dias
                                 	//Reiniciar las unidades e incrementar las decenas
0001b0 e000                      	LDI		R16, 0x00									//Reiniciar contador de unidades dias
0001b1 9300 0104                 	STS		UDIAS, R16									//Guardar el contador de unidades dias
                                 
                                 	//Incrementar decenas de dias
0001b3 9100 0105                 	LDS		R16, DDIAS
0001b5 9503                      	INC		R16									
0001b6 9300 0105                 	STS		DDIAS, R16	
0001b8 c028                      	RJMP	RETORNF
                                 	
                                 RESET_UD:
                                 	//Reiniciar los dias, unidades y decenas de dias
0001b9 e088                      	LDI		DIAS, 8
0001ba 9380 0104                 	STS		UDIAS, DIAS
0001bc e082                      	LDI		DIAS, 2
0001bd 9380 0105                 	STS		DDIAS, DIAS
0001bf e18c                      	LDI		DIAS, 28
                                 	
                                 	//Incrementar mes, unidades y decenas de mes
0001c0 9100 0107                 	LDS		R16, DMES
0001c2 3001                      	CPI		R16, 1										//Si es igual a 1
0001c3 f471                      	BRNE	OVFUM										// No salta
                                 
                                 	//Incrementar unidades de mes cuando decenas es 1
0001c4 9100 0106                 	LDS		R16, UMES
0001c6 9503                      	INC		R16
0001c7 9300 0106                 	STS		UMES, R16
0001c9 3003                      	CPI		R16, 3										//El overflow ocurre en 2
0001ca f4b1                      	BRNE	RETORNF
                                 
                                 	//Aca pasaron todos lo meses del ao.
                                 	//Resetear unidades y decenas de mes
0001cb e000                      	LDI		R16, 0x00
0001cc 9300 0106                 	STS		UMES, R16
0001ce 9300 0107                 	STS		DMES, R16
                                 
                                 	//Se reestablece la logica a la inicial
0001d0 e290                      	LDI		R25, 32
0001d1 e1af                      	LDI		R26, 31	
                                 OVFUM:
                                 	//Incrementar unidades de mes cuando decenas es 0
0001d2 9100 0106                 	LDS		R16, UMES
0001d4 9503                      	INC		R16
0001d5 9300 0106                 	STS		UMES, R16
0001d7 300a                      	CPI		R16, 10
0001d8 f441                      	BRNE	RETORNF										//Mientras no se igual a 10 salta
                                 	
                                 	//Resetear unidades y aumentar decenas de mes
0001d9 e000                      	LDI		R16, 0x00
0001da 9300 0106                 	STS		UMES, R16
0001dc 9100 0107                 	LDS		R16, DMES
0001de 9503                      	INC		R16
0001df 9300 0107                 	STS		DMES, R16							
                                 RETORNF:
0001e1 9508                      	RET
                                 /***************Logica para ovf de modo fecha***************/
                                 
                                 /***************Logica para incrementar***************/
                                 INCREMENTAR:
0001e2 9508                      	RET
                                 
                                 DECREMENTAR:
0001e3 9508                      	RET
                                 
                                 /***************Logica para incrementar***************/
                                 
                                 
                                 //********Subrutinas**********
                                 
                                 // Tabla de conversion hexadecimal a 7 segmentos
                                 TABLA:
0001e4 81f3
0001e5 e9ea
0001e6 7999
0001e7 c17b
0001e8 f9fb                          .DB 0xF3, 0x81, 0xEA, 0xE9, 0x99, 0x79, 0x7B, 0xC1, 0xFB, 0xF9
                                 
                                 TABLA2:
0001e9 81f3
0001ea e5e6


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   3 r0 :   0 r1 :   2 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 153 r17:   4 r18:  10 r19:   7 r20:  10 
r21:  40 r22:  50 r23:   5 r24:   8 r25:   4 r26:   4 r27:   0 r28:   0 
r29:   0 r30:   5 r31:   5 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :   2 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  10 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  11 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  20 cbi   :   8 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  18 cpse  :   0 dec   :   0 eor   :  19 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   6 inc   :  11 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  79 lds   :  23 lpm   :   6 lsl   :   0 
lsr   :   0 mov   :   3 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  16 pop   :   6 
push  :   6 rcall :   0 ret   :   8 reti  :   3 rjmp  :  15 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  13 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  25 sbrs  :  12 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  44 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 27 out of 113 (23.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003d8    910     16    926   32768   2.8%
[.dseg] 0x000100 0x000108      0      8      8    2048   0.4%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
