Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7f633c8b78bb47e0b5d95f6d2fa0994d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_codec_i2c_v1_0_S00_AXI_behav xil_defaultlib.audio_codec_i2c_v1_0_S00_AXI xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clockDivider(divider=250)
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.audio_codec_i2c_v1_0_S00_AXI
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_codec_i2c_v1_0_S00_AXI_behav
