# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT

"""Implicit-GEMM backward-weight convolution (wgrad) kernel instance.

Computes the weight gradient of a 2-D (or 3-D) convolution:

    dW[k, y, x, c] = sum_{n, ho, wo} dY[n, ho, wo, k] * X[n, hi, wi, c]
    where  hi = ho*sH - pH + y*dH,  wi = wo*sW - pW + x*dW

This is an implicit-GEMM of shape:

    M     = K             (output-channel / weight row dimension)
    N_wg  = Y*X*C         (weight column dimension — filter spatial × input channel)
    K_wg  = N*Ho*Wo       (reduction dimension — over output spatial positions)

So:
    A operand: dY (output gradient), layout NHWK  →  GEMM A: (K_wg, M)ᵀ = (N*Ho*Wo, K)
    B operand: X  (input activations), layout NHWC →  GEMM B: (K_wg, N_wg) = (N*Ho*Wo, Y*X*C)
    D operand: dW (weight gradient),   layout KYXC →  GEMM D: (M, N_wg)   = (K, Y*X*C)

The B descriptor reuses :func:`make_a_descriptor` from
:mod:`._conv_implicit_gemm_common`: the convolution address map for the input
tensor X is exactly the same as in the forward pass, with ``k_wg`` playing the
role of the K tile column (it unpacks via the same ``unmerge('k' → y,x,c)``
chain).  The A descriptor (dY) is a simple NHWK naive tensor unmerged over the
``k_wg`` reduction axis.

Authoring style (what the kernel writer types)::

    spec = WgradConvSpec(
        problem=ConvProblem(N=8, Hi=56, Wi=56, C=64, K=64, Y=3, X=3,
                            sH=1, sW=1, pH=1, pW=1, dH=1, dW=1),
        tile_m=64, tile_n=64, tile_k=64,
        warp_m=2, warp_n=2,
        warp_tile_m=32, warp_tile_n=32, warp_tile_k=16,
    )
    kernel = build_implicit_gemm_conv_wgrad(spec)

GEMM dimension mapping
----------------------
Forward::

    GEMM-M   = N*Ho*Wo      (output spatial positions)
    GEMM-N   = K            (output channels)
    GEMM-K   = Y*X*C        (filter × input channel)

Wgrad::

    GEMM-M   = K            (output channels, weight rows)
    GEMM-N   = Y*X*C        (filter spatial × input channel, weight cols)
    GEMM-K   = N*Ho*Wo      (output spatial positions, reduction)

Pipeline and epilogue options match the forward builder; see
:class:`WgradConvSpec` for the field descriptions.

Split-K
-------
Wgrad is reduction-heavy: K_wg = N*Ho*Wo can be orders of magnitude larger
than the M*N tile area (e.g. K_wg = 25,088 vs M*N = 64*576 for the bake-off
shape).  When the M×N grid is too small to saturate the device, split-K
partitions K_wg into ``split_k`` equal slices along the Z grid dimension and
atomic-adds each CTA's partial f32 accumulator directly into ``dW`` via
``global_atomic_add``.

Supported output dtypes for split-K:
  - ``fp32``: scalar ``global_atomic_add`` (f32 atomicrmw fadd, gfx940+).
  - ``bf16``: packed ``global_atomic_add_pk_bf16`` (<2 x bfloat>, gfx940+).
  - ``fp16``: packed ``global_atomic_add_pk_f16`` (<2 x half>, gfx940+).

The ``dW`` pointer type and the kernel ABI are identical between
split_k=1 and split_k>1 — no extra parameters.

Caller contract (``split_k > 1``):
  1. **Zero-initialise the ``dW`` buffer before every launch.**  The kernel only
     issues atomic-adds, never a direct store, so any non-zero initial content
     accumulates into the result.  Forgetting this step produces silently wrong
     gradients with no runtime error.
  2. Launch with grid ``(ceil(wg_N/tile_n), ceil(wg_M/tile_m), split_k)``.

When ``split_k == 1`` the kernel writes ``dW`` normally (no atomics).
"""

from __future__ import annotations

from dataclasses import dataclass, field, replace as dc_replace
from typing import Dict, List, Optional, Sequence, Tuple

from rocke.core.ir import (
    BF16,
    F16,
    F32,
    IRBuilder,
    KernelDef,
    PtrType,
    Type,
    Value,
)
from rocke.helpers.atoms import MfmaAtom, mfma_atom
from rocke.helpers.epilogues import CShuffleEpilogue, DirectEpilogue
from rocke.helpers.geometry import WarpGrid
from rocke.helpers.layouts import ConvKOuterFragmentReader, LdsLayout
from rocke.helpers.loads import AsyncTileLoader, CoalescedTileLoader
from rocke.helpers.mfma_gemm_inner import decode_mfma_lanes
from rocke.helpers.pipeline import SoftwarePipeline
from rocke.helpers.schedule import SchedulePolicy
from rocke.helpers.spec import kernel_name_join
from rocke.helpers.tensor_view import make_buffer_resource
from rocke.helpers.transforms import (
    TensorDescriptor,
    DynamicTensorDescriptor,
    pad,
    unmerge_magic,
)
from kernels.common.conv_abi import conv_arg_names
from kernels.common._conv_implicit_gemm_common import (
    ConvAccumulatorEpilogue,
    ConvDataSpec,
    ConvProblem,
    _apply_accumulator_epilogue,
    _emit_frag_smem_load,
    _emit_mfma,
    _emit_smem_load,
    _ir_dtype,
    emit_param_block,
    make_a_descriptor,
    make_a_descriptor_dynamic,
    make_b_descriptor_dynamic,
    spatial_unmerge_dynamic,
)


# ---------------------------------------------------------------------
# Wgrad-specific GEMM dimension helpers
# ---------------------------------------------------------------------


def _wg_M(p: ConvProblem) -> int:
    """Wgrad GEMM-M: output channels (per group)."""
    return p.kpg


def _wg_N(p: ConvProblem) -> int:
    """Wgrad GEMM-N: filter spatial × input channels (per group)."""
    z = p.Z if p.is_3d else 1
    return z * p.Y * p.X * p.cpg


def _wg_K(p: ConvProblem) -> int:
    """Wgrad GEMM-K (reduction): output spatial positions."""
    base = p.N * p.Ho * p.Wo
    return base * p.Do if p.is_3d else base


def wgrad_atomic_store_vec(
    p: ConvProblem, dtype_d: str, vector_size_c: Optional[int] = None
) -> int:
    """The dW store-vector width the packed-atomic cshuffle epilogue will use.

    Mirrors the width computation in
    :func:`_emit_wgrad_split_k_cshuffle_epilogue` so callers can see the number
    the emitter will pick without building the kernel.
    """
    if vector_size_c is not None:
        return vector_size_c
    grouped = p.groups > 1
    _vc_C = p.cpg if grouped else p.C
    _vc_K = p.kpg if grouped else p.K
    # split_k=1 semantics: the cshuffle atomic path is not contraindicated by a
    # wide store_vec, so it asks for the widest that divides the channel dim.
    _, __, vec_c = WgradConvSpec.default_vector_sizes(_vc_C, _vc_K, dtype_d, split_k=1)
    return vec_c


def wgrad_atomic_epilogue_available(
    p: ConvProblem, dtype_d: str, vector_size_c: Optional[int] = None
) -> Tuple[bool, str]:
    """Can split-K reach this problem through the *packed atomic* epilogue?

    The single source of truth for that question, shared by
    :meth:`WgradConvSpec.validate`, :func:`is_valid_wgrad_spec` and the
    dispatcher's split-K resolution. Three copies of this rule is how the
    dispatcher came to hand the builder a spec the builder then rejected.

    A 16-bit dW is written with ``global_atomic_pk_add_bf16``/``_f16``, which
    stores a ``<2 x dtype>`` pair at a flat ``m * wg_N + n`` element index with
    ``n`` rounded down to even. That needs both:

    * an even dW row length ``wg_N = Z*Y*X*(C/groups)`` -- otherwise the pair is
      not dword-aligned; and
    * an even store-vector width -- the epilogue emits ``sv/2`` pairs per
      thread, so ``sv == 1`` (which is what a depthwise ``cpg == 1`` yields)
      produces no pair at all.

    gfx9 has no scalar 16-bit atomic add to fall back on, so when this returns
    False the only ways to keep ``split_k > 1`` are the two-stage f32-workspace
    path or an fp32 dW. An fp32 dW uses a scalar ``atomicrmw fadd f32`` and is
    unconditionally fine.
    """
    if dtype_d not in ("bf16", "fp16"):
        return True, "ok"
    wgN = _wg_N(p)
    sv = wgrad_atomic_store_vec(p, dtype_d, vector_size_c)
    if wgN % 2 != 0 or sv % 2 != 0:
        return False, (
            f"split_k atomic with dtype_d={dtype_d!r} requires an even dW row "
            f"length wg_N=Z*Y*X*(C/groups) and an even store-vector width (packed "
            f"<2 x dtype> atomic pairs are dword-aligned only on an even row, and "
            f"sv=1 leaves no partner); got wg_N={wgN}, store_vec={sv} "
            f"(Z={p.Z if p.is_3d else 1}, Y={p.Y}, X={p.X}, cpg={p.cpg}). Use "
            f"two_stage=True to reach split-K via the f32 scratch path, whose "
            f"scalar atomicrmw fadd f32 has no such alignment constraint."
        )
    return True, "ok"


# ---------------------------------------------------------------------
# Descriptors
# ---------------------------------------------------------------------


def make_dy_descriptor(p: ConvProblem, dtype: str = "fp16") -> TensorDescriptor:
    """Build the (k_wg, m_wg) -> N[D]HWK offset descriptor for dY (output gradient).

    dY is stored in NHWK layout.  In the wgrad GEMM:
      - the M dimension indexes output channels  ``k_out ∈ [0, K)``
      - the K_wg reduction dimension indexes output positions  ``m_fwd ∈ [0, N*Ho*Wo)``

    The descriptor unpacks ``k_wg = m_fwd`` back into ``(n, ho, wo)`` (or
    ``(n, do, ho, wo)`` for 3-D) via :func:`~._conv_implicit_gemm_common.unmerge_magic`
    so each thread can compute its NHWK byte offset directly.

    2-D::

        naive(NHWK):         (n, ho, wo, k_out)
        unmerge('k_wg' → n, ho, wo)   →  user-facing: (k_wg, k_out=m_wg)

    3-D::

        naive(NDHWK):        (n, do, ho, wo, k_out)
        unmerge('k_wg' → n, do, ho, wo)  →  user-facing: (k_wg, k_out=m_wg)
    """
    if p.is_3d:
        return TensorDescriptor.naive(
            "dY_ndhwk",
            lengths=[p.N, p.Do, p.Ho, p.Wo, p.K],
            dtype=_ir_dtype(dtype),
            coord_names=["n", "do", "ho", "wo", "k_out"],
        ).transform(
            unmerge_magic(
                "k_wg", into=["n", "do", "ho", "wo"], dims=[p.N, p.Do, p.Ho, p.Wo]
            )
        )
    return TensorDescriptor.naive(
        "dY_nhwk",
        lengths=[p.N, p.Ho, p.Wo, p.K],
        dtype=_ir_dtype(dtype),
        coord_names=["n", "ho", "wo", "k_out"],
    ).transform(unmerge_magic("k_wg", into=["n", "ho", "wo"], dims=[p.N, p.Ho, p.Wo]))


def make_x_wgrad_descriptor(p: ConvProblem, dtype: str = "fp16") -> TensorDescriptor:
    """Build the (k_wg, n_wg) -> N[D]HWC offset descriptor for X (input activations).

    In the wgrad GEMM, X is the B operand:
      - the K_wg reduction dimension indexes output positions ``k_wg = m_fwd``
      - the N_wg dimension indexes filter+channel positions ``n_wg ∈ [0, Y*X*C)``

    The descriptor is the same coordinate-transform DAG as the forward A
    descriptor (see :func:`~._conv_implicit_gemm_common.make_a_descriptor`),
    with the ``k_wg`` role replacing ``m`` and ``n_wg`` replacing ``k``.
    Reusing ``make_a_descriptor`` with ``decompose_m=True`` gives exactly this:
    it maps ``(m=k_wg, k=n_wg)`` → NHWC offset with the convolution embed +
    boundary-check pad chain.
    """
    return make_a_descriptor(p, decompose_m=True, dtype=dtype)


def make_dw_descriptor(p: ConvProblem, dtype: str = "fp16") -> TensorDescriptor:
    """Build the (m_wg, n_wg) -> K[Z]YXC offset descriptor for dW (weight gradient).

    dW is stored in KYXC (2-D) or KZYXC (3-D) layout:
      - m_wg indexes output channels ``k_out ∈ [0, K)``
      - n_wg indexes filter+channel positions ``∈ [0, Y*X*C)``

    This mirrors :func:`~.conv_implicit_gemm.make_b_descriptor` from the
    forward pass — the weight tensor has the same layout for both reading
    (forward B) and writing (wgrad D).

    2-D::

        naive(KYXC):          (k_out, y, x, c)
        unmerge('n_wg' → y, x, c)   →  user-facing: (k_out=m_wg, n_wg)
        pad('y'), pad('x')           →  partial-tile boundary guard

    3-D::

        naive(KZYXC):         (k_out, z, y, x, c)
        unmerge('n_wg' → z, y, x, c)
        pad('z'), pad('y'), pad('x')
    """
    # Grouped (groups>1): the weight-gradient tensor is PACKED per group —
    # dW is [K, [Z,] Y, X, cpg] (PyTorch grouped weight [K, C/groups, kH, kW]),
    # NOT dense over the full C.  The output channel ``k_out`` (∈ [0, K)) already
    # encodes the group (g = k_out // kpg); the caller passes the group-absolute
    # ``k_out = group*kpg + k_out_in_group``.  The n_wg reduction spans only
    # ``Y*X*cpg``, so the C dim is simply ``cpg`` and there is no group→c embed
    # (the group's channel slab is the whole packed C dim of this tensor).
    cdim = p.cpg if p.groups > 1 else p.C
    if p.is_3d:
        return TensorDescriptor.naive(
            "dW_kzyxc",
            lengths=[p.K, p.Z, p.Y, p.X, cdim],
            dtype=_ir_dtype(dtype),
            coord_names=["k_out", "z", "y", "x", "c"],
        ).transform(
            unmerge_magic(
                "n_wg", into=["z", "y", "x", "c"], dims=[p.Z, p.Y, p.X, cdim]
            ),
            pad("z", lo=0, hi=p.Z),
            pad("y", lo=0, hi=p.Y),
            pad("x", lo=0, hi=p.X),
        )
    return TensorDescriptor.naive(
        "dW_kyxc",
        lengths=[p.K, p.Y, p.X, cdim],
        dtype=_ir_dtype(dtype),
        coord_names=["k_out", "y", "x", "c"],
    ).transform(
        unmerge_magic("n_wg", into=["y", "x", "c"], dims=[p.Y, p.X, cdim]),
        pad("y", lo=0, hi=p.Y),
        pad("x", lo=0, hi=p.X),
    )


# -----------------------------------------------------------------------
# Dynamic (AOT) descriptor builders for wgrad
# -----------------------------------------------------------------------


def make_dy_descriptor_dynamic(
    b: IRBuilder, params: Dict[str, Value], *, is_3d: bool = False
):
    """AOT counterpart of :func:`make_dy_descriptor`: ``(k_wg, k_out) -> N[D]HWK``.

    ``k_wg`` is the wgrad reduction index over output positions, so it
    decomposes exactly like the forward ``m``. The group (when grouped) rides
    in the stride-1 ``k_out`` coord that the caller supplies, so the descriptor
    itself is group-agnostic.
    """
    if is_3d:
        coord_names = ["n", "do", "ho", "wo", "k_out"]
        strides = [
            params["p_dY_stride_n"],
            params["p_dY_stride_do"],
            params["p_dY_stride_ho"],
            params["p_dY_stride_wo"],
            b.const_i32(1),
        ]
        name = "dY_ndhwk"
    else:
        coord_names = ["n", "ho", "wo", "k_out"]
        strides = [
            params["p_dY_stride_n"],
            params["p_dY_stride_ho"],
            params["p_dY_stride_wo"],
            b.const_i32(1),
        ]
        name = "dY_nhwk"
    return DynamicTensorDescriptor.create(
        name, coord_names=coord_names, strides=strides
    ).transform(spatial_unmerge_dynamic(params, upper="k_wg", prefix="k_", is_3d=is_3d))


def make_x_wgrad_descriptor_dynamic(
    b: IRBuilder,
    params: Dict[str, Value],
    *,
    is_3d: bool = False,
    grouped: bool = False,
):
    """AOT counterpart of :func:`make_x_wgrad_descriptor`: ``(k_wg, n_wg) -> N[D]HWC``.

    Structurally identical to the forward A descriptor -- which is why the
    static version simply reuses ``make_a_descriptor`` -- so the upper coord
    names stay ``m`` (output position) and ``k`` (filter+channel), matching
    what the load closures pass. Only the magic-pair family and the stride
    names differ, because wgrad numbers those axes ``k_wg`` / ``n_wg``.
    """
    return make_a_descriptor_dynamic(
        b,
        params,
        is_3d=is_3d,
        grouped=grouped,
        spatial_prefix="k_",
        channel_prefix="n_",
        stride_prefix="p_X_stride_",
        name="X_ndhwc" if is_3d else "X_nhwc",
    )


def make_dw_descriptor_dynamic(
    b: IRBuilder, params: Dict[str, Value], *, is_3d: bool = False
):
    """AOT counterpart of :func:`make_dw_descriptor`: ``(k_out, n_wg) -> K[Z]YXC``."""
    return make_b_descriptor_dynamic(
        b,
        params,
        is_3d=is_3d,
        channel_upper="n_wg",
        channel_prefix="n_",
        stride_prefix="p_dW_stride_",
        name="dW_kzyxc" if is_3d else "dW_kyxc",
    )


# ---------------------------------------------------------------------
# Spec
# ---------------------------------------------------------------------

# Default scratch replica count for the two-stage path. See the ``ws_replicas``
# field docs on :class:`WgradConvSpec` for why more than one slab is needed.
_DEFAULT_WS_REPLICAS = 8


@dataclass(frozen=True)
class WgradConvSpec:
    """One concrete implicit-GEMM backward-weight convolution configuration.

    GEMM orientation:
      M     = K             (output channels — weight rows)
      N_wg  = Y*X*C         (filter spatial × input channel — weight cols)
      K_wg  = N*Ho*Wo       (output positions — reduction)

    Pipeline, epilogue, and async-DMA options are the same as
    :class:`~.conv_implicit_gemm.ImplicitGemmConvSpec`.  Grouped convolution
    (``groups > 1``) is supported via grid-per-group (the group index rides on
    block_id_z) and is orthogonal to the epilogue and split-K: every epilogue
    (direct, cshuffle, wmma-direct, and the split-K atomic path) threads the
    per-group ``k_out += group*kpg`` fold.  Only grouped pointwise (1x1) wgrad
    remains a follow-on.
    """

    problem: ConvProblem
    name: str = "conv_igemm_wgrad"
    data: ConvDataSpec = field(default_factory=ConvDataSpec)

    tile_m: int = 64
    tile_n: int = 64
    tile_k: int = 64

    warp_m: int = 2
    warp_n: int = 2

    warp_tile_m: int = 32
    warp_tile_n: int = 32
    warp_tile_k: int = 16

    wave_size: int = 64

    pipeline: str = "mem"
    epilogue: str = "default"
    async_dma: bool = False
    unroll_k: bool = False
    lds_k_pad: Optional[int] = None

    vector_size_a: Optional[int] = None
    vector_size_b: Optional[int] = None
    vector_size_c: Optional[int] = None

    lds_layout: Optional[LdsLayout] = None

    # Store the A/B tiles K-outer -- ``LDS[k][m]`` / ``LDS[k][n]`` -- instead of
    # the default M-outer ``LDS[m][k]``, and feed the MFMA with gfx950
    # ``ds_read_b64_tr_b16`` transpose reads.
    #
    # Why: wgrad's stride-1 global axis is the GEMM *free* axis (k_out for dY,
    # inner C for X), never the reduction axis K_wg. The M-outer tile therefore
    # forces a transpose *on store*: one ``ds_write_b16`` per element, 32 of them
    # per K-step per wave, and -- because the M-outer row stride is a multiple of
    # the 32-dword bank period -- every one of them bank-conflicts. The forward
    # conv runs the identical machinery with no bank conflicts at all, because
    # its reduction axis is stride-1 in global and it needs no transpose.
    #
    # K-outer removes the transpose from the store side entirely: the 8 elements
    # a thread loads along the free axis are LDS-contiguous, so one
    # ``ds_write_b128`` replaces eight ``ds_write_b16``. The transpose then
    # happens for free inside the read instruction: the store side becomes a few
    # wide vector writes with no cross-lane permutes, and the transpose cost
    # moves into the ds_read_b64_tr_b16 operand fetch.
    #
    # Default False: the flag is strictly additive, so every existing config
    # emits byte-identical IR.
    lds_k_outer: bool = False

    # Number of conv groups a single workgroup computes ("Gm"; CK calls it
    # NumGroupsToMerge). 1 is grid-per-group, the historical behaviour.
    #
    # A depthwise group has cpg == kpg == 1, so its per-group GEMM is
    # 1 x (Y*X) x (N*Ho*Wo) and its operands are single channels of an NHWC
    # tensor: consecutive K-steps are C elements apart, the free axis is one
    # element wide, and every load degenerates to a scalar. Merging Gm adjacent
    # groups into one workgroup makes the free axis a run of Gm consecutive
    # channels -- contiguous in NHWC -- so the same work is issued as vector
    # loads and one (n, ho, wo) address decode is amortised over Gm channels
    # instead of repeated per channel.
    #
    # The merged tile computes a Gm x Gm block of group pairs, of which only the
    # diagonal is wanted; the epilogue masks the rest (see
    # ``_emit_wgrad_workspace_store_epilogue``). CK gets the same effect with an
    # xor onto a padded descriptor dim, which costs an extra magic-division scan
    # here and buys nothing, since these epilogues already guard the store with
    # a predicate an extra term can fold into.
    #
    # Default 1: strictly additive, so every existing config emits
    # byte-identical IR and keeps its kernel name.
    group_merge: int = 1

    chiplet_swizzle: bool = False
    chiplet_wgm: int = 8
    chiplet_num_xcds: int = 8
    chiplet_chunk_size: int = 64

    waves_per_eu: Optional[int] = None
    acc_epilogue: ConvAccumulatorEpilogue = field(
        default_factory=ConvAccumulatorEpilogue
    )
    # Split-K: partition K_wg into slices along block_id_z.
    # -1 = auto (resolved by build_implicit_gemm_conv_wgrad via the CK formula).
    #  1 = disabled (default, normal store).
    # >1 = the split-K kernel: partial sums are atomic-added into a caller-zeroed
    #      dW (or, with two_stage, into the f32 scratch). The degree itself is
    #      never compiled in -- it is a launch parameter (``ks_count`` / ``ks``)
    #      and always > 1 -- so every value > 1 builds the same kernel; the
    #      value only serves the host helpers as the default launch degree.
    # ABI for >1: dW is not writeonly; K_wg is padded as needed.
    split_k: int = 1
    # Two-stage mode (requires a split: split_k > 1).
    # When True, Stage 1 f32-atomic-adds its partial sums into a scratch
    # buffer (ws_ptr) instead of 16-bit-atomic-adding into dW.  The caller
    # must zero the scratch first and launch a Stage 2 cast kernel
    # (conv_wgrad_workspace_reduce) afterwards on the same stream.
    # Scratch size: groups * ws_replicas * wg_M * wg_N * 4 bytes (always f32) --
    # ``ws_replicas`` copies of the per-group dW slab, with no split_k factor
    # since the slices accumulate on top of each other within those copies.
    # Derive it from ``wgrad_two_stage_workspace_nbytes`` rather than by hand.
    # This is how split-K reaches a 16-bit dW whose row length wg_N is odd,
    # which the packed <2 x dtype> atomic cannot address.
    two_stage: bool = False
    # Number of scratch slabs a group's K-slices spread their atomics over.
    #
    # The scratch is dW-sized, which for a wgrad is a filter-sized handful of
    # elements -- a few dozen cache lines. Pointing every CTA's atomics at it
    # serialises them in L2 per line, and Stage 1 then gets *slower* as split_k
    # grows instead of faster. Spreading over R slabs cuts the per-line traffic
    # R-fold; Stage 2 sums the R slabs, which is a fixed unrolled fold, not a
    # loop over the reduction degree.
    #
    # R = 1 is the pure atomic form; R = split_k would be per-slice slabs with
    # no atomics at all. The useful settings are in between: enough replicas to
    # take the contention off L2, few enough that Stage 2 stays trivial.
    # Scratch size scales with R: groups * R * wg_M * wg_N * 4 bytes.
    #
    # The default was picked on gfx950 as the point past which extra replicas
    # stop taking contention off Stage 1 while the scratch is still small. It
    # is a knob, not a constant: another arch or a different filter shape can
    # want a different contention-versus-footprint tradeoff.
    ws_replicas: int = _DEFAULT_WS_REPLICAS

    @property
    def block_size(self) -> int:
        return self.warp_m * self.warp_n * self.wave_size

    @property
    def k_atoms_per_tile_k(self) -> int:
        return self.tile_k // self.warp_tile_k

    @property
    def mfmas_per_warp_m(self) -> int:
        return self.tile_m // (self.warp_m * self.warp_tile_m)

    @property
    def mfmas_per_warp_n(self) -> int:
        return self.tile_n // (self.warp_n * self.warp_tile_n)

    @property
    def atom(self) -> MfmaAtom:
        return mfma_atom(
            self.data.dtype_a, self.warp_tile_m, self.warp_tile_n, self.warp_tile_k
        )

    # ---- wgrad GEMM dimensions ----

    @property
    def wg_M(self) -> int:
        # GEMM-M: per-group output channels kpg (== K when groups==1).
        return _wg_M(self.problem)

    @property
    def wg_N(self) -> int:
        # GEMM-N: per-group Y*X*cpg (== Y*X*C when groups==1).
        return _wg_N(self.problem)

    @property
    def wg_K(self) -> int:
        return _wg_K(self.problem)

    # ---- group merging (Gm) ----
    #
    # ``wg_M``/``wg_N`` above stay the TRUE per-group dims: they size the dW
    # tensor and the two-stage workspace, neither of which merges. The ``grid_*``
    # properties below are the dims the *tile* covers. At group_merge == 1 the
    # two are equal, which is what keeps the default path byte-identical.

    @property
    def merged_problem(self) -> ConvProblem:
        """``problem`` with Gm groups folded into one.

        ``cpg``/``kpg`` are derived as ``C // groups`` / ``K // groups``, so
        dividing the group count multiplies both -- and nothing else moves.
        That is the whole trick: every consumer that asks the problem how wide
        a channel run is then sees ``Gm`` instead of 1.
        """
        if self.group_merge <= 1:
            return self.problem
        return dc_replace(self.problem, groups=self.problem.groups // self.group_merge)

    @property
    def grid_M(self) -> int:
        # GEMM-M the tile covers: kpg*Gm (CK's GemmM = K * NumGroupsToMerge).
        return _wg_M(self.merged_problem)

    @property
    def grid_N(self) -> int:
        # GEMM-N the tile covers: Z*Y*X*cpg*Gm (CK's GemmN = C*X*Y*Gm).
        return _wg_N(self.merged_problem)

    @property
    def grid_groups(self) -> int:
        # Conv groups actually launched; gridDim.z is grid_groups * split_k.
        return self.problem.groups // max(1, self.group_merge)

    def wg_K_padded(self, split_k: Optional[int] = None) -> int:
        """K_wg rounded up to the nearest multiple of ``tile_k * split_k``.

        ``split_k`` is the launch degree; it defaults to the spec's.
        """
        sk = split_k if split_k is not None else self.split_k
        if sk <= 0:
            raise ValueError(
                "wg_K_padded requires a concrete split_k degree (>= 1); "
                f"got {sk!r}. Pass the launch-time degree explicitly."
            )
        stride = self.tile_k * sk
        k = _wg_K(self.problem)
        return ((k + stride - 1) // stride) * stride

    def kernel_name(self) -> str:
        p = self.problem
        return kernel_name_join(
            self.name,
            p.short(),
            f"t{self.tile_m}x{self.tile_n}x{self.tile_k}",
            f"w{self.warp_m}x{self.warp_n}",
            f"a{self.warp_tile_m}x{self.warp_tile_n}x{self.warp_tile_k}",
            f"{self.pipeline}_{self.epilogue}",
            self.acc_epilogue.tag(),
            flags={
                "async": self.async_dma,
                "kouter": self.lds_k_outer,
                # An explicit lds_k_pad changes the LDS row stride and so the
                # emitted code, but nothing else in the name reflects it. Two
                # pads would otherwise collide on one symbol and the compile
                # cache -- which keys on kernel.name -- would hand every pad the
                # same binary, silently making a pad sweep measure one kernel
                # N times. Only tagged when set explicitly, so a spec that
                # leaves it None keeps its historical name and golden.
                f"pad{self.lds_k_pad}": self.lds_k_pad is not None,
                # The degree is a launch parameter, so the name records only
                # that the kernel splits -- every degree > 1 is one binary.
                "spk": self.split_k > 1,
                "spkauto": self.split_k == -1,
                # Gm changes the emitted code but nothing else in the name
                # reflects it -- p.short() carries the true group count either
                # way. Untagged, a Gm sweep would collide on one symbol and the
                # compile cache would hand every degree the same binary. Same
                # reasoning as lds_k_pad above; only tagged when > 1, so the
                # default keeps its historical name and golden.
                f"gm{self.group_merge}": self.group_merge > 1,
                "twostage": self.two_stage,
                # Same reasoning as gm/pad: changes the scratch addressing and
                # so the emitted code. Gated on two_stage as well as on the
                # default, because there is no scratch at all on the atomic
                # path -- tagging it there renamed every single-stage wgrad
                # kernel (and churned its golden) over a knob its body never
                # reads. Tracks the `twostage` flag above so the two move
                # together.
                f"wsr{self.ws_replicas}": self.two_stage and self.ws_replicas > 1,
                # unroll_k hand-rolls a double-buffered K-loop -- a different
                # body under the same name otherwise. Only tagged when set, so
                # every other kernel keeps its name.
                "unroll": self.unroll_k,
            },
        )

    def validate(self) -> None:
        if self.tile_m % (self.warp_m * self.warp_tile_m) != 0:
            raise ValueError(
                f"tile_m {self.tile_m} not divisible by warp_m * warp_tile_m "
                f"({self.warp_m} * {self.warp_tile_m})"
            )
        if self.tile_n % (self.warp_n * self.warp_tile_n) != 0:
            raise ValueError(
                f"tile_n {self.tile_n} not divisible by warp_n * warp_tile_n "
                f"({self.warp_n} * {self.warp_tile_n})"
            )
        if self.tile_k % self.warp_tile_k != 0:
            raise ValueError(
                f"tile_k {self.tile_k} not divisible by warp_tile_k {self.warp_tile_k}"
            )
        if self.block_size > 1024:
            raise ValueError(f"block_size {self.block_size} > 1024")
        if self.split_k < -1 or self.split_k == 0:
            raise ValueError(
                f"split_k must be -1 (auto), 1 (disabled), or >1 (split-K, "
                f"degree chosen at launch); got {self.split_k}"
            )
        if self.two_stage and self.split_k == 1:
            raise ValueError(
                "two_stage=True requires split_k > 1 (or split_k=-1 for auto); "
                "with split_k=1 there is nothing to reduce and two_stage is a no-op"
            )
        if self.ws_replicas < 1:
            raise ValueError(
                f"ws_replicas must be >= 1 (got {self.ws_replicas}); it is the "
                f"number of scratch slabs a group's K-slices spread over"
            )
        # Delegate rather than re-derive -- is_valid_wgrad_spec calls the same
        # predicate, so the two cannot drift apart.
        _gm_ok, _gm_why = wgrad_group_merge_available(self)
        if not _gm_ok:
            raise ValueError(_gm_why)
        # Two-stage is in effect whenever the reduction is split; the scratch
        # slab index does not depend on the degree. Must match the builder's
        # `_is_two_stage` exactly, or a spec could pass the atomic gates below
        # and then build the other epilogue.
        _effective_two_stage = self.two_stage and self.split_k > 1
        _needs_atomic = self.split_k > 1 and not _effective_two_stage
        if _needs_atomic:
            if self.data.dtype_d not in ("fp32", "bf16", "fp16"):
                raise ValueError(
                    f"split_k atomic requires dtype_d in fp32/bf16/fp16 "
                    f"(got {self.data.dtype_d!r})"
                )
            # The packed <2 x dtype> atomic addresses dW as a flat
            # `m * wg_N + n` element index and always rounds n down to even, so
            # the pair occupies elements (2i, 2i+1) of a dW *row*. The pair is
            # therefore dword-aligned iff the row length wg_N = Y*X*cpg is even.
            # Gate on wg_N, not on cpg alone: cpg odd with an even Y*X (e.g.
            # cpg=3, X=2) is perfectly safe, and rejecting it needlessly pushed
            # depthwise-adjacent shapes off split-K entirely.
            _ok, _why = wgrad_atomic_epilogue_available(
                self.problem, self.data.dtype_d, self.vector_size_c
            )
            if not _ok:
                raise ValueError(_why)
        # The cshuffle requirement is an atomic-epilogue constraint only. Neither
        # split_k == 1 (direct store) nor two_stage (f32 scratch atomic) emits
        # packed atomics, so the default epilogue is fine for both. Gating on
        # _needs_atomic rather than on dtype alone keeps the non-atomic 16-bit
        # output path reachable -- it is the only one WMMA wgrad can use, since
        # WMMA rejects cshuffle.
        if (
            _needs_atomic
            and self.data.dtype_d in ("bf16", "fp16")
            and self.epilogue == "default"
        ):
            raise ValueError(
                f"split_k atomic with dtype_d={self.data.dtype_d!r} requires "
                f"epilogue='cshuffle' (default emits zero-fill packed atomics with "
                f"scattered MFMA layout; cshuffle produces contiguous pairs)"
            )
        # two_stage uses an f32 scratch atomic, not LDS cshuffle; cshuffle is
        # both redundant and misleading in the kernel name.
        if _effective_two_stage and self.epilogue == "cshuffle":
            raise ValueError(
                "two_stage wgrad uses an f32 scratch-atomic epilogue; "
                "epilogue='cshuffle' is invalid (use epilogue='default')"
            )
        if self.async_dma and not self.lds_k_outer:
            # Direct global->LDS load is only correct on the K-outer tile.
            # `raw_ptr_buffer_load_lds` moves N *contiguous global* elements into
            # N *contiguous LDS* elements, so the LDS axis that is contiguous has
            # to be the global stride-1 axis. On the M-outer tile the loader is
            # driven with (row=m, col=k_wg), but wgrad's reduction axis K_wg is
            # stride-K in dY (NHWK) and stride-C in X (NHWC) -- never stride-1.
            # Each lane would deposit `elems_per_chunk` consecutive *channels*
            # where consecutive *spatial positions* were required, and the
            # boundary pad predicate would be lost as well, because one
            # buffer_load...lds carries a single predicate for elements that
            # have different (hi, wi) validity.
            #
            # The K-outer tile fixes both: a chunk then runs along the FREE axis
            # at a fixed (n, ho, wo, y, x), which is contiguous in global and
            # shares one predicate.
            raise ValueError(
                "wgrad async_dma requires lds_k_outer=True: the direct "
                "global->LDS load needs a stride-1 reduction axis, which wgrad "
                "only has once the tile is stored K-outer"
            )
        if self.lds_k_outer:
            # The transpose read is a 16-bit-lane instruction in both regimes.
            # wave64 (gfx950, ds_read_b64_tr_b16): the fragment formula is
            # derived per 16-lane group over a 16- or 32-wide atom edge and
            # carries the per-lane fragment length (4 for 16x16x16, 8 for
            # 16x16x32 and 32x32x16) rather than assuming 8, so every 16-bit
            # atom on those edges is covered.
            # wave32 (gfx1250, ds_load_tr16_b128): one atom, 16x16x32, whose
            # 16-element fragment is two 8-element reads.
            if self.data.dtype_a not in ("bf16", "fp16") or self.data.dtype_b not in (
                "bf16",
                "fp16",
            ):
                raise ValueError(
                    "lds_k_outer requires 16-bit A/B dtypes (ds_read_b64_tr_b16 "
                    f"is a 16-bit transpose read); got dtype_a={self.data.dtype_a!r} "
                    f"dtype_b={self.data.dtype_b!r}"
                )
            if self.warp_tile_m not in (16, 32) or self.warp_tile_n not in (16, 32):
                raise ValueError(
                    "lds_k_outer requires warp_tile_m/n in (16, 32) -- the "
                    "transpose-read lane mapping is derived per 16-lane group "
                    f"over the atom edge; got {self.warp_tile_m}x{self.warp_tile_n}"
                )
            if self.wave_size not in (64, 32):
                raise ValueError(
                    "lds_k_outer requires wave_size 64 (ds_read_b64_tr_b16) or "
                    f"32 (ds_load_tr16_b128); got {self.wave_size}"
                )
            if self.wave_size == 32 and (
                self.warp_tile_m != 16
                or self.warp_tile_n != 16
                or self.warp_tile_k != 32
            ):
                # The wave32 regime has exactly one atom: gfx1250 WMMA
                # 16x16x32, whose A/B fragment is 16 elements per lane and
                # whose B lane map is col = lane % 16, k = (lane // 16) * 16 + i.
                # Nothing else in the wave32 lane map is derived.
                raise ValueError(
                    "lds_k_outer on wave32 supports only the 16x16x32 atom "
                    f"(got {self.warp_tile_m}x{self.warp_tile_n}x{self.warp_tile_k})"
                )
            if self.lds_k_pad is not None:
                # The K-outer tile derives its row stride from _KOUTER_PAD in
                # the builder, not from effective_lds_layout(), so an explicit
                # pad never reaches the emitted body. It would still fork the
                # kernel name and change the LDS budget is_valid_wgrad_spec
                # charges, i.e. change which specs are admissible without
                # changing any of them. Reject rather than ignore.
                raise ValueError(
                    "lds_k_outer does not honour an explicit lds_k_pad: the "
                    "K-outer row stride is fixed by the transpose-read bank "
                    f"analysis, not by the layout; got lds_k_pad={self.lds_k_pad}"
                )
        layout = self.effective_lds_layout()
        if self.async_dma:
            layout.validate_for_async()
        if self.async_dma and self.lds_k_pad not in (None, 0):
            raise ValueError(
                "async_dma requires lds_k_pad to be 0/None because "
                "raw_ptr_buffer_load_lds writes a packed lane-contiguous tile"
            )
        if (
            self.acc_epilogue.clamp_min is not None
            and self.acc_epilogue.clamp_max is not None
            and self.acc_epilogue.clamp_min > self.acc_epilogue.clamp_max
        ):
            raise ValueError(
                "acc_epilogue clamp_min must be <= clamp_max "
                f"(got {self.acc_epilogue.clamp_min} > {self.acc_epilogue.clamp_max})"
            )

    def effective_lds_layout(self) -> LdsLayout:
        if self.lds_layout is not None:
            layout = self.lds_layout
        elif self.lds_k_pad is not None:
            layout = LdsLayout.padded_k(self.tile_k, self.lds_k_pad)
        elif self.async_dma:
            layout = LdsLayout.packed_async(self.tile_k)
        else:
            layout = LdsLayout.padded_k(self.tile_k, 8 if self.tile_k >= 16 else 0)
        layout.validate()
        return layout

    @staticmethod
    def default_vector_sizes(
        C: int, K: int, dtype: str, split_k: int = 1, dtype_d: "Optional[str]" = None
    ) -> "Tuple[int, int, int]":
        """Return ``(vec_a, vec_b, vec_c)`` for a wgrad problem.

        Wgrad memory layout:
          A (dY):  NHWK → last dim K → vec_a
          B (X):   NHWC → last dim C → vec_b
          D (dW):  KYXC → last dim C → vec_c

        ``dtype`` is the compute (A/B) dtype and sizes vec_a/vec_b only.
        ``dtype_d`` is the dW dtype and sizes vec_c only; it defaults to
        ``dtype``. They are separate because the element width sets the
        candidate ladder, so folding an fp32 dW into ``dtype`` would clamp the
        reported A/B widths to 4 while the kernel still loads 8 wide.

        When ``split_k != 1`` the epilogue is ``default`` (direct scalar store), which does not support
        vec_c > 1, so vec_c is forced to 1.
        """

        def _vec(n: int, dt: str) -> int:
            sizes = [8, 4, 2, 1] if dt != "fp32" else [4, 2, 1]
            return next(v for v in sizes if n % v == 0)

        vec_c = 1 if split_k != 1 else _vec(C, dtype_d or dtype)
        return _vec(K, dtype), _vec(C, dtype), vec_c

    @staticmethod
    def default_lds_k_outer(
        *,
        arch: str,
        dtype_a: str,
        dtype_b: str,
        warp_tile_m: int,
        warp_tile_n: int,
        wave_size: int = 64,
    ) -> bool:
        """Whether a wgrad spec should default to the K-outer LDS layout.

        Selection policy only -- it never touches the frozen kernel body, and
        the ``lds_k_outer`` field itself still defaults to ``False`` so the
        goldens stay layout-stable. Callers that build specs for dispatch (as
        opposed to for a golden) ask this what to pass.

        The M-outer tile transposes on *store*: one ``smem_store_vN`` per
        free-axis element, so a ``load_vec``-wide global load becomes
        ``load_vec`` narrow LDS writes plus their address arithmetic. The
        K-outer tile is contiguous in LDS along the same axis the global load
        is contiguous in, so that store collapses to a single wide write and
        the transpose moves to the ``ds_read_b64_tr_b16`` operand fetch. It is
        a strict instruction-count win wherever the transpose read exists,
        which is the whole of the gate below; there is no shape regime where
        the scatter is preferable. Because the answer is a pure function of
        arch/dtype/atom with nothing shape-dependent in it, this is the single
        selection point: there is no benchmark flag and no env override, and
        both the sweep driver and dispatch call this rather than keeping their
        own copies.
        """
        # Mirrors the validate() gate: a 16-bit wave64 transpose read over a
        # 16- or 32-wide atom edge, which today is gfx950 only.
        if arch not in _LDS_K_OUTER_ARCH_WAVE:
            return False
        if wave_size != _LDS_K_OUTER_ARCH_WAVE[arch]:
            return False
        if dtype_a not in ("bf16", "fp16") or dtype_b not in ("bf16", "fp16"):
            return False
        if wave_size == 32:
            # The wave32 regime has one atom (gfx1250 WMMA 16x16x32); the lane
            # mapping is not derived for anything else.
            return warp_tile_m == 16 and warp_tile_n == 16
        return warp_tile_m in (16, 32) and warp_tile_n in (16, 32)


# ---------------------------------------------------------------------
# Arch-aware spec validation
# ---------------------------------------------------------------------


# The K-outer LDS tile is fed by an LDS transpose read that exists in two
# regimes -- ds_read_tr16_b64 on gfx950 (wave64) and ds_load_tr16_b128 on
# gfx1250 (wave32). Emitting either for a target that lacks it produces IR the
# assembler will reject, so this gates both the selection policy and the
# arch-aware validator.
# Architectures whose LDS transpose read can feed a K-outer tile, and the wave
# size each one requires. Two regimes, not one:
#   gfx950  wave64 MFMA  -- ds_read_b64_tr_b16, 4 elements per lane
#   gfx1250 wave32 WMMA  -- ds_load_tr16_b128, 8 elements per lane
# The IR op is the same in both cases; core/isa/backend.py selects the opcode.
_LDS_K_OUTER_ARCH_WAVE = {"gfx950": 64, "gfx1250": 32}
_LDS_K_OUTER_ARCH = "gfx950"  # retained: the wave64 regime's arch


# Group-merge degrees the merged-tile index math is written for. Powers of two
# keep the group split (`m // kpg`, `(n // cpg) % Gm`) and the diagonal test to
# shifts and an xor; CK constrains its own Gm to the same set.
_GROUP_MERGE_DEGREES = (2, 4, 8, 16, 32, 64)


def _gm_coord_splitter(b: IRBuilder, p: ConvProblem, gm: int):
    """Return ``(split, c_zero)`` for decomposing merged accumulator coords.

    Under group merging a tile covers ``Gm`` conv groups on each side, so an
    accumulator element ``(m, n)`` carries an M-side group ``m // kpg`` and an
    N-side group ``(n // cpg) % Gm``. Only the diagonal -- where the two agree
    -- is real work; the rest is the off-diagonal filler the epilogue drops.

    ``split(b_, c_m, c_n)`` returns ``(gm_m, km, gm_n, yx, cc)``: the two group
    indices, the row within the group's dW slab, the filter-spatial index and
    the channel within the group. Every caller needs the same five, and a
    second copy of this arithmetic is how a decompaction bug gets into one
    epilogue and not another.

    The ``kpg``/``cpg`` guards are load-bearing: :class:`IRBuilder` does no
    constant folding, so a div or mod by 1 emits real instructions rather than
    disappearing.

    ``kpg`` and ``cpg`` stay compile-time here, unlike everywhere else in the
    AOT builder, because :func:`wgrad_group_merge_available` only admits
    ``group_merge > 1`` for depthwise (``cpg == kpg == 1``). They are therefore
    a *capability* of the compiled kernel, not a property of the shape it is
    launched on, and the AOT cache filter refuses any problem that disagrees.
    """
    c_gm = b.const_i32(gm)
    c_kpg = b.const_i32(p.kpg)
    c_cpg = b.const_i32(p.cpg)
    c_gm_cpg = b.const_i32(gm * p.cpg)
    c_zero = b.const_i32(0)

    def split(b_: IRBuilder, c_m: Value, c_n: Value):
        gm_m = b_.div(c_m, c_kpg) if p.kpg > 1 else c_m
        km = b_.mod(c_m, c_kpg) if p.kpg > 1 else c_zero
        gm_n = b_.mod(b_.div(c_n, c_cpg) if p.cpg > 1 else c_n, c_gm)
        yx = b_.div(c_n, c_gm_cpg)
        cc = b_.mod(c_n, c_cpg) if p.cpg > 1 else c_zero
        return gm_m, km, gm_n, yx, cc

    return split, c_zero


def _gm_dw_addr_fn(
    b: IRBuilder,
    spec: WgradConvSpec,
    dW_desc,
    gm_group: Value,
):
    """Build a dW ``addr_fn`` for a group-merged tile.

    The accumulator is indexed by merged coords; dW is not merged, so the
    address is rebuilt from true coords while the diagonal test rides along in
    the ``valid`` predicate the epilogue already ANDs into its store guard.
    Off-diagonal elements therefore cost no store at all.
    """
    p = spec.problem
    gm = spec.group_merge
    split, c_zero = _gm_coord_splitter(b, p, gm)
    c_gm = b.const_i32(gm)
    c_kpg = b.const_i32(p.kpg)
    c_cpg = b.const_i32(p.cpg)

    def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
        gm_m, km, gm_n, yx, cc = split(b_, m_val, n_val)
        # True conv group, then its row in the global [K, ...] dW slab.
        group_true = b_.add(b_.mul(gm_group, c_gm), gm_m)
        k_out = b_.add(b_.mul(group_true, c_kpg), km) if p.kpg > 1 else group_true
        n_wg = b_.mul(yx, c_cpg) if p.cpg > 1 else yx
        if p.cpg > 1:
            n_wg = b_.add(n_wg, cc)
        off, valid = dW_desc.offset(b_, k_out=k_out, n_wg=n_wg)
        diag = b_.cmp_eq(b_.xor(gm_m, gm_n), c_zero)
        return off, (b_.land(valid, diag) if valid is not None else diag)

    return dw_addr


def wgrad_group_merge_available(
    spec: WgradConvSpec, arch: str = "gfx950"
) -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for ``spec.group_merge``.

    Single source of truth for :meth:`WgradConvSpec.validate` and
    :func:`is_valid_wgrad_spec`. Two copies of a wgrad gate is exactly how the
    dispatcher came to hand the builder a spec the builder then rejected, so
    both delegate here rather than re-deriving.
    """
    gm = spec.group_merge
    if gm == 1:
        return True, "ok"
    if gm not in _GROUP_MERGE_DEGREES:
        return False, (
            f"group_merge must be 1 or one of {_GROUP_MERGE_DEGREES}; got {gm}"
        )
    p = spec.problem
    if p.groups % gm != 0:
        return False, (
            f"group_merge {gm} does not divide groups {p.groups}: a workgroup "
            f"would own a partial group"
        )
    if p.cpg != 1 or p.kpg != 1:
        return False, (
            f"group_merge is implemented for depthwise only (cpg == kpg == 1); "
            f"got cpg={p.cpg} kpg={p.kpg}. The merged index math is correct for "
            f"wider groups but is not covered, so it is gated off."
        )
    if spec.wave_size != 64:
        return False, (
            f"group_merge is MFMA-only (wave_size 64); got wave_size="
            f"{spec.wave_size}"
        )
    # Merging and split-K fix different things -- merging widens the loads and
    # divides the grid by Gm, split-K multiplies the grid back -- so they
    # compose, and the best depthwise configuration generally uses both. What a
    # merged tile cannot use is the packed-atomic split-K epilogue: it has no
    # way to drop an off-diagonal group pair, so it would accumulate garbage
    # into a live dW element instead of skipping the store. Route split-K
    # through two-stage, whose scratch atomic carries the mask.
    _effective_two_stage = spec.two_stage and spec.split_k > 1
    if spec.split_k > 1 and not _effective_two_stage:
        return False, (
            f"group_merge with split_k={spec.split_k} needs the two-stage path "
            f"(two_stage=True); the packed-atomic split-K epilogue cannot drop "
            f"off-diagonal group pairs"
        )
    # The merged GEMM must fit one tile, or a tile would straddle group pairs
    # the diagonal mask cannot separate. Mirrors CK's GemmM <= MPerBlock &&
    # GemmN <= NPerBlock gate.
    if spec.grid_M > spec.tile_m:
        return False, (
            f"merged GEMM-M {spec.grid_M} (kpg*{gm}) exceeds tile_m {spec.tile_m}"
        )
    if spec.grid_N > spec.tile_n:
        return False, (
            f"merged GEMM-N {spec.grid_N} (Z*Y*X*cpg*{gm}) exceeds tile_n "
            f"{spec.tile_n}"
        )
    return True, "ok"


def is_valid_wgrad_spec(spec: WgradConvSpec, arch: str = "gfx950") -> Tuple[bool, str]:
    """Return ``(ok, reason)`` for ``spec`` on ``arch``.

    Checks geometry divisibility, block-size cap, MMA-atom availability, and
    LDS budget — the same gates as the forward :func:`~.conv_implicit_gemm.is_valid_spec`
    but applied to the wgrad GEMM dimensions (M=K, N=Y*X*C, K_red=N*Ho*Wo).
    """
    from rocke.core.arch import ArchTarget

    try:
        target = ArchTarget.from_gfx(arch)
    except KeyError as e:
        return False, str(e)

    _gm_ok, _gm_why = wgrad_group_merge_available(spec, arch)
    if not _gm_ok:
        return False, _gm_why

    if spec.tile_m % (spec.warp_m * spec.warp_tile_m):
        return False, "tile_m not divisible by warp_m * warp_tile_m"
    if spec.tile_n % (spec.warp_n * spec.warp_tile_n):
        return False, "tile_n not divisible by warp_n * warp_tile_n"
    if spec.tile_k % spec.warp_tile_k:
        return False, "tile_k not divisible by warp_tile_k"
    if spec.block_size > target.max_threads_per_block:
        return False, (
            f"block_size {spec.block_size} > {target.max_threads_per_block} "
            f"(hardware cap) on {arch}"
        )
    if (
        spec.vector_size_c is not None
        and spec.vector_size_c > 1
        and spec.epilogue == "default"
    ):
        return False, (
            f"default epilogue is not supported with vector size c: {spec.vector_size_c}"
        )

    family = "wmma" if target.wave_size == 32 else "mma"
    if spec.wave_size != target.wave_size:
        return False, (
            f"spec wave_size {spec.wave_size} != {arch} wave_size {target.wave_size}"
        )

    sk = spec.split_k
    if sk < -1 or sk == 0:
        return False, f"split_k must be -1 (auto), 1, or >1 (got {sk})"
    # Mirror of validate(): two_stage has nothing to reduce at split_k == 1.
    # Without this the public predicate blesses a spec that then raises inside
    # the builder's spec.validate() call.
    if spec.two_stage and sk == 1:
        return False, (
            "two_stage=True requires split_k > 1 (or split_k=-1 for auto); "
            "with split_k=1 there is nothing to reduce and two_stage is a no-op"
        )
    if spec.ws_replicas < 1:
        return False, (
            f"ws_replicas must be >= 1 (got {spec.ws_replicas}); it is the "
            f"number of scratch slabs a group's K-slices spread over"
        )
    # -1 = auto: resolved at build time; always valid at the spec-check stage.
    _is_atomic = sk > 1
    # Mirrors the builder's `_is_two_stage`: two-stage applies whenever the
    # reduction is split. See the matching comment in WgradConvSpec.validate().
    _effective_two_stage = spec.two_stage and _is_atomic
    # The two-stage scratch-atomic epilogue is MFMA-only. The packed *atomic*
    # epilogue does have a WMMA variant (_emit_wgrad_split_k_epilogue_wmma), so
    # split-K itself is fine on wave32 -- but _emit_wgrad_workspace_store_epilogue
    # calls c_warp_params(atom), and `atom` is None on the WMMA path. The
    # epilogue dispatch tests _is_two_stage BEFORE the wmma branch, so a
    # two-stage wave32 spec reaches the MFMA-only emitter and dies with an
    # AttributeError rather than a validation error. Reject it here, where every
    # pre-filter (dispatch support(), the sweep drivers, benchmarks) can see it.
    if _effective_two_stage and family == "wmma":
        return False, (
            f"two-stage wgrad is CDNA-only (got family 'wmma' on "
            f"{arch}); the scratch-atomic epilogue has no WMMA variant"
        )
    _needs_atomic = _is_atomic and not _effective_two_stage
    if _needs_atomic and spec.data.dtype_d not in ("fp32", "bf16", "fp16"):
        return False, (
            f"split_k atomic requires dtype_d in fp32/bf16/fp16 "
            f"(got {spec.data.dtype_d!r})"
        )
    # Mirror of the wg_N-parity gate in WgradConvSpec.validate(); see the
    # rationale there. The invariant is an even dW *row length*, not an even
    # cpg, and it does not apply when the epilogue is the f32 scratch atomic.
    if _needs_atomic:
        _ok, _why = wgrad_atomic_epilogue_available(
            spec.problem, spec.data.dtype_d, spec.vector_size_c
        )
        if not _ok:
            return False, _why
    # Atomic-epilogue constraint only: the packed atomic store emits zero-fill
    # pairs at the scattered MFMA layout, so it needs cshuffle's contiguous
    # pairs. Two cases are not on it. At split_k == 1 the epilogue is a direct
    # store, and under two_stage it is an f32 scratch atomic; neither emits
    # packed atomics, so 'default' is fine. split_k == 1 + 'default' is also the
    # only combination WMMA wgrad can use, since WMMA rejects cshuffle outright.
    # (_effective_two_stage is computed above, with the split-K validity gates.)
    if (
        _is_atomic
        and not _effective_two_stage
        and spec.data.dtype_d in ("bf16", "fp16")
        and spec.epilogue == "default"
    ):
        return False, (
            f"split_k atomic with dtype_d={spec.data.dtype_d!r} requires "
            f"epilogue='cshuffle' (default emits zero-fill packed atomics with "
            f"scattered MFMA layout; cshuffle produces contiguous pairs)"
        )
    if _effective_two_stage and spec.epilogue == "cshuffle":
        return False, (
            "two_stage wgrad uses an f32 scratch-atomic epilogue; "
            "epilogue='cshuffle' is invalid (use epilogue='default')"
        )

    if spec.lds_k_outer and spec.lds_k_pad is not None:
        # Mirror of the validate() gate: the K-outer row stride comes from
        # _KOUTER_PAD in the builder, so an explicit pad changes the kernel name
        # and the LDS budget charged here without changing a single emitted op.
        return False, (
            "lds_k_outer does not honour an explicit lds_k_pad: the K-outer row "
            "stride is fixed by the transpose-read bank analysis, not by the "
            f"layout; got lds_k_pad={spec.lds_k_pad}"
        )
    if spec.lds_k_outer and arch not in _LDS_K_OUTER_ARCH_WAVE:
        # validate() covers the dtype/atom/wave_size half of the gate, but it
        # has no arch to check against. Without this an older target builds
        # cleanly and emits a transpose read the ISA does not have.
        return False, (
            f"lds_k_outer requires one of {sorted(_LDS_K_OUTER_ARCH_WAVE)} "
            f"(the LDS transpose read); got {arch}"
        )
    if spec.lds_k_outer and spec.wave_size != _LDS_K_OUTER_ARCH_WAVE[arch]:
        # Pin the pairing: the lane mapping is derived per wave size, so a
        # wave64 spec on gfx1250 (or vice versa) would emit a formula the
        # hardware does not implement.
        return False, (
            f"lds_k_outer on {arch} requires wave_size="
            f"{_LDS_K_OUTER_ARCH_WAVE[arch]}; got {spec.wave_size}"
        )
    if spec.async_dma and not spec.lds_k_outer:
        # Mirror of the WgradConvSpec.validate() gate: the async intrinsic maps
        # contiguous-global to contiguous-LDS, and wgrad only has a stride-1
        # reduction axis once the tile is stored K-outer.
        return False, (
            "wgrad async_dma requires lds_k_outer=True: the direct global->LDS "
            "load needs a stride-1 reduction axis, which wgrad only has once "
            "the tile is stored K-outer"
        )
    if spec.async_dma:
        # Soft mirror of the validate() gate. An explicit ``lds_layout`` object
        # beats the scalar ``lds_k_pad`` field in effective_lds_layout(), and
        # xor_swizzled has no scalar analogue at all, so the pad check above
        # cannot stand in for this. Without it the sweep drivers turn the
        # builder's late ValueError into a silent skip with no reason string.
        try:
            spec.effective_lds_layout().validate_for_async()
        except ValueError as e:
            return False, str(e)

    for _nm, _v, _chan in (
        ("vector_size_a", spec.vector_size_a, spec.problem.kpg),
        ("vector_size_b", spec.vector_size_b, spec.problem.cpg),
    ):
        if _v is None:
            continue
        # The A/B load widths are a cap on the free-axis auto-selection, so an
        # inadmissible request must be rejected rather than silently downgraded
        # by choose_vec -- otherwise the knob looks like it took effect and did
        # not.
        if spec.async_dma:
            return False, (
                f"{_nm} is not honoured on the async_dma path (the direct "
                "global->LDS intrinsic derives its own width); leave it None"
            )
        _cap = 4 if spec.data.dtype_a == "fp32" else 8
        if _v < 1 or _v > _cap:
            return False, f"{_nm}={_v} out of range 1..{_cap} for this dtype"
        if _chan % _v:
            return False, (
                f"{_nm}={_v} must divide the stride-1 channel run ({_chan}); a "
                "wider vector would read across the contiguous boundary"
            )

    if spec.pipeline == "basic" and spec.async_dma:
        return False, "pipeline='basic' is incompatible with async_dma=True"
    # The wgrad builder has no load/math wave split, so a "wavelet" spec built
    # silently as "mem" under another name. Reject it instead of benchmarking
    # one kernel twice.
    if spec.pipeline == "wavelet":
        return False, (
            "pipeline='wavelet' is not implemented for wgrad (it would build the "
            "'mem' kernel); use pipeline='mem'"
        )

    atom = (spec.warp_tile_m, spec.warp_tile_n, spec.warp_tile_k)
    if not target.mma.has_shape(
        family=family,
        a_dtype=spec.data.dtype_a,
        b_dtype=spec.data.dtype_b,
        c_dtype="fp32",
        m=spec.warp_tile_m,
        n=spec.warp_tile_n,
        k=spec.warp_tile_k,
    ):
        return False, f"unsupported {spec.data.dtype_a} warp_tile {atom} on {arch}"

    # Grouped wgrad (groups>1): grid-per-group, the group index on block_id_z.
    # Grouping is orthogonal to the epilogue/vec/split_k -- it only shifts the dW
    # output-channel slab, and every epilogue (direct, cshuffle, wmma-direct, and
    # the split-K atomic path) threads the per-group fold ``k_out += group*kpg``.
    # When split_k>1 the group and the K-slice share the z axis
    # (z = groups*split_k; see the kernel body).  Only grouped pointwise (1x1)
    # remains a follow-on.
    if spec.problem.groups > 1:
        if spec.problem.is_pointwise:
            return False, "grouped pointwise (1x1) wgrad is not yet supported"

    _ab_dtype_bytes = 4 if spec.data.dtype_a in ("fp32",) else 2
    _lds_layout = spec.effective_lds_layout()
    if spec.lds_k_outer:
        # The K-outer tile transposes the LDS allocation: the builder allocates
        # (tile_k, tile_mn + _KOUTER_PAD) rather than the M-outer
        # (tile_mn, tile_k + pad). Charging the M-outer shape here under-counts
        # whenever tile_k > tile_mn -- for 32x32x64 that is 1 KB per spec -- so a
        # spec that overflows the cap passes validation and fails later at
        # smem_alloc. Keep this in sync with the _KOUTER_PAD block in the builder.
        _KOUTER_PAD = 0 if spec.async_dma else 8
        _a_shape = (spec.tile_k, spec.tile_m + _KOUTER_PAD)
        _b_shape = (spec.tile_k, spec.tile_n + _KOUTER_PAD)
    else:
        _a_shape = _lds_layout.storage_shape(spec.tile_m)
        _b_shape = _lds_layout.storage_shape(spec.tile_n)
    _ab_bytes = (
        _a_shape[0] * _a_shape[1] + _b_shape[0] * _b_shape[1]
    ) * _ab_dtype_bytes
    # Only async_dma and unroll_k reach a K-loop that actually alternates between
    # the two LDS buffers: async_dma takes the SoftwarePipeline branch and
    # unroll_k hand-rolls a ping-pong. "compv4" on its own shares the plain
    # single-buffer scf.for_iter body with "mem"/"compv3" -- it differs only in
    # scheduling hints -- so charging it for a second A/B tile rejected specs for
    # LDS the kernel never allocates.
    _double = spec.async_dma or spec.unroll_k
    _ab_lds = _ab_bytes * (2 if _double else 1)
    _c_dtype_bytes = 4 if spec.data.dtype_d == "fp32" else 2
    _c_lds = (
        spec.tile_m * spec.tile_n * _c_dtype_bytes if spec.epilogue == "cshuffle" else 0
    )
    _total_lds = _ab_lds + _c_lds
    if not target.fits_lds(_total_lds):
        return False, (
            f"LDS budget {_total_lds} bytes "
            f"(A/B={'x2 ' if _double else ''}{_ab_bytes}, C={_c_lds}) "
            f"> {target.lds_capacity_bytes} cap on {arch}"
        )

    if family == "wmma":
        # 16x16x16 is the RDNA WMMA hero (gfx1151/gfx1201); 16x16x32 is the
        # gfx1250 hero (its only fp16/bf16 WMMA atom -- there is no 16x16x16 on
        # gfx1250). Both feed the same emit_wmma_phase fragment machinery
        # (a_frag_len 8 vs 16, assembled from 8-wide ds_read chunks).
        if atom not in ((16, 16, 16), (16, 16, 32)):
            return False, (
                f"WMMA wgrad supports only 16x16x16 or 16x16x32 (got {atom}) on {arch}"
            )
        if spec.pipeline != "mem":
            return False, (
                f"WMMA wgrad supports only the 'mem' pipeline "
                f"(got {spec.pipeline!r}) on {arch}"
            )
        if spec.epilogue != "default":
            return False, (
                f"WMMA wgrad supports only the 'default' epilogue "
                f"(got {spec.epilogue!r}) on {arch}"
            )
        for flag, label in (
            (spec.async_dma, "async_dma"),
            (spec.unroll_k, "unroll_k"),
            (spec.chiplet_swizzle, "chiplet_swizzle"),
        ):
            if flag:
                return False, f"WMMA wgrad does not support {label} on {arch}"

    return True, "ok"


def _wgrad_mma_family(arch: str) -> str:
    from rocke.core.arch import ArchTarget

    return "wmma" if ArchTarget.from_gfx(arch).wave_size == 32 else "mma"


def _resolve_wgrad_op(spec: WgradConvSpec, arch: str):
    from rocke.core.arch import ArchTarget

    target = ArchTarget.from_gfx(arch)
    op = target.mma.op_for_shape(
        family=_wgrad_mma_family(arch),
        a_dtype=spec.data.dtype_a,
        b_dtype=spec.data.dtype_b,
        c_dtype="fp32",
        m=spec.warp_tile_m,
        n=spec.warp_tile_n,
        k=spec.warp_tile_k,
    )
    if op is None:
        raise ValueError(
            f"no MMA atom for wgrad warp_tile "
            f"({spec.warp_tile_m},{spec.warp_tile_n},{spec.warp_tile_k}) on {arch}"
        )
    return op


# ---------------------------------------------------------------------
# Kernel body
# ---------------------------------------------------------------------


def build_implicit_gemm_conv_wgrad(
    spec: WgradConvSpec,
    *,
    arch: str = "gfx950",
) -> KernelDef:
    """Build the IR for one implicit-GEMM backward-weight conv kernel.

    GEMM shape:
        M     = K             (output channels)
        N_wg  = Y*X*C         (filter spatial × input channel)
        K_wg  = N*Ho*Wo       (output spatial positions, reduction)

    Operands:
        A (dY): output-gradient tensor, NHWK layout.
                GEMM role: A (M=K rows × K_wg=N*Ho*Wo cols after transpose).
        B (X):  input-activation tensor, NHWC layout.
                GEMM role: B (K_wg=N*Ho*Wo rows × N_wg=Y*X*C cols).
                Uses the same coordinate-transform DAG as the forward A
                descriptor (convolution affine embed + boundary pad).
        D (dW): weight-gradient output, KYXC layout.
                GEMM role: D (M=K rows × N_wg=Y*X*C cols).

    Pipeline and epilogue options mirror the forward builder.

    When ``spec.split_k == -1`` the split-K degree is chosen automatically
    using the CK formula (``helpers.split_k.select_split_k_wgrad``):
    ``floor((waves_per_cu * num_cus) / base_grid)`` clamped to ``[1, wg_K]``.
    """
    # Resolve split_k=-1 (auto) before validate() so validation sees the real value.
    if spec.split_k == -1:
        from rocke.helpers.split_k import select_split_k_wgrad
        from dataclasses import replace as _dc_replace

        decision = select_split_k_wgrad(
            wg_M=_wg_M(spec.problem),
            wg_N=_wg_N(spec.problem),
            wg_K=_wg_K(spec.problem),
            tile_m=spec.tile_m,
            tile_n=spec.tile_n,
            tile_k=spec.tile_k,
            arch=arch,
            # grid_groups, not problem.groups: a merged spec launches one
            # workgroup per group_merge conv groups, so that is the real CTA
            # multiplier the degree has to be sized against. Equal at gm == 1.
            groups=spec.grid_groups,
            block_size=spec.block_size,
        )
        spec = _dc_replace(spec, split_k=decision.split_k)

    spec.validate()
    ok, why = is_valid_wgrad_spec(spec, arch=arch)
    if not ok:
        raise ValueError(f"invalid wgrad spec for {arch}: {why}")

    p = spec.problem
    # Grouped wgrad is grid-per-group: one workgroup per conv group, the group
    # index riding on block_id_z.  The load side (dY, X, GEMM dims, grid) is built
    # straight from the per-group problem.
    #
    # Under group merging the load side is built from a SYNTHETIC problem with
    # Gm groups folded into one instead. ``cpg``/``kpg`` are derived from
    # ``groups``, so that single substitution widens every channel run the
    # loaders see -- GEMM bounds, dY/X vector widths, the X channel-slab embed
    # and the async contiguity check all read ``p_load`` and need no further
    # change. The epilogue keeps using the TRUE ``p``: dW and the two-stage
    # workspace are per-group and do not merge.
    p_load = spec.merged_problem
    ir_dtype_a = _ir_dtype(spec.data.dtype_a)
    ir_dtype_b = _ir_dtype(spec.data.dtype_b)
    ir_dtype_d = _ir_dtype(spec.data.dtype_d)

    _is_split_k = spec.split_k > 1
    # Two-stage: the scratch slab index is group * R + z % R and the group
    # decode reads ks_count, so nothing in the body depends on the degree.
    _is_two_stage = _is_split_k and spec.two_stage
    # At group_merge == groups the merged problem has a single group, but the
    # kernel still has to decode the K-slice off z and the epilogue still has to
    # mask off-diagonal pairs -- so the grouped path stays engaged. Without this
    # term the decode below is skipped and the group index is never bound.
    _grouped = p_load.groups > 1 or spec.group_merge > 1

    b = IRBuilder(spec.kernel_name())
    if spec.waves_per_eu is not None:
        b.kernel.attrs["waves_per_eu"] = spec.waves_per_eu

    # ---- Kernel arguments (AOT) ---------------------------------------------
    # Emitted straight from the ordered ABI list so the kernel's parameter
    # order and conv_args_signature(direction="wgrad") cannot drift apart. Kernargs
    # are packed positionally (see rocke.runtime.packing), so a divergence
    # would silently shift every later argument rather than raise.
    # library/tests/test_conv_abi.py pins the two together for every
    # variant combination.
    #
    # Pointer roles: dY is the A operand (K rows, K_wg reduction), X the B
    # operand (K_wg reduction, N_wg cols), dW the output D.
    #   split_k == 1        : dW is a normal writeonly store.
    #   split_k > 1 atomic  : atomic-add into a caller-zeroed dW; not writeonly.
    #   split_k > 1 two-stage: Stage 1 never touches dW (Stage 2 writes it),
    #                         but dW stays in the ABI so the atomic and
    #                         two-stage signatures line up.
    _dw_writeonly = not _is_split_k

    def _declare_wgrad_ptr(name: str, kind: str) -> Value:
        if kind == "a":
            return b.param(
                name,
                PtrType(ir_dtype_a, "global"),
                noalias=True,
                readonly=True,
                align=16,
            )
        if kind == "b":
            return b.param(
                name,
                PtrType(ir_dtype_b, "global"),
                noalias=True,
                readonly=True,
                align=16,
            )
        if kind == "d":
            return b.param(
                name,
                PtrType(ir_dtype_d, "global"),
                noalias=True,
                writeonly=_dw_writeonly,
                align=16,
            )
        # Two-stage scratch: f32 accumulator every K-slice atomic-adds into,
        # size groups*ws_replicas*wg_M*wg_N*4. Not ``writeonly``: an
        # atomicrmw reads its target.
        return b.param(name, PtrType(F32, "global"), noalias=True, align=16)

    params = emit_param_block(
        b,
        conv_arg_names(direction="wgrad", is_3d=p.is_3d, two_stage=_is_two_stage),
        declare_ptr=_declare_wgrad_ptr,
    )
    dY = params["dY"]
    X = params["X"]
    dW = params["dW"]
    dY_bytes = params["dY_bytes"]
    X_bytes = params["X_bytes"]
    dW_bytes = params["dW_bytes"]
    p_N = params["p_N"]
    p_Hi = params["p_Hi"]
    p_Wi = params["p_Wi"]
    p_C = params["p_C"]
    p_K = params["p_K"]
    p_Y = params["p_Y"]
    p_X = params["p_X"]
    p_groups = params["p_groups"]
    p_Ho = params["p_Ho"]
    p_Wo = params["p_Wo"]
    p_cpg = params["p_cpg"]
    p_kpg = params["p_kpg"]
    p_wg_M = params["p_wg_M"]  # kpg (weight rows)
    p_wg_N = params["p_wg_N"]  # [Z*]Y*X*cpg (weight cols)
    p_wg_K = params["p_wg_K"]  # N*[Do*]Ho*Wo (reduction)
    p_num_pid_m = params["p_num_pid_m"]
    p_num_pid_n = params["p_num_pid_n"]
    # Variant-specific extras; absent from the parameter list when unused.
    ws_ptr = params.get("ws_ptr")
    # Slice width and slice count, always kernargs. ks_count is what decodes
    # block_id_z = group*ks_count + slice; ks is how wide each slice is. They
    # are different numbers, so one cannot stand in for the other.
    _ks_param = params["ks"]
    _ks_count_param = params["ks_count"]
    # -------------------------------------------------------------------------

    op = _resolve_wgrad_op(spec, arch)
    atom = spec.atom if op.family == "mma" else None
    a_per_lane = op.a_frag_len
    b_per_lane = op.b_frag_len
    # wgrad flips BOTH operands under K-outer, so both fragment lengths have to
    # divide the width the transpose read returns per lane: ds_read_tr16_b64
    # returns 4 (wave64), ds_load_tr16_b128 returns 8 (wave32). A length that
    # does not divide it builds the fragment from an empty/truncated `parts`
    # list in _tr_frag. dgrad carries the same guard for its single flipped
    # operand.
    if spec.lds_k_outer:
        _tr_lanes = 8 if spec.wave_size == 32 else 4
        _tr_insn = "ds_load_tr16_b128" if spec.wave_size == 32 else "ds_read_tr16_b64"
        for _side, _n in (("A", a_per_lane), ("B", b_per_lane)):
            if _n % _tr_lanes != 0:
                raise ValueError(
                    f"lds_k_outer needs a {_side} fragment length that is a "
                    f"multiple of {_tr_lanes} ({_tr_insn} returns {_tr_lanes} "
                    f"elements per lane on wave{spec.wave_size}); got "
                    f"{_side.lower()}_per_lane={_n} for atom "
                    f"{spec.warp_tile_m}x{spec.warp_tile_n}x{spec.warp_tile_k}"
                )
    _smem_dtype: Optional[Type] = (
        BF16 if op.a_dtype == "bf16" else F32 if op.a_dtype == "fp32" else None
    )
    c_per_lane = op.c_frag_len

    # Wgrad GEMM dims (per group): kpg × Y*X*cpg, reduction N*Ho*Wo.
    wg_M = _wg_M(p_load)  # kpg  (K when groups==1)
    wg_N = _wg_N(p_load)  # Y*X*cpg  (Y*X*C when groups==1)
    wg_K = _wg_K(p_load)  # N*Ho*Wo (reduction; group-independent)

    block_m, block_n, block_k = spec.tile_m, spec.tile_n, spec.tile_k

    grid = WarpGrid.from_atom(
        op,
        tile_m=block_m,
        tile_n=block_n,
        tile_k=block_k,
        warp_m=spec.warp_m,
        warp_n=spec.warp_n,
        wave_size=spec.wave_size,
    ).bind(b, block_m_axis="y", block_n_axis="x")
    tid = grid.tid
    lane = grid.lane
    warp_id = grid.warp_id
    warp_m_idx = grid.warp_m_idx
    warp_n_idx = grid.warp_n_idx

    c0 = b.const_i32(0)
    c_block_k = b.const_i32(block_k)
    c_wg_K = p_wg_K  # runtime Value (was b.const_i32(wg_K))

    # Grouped wgrad: the group index rides on ``block_id_z`` (grid-per-group,
    # matching forward).  The group and the K-slice SHARE the z axis: the grid
    # launches z = groups * ks_count and every CTA decodes
    # ``group = block_id_z // ks_count`` and ``slice = block_id_z % ks_count``,
    # with the degree ``ks_count`` and slice width ``ks`` both kernargs.
    # ``group_v`` stays None on the ungrouped path so all groups==1 IR is
    # byte-identical to the pre-grouped kernel.
    grouped = _grouped
    group_v = None
    # K-slice index within the group, needed by the merged two-stage epilogue to
    # rebuild the true workspace slab. None whenever merging is off.
    slice_v = None
    if grouped:
        c_kpg = p_kpg  # runtime Value — dY output-channel slab stride
        if spec.group_merge > 1:
            # The load side reads the MERGED problem: Gm groups' output
            # channels form one slab of kpg*Gm, indexed by the merged group.
            # The kernargs describe the true problem, so scale in-kernel (Gm
            # is a build-time knob). The epilogue keeps the true kpg.
            c_kpg = b.mul(p_kpg, b.const_i32(spec.group_merge))

    # Split-K K-slice bounds. The degree is a launch parameter (``ks_count``),
    # never a compile-time constant, so there is exactly one shape of decode:
    #
    #     group = z // ks_count ;  slice = z % ks_count
    #     k_lo  = slice * ks    ;  k_hi  = k_lo + ks
    #
    # An unsplit launch passes ks_count = 1 and ks = wg_K rounded up to a whole
    # number of K tiles, which collapses that to group = z, k_lo = 0,
    # k_hi = padded wg_K. The tail past wg_K reads zero through the descriptor
    # bounds, so the padding contributes nothing -- which is what lets the split
    # and unsplit cases share one bound computation instead of two branches
    # that have to be kept in step.
    c_ks = _ks_param
    z_id = b.block_id_z()
    if grouped:
        group_v = b.to_sgpr_u32(b.div(z_id, _ks_count_param))
        slice_id = b.mod(z_id, _ks_count_param)
        if spec.group_merge > 1:
            slice_v = slice_id
    else:
        slice_id = b.mod(z_id, _ks_count_param)
    k_lo = b.to_sgpr_u32(b.mul(slice_id, c_ks))
    k_hi = b.to_sgpr_u32(b.add(k_lo, c_ks))

    # Chiplet swizzle (same logic as forward; tile counts from wgrad GEMM dims).
    # The tile counts are runtime kernargs — the host computes them from the
    # launch shape and the tile size it dispatched.
    if spec.chiplet_swizzle:
        from rocke.helpers.grid import chiplet_aware_super_tile_dynamic

        wgid_flat = b.add(b.mul(b.block_id_y(), p_num_pid_n), b.block_id_x())
        swz = chiplet_aware_super_tile_dynamic(
            b,
            wgid_flat,
            num_pid_m=p_num_pid_m,
            num_pid_n=p_num_pid_n,
            wgm=spec.chiplet_wgm,
            num_xcds=spec.chiplet_num_xcds,
            chunk_size=spec.chiplet_chunk_size,
        )
        block_m_off_v = b.mul(swz.row, b.const_i32(block_m))
        block_n_off_v = b.mul(swz.col, b.const_i32(block_n))
        grid = dc_replace(grid, block_m_off=block_m_off_v, block_n_off=block_n_off_v)
    else:
        block_m_off_v = grid.block_m_off
        block_n_off_v = grid.block_n_off

    lds_layout = spec.effective_lds_layout()
    if spec.async_dma:
        lds_layout.validate_for_async()

    if spec.lds_k_outer:
        # K-outer: rows are K, columns are the free axis (M for A, N for B).
        #
        # The row stride must NOT be a multiple of the 32-dword LDS bank period,
        # or the transpose read degenerates. Lane l reads 8 bytes at
        #   (k_base + ((l%16)//4)) * stride + mn_base + ((l%MN)//16)*16 + (l%4)*4
        # so the ((l%16)//4) term -- the only term that walks rows -- contributes
        # zero bank spread whenever (stride_elems * 2 / 4) % 32 == 0, i.e. exactly
        # the pathology the M-outer tile already has. A pad of 8 elements makes
        # the stride 36 dwords for a 64-wide tile (36 % 32 == 4), which spreads
        # the four row-groups across banks. 8 elements also keeps the row 16-byte
        # aligned, which the b128 store side needs.
        # Direct load deposits lane-contiguous *packed* bytes and cannot skip a
        # row pad, so the async path must use a pad of 0. The transpose read is
        # insensitive to the row stride, so dropping the pad costs nothing here.
        _KOUTER_PAD = 0 if spec.async_dma else 8
        a_kouter_stride = block_m + _KOUTER_PAD
        b_kouter_stride = block_n + _KOUTER_PAD
        _a_shape = (block_k, a_kouter_stride)
        _b_shape = (block_k, b_kouter_stride)
    else:
        a_kouter_stride = b_kouter_stride = 0
        _a_shape = lds_layout.storage_shape(block_m)
        _b_shape = lds_layout.storage_shape(block_n)

    A_smem = b.smem_alloc(ir_dtype_a, _a_shape, name_hint="A_smem")
    B_smem = b.smem_alloc(ir_dtype_b, _b_shape, name_hint="B_smem")
    # See the LDS budget note in is_valid_*_spec: "compv4" alone does not reach a
    # buffer-alternating K-loop, so allocating a second tile for it produced a
    # dead allocation that the LDS pool then stripped anyway.
    double_buffer = spec.async_dma or spec.unroll_k
    if double_buffer:
        A_smem2 = b.smem_alloc(ir_dtype_a, _a_shape, name_hint="A_smem2")
        B_smem2 = b.smem_alloc(ir_dtype_b, _b_shape, name_hint="B_smem2")
    else:
        A_smem2 = A_smem
        B_smem2 = B_smem

    mfmas_m = spec.mfmas_per_warp_m
    mfmas_n = spec.mfmas_per_warp_n
    k_atoms = spec.k_atoms_per_tile_k

    acc_init = b.zero_vec_f32(c_per_lane)
    accs = [
        (f"acc_m{mi}_n{ni}", acc_init) for mi in range(mfmas_m) for ni in range(mfmas_n)
    ]

    threads = spec.block_size
    # A (dY, NHWK) and B (X, NHWC) have their GEMM reduction axis K_wg = N*Ho*Wo,
    # which is NOT the stride-1 tensor axis: in NHWK the stride between adjacent
    # K_wg positions is K, in NHWC it is C.  A naive vectorised load along K_wg
    # would read consecutive *channel* values at one spatial position instead of
    # the next spatial position (wrong data) -- hence the historical vec=1.
    #
    # The stride-1 axis is instead the GEMM *free* axis: k_out (= M) for dY and
    # the inner C of N_wg for X.  So vectorise the global load along that free
    # (row) axis and transpose it into the row-major (M/N, K) LDS tile on store
    # (CoalescedTileLoader vector_axis="row").  The transpose-on-store fills the
    # SAME row-major (M/N, K) LDS tile the scalar path produced (identical LDS
    # contents; only the load/store instructions differ), so the MMA consumer --
    # MFMA or WMMA -- reads it unchanged.
    #
    # Enabled for every sync path (MFMA and WMMA); only the async
    # (raw_ptr_buffer_load_lds) path is excluded, because it writes
    # lane-contiguous LDS and cannot host a transpose-on-store.  Correctness
    # requires the free-axis vector to stay within one stride-1 run -- vec_a | K
    # (dY's k_out is contiguous over the whole K dim) and vec_b | C (an X vector
    # must not cross a (y,x) filter boundary) -- and choose_vec additionally
    # enforces even tile distribution.  When a width > 1 is not admissible the
    # loader falls back to the scalar vector_axis="col" path, keeping those
    # configs byte-identical.
    axis_a = axis_b = "col"
    load_vec_a = 1
    load_vec_b = 1
    if not spec.async_dma:

        def _free_axis_vec(chan: int, dtype: str, override: "int | None" = None) -> int:
            """Auto free-axis load width, clamped by an explicit spec override.

            ``vector_size_a`` / ``vector_size_b`` are a cap, not a replacement:
            a wider request than the channel run allows would read across a
            stride-1 boundary (wrong data), so the divisibility rule still
            wins. The forward and dgrad instances honour the same two fields;
            wgrad was the only conv family that declared and ignored them.
            """
            widths = (8, 4, 2, 1) if dtype != "fp32" else (4, 2, 1)
            auto = next(v for v in widths if chan % v == 0)
            return auto if override is None else min(auto, override)

        va = CoalescedTileLoader.choose_vec(
            tile_rows=block_m,
            tile_cols=block_k,
            block_size=threads,
            max_vec=_free_axis_vec(p_load.kpg, spec.data.dtype_a, spec.vector_size_a),
            vector_axis="row",
        )
        vb = CoalescedTileLoader.choose_vec(
            tile_rows=block_n,
            tile_cols=block_k,
            block_size=threads,
            max_vec=_free_axis_vec(p_load.cpg, spec.data.dtype_b, spec.vector_size_b),
            vector_axis="row",
        )
        if va > 1:
            load_vec_a, axis_a = va, "row"
        if vb > 1:
            load_vec_b, axis_b = vb, "row"

    # For pointwise (Y=X=1, stride 1, pad 0) all descriptors collapse to flat
    # 2-D address arithmetic — no unmerge/embed/pad, just multiply+add:
    #   dY: offset = k_wg * K + k_out   (NHWK with M=N*Ho*Wo pre-multiplied)
    #   X:  offset = k_wg * C + n_wg    (NHWC, n_wg == c directly)
    #   dW: offset = k_out * C + n_wg   (KC, n_wg == c directly)
    if p.is_pointwise:
        dY_desc = None
        X_desc = None
        _c_K_ir = p_kpg
        _c_C_ir = p_cpg
        _c_wgM_ir = p_wg_M
        _c_wgN_ir = p_wg_N
        _c_wgK_ir = p_wg_K
    else:
        dY_desc = make_dy_descriptor_dynamic(b, params, is_3d=p.is_3d)
        x_params = params
        if spec.group_merge > 1:
            # X's channel decode must run over the merged per-group channel run
            # (cpg*Gm) and the merged group's slab -- not the true cpg the host
            # packed. Merging is depthwise-only (wgrad_group_merge_available),
            # so that run is exactly Gm, a build-time constant: fold it and its
            # magic pair here instead of reading the kernargs. The epilogue
            # keeps the true cpg through ``params``.
            from rocke.helpers.transforms import calculate_magic_numbers

            _merged_cpg = p_load.cpg
            _mult, _shift = calculate_magic_numbers(_merged_cpg)
            x_params = dict(
                params,
                p_cpg=_merged_cpg,
                p_magic_n_cpg_mult=_mult,
                p_magic_n_cpg_shift=_shift,
            )
        X_desc = make_x_wgrad_descriptor_dynamic(
            b, x_params, is_3d=p.is_3d, grouped=_grouped
        )
        _c_K_ir = _c_C_ir = _c_wgM_ir = _c_wgN_ir = _c_wgK_ir = None

    dy_buf_rsrc = make_buffer_resource(b, dY, num_bytes=dY_bytes)
    x_buf_rsrc = make_buffer_resource(b, X, num_bytes=X_bytes)
    dw_buf_rsrc = make_buffer_resource(b, dW, num_bytes=dW_bytes)
    dy_rsrc = dy_buf_rsrc.rsrc
    x_rsrc = x_buf_rsrc.rsrc
    dw_rsrc = dw_buf_rsrc.rsrc

    k_off_capture: List[Optional[Value]] = [None]

    def dy_descriptor(b_: IRBuilder, row: Value, col: Value):
        k_out = b_.add(block_m_off_v, row)
        if grouped:
            # dY is NHWK with the full K; group g owns the output-channel slab
            # [g*kpg, (g+1)*kpg).  Fold the group base into the (stride-1) k_out
            # coord — no descriptor change needed.
            k_out = b_.add(k_out, b_.mul(group_v, c_kpg))
        k_wg_red = b_.add(k_off_capture[0], col)
        if p.is_pointwise:
            # Flat: offset = k_wg_red * K + k_out
            off = b_.add(b_.mul(k_wg_red, _c_K_ir), k_out)
            kred_ok = b_.cmp_lt(k_wg_red, _c_wgK_ir)
            kout_ok = b_.cmp_lt(k_out, _c_wgM_ir)
            return off, b_.land(kred_ok, kout_ok)
        return dY_desc.offset(b_, k_wg=k_wg_red, k_out=k_out)

    def x_descriptor(b_: IRBuilder, row: Value, col: Value):
        k_val = b_.add(block_n_off_v, row)  # N_wg: filter+channel position
        m_val = b_.add(k_off_capture[0], col)  # K_wg: output spatial position
        if p.is_pointwise:
            # Flat: offset = k_wg * C + n_wg (n_wg == c for 1x1)
            off = b_.add(b_.mul(m_val, _c_C_ir), k_val)
            kwg_ok = b_.cmp_lt(m_val, _c_wgK_ir)
            nwg_ok = b_.cmp_lt(k_val, _c_wgN_ir)
            return off, b_.land(kwg_ok, nwg_ok)
        if grouped:
            # X (NHWC, full C): the grouped make_a_descriptor selects the group's
            # channel slab via the ``group`` embed (c = group*cpg + c_in_group).
            return X_desc.offset(b_, m=m_val, k=k_val, group=group_v)
        return X_desc.offset(b_, m=m_val, k=k_val)

    if spec.async_dma:
        # K-outer: rows are K_wg, columns are the free axis. A chunk is then a
        # run along the free axis at one k_wg, which is contiguous in global for
        # both operands -- exactly what the intrinsic requires.
        # contig_cols: a chunk must stay inside one contiguous global run. For dY
        # (NHWK) the free axis is k_out, dense over kpg; for X (NHWC) it is the
        # inner c of N_wg=(y,x,c), dense only over cpg -- a wider chunk would
        # cross a filter position and silently fetch the wrong elements.
        a_loader = AsyncTileLoader.from_tile(
            tile_rows=block_k,
            tile_cols=block_m,
            block_size=threads,
            wave_size=spec.wave_size,
            elem_dtype=ir_dtype_a,
            contig_cols=p_load.kpg,
        )
        b_loader = AsyncTileLoader.from_tile(
            tile_rows=block_k,
            tile_cols=block_n,
            block_size=threads,
            wave_size=spec.wave_size,
            elem_dtype=ir_dtype_b,
            contig_cols=p_load.cpg,
        )
        a_sync_loader = None
        b_sync_loader = None
    else:
        a_loader = None
        b_loader = None
        if spec.lds_k_outer:
            # K-outer tile: rows are K_wg, columns are the free axis (M for dY,
            # inner-C of N_wg for X). The free axis is stride-1 in global AND
            # contiguous in LDS, so the classic vector_axis="col" loader applies
            # directly and its store collapses to a single wide smem_store_vN --
            # no transpose-on-store, no per-element scatter.
            a_tile_rows, a_tile_cols = block_k, block_m
            b_tile_rows, b_tile_cols = block_k, block_n
            a_axis = b_axis = "col"
            a_vec = CoalescedTileLoader.choose_vec(
                tile_rows=a_tile_rows,
                tile_cols=a_tile_cols,
                block_size=threads,
                max_vec=_free_axis_vec(
                    p_load.kpg, spec.data.dtype_a, spec.vector_size_a
                ),
                vector_axis="col",
            )
            b_vec = CoalescedTileLoader.choose_vec(
                tile_rows=b_tile_rows,
                tile_cols=b_tile_cols,
                block_size=threads,
                max_vec=_free_axis_vec(
                    p_load.cpg, spec.data.dtype_b, spec.vector_size_b
                ),
                vector_axis="col",
            )
        else:
            a_tile_rows, a_tile_cols = block_m, block_k
            b_tile_rows, b_tile_cols = block_n, block_k
            a_axis, b_axis = axis_a, axis_b
            a_vec, b_vec = load_vec_a, load_vec_b

        a_sync_loader = CoalescedTileLoader(
            tile_rows=a_tile_rows,
            tile_cols=a_tile_cols,
            block_size=threads,
            load_vec=a_vec,
            elem_dtype=ir_dtype_a,
            vector_axis=a_axis,
        )
        b_sync_loader = CoalescedTileLoader(
            tile_rows=b_tile_rows,
            tile_cols=b_tile_cols,
            block_size=threads,
            load_vec=b_vec,
            elem_dtype=ir_dtype_b,
            vector_axis=b_axis,
        )

    schedule = SchedulePolicy.for_pipeline(
        "async_dma" if spec.async_dma else spec.pipeline
    )
    schedule.emit_prologue(b)

    def emit_load_phase(k_off: Value, A_dst: Value, B_dst: Value) -> None:
        k_off_capture[0] = k_off

        if spec.lds_k_outer:
            # The K-outer tile is indexed (k, free); the descriptors take
            # (free, k). Swap the two coordinates -- the descriptors themselves
            # are unchanged, so the global addressing stays byte-identical.
            # Shared by the synchronous and the direct-load paths.
            def _dy_kouter(b_, row, col):
                return dy_descriptor(b_, col, row)

            def _x_kouter(b_, row, col):
                return x_descriptor(b_, col, row)

            a_desc_fn, b_desc_fn = _dy_kouter, _x_kouter
        else:
            a_desc_fn, b_desc_fn = dy_descriptor, x_descriptor

        if spec.async_dma:
            from rocke.core.ir import CACHE_STREAM

            a_slot = a_loader.bind(b, smem_dst=A_dst, wave_id=warp_id)
            a_slot.issue(
                b,
                tid=tid,
                rsrc=dy_rsrc,
                descriptor=a_desc_fn,
                coherency=CACHE_STREAM,
            )
            b_slot = b_loader.bind(b, smem_dst=B_dst, wave_id=warp_id)
            b_slot.issue(
                b, tid=tid, rsrc=x_rsrc, descriptor=b_desc_fn, coherency=CACHE_STREAM
            )
            return

        a_sync_loader.load(
            b, tid=tid, smem_dst=A_dst, descriptor=a_desc_fn, rsrc=dy_rsrc
        )
        b_sync_loader.load(
            b, tid=tid, smem_dst=B_dst, descriptor=b_desc_fn, rsrc=x_rsrc
        )

    def _split_desc_fns():
        """The (A, B) descriptor callbacks for the split global-read path.

        Mirrors the ``lds_k_outer`` coordinate swap inside
        :func:`emit_load_phase`: the K-outer tile is indexed ``(k, free)`` while
        the descriptors take ``(free, k)``. Emits no IR, so hoisting it out of
        the loader call cannot perturb SSA numbering.
        """
        if spec.lds_k_outer:

            def _dy_kouter(b_, row, col):
                return dy_descriptor(b_, col, row)

            def _x_kouter(b_, row, col):
                return x_descriptor(b_, col, row)

            return _dy_kouter, _x_kouter
        return dy_descriptor, x_descriptor

    def emit_wmma_phase(
        A_src: Value, B_src: Value, iter_vars: Sequence[Value]
    ) -> List[Value]:
        a_map = op.a_layout()
        b_map = op.b_layout()
        a_row_in_atom, a_k_in_atom = a_map.coord(b, lane, 0)
        b_k_in_atom, b_col_in_atom = b_map.coord(b, lane, 0)
        warp_m_off = grid.warp_m_off(b)
        warp_n_off = grid.warp_n_off(b)
        new_accs: List[Value] = list(iter_vars)
        for kk in range(k_atoms):
            k_tile_base = b.const_i32(kk * spec.warp_tile_k)
            a_rows = []
            for mi in range(mfmas_m):
                atom_row = b.add(warp_m_off, b.const_i32(mi * spec.warp_tile_m))
                if spec.lds_k_outer:
                    a_rows.append(
                        _tr_frag(
                            A_src, atom_row, k_tile_base, spec.warp_tile_m, a_per_lane
                        )
                    )
                    continue
                a_rows.append(
                    _emit_frag_smem_load(
                        b,
                        A_src,
                        a_row_in_atom,
                        a_k_in_atom,
                        atom_row,
                        k_tile_base,
                        a_per_lane,
                        smem_dtype=_smem_dtype,
                    )
                )
            b_cols = []
            for ni in range(mfmas_n):
                atom_row = b.add(warp_n_off, b.const_i32(ni * spec.warp_tile_n))
                if spec.lds_k_outer:
                    b_cols.append(
                        _tr_frag(
                            B_src, atom_row, k_tile_base, spec.warp_tile_n, b_per_lane
                        )
                    )
                    continue
                b_cols.append(
                    _emit_frag_smem_load(
                        b,
                        B_src,
                        b_col_in_atom,
                        b_k_in_atom,
                        atom_row,
                        k_tile_base,
                        b_per_lane,
                        smem_dtype=_smem_dtype,
                    )
                )
            flat = 0
            for mi in range(mfmas_m):
                for ni in range(mfmas_n):
                    new_accs[flat] = b.mma(op, a_rows[mi], b_cols[ni], new_accs[flat])
                    flat += 1
        return new_accs

    # ---- K-outer transpose-read fragment feed -------------------------------
    # For a K-outer tile ``T[k][mn]`` the MFMA operand of lane ``l`` is obtained
    # with ``n//4`` ``ds_read_b64_tr_b16`` at
    #     row(r) = k_base + (l // MN)*n + ((l % 16)//4) + 4*r   r in [0, n//4)
    #     col    = mn_base + ((l % MN)//16)*16 + (l % 4)*4
    # after which lane ``l`` holds ``T[k_base .. k_base+n-1][mn_base + l % MN]``
    # -- exactly the ``n`` K-contiguous elements the atom wants for its column.
    #
    # ``n`` is the per-lane operand length, which is what sets the k-stride
    # between lane groups: MFMA lane ``l`` owns ``k = (l // MN)*n .. +n-1``.
    # It is 8 for 32x32x16 and 16x16x32, and 4 for 16x16x16. Hardcoding the
    # stride at 8 made the 16x16x16 atom read k rows 8..27 of a 16-row tile --
    # past the end of the K-outer tile, so the fragment was garbage. The
    # emitted IR is unchanged for the two 8-element atoms.
    # test_lds_k_outer_matches_default pins the mapping against the M-outer path.
    # These are only materialised on the K-outer path: emitting them
    # unconditionally would add IR ops to every existing config and move the
    # golden. Guarded so the default path stays byte-identical.
    if spec.lds_k_outer:
        _tr_reader = ConvKOuterFragmentReader(wave_size=spec.wave_size).bind(b, lane)

    def _tr_frag(smem: Value, mn_base: Value, k_base: Value, mn_atom: int, n: int):
        """One MMA operand fragment from a K-outer tile via transpose reads.

        Thin binding of :class:`ConvKOuterFragmentReader`, which owns the lane
        mapping for both wave regimes and is shared with the other backward
        instance. The mapping is the part that is easy to get subtly wrong --
        two engines agreeing on the same wrong formula still reads a transposed
        operand -- so it lives in one place, mirroring ``rocke_conv_tr_frag`` in
        the C++ engine.
        """
        return _tr_reader.fragment(
            b,
            smem,
            mn_base,
            k_base,
            mn_atom=mn_atom,
            n=n,
            dtype=_smem_dtype if _smem_dtype is not None else F16,
        )

    def emit_mfma_phase(
        A_src: Value, B_src: Value, iter_vars: Sequence[Value]
    ) -> List[Value]:
        if op.family == "wmma":
            return emit_wmma_phase(A_src, B_src, iter_vars)

        decoded = decode_mfma_lanes(b, atom, lane)
        m_in_atom = decoded.m_in_atom
        n_in_atom = decoded.n_in_atom
        k_blk = decoded.k_blk

        warp_m_off = grid.warp_m_off(b)
        warp_n_off = grid.warp_n_off(b)
        new_accs: List[Value] = list(iter_vars)

        for kk in range(k_atoms):
            col_base = b.add(
                b.mul(k_blk, b.const_i32(a_per_lane)),
                b.const_i32(kk * spec.warp_tile_k),
            )
            a_rows = []
            for mi in range(mfmas_m):
                if spec.lds_k_outer:
                    a_rows.append(
                        _tr_frag(
                            A_src,
                            b.add(warp_m_off, b.const_i32(mi * spec.warp_tile_m)),
                            b.const_i32(kk * spec.warp_tile_k),
                            spec.warp_tile_m,
                            a_per_lane,
                        )
                    )
                    continue
                a_row = b.add(
                    warp_m_off, b.add(b.const_i32(mi * spec.warp_tile_m), m_in_atom)
                )
                a_rows.append(
                    _emit_smem_load(
                        b, A_src, a_row, col_base, a_per_lane, smem_dtype=_smem_dtype
                    )
                )

            b_cols = []
            for ni in range(mfmas_n):
                if spec.lds_k_outer:
                    b_cols.append(
                        _tr_frag(
                            B_src,
                            b.add(warp_n_off, b.const_i32(ni * spec.warp_tile_n)),
                            b.const_i32(kk * spec.warp_tile_k),
                            spec.warp_tile_n,
                            b_per_lane,
                        )
                    )
                    continue
                b_row = b.add(
                    warp_n_off, b.add(b.const_i32(ni * spec.warp_tile_n), n_in_atom)
                )
                b_cols.append(
                    _emit_smem_load(
                        b, B_src, b_row, col_base, b_per_lane, smem_dtype=_smem_dtype
                    )
                )

            flat = 0
            for mi in range(mfmas_m):
                for ni in range(mfmas_n):
                    acc = _emit_mfma(b, atom, a_rows[mi], b_cols[ni], new_accs[flat])
                    new_accs[flat] = acc
                    flat += 1

            schedule.emit_after_mfma_step(
                b,
                ds_read_count=mfmas_m + mfmas_n,
                mfma_count=mfmas_m * mfmas_n,
            )

        return new_accs

    # ---- K loop ----
    # k_lo / k_hi select the slice this CTA processes: k_lo = slice*ks,
    # k_hi = k_lo + ks (SGPR-pinned, scalar arith); an unsplit launch passes
    # ks_count = 1, which makes that the whole padded reduction.
    _k_upper = c_wg_K if k_hi is None else k_hi

    # Where a prefetch past the slice end is sent. The double-buffered loops
    # compute two tiles per step, and with an odd tile count the second one
    # lies past _k_upper; that reads zero only at the real end of the tensor.
    # Under split-K _k_upper is a slice end inside it, so the stray tile would
    # be the next slice's first -- redirect it to wg_K, which zero-fills.
    _k_zero_fill = None if k_hi is None else c_wg_K

    if spec.unroll_k:
        # AOT double-buffered K-loop, same shape as the forward conv's: the
        # trip count is runtime, so an LDS buffer cannot be picked by
        # ``bufs[it % 2]``. The body is unrolled twice and steps by
        # 2*block_k, which binds each phase to a build-time buffer while still
        # alternating them. One barrier per tile publishes the prefetched
        # buffer and orders the current tile's ds_reads ahead of the prefetch
        # that reuses that buffer two tiles later.
        c_2block_k = b.const_i32(2 * block_k)

        # Prologue: stage the first tile of the slice into buf0 and publish it.
        emit_load_phase(k_lo, A_smem, B_smem)
        b.sync()

        for_op_uk = b.scf_for_iter(k_lo, _k_upper, c_2block_k, accs, iv_name="k_unroll")
        with for_op_uk as (k_unroll, iter_accs):
            k_odd = b.add(k_unroll, c_block_k)
            k_nxt_pair = b.add(k_unroll, c_2block_k)
            k_odd_load = (
                k_odd
                if _k_zero_fill is None
                else b.select(b.cmp_lt(k_odd, _k_upper), k_odd, _k_zero_fill)
            )

            # Phase A: prefetch tile k+1 into buf1, MFMA tile k out of buf0.
            emit_load_phase(k_odd_load, A_smem2, B_smem2)
            k_off_capture[0] = k_unroll
            accs_a = emit_mfma_phase(A_smem, B_smem, list(iter_accs))
            # Publishes buf1 and drains buf0's ds_reads.
            b.sync()

            # Phase B: the buffers swap roles.
            emit_load_phase(k_nxt_pair, A_smem, B_smem)
            k_off_capture[0] = k_odd
            accs_b = emit_mfma_phase(A_smem2, B_smem2, accs_a)
            b.sync()

            b.scf_yield(*accs_b)
        final_accs = list(for_op_uk.results)
    elif not spec.async_dma:
        # mem/compv3/compv4/basic: scf_for_iter with dynamic _k_upper (= p_wg_K or k_hi)
        for_op = b.scf_for_iter(k_lo, _k_upper, c_block_k, accs, iv_name="k0")
        with for_op as (k0, iter_vars):
            emit_load_phase(k0, A_smem, B_smem)
            b.sync()
            new_accs = emit_mfma_phase(A_smem, B_smem, iter_vars)
            b.sync()
            b.scf_yield(*new_accs)
        final_accs = for_op.results
    else:
        # async_dma: dynamic ping-pong.
        bufs = [(A_smem, B_smem), (A_smem2, B_smem2)]
        pipeline = SoftwarePipeline(
            num_iters=1,  # unused: the dynamic path takes its bounds as arguments
            double_buffer=double_buffer,
            wait_vmcnt=True,
            sync_after_wait=True,
            sync_before_issue=True,
            overlap_vmcnt=True,
        )

        def issue_load_dyn_wg(k_offset_val, buf_pair):
            emit_load_phase(k_offset_val, buf_pair[0], buf_pair[1])

        def compute_dyn_wg(k_offset_val, buf_pair, state):
            k_off_capture[0] = k_offset_val
            return emit_mfma_phase(buf_pair[0], buf_pair[1], state)

        final_accs = pipeline.run_ping_pong_dynamic(
            b,
            k_extent=_k_upper,
            block_k=block_k,
            k_lo=k_lo,
            k_zero_fill=_k_zero_fill,
            buffers=bufs,
            iter_args=accs,
            issue_load_fn=issue_load_dyn_wg,
            compute_fn=compute_dyn_wg,
            schedule=schedule,
        )

    # ---- epilogue ----
    final_accs = _apply_accumulator_epilogue(b, spec.acc_epilogue, final_accs)

    if _is_two_stage:
        # Two-stage: f32 atomic-add into the scratch accumulator.
        # ws_ptr is defined above only when _is_two_stage=True.
        _emit_wgrad_workspace_store_epilogue(
            b,
            spec,
            atom,
            final_accs,
            warp_m_idx,
            warp_n_idx,
            lane,
            block_m_off_v,
            block_n_off_v,
            ws_ptr,
            c_per_lane,
            params,
            gm_group=group_v,
        )
    elif _is_split_k and op.family == "wmma":
        # WMMA split-K: atomic-add via the WMMA C-fragment layout (fp32/bf16/fp16).
        _emit_wgrad_split_k_epilogue_wmma(
            b,
            spec,
            op,
            final_accs,
            warp_m_idx,
            warp_n_idx,
            lane,
            block_m_off_v,
            block_n_off_v,
            dW,
            params,
            group=group_v,
        )
    elif _is_split_k and spec.epilogue == "cshuffle":
        # MFMA split-K + cshuffle: scatter to LDS then paired pk_atomic from smem.
        # Avoids the zero-fill workaround of the direct split-K path for bf16/fp16.
        _emit_wgrad_split_k_cshuffle_epilogue(
            b,
            spec,
            atom,
            final_accs,
            grid,
            dW,
            params,
            group=group_v,
        )
    elif _is_split_k:
        # MFMA split-K: supports fp32, bf16, fp16 via packed atomics.
        _emit_wgrad_split_k_epilogue(
            b,
            spec,
            atom,
            final_accs,
            warp_m_idx,
            warp_n_idx,
            lane,
            block_m_off_v,
            block_n_off_v,
            dW,
            c_per_lane,
            params,
            group=group_v,
        )
    elif spec.epilogue == "cshuffle":
        _emit_wgrad_cshuffle_epilogue(
            b, spec, final_accs, grid, dw_rsrc, params, group=group_v
        )
    elif op.family == "wmma":
        _emit_wgrad_direct_epilogue_wmma(
            b,
            spec,
            op,
            final_accs,
            warp_m_idx,
            warp_n_idx,
            lane,
            block_m_off_v,
            block_n_off_v,
            dw_rsrc,
            c0,
            params,
            group=group_v,
        )
    else:
        _emit_wgrad_direct_epilogue(
            b, spec, final_accs, grid, dw_rsrc, params, group=group_v
        )

    return b.kernel


# ---------------------------------------------------------------------
# Epilogues
# ---------------------------------------------------------------------


def _grid_mn_runtime(b: IRBuilder, spec: "WgradConvSpec", params: Dict[str, Value]):
    """Runtime ``(grid_M, grid_N)`` — the GEMM extent one tile is bounded by.

    Mirrors :attr:`WgradConvSpec.grid_M` / :attr:`~WgradConvSpec.grid_N`:
    a group-merged tile covers ``Gm`` conv groups per side, so the per-group
    wgrad extents are scaled by the merge degree. ``Gm`` is a build-time knob;
    the extents themselves are kernargs. At ``Gm == 1`` this is the kernarg
    unchanged, with no multiply emitted.
    """
    gm = spec.group_merge
    if gm <= 1:
        return params["p_wg_M"], params["p_wg_N"]
    c_gm = b.const_i32(gm)
    return b.mul(params["p_wg_M"], c_gm), b.mul(params["p_wg_N"], c_gm)


def _emit_wgrad_split_k_epilogue(
    b: IRBuilder,
    spec: WgradConvSpec,
    atom: MfmaAtom,
    accs: Sequence[Value],
    warp_m_idx: Value,
    warp_n_idx: Value,
    lane: Value,
    block_m_off: Value,
    block_n_off: Value,
    dw_ptr: Value,
    c_per_lane: int,
    params: Dict[str, Value],
    group: Optional[Value] = None,
) -> None:
    """Atomic-add partial accumulator directly into dW for all split-K slices.

    Each CTA owns one K-slice.  Its MFMA accumulator (f32) holds the partial
    sum over that slice.  We scatter every per-lane slot to its
    ``(k_out * wg_N + n_wg)`` element index in dW and issue an atomic-add
    so all ``split_k`` CTAs converge without a second reduction pass.
    The caller must zero-init dW before launch.

    Dispatch by dtype_d:
      fp32 — scalar ``global_atomic_add`` (atomicrmw fadd f32, gfx940+).
      bf16 — packed ``global_atomic_add_pk_bf16`` (<2 x bfloat>, gfx940+);
              f32 accumulators are truncated to bf16 and paired per even index.
      fp16 — packed ``global_atomic_add_pk_f16`` (<2 x half>, gfx940+);
              f32 accumulators are truncated to fp16 and paired per even index.

    For bf16/fp16, slots are processed in pairs (i, i+1).  Within each pair
    the even slot's element index is used as the base; the odd slot's value
    occupies the high element of the <2 x dtype> vector.  Both slots must
    share the same row (c_m) — for the standard MFMA C-fragment layout
    this is guaranteed because consecutive ``c_per_lane`` indices within
    one ``(mi, ni)`` atom iterate along the N axis (same row, adjacent
    columns) in groups of ``kc_m1`` which is always ≥ 2 for the atoms
    we support.  If ``c_per_lane`` is odd the last element falls back to
    a scalar f32 atomic-add to avoid reading out of bounds.
    """
    from rocke.helpers.atoms import c_warp_params, make_c_warp_dstr_encoding
    from rocke.helpers.distribution import make_static_tile_distribution

    dtype_d = spec.data.dtype_d
    p = spec.problem
    mfmas_m = spec.mfmas_per_warp_m
    mfmas_n = spec.mfmas_per_warp_n

    warp_m_off = b.mul(warp_m_idx, b.const_i32(mfmas_m * spec.warp_tile_m))
    warp_n_off = b.mul(warp_n_idx, b.const_i32(mfmas_n * spec.warp_tile_n))
    block_warp_m_off = b.add(block_m_off, warp_m_off)
    block_warp_n_off = b.add(block_n_off, warp_n_off)

    _, __, kc_m1, kc_nlane = c_warp_params(atom)
    c_dist = make_static_tile_distribution(make_c_warp_dstr_encoding(atom))

    c_nlane = b.const_i32(kc_nlane)
    n_in_atom = b.mod(lane, c_nlane)
    m_blk = b.div(lane, c_nlane)
    p_lane = [m_blk, n_in_atom]

    # Decode all (row, col) pairs for the c_per_lane accumulator slots.
    rows: List[Value] = []
    cols: List[Value] = []
    for i in range(c_per_lane):
        ys = [b.const_i32(i // kc_m1), b.const_i32(i % kc_m1)]
        x_row, x_col = c_dist.calculate_x(b, ys=ys, ps=[p_lane])
        rows.append(x_row)
        cols.append(x_col)

    wg_M_v = params["p_wg_M"]
    wg_N_v = params["p_wg_N"]

    # Grouped: the accumulator row ``c_m`` is per-group ([0, kpg)); the atomic
    # address must land in the group's absolute dW output-channel slab
    # (k_out = group*kpg + c_m).  Bounds checks stay on the per-group ``c_m``.
    # Ungrouped (group is None) leaves every address byte-identical.
    _c_kpg = params["p_kpg"] if group is not None else None

    def _row_addr(c_m: Value) -> Value:
        if group is None:
            return c_m
        return b.add(c_m, b.mul(group, _c_kpg))

    def _to_dtype(v_f32: Value) -> Value:
        """Convert f32 accumulator value to dtype_d."""
        if dtype_d == "fp32":
            return v_f32
        if dtype_d == "bf16":
            return b.trunc_f32_to_bf16(v_f32)
        return b.trunc_f32_to_f16(v_f32)

    def _emit_single_packed_atomic(c_m: Value, c_n: Value, val_f32: Value) -> None:
        """OOB-guarded single-element atomic for bf16/fp16.

        The packed intrinsic requires a 32-bit-aligned pair; to update only
        one element we need to know whether c_n is even or odd and pair it
        with a zero in the appropriate slot.  We check parity at build time
        if c_n is a constant, or emit a runtime branch otherwise.
        This emits one ``<2 x dtype>`` atomic per element, with the unused
        slot holding zero — the hardware adds zero to its slot, which is
        the identity and is safe.
        """
        zero = _to_dtype(b.const_f32(0.0))
        val = _to_dtype(val_f32)
        m_ok = b.cmp_lt(c_m, wg_M_v)
        n_ok = b.cmp_lt(c_n, wg_N_v)
        with b.scf_if(b.land(m_ok, n_ok)):
            # Make c_n even: if c_n is odd, use c_n-1 as base and put val in slot 1.
            c_n_is_odd = b.mod(c_n, b.const_i32(2))
            is_odd = b.cmp_ne(c_n_is_odd, b.const_i32(0))
            c_n_even = b.sub(c_n, c_n_is_odd)  # c_n - (c_n % 2)
            c_off_even = b.add(b.mul(_row_addr(c_m), wg_N_v), c_n_even)
            # Slot 0 = even position, slot 1 = odd position.
            v_even = b.select(is_odd, zero, val)
            v_odd = b.select(is_odd, val, zero)
            vec = b.vec_pack([v_even, v_odd], val.type)
            if dtype_d == "bf16":
                b.global_atomic_add_pk_bf16(dw_ptr, c_off_even, vec)
            else:
                b.global_atomic_add_pk_f16(dw_ptr, c_off_even, vec)

    def _emit_scalar_atomic(c_m: Value, c_n: Value, val_f32: Value) -> None:
        """OOB-guarded scalar atomic-add, dispatching on dtype_d."""
        if dtype_d == "fp32":
            c_off = b.add(b.mul(_row_addr(c_m), wg_N_v), c_n)
            with b.scf_if(b.land(b.cmp_lt(c_m, wg_M_v), b.cmp_lt(c_n, wg_N_v))):
                b.global_atomic_add(dw_ptr, c_off, val_f32)
        else:
            _emit_single_packed_atomic(c_m, c_n, val_f32)

    flat = 0
    for mi in range(mfmas_m):
        atom_m_base = b.add(block_warp_m_off, b.const_i32(mi * spec.warp_tile_m))
        for ni in range(mfmas_n):
            acc = accs[flat]
            flat += 1
            atom_n_base = b.add(block_warp_n_off, b.const_i32(ni * spec.warp_tile_n))

            if dtype_d == "fp32":
                # rows[i] / cols[i] are the per-slot (row, col) within the atom,
                # decoded directly from the MFMA C-fragment distribution.
                for i in range(c_per_lane):
                    c_m = b.add(atom_m_base, rows[i])
                    c_n = b.add(atom_n_base, cols[i])
                    _emit_scalar_atomic(c_m, c_n, b.vec_extract(acc, i))
            else:
                # bf16 / fp16: one _emit_single_packed_atomic per acc slot.
                # A packed <2 x dtype> atomic requires the two elements to be at
                # the same row (same c_m) AND adjacent N-columns.  For MFMA atoms
                # the C-fragment layout assigns one *row* position per slot
                # (rows[i] = m_blk * kc_m1 + i%kc_m1), so consecutive slots i and
                # i+1 always have rows[i] != rows[i+1].  Attempting to pair them
                # under the same c_m silently writes both values to the wrong row
                # (the row of slot i only).  Use one atomic per slot instead.
                for i in range(c_per_lane):
                    c_m_i = b.add(atom_m_base, rows[i])
                    c_n_i = b.add(atom_n_base, cols[i])
                    _emit_single_packed_atomic(c_m_i, c_n_i, b.vec_extract(acc, i))


def _emit_wgrad_split_k_epilogue_wmma(
    b: IRBuilder,
    spec: WgradConvSpec,
    op,
    accs: Sequence[Value],
    warp_m_idx: Value,
    warp_n_idx: Value,
    lane: Value,
    block_m_off: Value,
    block_n_off: Value,
    dw_ptr: Value,
    params: Dict[str, Value],
    group: Optional[Value] = None,
) -> None:
    """Atomic-add partial WMMA accumulator directly into dW for split-K.

    Mirrors :func:`_emit_wgrad_split_k_epilogue` but uses the WMMA C-fragment
    layout (``op.c_layout()``) instead of the MFMA distribution decoder.

    Dispatch by dtype_d:
      fp32 — scalar ``global_atomic_add`` (atomicrmw fadd f32).
      bf16 — packed ``global_atomic_add_pk_bf16`` (<2 x bfloat>); requires C%2==0.
      fp16 — packed ``global_atomic_add_pk_f16`` (<2 x half>); requires C%2==0.

    For bf16/fp16 each slot is issued as a single packed atomic with zero in the
    unused lane (same approach as the MFMA split-K epilogue).  The parity of c_n
    is checked at runtime to place the value in the correct half of the pair.
    ``is_valid_wgrad_spec`` enforces C%2==0 so the 32-bit-aligned base address
    assumption always holds within a filter position.

    ``group`` (grouped wgrad only): the accumulator row ``c_m`` is per-group
    ([0, kpg)); fold ``group*kpg`` into the atomic address so each group writes
    to its own output-channel slab in dW.  Ungrouped (group is None) leaves
    every address byte-identical to the pre-grouped path.

    The caller must zero-initialise dW before launch.
    """
    p = spec.problem
    dtype_d = spec.data.dtype_d
    mfmas_m = spec.mfmas_per_warp_m
    mfmas_n = spec.mfmas_per_warp_n

    warp_m_off = b.mul(warp_m_idx, b.const_i32(mfmas_m * spec.warp_tile_m))
    warp_n_off = b.mul(warp_n_idx, b.const_i32(mfmas_n * spec.warp_tile_n))
    block_warp_m_off = b.add(block_m_off, warp_m_off)
    block_warp_n_off = b.add(block_n_off, warp_n_off)

    wg_M_v = params["p_wg_M"]
    wg_N_v = params["p_wg_N"]

    _c_kpg = params["p_kpg"] if group is not None else None

    def _row_addr(c_m: Value) -> Value:
        if group is None:
            return c_m
        return b.add(c_m, b.mul(group, _c_kpg))

    c_map = op.c_layout()

    def _to_dtype(v_f32: Value) -> Value:
        if dtype_d == "fp32":
            return v_f32
        if dtype_d == "bf16":
            return b.trunc_f32_to_bf16(v_f32)
        return b.trunc_f32_to_f16(v_f32)

    def _emit_single_packed_atomic(c_m: Value, c_n: Value, val_f32: Value) -> None:
        zero = _to_dtype(b.const_f32(0.0))
        val = _to_dtype(val_f32)
        m_ok = b.cmp_lt(c_m, wg_M_v)
        n_ok = b.cmp_lt(c_n, wg_N_v)
        with b.scf_if(b.land(m_ok, n_ok)):
            c_n_is_odd = b.mod(c_n, b.const_i32(2))
            is_odd = b.cmp_ne(c_n_is_odd, b.const_i32(0))
            c_n_even = b.sub(c_n, c_n_is_odd)
            c_off_even = b.add(b.mul(_row_addr(c_m), wg_N_v), c_n_even)
            v_even = b.select(is_odd, zero, val)
            v_odd = b.select(is_odd, val, zero)
            vec = b.vec_pack([v_even, v_odd], val.type)
            if dtype_d == "bf16":
                b.global_atomic_add_pk_bf16(dw_ptr, c_off_even, vec)
            else:
                b.global_atomic_add_pk_f16(dw_ptr, c_off_even, vec)

    flat = 0
    for mi in range(mfmas_m):
        atom_m_base = b.add(block_warp_m_off, b.const_i32(mi * spec.warp_tile_m))
        for ni in range(mfmas_n):
            acc = accs[flat]
            flat += 1
            atom_n_base = b.add(block_warp_n_off, b.const_i32(ni * spec.warp_tile_n))
            for i in range(op.c_frag_len):
                row_off, col_off = c_map.coord(b, lane, i)
                c_m = b.add(atom_m_base, row_off)
                c_n = b.add(atom_n_base, col_off)
                if dtype_d == "fp32":
                    m_ok = b.cmp_lt(c_m, wg_M_v)
                    n_ok = b.cmp_lt(c_n, wg_N_v)
                    c_off = b.add(b.mul(_row_addr(c_m), wg_N_v), c_n)
                    with b.scf_if(b.land(m_ok, n_ok)):
                        b.global_atomic_add(dw_ptr, c_off, b.vec_extract(acc, i))
                else:
                    _emit_single_packed_atomic(c_m, c_n, b.vec_extract(acc, i))


def _emit_wgrad_split_k_cshuffle_epilogue(
    b: IRBuilder,
    spec: WgradConvSpec,
    atom: MfmaAtom,
    accs: Sequence[Value],
    grid,
    dW: Value,
    params: Dict[str, Value],
    group: Optional[Value] = None,
) -> None:
    """Split-K epilogue via cshuffle + packed atomic-adds into dW.

    After the GEMM loop each CTA holds a partial dW tile.  This epilogue:
      1. Scatters the MFMA accumulator to an LDS staging buffer in row-major
         order (identical to the non-atomic cshuffle epilogue).
      2. Issues a barrier.
      3. Reads back ``sv``-wide chunks per thread and issues atomic-adds:
           fp32 — scalar ``global_atomic_add`` per element.
           bf16 — ``global_atomic_add_pk_bf16`` (<2 x bfloat>) per pair.
           fp16 — ``global_atomic_add_pk_f16`` (<2 x half>) per pair.

    For bf16/fp16: adjacent elements in the sv-wide chunk share the same row
    and consecutive N-positions after the shuffle, so they form a genuine
    <2 x dtype> pair — no zero-fill required (contrast with the direct
    split-K epilogue's ``_emit_single_packed_atomic``).

    ``group`` (grouped wgrad only): fold ``group*kpg`` into the atomic address
    so each group writes to its own output-channel slab in dW.
    """
    p = spec.problem
    dtype_d = spec.data.dtype_d

    _cshuffle_kwargs: dict = {"out_dtype": dtype_d}
    if spec.vector_size_c is not None:
        _cshuffle_kwargs["max_store_vec"] = spec.vector_size_c
    else:
        _vc_C = p.cpg if group is not None else p.C
        _vc_K = p.kpg if group is not None else p.K
        # Pass split_k=1 so default_vector_sizes does not force vec_c=1; the
        # cshuffle atomic path reads from smem in sv-wide chunks and issues paired
        # pk_atomics, so a wide store_vec is beneficial (not contraindicated).
        _, __, vec_c = WgradConvSpec.default_vector_sizes(
            _vc_C, _vc_K, dtype_d, split_k=1
        )
        _cshuffle_kwargs["max_store_vec"] = vec_c

    wg_N_v = params["p_wg_N"]

    # Grouped: shift block_m_off by group*kpg so the atomic addresses land in
    # the group's absolute output-channel slab.  N axis is unaffected.
    if group is not None:
        c_kpg = params["p_kpg"]
        eff_grid = dc_replace(
            grid, block_m_off=b.add(grid.block_m_off, b.mul(group, c_kpg))
        )
        # The M bound must follow the offset into absolute-row space, and it
        # has to be this group's slab END, not the global K.
        #
        # Two ways to get it wrong, both of which produce a wrong answer rather
        # than a crash:
        #   - bounding against the PER-GROUP wg_M (=kpg) leaves the guard
        #     `m < kpg` false for every group above 0, so the grid silently
        #     drops its atomics and only group 0's dW slab is written;
        #   - bounding against the global K lets a CTA whose tile_m exceeds kpg
        #     (the depthwise/thin-group case, e.g. kpg=8 with tile_m=64) spill
        #     its tail rows into the NEXT groups' slabs and atomically add
        #     foreign partial sums there.
        # The correct bound is group*kpg + kpg, which is <= K by construction.
        # The N axis needs no adjustment because the group rides on M only.
        wg_M_v = b.add(b.mul(group, c_kpg), c_kpg)
    else:
        eff_grid = grid
        wg_M_v = params["p_wg_M"]

    CShuffleEpilogue.from_grid(
        atom=atom, grid=eff_grid, **_cshuffle_kwargs
    ).atomic_store(
        b,
        accs=accs,
        dw_ptr=dW,
        wg_N=wg_N_v,
        bounds=(wg_M_v, wg_N_v),
    )


def _emit_wgrad_direct_epilogue(
    b: IRBuilder,
    spec: WgradConvSpec,
    accs: Sequence[Value],
    grid: WarpGrid,
    dw_rsrc: Value,
    params: Dict[str, Value],
    group: Optional[Value] = None,
) -> None:
    """Per-lane scalar store to dW via the weight-gradient descriptor.

    Delegates to :class:`rocke.helpers.epilogues.DirectEpilogue`.
    The address function maps ``(m_val=k_out, n_val=n_wg)`` to the KYXC
    linear byte offset via :func:`make_dw_descriptor`.

    ``group`` (grouped wgrad only): the M-tile row ``m_val`` is per-group
    (``[0, kpg)``); fold ``group*kpg`` into ``k_out`` for the group's output-
    channel slab and pass ``group`` for the channel embed ``c = group*cpg + …``.
    """
    p = spec.problem
    if p.is_pointwise:
        _c_N = params["p_wg_N"]

        def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
            return b_.add(b_.mul(m_val, _c_N), n_val), b.const_i32(1)

    elif group is not None and spec.group_merge > 1:
        # Group-merged: the tile covers Gm groups per side. Rebuild the true dW
        # address from the merged coords and drop off-diagonal group pairs.
        dW_desc = make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)
        dw_addr = _gm_dw_addr_fn(b, spec, dW_desc, group)

    elif group is not None:
        # Grouped: dW packed [K,Y,X,cpg]; the group rides on the global k_out
        # only (m_val is the per-group [0,kpg) row).
        dW_desc = make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)
        _c_kpg = params["p_kpg"]

        def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
            m_g = b_.add(m_val, b_.mul(group, _c_kpg))
            return dW_desc.offset(b_, k_out=m_g, n_wg=n_val)

    else:
        dW_desc = make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)

        def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
            return dW_desc.offset(b_, k_out=m_val, n_wg=n_val)

    DirectEpilogue(atom=spec.atom, grid=grid, out_dtype=spec.data.dtype_d).store(
        b,
        accs=accs,
        addr_fn=dw_addr,
        d_rsrc=dw_rsrc,
        # Merged tiles are bounded by what the TILE covers; the address above
        # maps back to the true per-group dW position.
        bounds=_grid_mn_runtime(b, spec, params),
    )


def _emit_wgrad_direct_epilogue_wmma(
    b: IRBuilder,
    spec: WgradConvSpec,
    op,
    accs: Sequence[Value],
    warp_m_idx: Value,
    warp_n_idx: Value,
    lane: Value,
    block_m_off: Value,
    block_n_off: Value,
    dw_rsrc: Value,
    c0: Value,
    params: Dict[str, Value],
    group: Optional[Value] = None,
) -> None:
    """Per-lane store for the WMMA (gfx1151/gfx1250) accumulator layout into dW.

    ``group`` (grouped wgrad only): fold ``group*kpg`` into the per-group M row
    and pass ``group`` for the dW channel-slab embed.
    """
    p = spec.problem
    mfmas_m = spec.mfmas_per_warp_m
    mfmas_n = spec.mfmas_per_warp_n

    warp_m_off = b.mul(warp_m_idx, b.const_i32(mfmas_m * spec.warp_tile_m))
    warp_n_off = b.mul(warp_n_idx, b.const_i32(mfmas_n * spec.warp_tile_n))

    c_M = params["p_wg_M"]
    c_N = params["p_wg_N"]
    _c_wgN_wmma = params["p_wg_N"] if p.is_pointwise else None
    _c_kpg = params["p_kpg"] if group is not None else None
    dW_desc = (
        None if p.is_pointwise else make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)
    )
    c_map = op.c_layout()
    _fp32_out = spec.data.dtype_d == "fp32"
    _bf16_out = spec.data.dtype_d == "bf16"
    _elem_bytes = 4 if _fp32_out else 2

    flat = 0
    for mi in range(mfmas_m):
        for ni in range(mfmas_n):
            acc = accs[flat]
            flat += 1
            atom_m_off = b.add(
                b.add(block_m_off, warp_m_off),
                b.const_i32(mi * spec.warp_tile_m),
            )
            atom_n_off = b.add(
                b.add(block_n_off, warp_n_off),
                b.const_i32(ni * spec.warp_tile_n),
            )
            for i in range(op.c_frag_len):
                row_off, col_off = c_map.coord(b, lane, i)
                m_val = b.add(atom_m_off, row_off)
                n_val = b.add(atom_n_off, col_off)
                m_ok = b.cmp_lt(m_val, c_M)
                n_ok = b.cmp_lt(n_val, c_N)
                ok = b.land(m_ok, n_ok)

                v_f32 = b.vec_extract(acc, i)
                if p.is_pointwise:
                    dw_off_elems = b.add(b.mul(m_val, _c_wgN_wmma), n_val)
                elif group is not None:
                    m_g = b.add(m_val, b.mul(group, _c_kpg))
                    dw_off_elems, _ = dW_desc.offset(b, k_out=m_g, n_wg=n_val)
                else:
                    dw_off_elems, _ = dW_desc.offset(b, k_out=m_val, n_wg=n_val)
                dw_off_bytes = b.mul(dw_off_elems, b.const_i32(_elem_bytes))
                safe_off = b.select(ok, dw_off_bytes, b.const_i32((1 << 31) - 1))
                if _fp32_out:
                    b.buffer_store_f32(dw_rsrc, safe_off, c0, v_f32)
                elif _bf16_out:
                    b.buffer_store_bf16(
                        dw_rsrc, safe_off, c0, b.trunc_f32_to_bf16(v_f32)
                    )
                else:
                    b.buffer_store_f16(dw_rsrc, safe_off, c0, b.trunc_f32_to_f16(v_f32))


def _emit_wgrad_cshuffle_epilogue(
    b: IRBuilder,
    spec: WgradConvSpec,
    accs: Sequence[Value],
    grid: WarpGrid,
    dw_rsrc: Value,
    params: Dict[str, Value],
    group: Optional[Value] = None,
) -> None:
    """LDS-staged cshuffle epilogue writing to dW (KYXC layout).

    Delegates to :class:`rocke.helpers.epilogues.CShuffleEpilogue`.
    The address function maps ``(m_val=k_out, n_val=n_wg)`` to KYXC offset
    via :func:`make_dw_descriptor`.

    ``group`` (grouped wgrad only): the M row ``m_val`` is per-group ([0, kpg));
    fold ``group*kpg`` into ``k_out`` so the staged store lands in the group's
    dW output-channel slab, and derive the store vector width from cpg/kpg (the
    packed dW inner dim), not the full C/K.
    """
    p = spec.problem
    if p.is_pointwise:
        _c_N = params["p_wg_N"]

        def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
            return b_.add(b_.mul(m_val, _c_N), n_val), b.const_i32(1)

    elif group is not None and spec.group_merge > 1:
        # Group-merged: rebuild the true dW address from merged coords and mask
        # the off-diagonal group pairs. Safe to do per element here because the
        # store stays scalar -- cpg == 1 under the group-merge gate, so the
        # vector width derived below is 1.
        dW_desc = make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)
        dw_addr = _gm_dw_addr_fn(b, spec, dW_desc, group)

    elif group is not None:
        dW_desc = make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)
        _c_kpg = params["p_kpg"]

        def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
            m_g = b_.add(m_val, b_.mul(group, _c_kpg))
            return dW_desc.offset(b_, k_out=m_g, n_wg=n_val)

    else:
        dW_desc = make_dw_descriptor_dynamic(b, params, is_3d=p.is_3d)

        def dw_addr(b_: IRBuilder, m_val: Value, n_val: Value):
            return dW_desc.offset(b_, k_out=m_val, n_wg=n_val)

    _cshuffle_kwargs: dict = {"out_dtype": spec.data.dtype_d}
    if spec.vector_size_c is not None:
        _cshuffle_kwargs["max_store_vec"] = spec.vector_size_c
    else:
        # Grouped: the packed dW inner (store) dim is cpg, so bound the store
        # vector width by cpg/kpg rather than the full C/K.
        _vc_C = p.cpg if group is not None else spec.problem.C
        _vc_K = p.kpg if group is not None else spec.problem.K
        _, __, vec_c = WgradConvSpec.default_vector_sizes(
            _vc_C, _vc_K, spec.data.dtype_d, split_k=spec.split_k
        )
        _cshuffle_kwargs["max_store_vec"] = vec_c
    CShuffleEpilogue.from_grid(atom=spec.atom, grid=grid, **_cshuffle_kwargs).store(
        b,
        accs=accs,
        addr_fn=dw_addr,
        d_rsrc=dw_rsrc,
        # Merged tiles are bounded by what the TILE covers; the address fn maps
        # back to the true per-group dW position.
        bounds=_grid_mn_runtime(b, spec, params),
    )


def _emit_wgrad_workspace_store_epilogue(
    b: IRBuilder,
    spec: WgradConvSpec,
    atom: MfmaAtom,
    accs: Sequence[Value],
    warp_m_idx: Value,
    warp_n_idx: Value,
    lane: Value,
    block_m_off: Value,
    block_n_off: Value,
    ws_ptr: Value,
    c_per_lane: int,
    params: Dict[str, Value],
    gm_group: Optional[Value] = None,
) -> None:
    """Two-stage Stage 1 epilogue: f32 atomic-add into the scratch accumulator.

    Identical coordinate computation to :func:`_emit_wgrad_split_k_epilogue`,
    but the add lands in an f32 scratch buffer instead of in ``dW``:

        ws_ptr + group * wg_M * wg_N + c_m * wg_N + c_n

    The scratch has **one slab per conv group**, not one per K-slice: every
    slice atomic-adds on top of the same slab, so the reduction over ``split_k``
    is done by the hardware and Stage 2 is a pure dtype cast.

    This exists because the 16-bit packed atomic that writes ``dW`` directly
    needs an even ``wg_N`` (its ``<2 x dtype>`` pair straddles two dW columns),
    while ``atomicrmw fadd f32`` has no such constraint -- a scalar f32 is
    dword-aligned by construction.  So an odd ``wg_N`` reaches split-K through
    f32 atomics plus a cast rather than through 16-bit atomics.  It is also the
    more accurate of the two: partials accumulate in f32 and round once, where
    the 16-bit atomic rounds every partial.

    **The caller must zero the scratch before every launch.** These are adds,
    not stores, so stale content is added to the result.

    Out-of-bounds elements are guarded by ``scf_if`` -- an atomic to a sentinel
    offset would compute a real address and fault on AMD GPUs.

    Under group merging the tile covers a ``Gm x Gm`` block of group pairs and
    only the diagonal is real work, so the predicate gains an equality test.
    The scratch does NOT merge -- it keeps its true ``[groups * R, wg_M, wg_N]``
    shape -- which means the address is rebuilt from true coordinates while the
    accumulator *bounds* come from the merged dims. Getting that backwards
    writes ``(1 - 1/Gm) * K`` silently-zero dW rows, which is what the
    row-coverage guard in the correctness suite exists to catch.
    """
    p = spec.problem
    mfmas_m = spec.mfmas_per_warp_m
    mfmas_n = spec.mfmas_per_warp_n
    wg_M_v = params["p_wg_M"]
    wg_N_v = params["p_wg_N"]
    slab_v = b.mul(wg_M_v, wg_N_v)

    # Scratch slab index = group * R + (blockIdx.z % R): every K-slice of a
    # group accumulates into one of that group's R replica slabs, chosen by a
    # cheap hash of z. Any function of z works -- correctness only needs Stage 2
    # to fold all R of a group's slabs -- and z % R spreads slices evenly
    # whether or not the launch is grouped.
    #
    # Ungrouped with R == 1 has exactly one slab at offset 0, so the term is
    # elided rather than multiplied by a constant zero -- IRBuilder.const_i32
    # does no folding, so an unconditional constant would renumber every
    # downstream SSA value and break byte-identity on the default path.
    # Scratch total size = groups * R * wg_M * wg_N (f32 elements); R is a
    # build-time knob, the slab size is the runtime wg_M * wg_N.
    reps = spec.ws_replicas
    _slab_idx = None
    if gm_group is not None and reps > 1:
        _slab_idx = b.add(
            b.mul(gm_group, b.const_i32(reps)),
            b.mod(b.block_id_z(), b.const_i32(reps)),
        )
    elif gm_group is not None:
        _slab_idx = gm_group
    elif reps > 1:
        _slab_idx = b.mod(b.block_id_z(), b.const_i32(reps))
    slab_off = b.mul(_slab_idx, slab_v) if _slab_idx is not None else None

    # Merged-path setup. Only materialised when gm > 1, for the same
    # SSA-renumbering reason.
    gm = spec.group_merge
    bound_m_v, bound_n_v = wg_M_v, wg_N_v
    if gm > 1:
        if gm_group is None:
            raise ValueError(
                "group_merge > 1 needs the merged group index; "
                "the caller must pass gm_group"
            )
        _gm_split, c_zero_v = _gm_coord_splitter(b, p, gm)
        c_gm_v = b.const_i32(gm)
        c_cpg_v = params["p_cpg"]
        c_slab_v = slab_v
        c_reps_v = b.const_i32(reps) if reps > 1 else None
        bound_m_v, bound_n_v = _grid_mn_runtime(b, spec, params)

    # Per-warp M/N offsets (same as the atomic epilogue).
    warp_m_off = b.mul(warp_m_idx, b.const_i32(mfmas_m * spec.warp_tile_m))
    warp_n_off = b.mul(warp_n_idx, b.const_i32(mfmas_n * spec.warp_tile_n))
    block_warp_m_off = b.add(block_m_off, warp_m_off)
    block_warp_n_off = b.add(block_n_off, warp_n_off)

    # Decode C-fragment layout (same as atomic epilogue).
    from rocke.helpers.atoms import c_warp_params, make_c_warp_dstr_encoding
    from rocke.helpers.distribution import make_static_tile_distribution

    _, __, kc_m1, kc_nlane = c_warp_params(atom)
    c_dist = make_static_tile_distribution(make_c_warp_dstr_encoding(atom))
    c_nlane = b.const_i32(kc_nlane)
    n_in_atom = b.mod(lane, c_nlane)
    m_blk = b.div(lane, c_nlane)
    p_lane = [m_blk, n_in_atom]

    rows: List[Value] = []
    cols: List[Value] = []
    for i in range(c_per_lane):
        ys = [b.const_i32(i // kc_m1), b.const_i32(i % kc_m1)]
        x_row, x_col = c_dist.calculate_x(b, ys=ys, ps=[p_lane])
        rows.append(x_row)
        cols.append(x_col)

    flat = 0
    for mi in range(mfmas_m):
        atom_m_base = b.add(block_warp_m_off, b.const_i32(mi * spec.warp_tile_m))
        for ni in range(mfmas_n):
            acc = accs[flat]
            flat += 1
            atom_n_base = b.add(block_warp_n_off, b.const_i32(ni * spec.warp_tile_n))
            for i in range(c_per_lane):
                c_m = b.add(atom_m_base, rows[i])
                c_n = b.add(atom_n_base, cols[i])
                val_f32 = b.vec_extract(acc, i)
                # OOB guard via conditional — an atomic to a sentinel offset
                # would compute a real address and fault; use scf_if instead.
                if gm == 1:
                    in_bounds = b.land(b.cmp_lt(c_m, wg_M_v), b.cmp_lt(c_n, wg_N_v))
                    with b.scf_if(in_bounds):
                        ws_off = b.add(b.mul(c_m, wg_N_v), c_n)
                        if slab_off is not None:
                            ws_off = b.add(slab_off, ws_off)
                        b.global_atomic_add(ws_ptr, ws_off, val_f32)
                else:
                    gm_m, km, gm_n, yx, cc = _gm_split(b, c_m, c_n)
                    in_bounds = b.land(
                        b.land(b.cmp_lt(c_m, bound_m_v), b.cmp_lt(c_n, bound_n_v)),
                        b.cmp_eq(b.xor(gm_m, gm_n), c_zero_v),
                    )
                    with b.scf_if(in_bounds):
                        # True conv group, then its (kpg, Z*Y*X*cpg) slab.
                        group_true = b.add(b.mul(gm_group, c_gm_v), gm_m)
                        if reps > 1:
                            group_true = b.add(
                                b.mul(group_true, c_reps_v),
                                b.mod(b.block_id_z(), c_reps_v),
                            )
                        n_true = b.mul(yx, c_cpg_v) if p.cpg > 1 else yx
                        if p.cpg > 1:
                            n_true = b.add(n_true, cc)
                        ws_off = b.add(
                            b.mul(group_true, c_slab_v),
                            b.add(b.mul(km, wg_N_v), n_true),
                        )
                        b.global_atomic_add(ws_ptr, ws_off, val_f32)
