
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     1    0.002602    0.008175    0.004079    2.504079 v rst (in)
                                                         rst (net)
                      0.008175    0.000000    2.504079 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.008319    0.055169    0.097654    2.601733 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.055169    0.000146    2.601879 v fanout88/A (sky130_fd_sc_hd__buf_6)
    10    0.088185    0.084126    0.172768    2.774647 v fanout88/X (sky130_fd_sc_hd__buf_6)
                                                         net88 (net)
                      0.084126    0.000041    2.774688 v fanout87/A (sky130_fd_sc_hd__buf_4)
     7    0.050178    0.077933    0.201631    2.976320 v fanout87/X (sky130_fd_sc_hd__buf_4)
                                                         net87 (net)
                      0.078066    0.002858    2.979178 v fanout86/A (sky130_fd_sc_hd__buf_4)
    10    0.046217    0.072399    0.196215    3.175393 v fanout86/X (sky130_fd_sc_hd__buf_4)
                                                         net86 (net)
                      0.072399    0.000142    3.175535 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.007882    0.046238    0.068132    3.243667 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.046238    0.000110    3.243777 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.243777   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.047585    0.217579    0.154833    5.154833 ^ clk (in)
                                                         clk (net)
                      0.217851    0.000000    5.154833 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.055605    0.075504    0.210588    5.365421 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075672    0.001845    5.367265 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.044178    0.063526    0.156238    5.523504 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.063526    0.000314    5.523818 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.250000    5.273818   clock uncertainty
                                  0.000000    5.273818   clock reconvergence pessimism
                                  0.222502    5.496320   library recovery time
                                              5.496320   data required time
---------------------------------------------------------------------------------------------
                                              5.496320   data required time
                                             -3.243777   data arrival time
---------------------------------------------------------------------------------------------
                                              2.252543   slack (MET)


Startpoint: _143_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.047585    0.217579    0.154833    0.154833 ^ clk (in)
                                                         clk (net)
                      0.217851    0.000000    0.154833 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.055605    0.075504    0.210587    0.365420 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075504    0.000047    0.365467 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.076697    0.093980    0.178982    0.544449 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.094081    0.002494    0.546943 ^ _143_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.014463    0.136827    0.408452    0.955396 ^ _143_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net64 (net)
                      0.136827    0.000435    0.955830 ^ output64/A (sky130_fd_sc_hd__buf_2)
     1    0.033947    0.168999    0.229857    1.185687 ^ output64/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[6] (net)
                      0.168999    0.000082    1.185770 ^ sine_out[6] (out)
                                              1.185770   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -1.185770   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314231   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/Y
 clkload2/Y
 mem_i0_89/HI
 mem_i1_90/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
