// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pooling2d_cl_array_array_ap_fixed_12u_config16_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        data_V_data_8_V_dout,
        data_V_data_8_V_empty_n,
        data_V_data_8_V_read,
        data_V_data_9_V_dout,
        data_V_data_9_V_empty_n,
        data_V_data_9_V_read,
        data_V_data_10_V_dout,
        data_V_data_10_V_empty_n,
        data_V_data_10_V_read,
        data_V_data_11_V_dout,
        data_V_data_11_V_empty_n,
        data_V_data_11_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [5:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [5:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [5:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [5:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [5:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [5:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [5:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [5:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
input  [5:0] data_V_data_8_V_dout;
input   data_V_data_8_V_empty_n;
output   data_V_data_8_V_read;
input  [5:0] data_V_data_9_V_dout;
input   data_V_data_9_V_empty_n;
output   data_V_data_9_V_read;
input  [5:0] data_V_data_10_V_dout;
input   data_V_data_10_V_empty_n;
output   data_V_data_10_V_read;
input  [5:0] data_V_data_11_V_dout;
input   data_V_data_11_V_empty_n;
output   data_V_data_11_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg data_V_data_8_V_read;
reg data_V_data_9_V_read;
reg data_V_data_10_V_read;
reg data_V_data_11_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [31:0] pY_1;
reg   [31:0] sY_1;
reg   [5:0] kernel_data_V_5_12;
reg   [5:0] kernel_data_V_5_13;
reg   [5:0] kernel_data_V_5_14;
reg   [5:0] kernel_data_V_5_15;
reg   [5:0] kernel_data_V_5_16;
reg   [5:0] kernel_data_V_5_17;
reg   [5:0] kernel_data_V_5_18;
reg   [5:0] kernel_data_V_5_19;
reg   [5:0] kernel_data_V_5_20;
reg   [5:0] kernel_data_V_5_21;
reg   [5:0] kernel_data_V_5_22;
reg   [5:0] kernel_data_V_5_23;
reg   [5:0] kernel_data_V_5_24;
reg   [5:0] kernel_data_V_5_25;
reg   [5:0] kernel_data_V_5_26;
reg   [5:0] kernel_data_V_5_27;
reg   [5:0] kernel_data_V_5_28;
reg   [5:0] kernel_data_V_5_29;
reg   [5:0] kernel_data_V_5_30;
reg   [5:0] kernel_data_V_5_31;
reg   [5:0] kernel_data_V_5_32;
reg   [5:0] kernel_data_V_5_33;
reg   [5:0] kernel_data_V_5_34;
reg   [5:0] kernel_data_V_5_35;
reg   [5:0] kernel_data_V_5_36;
reg   [5:0] kernel_data_V_5_37;
reg   [5:0] kernel_data_V_5_38;
reg   [5:0] kernel_data_V_5_39;
reg   [5:0] kernel_data_V_5_40;
reg   [5:0] kernel_data_V_5_41;
reg   [5:0] kernel_data_V_5_42;
reg   [5:0] kernel_data_V_5_43;
reg   [5:0] kernel_data_V_5_44;
reg   [5:0] kernel_data_V_5_45;
reg   [5:0] kernel_data_V_5_46;
reg   [5:0] kernel_data_V_5_47;
reg   [5:0] kernel_data_V_5_60;
reg   [5:0] kernel_data_V_5_61;
reg   [5:0] kernel_data_V_5_62;
reg   [5:0] kernel_data_V_5_63;
reg   [5:0] kernel_data_V_5_64;
reg   [5:0] kernel_data_V_5_65;
reg   [5:0] kernel_data_V_5_66;
reg   [5:0] kernel_data_V_5_67;
reg   [5:0] kernel_data_V_5_68;
reg   [5:0] kernel_data_V_5_69;
reg   [5:0] kernel_data_V_5_70;
reg   [5:0] kernel_data_V_5_71;
reg   [5:0] kernel_data_V_5_72;
reg   [5:0] kernel_data_V_5_73;
reg   [5:0] kernel_data_V_5_74;
reg   [5:0] kernel_data_V_5_75;
reg   [5:0] kernel_data_V_5_76;
reg   [5:0] kernel_data_V_5_77;
reg   [5:0] kernel_data_V_5_78;
reg   [5:0] kernel_data_V_5_79;
reg   [5:0] kernel_data_V_5_80;
reg   [5:0] kernel_data_V_5_81;
reg   [5:0] kernel_data_V_5_82;
reg   [5:0] kernel_data_V_5_83;
reg   [5:0] kernel_data_V_5_84;
reg   [5:0] kernel_data_V_5_85;
reg   [5:0] kernel_data_V_5_86;
reg   [5:0] kernel_data_V_5_87;
reg   [5:0] kernel_data_V_5_88;
reg   [5:0] kernel_data_V_5_89;
reg   [5:0] kernel_data_V_5_90;
reg   [5:0] kernel_data_V_5_91;
reg   [5:0] kernel_data_V_5_92;
reg   [5:0] kernel_data_V_5_93;
reg   [5:0] kernel_data_V_5_94;
reg   [5:0] kernel_data_V_5_95;
reg   [5:0] kernel_data_V_5_108;
reg   [5:0] kernel_data_V_5_109;
reg   [5:0] kernel_data_V_5_110;
reg   [5:0] kernel_data_V_5_111;
reg   [5:0] kernel_data_V_5_112;
reg   [5:0] kernel_data_V_5_113;
reg   [5:0] kernel_data_V_5_114;
reg   [5:0] kernel_data_V_5_115;
reg   [5:0] kernel_data_V_5_116;
reg   [5:0] kernel_data_V_5_117;
reg   [5:0] kernel_data_V_5_118;
reg   [5:0] kernel_data_V_5_119;
reg   [5:0] kernel_data_V_5_120;
reg   [5:0] kernel_data_V_5_121;
reg   [5:0] kernel_data_V_5_122;
reg   [5:0] kernel_data_V_5_123;
reg   [5:0] kernel_data_V_5_124;
reg   [5:0] kernel_data_V_5_125;
reg   [5:0] kernel_data_V_5_126;
reg   [5:0] kernel_data_V_5_127;
reg   [5:0] kernel_data_V_5_128;
reg   [5:0] kernel_data_V_5_129;
reg   [5:0] kernel_data_V_5_130;
reg   [5:0] kernel_data_V_5_131;
reg   [5:0] kernel_data_V_5_132;
reg   [5:0] kernel_data_V_5_133;
reg   [5:0] kernel_data_V_5_134;
reg   [5:0] kernel_data_V_5_135;
reg   [5:0] kernel_data_V_5_136;
reg   [5:0] kernel_data_V_5_137;
reg   [5:0] kernel_data_V_5_138;
reg   [5:0] kernel_data_V_5_139;
reg   [5:0] kernel_data_V_5_140;
reg   [5:0] kernel_data_V_5_141;
reg   [5:0] kernel_data_V_5_142;
reg   [5:0] kernel_data_V_5_143;
reg   [5:0] kernel_data_V_5_156;
reg   [5:0] kernel_data_V_5_157;
reg   [5:0] kernel_data_V_5_158;
reg   [5:0] kernel_data_V_5_159;
reg   [5:0] kernel_data_V_5_160;
reg   [5:0] kernel_data_V_5_161;
reg   [5:0] kernel_data_V_5_162;
reg   [5:0] kernel_data_V_5_163;
reg   [5:0] kernel_data_V_5_164;
reg   [5:0] kernel_data_V_5_165;
reg   [5:0] kernel_data_V_5_166;
reg   [5:0] kernel_data_V_5_167;
reg   [5:0] kernel_data_V_5_168;
reg   [5:0] kernel_data_V_5_169;
reg   [5:0] kernel_data_V_5_170;
reg   [5:0] kernel_data_V_5_171;
reg   [5:0] kernel_data_V_5_172;
reg   [5:0] kernel_data_V_5_173;
reg   [5:0] kernel_data_V_5_174;
reg   [5:0] kernel_data_V_5_175;
reg   [5:0] kernel_data_V_5_176;
reg   [5:0] kernel_data_V_5_177;
reg   [5:0] kernel_data_V_5_178;
reg   [5:0] kernel_data_V_5_179;
reg   [5:0] kernel_data_V_5_180;
reg   [5:0] kernel_data_V_5_181;
reg   [5:0] kernel_data_V_5_182;
reg   [5:0] kernel_data_V_5_183;
reg   [5:0] kernel_data_V_5_184;
reg   [5:0] kernel_data_V_5_185;
reg   [5:0] kernel_data_V_5_186;
reg   [5:0] kernel_data_V_5_187;
reg   [5:0] kernel_data_V_5_188;
reg   [5:0] kernel_data_V_5_189;
reg   [5:0] kernel_data_V_5_190;
reg   [5:0] kernel_data_V_5_191;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln233_reg_3633;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    data_V_data_8_V_blk_n;
reg    data_V_data_9_V_blk_n;
reg    data_V_data_10_V_blk_n;
reg    data_V_data_11_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln185_4_reg_3642;
reg   [0:0] and_ln185_4_reg_3642_pp0_iter3_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg   [9:0] indvar_flatten_reg_540;
wire   [0:0] icmp_ln233_fu_914_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    io_acc_block_signal_op649;
reg    ap_block_state10_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] add_ln233_fu_920_p2;
reg   [9:0] add_ln233_reg_3637;
wire   [0:0] and_ln185_4_fu_978_p2;
reg   [0:0] and_ln185_4_reg_3642_pp0_iter1_reg;
reg   [0:0] and_ln185_4_reg_3642_pp0_iter2_reg;
wire   [0:0] icmp_ln203_fu_984_p2;
reg   [0:0] icmp_ln203_reg_3646;
wire   [31:0] select_ln218_fu_1008_p3;
reg   [31:0] select_ln218_reg_3650;
wire   [0:0] icmp_ln207_fu_1028_p2;
reg   [0:0] icmp_ln207_reg_3655;
wire   [31:0] select_ln213_fu_1052_p3;
reg   [31:0] select_ln213_reg_3659;
reg   [5:0] pool_window_12_V_11_reg_3664;
reg   [5:0] pool_window_12_V_10_reg_3669;
reg   [5:0] pool_window_12_V_9_reg_3674;
reg   [5:0] pool_window_12_V_8_reg_3679;
reg   [5:0] pool_window_12_V_7_reg_3684;
reg   [5:0] pool_window_12_V_6_reg_3689;
reg   [5:0] pool_window_12_V_5_reg_3694;
reg   [5:0] pool_window_12_V_4_reg_3699;
reg   [5:0] pool_window_12_V_3_reg_3704;
reg   [5:0] pool_window_12_V_2_reg_3709;
reg   [5:0] pool_window_12_V_1_reg_3714;
reg   [5:0] pool_window_12_V_reg_3719;
reg   [5:0] pool_window_8_V_11_reg_3724;
reg   [5:0] pool_window_8_V_10_reg_3729;
reg   [5:0] pool_window_8_V_9_reg_3734;
reg   [5:0] pool_window_8_V_8_reg_3739;
reg   [5:0] pool_window_8_V_7_reg_3744;
reg   [5:0] pool_window_8_V_6_reg_3749;
reg   [5:0] pool_window_8_V_5_reg_3754;
reg   [5:0] pool_window_8_V_4_reg_3759;
reg   [5:0] pool_window_8_V_3_reg_3764;
reg   [5:0] pool_window_8_V_2_reg_3769;
reg   [5:0] pool_window_8_V_1_reg_3774;
reg   [5:0] pool_window_8_V_reg_3779;
reg   [5:0] pool_window_4_V_11_reg_3784;
reg   [5:0] pool_window_4_V_10_reg_3789;
reg   [5:0] pool_window_4_V_9_reg_3794;
reg   [5:0] pool_window_4_V_8_reg_3799;
reg   [5:0] pool_window_4_V_7_reg_3804;
reg   [5:0] pool_window_4_V_6_reg_3809;
reg   [5:0] pool_window_4_V_5_reg_3814;
reg   [5:0] pool_window_4_V_4_reg_3819;
reg   [5:0] pool_window_4_V_3_reg_3824;
reg   [5:0] pool_window_4_V_2_reg_3829;
reg   [5:0] pool_window_4_V_1_reg_3834;
reg   [5:0] pool_window_4_V_reg_3839;
reg   [5:0] pool_window_0_V_11_reg_3844;
reg   [5:0] pool_window_0_V_1_reg_3849;
reg   [5:0] pool_window_0_V_2_reg_3854;
reg   [5:0] pool_window_0_V_3_reg_3859;
reg   [5:0] pool_window_0_V_4_reg_3864;
reg   [5:0] pool_window_0_V_5_reg_3869;
reg   [5:0] pool_window_0_V_6_reg_3874;
reg   [5:0] pool_window_0_V_7_reg_3879;
reg   [5:0] pool_window_0_V_10_reg_3884;
reg   [5:0] pool_window_0_V_9_reg_3889;
reg   [5:0] pool_window_0_V_8_reg_3894;
reg   [5:0] pool_window_0_V_reg_3899;
reg   [5:0] pool_window_1_V_reg_3904;
reg   [5:0] pool_window_1_V_8_reg_3909;
reg   [5:0] pool_window_1_V_9_reg_3914;
reg   [5:0] pool_window_1_V_11_reg_3919;
reg   [5:0] pool_window_1_V_1_reg_3924;
reg   [5:0] pool_window_1_V_2_reg_3929;
reg   [5:0] pool_window_1_V_3_reg_3934;
reg   [5:0] pool_window_1_V_4_reg_3939;
reg   [5:0] pool_window_1_V_5_reg_3944;
reg   [5:0] pool_window_1_V_6_reg_3949;
reg   [5:0] pool_window_1_V_7_reg_3954;
reg   [5:0] pool_window_1_V_10_reg_3959;
reg   [5:0] pool_window_2_V_reg_3964;
reg   [5:0] pool_window_2_V_8_reg_3969;
reg   [5:0] pool_window_2_V_9_reg_3974;
reg   [5:0] pool_window_2_V_11_reg_3979;
reg   [5:0] pool_window_2_V_1_reg_3984;
reg   [5:0] pool_window_2_V_2_reg_3989;
reg   [5:0] pool_window_2_V_3_reg_3994;
reg   [5:0] pool_window_2_V_4_reg_3999;
reg   [5:0] pool_window_2_V_5_reg_4004;
reg   [5:0] pool_window_2_V_6_reg_4009;
reg   [5:0] pool_window_2_V_7_reg_4014;
reg   [5:0] pool_window_2_V_10_reg_4019;
reg   [5:0] pool_window_3_V_reg_4024;
reg   [5:0] pool_window_3_V_8_reg_4029;
reg   [5:0] pool_window_3_V_9_reg_4034;
reg   [5:0] pool_window_3_V_11_reg_4039;
reg   [5:0] pool_window_3_V_1_reg_4044;
reg   [5:0] pool_window_3_V_2_reg_4049;
reg   [5:0] pool_window_3_V_3_reg_4054;
reg   [5:0] pool_window_3_V_4_reg_4059;
reg   [5:0] pool_window_3_V_5_reg_4064;
reg   [5:0] pool_window_3_V_6_reg_4069;
reg   [5:0] pool_window_3_V_7_reg_4074;
reg   [5:0] pool_window_3_V_10_reg_4079;
reg   [5:0] pool_window_5_V_reg_4084;
reg   [5:0] pool_window_5_V_1_reg_4089;
reg   [5:0] pool_window_5_V_2_reg_4094;
reg   [5:0] pool_window_5_V_3_reg_4099;
reg   [5:0] pool_window_5_V_4_reg_4104;
reg   [5:0] pool_window_5_V_5_reg_4109;
reg   [5:0] pool_window_5_V_6_reg_4114;
reg   [5:0] pool_window_5_V_7_reg_4119;
reg   [5:0] pool_window_5_V_8_reg_4124;
reg   [5:0] pool_window_5_V_9_reg_4129;
reg   [5:0] pool_window_5_V_11_reg_4134;
reg   [5:0] pool_window_5_V_10_reg_4139;
reg   [5:0] pool_window_6_V_reg_4144;
reg   [5:0] pool_window_6_V_1_reg_4149;
reg   [5:0] pool_window_6_V_2_reg_4154;
reg   [5:0] pool_window_6_V_3_reg_4159;
reg   [5:0] pool_window_6_V_4_reg_4164;
reg   [5:0] pool_window_6_V_5_reg_4169;
reg   [5:0] pool_window_6_V_6_reg_4174;
reg   [5:0] pool_window_6_V_7_reg_4179;
reg   [5:0] pool_window_6_V_8_reg_4184;
reg   [5:0] pool_window_6_V_9_reg_4189;
reg   [5:0] pool_window_6_V_11_reg_4194;
reg   [5:0] pool_window_6_V_10_reg_4199;
reg   [5:0] pool_window_7_V_reg_4204;
reg   [5:0] pool_window_7_V_1_reg_4209;
reg   [5:0] pool_window_7_V_2_reg_4214;
reg   [5:0] pool_window_7_V_3_reg_4219;
reg   [5:0] pool_window_7_V_4_reg_4224;
reg   [5:0] pool_window_7_V_5_reg_4229;
reg   [5:0] pool_window_7_V_6_reg_4234;
reg   [5:0] pool_window_7_V_7_reg_4239;
reg   [5:0] pool_window_7_V_8_reg_4244;
reg   [5:0] pool_window_7_V_9_reg_4249;
reg   [5:0] pool_window_7_V_11_reg_4254;
reg   [5:0] pool_window_7_V_10_reg_4259;
reg   [5:0] pool_window_9_V_reg_4264;
reg   [5:0] pool_window_9_V_1_reg_4269;
reg   [5:0] pool_window_9_V_2_reg_4274;
reg   [5:0] pool_window_9_V_3_reg_4279;
reg   [5:0] pool_window_9_V_4_reg_4284;
reg   [5:0] pool_window_9_V_5_reg_4289;
reg   [5:0] pool_window_9_V_6_reg_4294;
reg   [5:0] pool_window_9_V_7_reg_4299;
reg   [5:0] pool_window_9_V_8_reg_4304;
reg   [5:0] pool_window_9_V_9_reg_4309;
reg   [5:0] pool_window_9_V_11_reg_4314;
reg   [5:0] pool_window_9_V_10_reg_4319;
reg   [5:0] pool_window_10_V_reg_4324;
reg   [5:0] pool_window_10_V_1_reg_4329;
reg   [5:0] pool_window_10_V_2_reg_4334;
reg   [5:0] pool_window_10_V_3_reg_4339;
reg   [5:0] pool_window_10_V_4_reg_4344;
reg   [5:0] pool_window_10_V_5_reg_4349;
reg   [5:0] pool_window_10_V_6_reg_4354;
reg   [5:0] pool_window_10_V_7_reg_4359;
reg   [5:0] pool_window_10_V_8_reg_4364;
reg   [5:0] pool_window_10_V_9_reg_4369;
reg   [5:0] pool_window_10_V_11_reg_4374;
reg   [5:0] pool_window_10_V_10_reg_4379;
reg   [5:0] pool_window_11_V_reg_4384;
reg   [5:0] pool_window_11_V_1_reg_4389;
reg   [5:0] pool_window_11_V_2_reg_4394;
reg   [5:0] pool_window_11_V_3_reg_4399;
reg   [5:0] pool_window_11_V_4_reg_4404;
reg   [5:0] pool_window_11_V_5_reg_4409;
reg   [5:0] pool_window_11_V_6_reg_4414;
reg   [5:0] pool_window_11_V_7_reg_4419;
reg   [5:0] pool_window_11_V_8_reg_4424;
reg   [5:0] pool_window_11_V_9_reg_4429;
reg   [5:0] pool_window_11_V_11_reg_4434;
reg   [5:0] pool_window_11_V_10_reg_4439;
reg   [5:0] pool_window_13_V_reg_4444;
reg   [5:0] pool_window_13_V_1_reg_4449;
reg   [5:0] pool_window_13_V_2_reg_4454;
reg   [5:0] pool_window_13_V_3_reg_4459;
reg   [5:0] pool_window_13_V_4_reg_4464;
reg   [5:0] pool_window_13_V_5_reg_4469;
reg   [5:0] pool_window_13_V_6_reg_4474;
reg   [5:0] pool_window_13_V_7_reg_4479;
reg   [5:0] pool_window_13_V_8_reg_4484;
reg   [5:0] pool_window_13_V_9_reg_4489;
reg   [5:0] pool_window_13_V_11_reg_4494;
reg   [5:0] pool_window_13_V_10_reg_4499;
reg   [5:0] pool_window_14_V_reg_4504;
reg   [5:0] pool_window_14_V_1_reg_4509;
reg   [5:0] pool_window_14_V_2_reg_4514;
reg   [5:0] pool_window_14_V_3_reg_4519;
reg   [5:0] pool_window_14_V_4_reg_4524;
reg   [5:0] pool_window_14_V_5_reg_4529;
reg   [5:0] pool_window_14_V_6_reg_4534;
reg   [5:0] pool_window_14_V_7_reg_4539;
reg   [5:0] pool_window_14_V_8_reg_4544;
reg   [5:0] pool_window_14_V_9_reg_4549;
reg   [5:0] pool_window_14_V_11_reg_4554;
reg   [5:0] pool_window_14_V_10_reg_4559;
reg   [5:0] pool_window_15_V_reg_4564;
reg   [5:0] pool_window_15_V_1_reg_4569;
reg   [5:0] pool_window_15_V_2_reg_4574;
reg   [5:0] pool_window_15_V_3_reg_4579;
reg   [5:0] pool_window_15_V_4_reg_4584;
reg   [5:0] pool_window_15_V_5_reg_4589;
reg   [5:0] pool_window_15_V_6_reg_4594;
reg   [5:0] pool_window_15_V_7_reg_4599;
reg   [5:0] pool_window_15_V_8_reg_4604;
reg   [5:0] pool_window_15_V_9_reg_4609;
reg   [5:0] pool_window_15_V_11_reg_4614;
reg   [5:0] pool_window_15_V_10_reg_4619;
wire   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_return;
reg   [5:0] p_0_s_reg_4624;
reg    ap_enable_reg_pp0_iter3;
wire   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_return;
reg   [5:0] p_0_8_reg_4629;
wire   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_return;
reg   [5:0] p_0_9_reg_4634;
wire   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_return;
reg   [5:0] p_0_1_reg_4639;
wire   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_return;
reg   [5:0] p_0_2_reg_4644;
wire   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_return;
reg   [5:0] p_0_3_reg_4649;
reg   [5:0] p_0_4_reg_4654;
wire    io_acc_block_signal_op72;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_state9_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
reg   [5:0] p_0_5_reg_4659;
reg   [5:0] p_0_6_reg_4664;
reg   [5:0] p_0_7_reg_4669;
reg   [5:0] p_0_10_reg_4674;
reg   [5:0] p_0_11_reg_4679;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start;
wire    grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_done;
wire    grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_idle;
wire    grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ready;
reg    grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ce;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_0;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_1;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_2;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_3;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_4;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_5;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_6;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_7;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_8;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_9;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_10;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_11;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_12;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_13;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_14;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_15;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_16;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_17;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_18;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_19;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_20;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_21;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_22;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_23;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_24;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_25;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_26;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_27;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_28;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_29;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_30;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_31;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_32;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_33;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_34;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_35;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_36;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_37;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_38;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_39;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_40;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_41;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_42;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_43;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_44;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_45;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_46;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_47;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_48;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_49;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_50;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_51;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_52;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_53;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_54;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_55;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_56;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_57;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_58;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_59;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_60;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_61;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_62;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_63;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_64;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_65;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_66;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_67;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_68;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_69;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_70;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_71;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_72;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_73;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_74;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_75;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_76;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_77;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_78;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_79;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_80;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_81;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_82;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_83;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_84;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_85;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_86;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_87;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_88;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_89;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_90;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_91;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_92;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_93;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_94;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_95;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_96;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_97;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_98;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_99;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_100;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_101;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_102;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_103;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_104;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_105;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_106;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_107;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_108;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_109;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_110;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_111;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_112;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_113;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_114;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_115;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_116;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_117;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_118;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_119;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_120;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_121;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_122;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_123;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_124;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_125;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_126;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_127;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_128;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_129;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_130;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_131;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_132;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_133;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_134;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_135;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_136;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_137;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_138;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_139;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_140;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_141;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_142;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_143;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_144;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_145;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_146;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_147;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_148;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_149;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_150;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_151;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_152;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_153;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_154;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_155;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_156;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_157;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_158;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_159;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_160;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_161;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_162;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_163;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_164;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_165;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_166;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_167;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_168;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_169;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_170;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_171;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_172;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_173;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_174;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_175;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_176;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_177;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_178;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_179;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_180;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_181;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_182;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_183;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_184;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_185;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_186;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_187;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_188;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_189;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_190;
wire   [5:0] grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_191;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call162;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call162;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call162;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call162;
reg    ap_block_pp0_stage1_11001_ignoreCallOp229;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call162;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call162;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call162;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call162;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call162;
reg    ap_block_pp0_stage0_11001_ignoreCallOp240;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_0_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_1_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_2_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_3_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_4_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_5_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_6_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_7_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_8_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_9_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_10_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_11_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_12_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_13_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_14_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_15_V_read;
reg    grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call0;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call0;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call0;
reg    ap_block_pp0_stage1_11001_ignoreCallOp577;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call0;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp583;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_0_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_1_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_2_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_3_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_4_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_5_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_6_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_7_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_8_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_9_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_10_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_11_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_12_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_13_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_14_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_15_V_read;
reg    grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call3;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call3;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call3;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call3;
reg    ap_block_pp0_stage1_11001_ignoreCallOp578;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call3;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp584;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_0_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_1_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_2_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_3_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_4_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_5_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_6_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_7_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_8_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_9_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_10_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_11_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_12_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_13_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_14_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_15_V_read;
reg    grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call6;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call6;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call6;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call6;
reg    ap_block_pp0_stage1_11001_ignoreCallOp579;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call6;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call6;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call6;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp585;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_0_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_1_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_2_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_3_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_4_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_5_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_6_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_7_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_8_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_9_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_10_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_11_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_12_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_13_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_14_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_15_V_read;
reg    grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call9;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call9;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call9;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call9;
reg    ap_block_pp0_stage1_11001_ignoreCallOp580;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call9;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call9;
reg    ap_block_pp0_stage0_11001_ignoreCallOp586;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_0_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_1_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_2_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_3_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_4_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_5_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_6_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_7_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_8_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_9_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_10_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_11_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_12_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_13_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_14_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_15_V_read;
reg    grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call12;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call12;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call12;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call12;
reg    ap_block_pp0_stage1_11001_ignoreCallOp581;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call12;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call12;
reg    ap_block_pp0_stage0_11001_ignoreCallOp587;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_0_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_1_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_2_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_3_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_4_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_5_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_6_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_7_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_8_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_9_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_10_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_11_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_12_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_13_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_14_V_read;
reg   [5:0] grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_15_V_read;
reg    grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_ce;
reg    ap_block_state3_pp0_stage1_iter0_ignore_call15;
wire    ap_block_state5_pp0_stage1_iter1_ignore_call15;
wire    ap_block_state7_pp0_stage1_iter2_ignore_call15;
wire    ap_block_state9_pp0_stage1_iter3_ignore_call15;
reg    ap_block_pp0_stage1_11001_ignoreCallOp582;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state6_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call15;
reg    ap_block_state10_pp0_stage0_iter4_ignore_call15;
reg    ap_block_pp0_stage0_11001_ignoreCallOp588;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_544_p4;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_555_p4;
reg    grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start_reg;
wire   [31:0] add_ln216_fu_990_p2;
wire   [31:0] add_ln211_fu_1034_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln185_fu_930_p2;
wire   [0:0] icmp_ln185_4_fu_940_p2;
wire   [0:0] icmp_ln185_5_fu_950_p2;
wire   [0:0] icmp_ln185_6_fu_960_p2;
wire   [0:0] and_ln185_3_fu_972_p2;
wire   [0:0] and_ln185_fu_966_p2;
wire   [31:0] add_ln218_fu_1002_p2;
wire   [31:0] add_ln213_fu_1046_p2;
wire   [10:0] tmp_data_0_V_6_fu_3489_p3;
wire   [10:0] tmp_data_1_V_6_fu_3501_p3;
wire   [10:0] tmp_data_2_V_6_fu_3513_p3;
wire   [10:0] tmp_data_3_V_5_fu_3525_p3;
wire   [10:0] tmp_data_4_V_5_fu_3537_p3;
wire   [10:0] tmp_data_5_V_4_fu_3549_p3;
wire   [10:0] tmp_data_6_V_4_fu_3561_p3;
wire   [10:0] tmp_data_7_V_4_fu_3573_p3;
wire   [10:0] tmp_data_8_V_2_fu_3585_p3;
wire   [10:0] tmp_data_9_V_2_fu_3597_p3;
wire   [10:0] tmp_data_10_V_2_fu_3609_p3;
wire   [10:0] tmp_data_11_V_2_fu_3621_p3;
wire    ap_CS_fsm_state11;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2099;
reg    ap_condition_2103;
reg    ap_condition_1941;
reg    ap_condition_2107;
reg    ap_condition_391;
reg    ap_condition_39706;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 kernel_data_V_5_12 = 6'd0;
#0 kernel_data_V_5_13 = 6'd0;
#0 kernel_data_V_5_14 = 6'd0;
#0 kernel_data_V_5_15 = 6'd0;
#0 kernel_data_V_5_16 = 6'd0;
#0 kernel_data_V_5_17 = 6'd0;
#0 kernel_data_V_5_18 = 6'd0;
#0 kernel_data_V_5_19 = 6'd0;
#0 kernel_data_V_5_20 = 6'd0;
#0 kernel_data_V_5_21 = 6'd0;
#0 kernel_data_V_5_22 = 6'd0;
#0 kernel_data_V_5_23 = 6'd0;
#0 kernel_data_V_5_24 = 6'd0;
#0 kernel_data_V_5_25 = 6'd0;
#0 kernel_data_V_5_26 = 6'd0;
#0 kernel_data_V_5_27 = 6'd0;
#0 kernel_data_V_5_28 = 6'd0;
#0 kernel_data_V_5_29 = 6'd0;
#0 kernel_data_V_5_30 = 6'd0;
#0 kernel_data_V_5_31 = 6'd0;
#0 kernel_data_V_5_32 = 6'd0;
#0 kernel_data_V_5_33 = 6'd0;
#0 kernel_data_V_5_34 = 6'd0;
#0 kernel_data_V_5_35 = 6'd0;
#0 kernel_data_V_5_36 = 6'd0;
#0 kernel_data_V_5_37 = 6'd0;
#0 kernel_data_V_5_38 = 6'd0;
#0 kernel_data_V_5_39 = 6'd0;
#0 kernel_data_V_5_40 = 6'd0;
#0 kernel_data_V_5_41 = 6'd0;
#0 kernel_data_V_5_42 = 6'd0;
#0 kernel_data_V_5_43 = 6'd0;
#0 kernel_data_V_5_44 = 6'd0;
#0 kernel_data_V_5_45 = 6'd0;
#0 kernel_data_V_5_46 = 6'd0;
#0 kernel_data_V_5_47 = 6'd0;
#0 kernel_data_V_5_60 = 6'd0;
#0 kernel_data_V_5_61 = 6'd0;
#0 kernel_data_V_5_62 = 6'd0;
#0 kernel_data_V_5_63 = 6'd0;
#0 kernel_data_V_5_64 = 6'd0;
#0 kernel_data_V_5_65 = 6'd0;
#0 kernel_data_V_5_66 = 6'd0;
#0 kernel_data_V_5_67 = 6'd0;
#0 kernel_data_V_5_68 = 6'd0;
#0 kernel_data_V_5_69 = 6'd0;
#0 kernel_data_V_5_70 = 6'd0;
#0 kernel_data_V_5_71 = 6'd0;
#0 kernel_data_V_5_72 = 6'd0;
#0 kernel_data_V_5_73 = 6'd0;
#0 kernel_data_V_5_74 = 6'd0;
#0 kernel_data_V_5_75 = 6'd0;
#0 kernel_data_V_5_76 = 6'd0;
#0 kernel_data_V_5_77 = 6'd0;
#0 kernel_data_V_5_78 = 6'd0;
#0 kernel_data_V_5_79 = 6'd0;
#0 kernel_data_V_5_80 = 6'd0;
#0 kernel_data_V_5_81 = 6'd0;
#0 kernel_data_V_5_82 = 6'd0;
#0 kernel_data_V_5_83 = 6'd0;
#0 kernel_data_V_5_84 = 6'd0;
#0 kernel_data_V_5_85 = 6'd0;
#0 kernel_data_V_5_86 = 6'd0;
#0 kernel_data_V_5_87 = 6'd0;
#0 kernel_data_V_5_88 = 6'd0;
#0 kernel_data_V_5_89 = 6'd0;
#0 kernel_data_V_5_90 = 6'd0;
#0 kernel_data_V_5_91 = 6'd0;
#0 kernel_data_V_5_92 = 6'd0;
#0 kernel_data_V_5_93 = 6'd0;
#0 kernel_data_V_5_94 = 6'd0;
#0 kernel_data_V_5_95 = 6'd0;
#0 kernel_data_V_5_108 = 6'd0;
#0 kernel_data_V_5_109 = 6'd0;
#0 kernel_data_V_5_110 = 6'd0;
#0 kernel_data_V_5_111 = 6'd0;
#0 kernel_data_V_5_112 = 6'd0;
#0 kernel_data_V_5_113 = 6'd0;
#0 kernel_data_V_5_114 = 6'd0;
#0 kernel_data_V_5_115 = 6'd0;
#0 kernel_data_V_5_116 = 6'd0;
#0 kernel_data_V_5_117 = 6'd0;
#0 kernel_data_V_5_118 = 6'd0;
#0 kernel_data_V_5_119 = 6'd0;
#0 kernel_data_V_5_120 = 6'd0;
#0 kernel_data_V_5_121 = 6'd0;
#0 kernel_data_V_5_122 = 6'd0;
#0 kernel_data_V_5_123 = 6'd0;
#0 kernel_data_V_5_124 = 6'd0;
#0 kernel_data_V_5_125 = 6'd0;
#0 kernel_data_V_5_126 = 6'd0;
#0 kernel_data_V_5_127 = 6'd0;
#0 kernel_data_V_5_128 = 6'd0;
#0 kernel_data_V_5_129 = 6'd0;
#0 kernel_data_V_5_130 = 6'd0;
#0 kernel_data_V_5_131 = 6'd0;
#0 kernel_data_V_5_132 = 6'd0;
#0 kernel_data_V_5_133 = 6'd0;
#0 kernel_data_V_5_134 = 6'd0;
#0 kernel_data_V_5_135 = 6'd0;
#0 kernel_data_V_5_136 = 6'd0;
#0 kernel_data_V_5_137 = 6'd0;
#0 kernel_data_V_5_138 = 6'd0;
#0 kernel_data_V_5_139 = 6'd0;
#0 kernel_data_V_5_140 = 6'd0;
#0 kernel_data_V_5_141 = 6'd0;
#0 kernel_data_V_5_142 = 6'd0;
#0 kernel_data_V_5_143 = 6'd0;
#0 kernel_data_V_5_156 = 6'd0;
#0 kernel_data_V_5_157 = 6'd0;
#0 kernel_data_V_5_158 = 6'd0;
#0 kernel_data_V_5_159 = 6'd0;
#0 kernel_data_V_5_160 = 6'd0;
#0 kernel_data_V_5_161 = 6'd0;
#0 kernel_data_V_5_162 = 6'd0;
#0 kernel_data_V_5_163 = 6'd0;
#0 kernel_data_V_5_164 = 6'd0;
#0 kernel_data_V_5_165 = 6'd0;
#0 kernel_data_V_5_166 = 6'd0;
#0 kernel_data_V_5_167 = 6'd0;
#0 kernel_data_V_5_168 = 6'd0;
#0 kernel_data_V_5_169 = 6'd0;
#0 kernel_data_V_5_170 = 6'd0;
#0 kernel_data_V_5_171 = 6'd0;
#0 kernel_data_V_5_172 = 6'd0;
#0 kernel_data_V_5_173 = 6'd0;
#0 kernel_data_V_5_174 = 6'd0;
#0 kernel_data_V_5_175 = 6'd0;
#0 kernel_data_V_5_176 = 6'd0;
#0 kernel_data_V_5_177 = 6'd0;
#0 kernel_data_V_5_178 = 6'd0;
#0 kernel_data_V_5_179 = 6'd0;
#0 kernel_data_V_5_180 = 6'd0;
#0 kernel_data_V_5_181 = 6'd0;
#0 kernel_data_V_5_182 = 6'd0;
#0 kernel_data_V_5_183 = 6'd0;
#0 kernel_data_V_5_184 = 6'd0;
#0 kernel_data_V_5_185 = 6'd0;
#0 kernel_data_V_5_186 = 6'd0;
#0 kernel_data_V_5_187 = 6'd0;
#0 kernel_data_V_5_188 = 6'd0;
#0 kernel_data_V_5_189 = 6'd0;
#0 kernel_data_V_5_190 = 6'd0;
#0 kernel_data_V_5_191 = 6'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start_reg = 1'b0;
end

shift_line_buffer_array_ap_fixed_12u_config16_s grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start),
    .ap_done(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_done),
    .ap_idle(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_idle),
    .ap_ready(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ready),
    .ap_ce(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ce),
    .kernel_window_180_V_write(data_V_data_0_V_dout),
    .kernel_window_181_V_write(data_V_data_1_V_dout),
    .kernel_window_182_V_write(data_V_data_2_V_dout),
    .kernel_window_183_V_write(data_V_data_3_V_dout),
    .kernel_window_184_V_write(data_V_data_4_V_dout),
    .kernel_window_185_V_write(data_V_data_5_V_dout),
    .kernel_window_186_V_write(data_V_data_6_V_dout),
    .kernel_window_187_V_write(data_V_data_7_V_dout),
    .kernel_window_188_V_write(data_V_data_8_V_dout),
    .kernel_window_189_V_write(data_V_data_9_V_dout),
    .kernel_window_190_V_write(data_V_data_10_V_dout),
    .kernel_window_191_V_write(data_V_data_11_V_dout),
    .kernel_window_12_V_read(kernel_data_V_5_12),
    .kernel_window_13_V_read(kernel_data_V_5_13),
    .kernel_window_14_V_read(kernel_data_V_5_14),
    .kernel_window_15_V_read(kernel_data_V_5_15),
    .kernel_window_16_V_read(kernel_data_V_5_16),
    .kernel_window_17_V_read(kernel_data_V_5_17),
    .kernel_window_18_V_read(kernel_data_V_5_18),
    .kernel_window_19_V_read(kernel_data_V_5_19),
    .kernel_window_20_V_read(kernel_data_V_5_20),
    .kernel_window_21_V_read(kernel_data_V_5_21),
    .kernel_window_22_V_read(kernel_data_V_5_22),
    .kernel_window_23_V_read(kernel_data_V_5_23),
    .kernel_window_24_V_read(kernel_data_V_5_24),
    .kernel_window_25_V_read(kernel_data_V_5_25),
    .kernel_window_26_V_read(kernel_data_V_5_26),
    .kernel_window_27_V_read(kernel_data_V_5_27),
    .kernel_window_28_V_read(kernel_data_V_5_28),
    .kernel_window_29_V_read(kernel_data_V_5_29),
    .kernel_window_30_V_read(kernel_data_V_5_30),
    .kernel_window_31_V_read(kernel_data_V_5_31),
    .kernel_window_32_V_read(kernel_data_V_5_32),
    .kernel_window_33_V_read(kernel_data_V_5_33),
    .kernel_window_34_V_read(kernel_data_V_5_34),
    .kernel_window_35_V_read(kernel_data_V_5_35),
    .kernel_window_36_V_read(kernel_data_V_5_36),
    .kernel_window_37_V_read(kernel_data_V_5_37),
    .kernel_window_38_V_read(kernel_data_V_5_38),
    .kernel_window_39_V_read(kernel_data_V_5_39),
    .kernel_window_40_V_read(kernel_data_V_5_40),
    .kernel_window_41_V_read(kernel_data_V_5_41),
    .kernel_window_42_V_read(kernel_data_V_5_42),
    .kernel_window_43_V_read(kernel_data_V_5_43),
    .kernel_window_44_V_read(kernel_data_V_5_44),
    .kernel_window_45_V_read(kernel_data_V_5_45),
    .kernel_window_46_V_read(kernel_data_V_5_46),
    .kernel_window_47_V_read(kernel_data_V_5_47),
    .kernel_window_60_V_read(kernel_data_V_5_60),
    .kernel_window_61_V_read(kernel_data_V_5_61),
    .kernel_window_62_V_read(kernel_data_V_5_62),
    .kernel_window_63_V_read(kernel_data_V_5_63),
    .kernel_window_64_V_read(kernel_data_V_5_64),
    .kernel_window_65_V_read(kernel_data_V_5_65),
    .kernel_window_66_V_read(kernel_data_V_5_66),
    .kernel_window_67_V_read(kernel_data_V_5_67),
    .kernel_window_68_V_read(kernel_data_V_5_68),
    .kernel_window_69_V_read(kernel_data_V_5_69),
    .kernel_window_70_V_read(kernel_data_V_5_70),
    .kernel_window_71_V_read(kernel_data_V_5_71),
    .kernel_window_72_V_read(kernel_data_V_5_72),
    .kernel_window_73_V_read(kernel_data_V_5_73),
    .kernel_window_74_V_read(kernel_data_V_5_74),
    .kernel_window_75_V_read(kernel_data_V_5_75),
    .kernel_window_76_V_read(kernel_data_V_5_76),
    .kernel_window_77_V_read(kernel_data_V_5_77),
    .kernel_window_78_V_read(kernel_data_V_5_78),
    .kernel_window_79_V_read(kernel_data_V_5_79),
    .kernel_window_80_V_read(kernel_data_V_5_80),
    .kernel_window_81_V_read(kernel_data_V_5_81),
    .kernel_window_82_V_read(kernel_data_V_5_82),
    .kernel_window_83_V_read(kernel_data_V_5_83),
    .kernel_window_84_V_read(kernel_data_V_5_84),
    .kernel_window_85_V_read(kernel_data_V_5_85),
    .kernel_window_86_V_read(kernel_data_V_5_86),
    .kernel_window_87_V_read(kernel_data_V_5_87),
    .kernel_window_88_V_read(kernel_data_V_5_88),
    .kernel_window_89_V_read(kernel_data_V_5_89),
    .kernel_window_90_V_read(kernel_data_V_5_90),
    .kernel_window_91_V_read(kernel_data_V_5_91),
    .kernel_window_92_V_read(kernel_data_V_5_92),
    .kernel_window_93_V_read(kernel_data_V_5_93),
    .kernel_window_94_V_read(kernel_data_V_5_94),
    .kernel_window_95_V_read(kernel_data_V_5_95),
    .kernel_window_108_V_read(kernel_data_V_5_108),
    .kernel_window_109_V_read(kernel_data_V_5_109),
    .kernel_window_110_V_read(kernel_data_V_5_110),
    .kernel_window_111_V_read(kernel_data_V_5_111),
    .kernel_window_112_V_read(kernel_data_V_5_112),
    .kernel_window_113_V_read(kernel_data_V_5_113),
    .kernel_window_114_V_read(kernel_data_V_5_114),
    .kernel_window_115_V_read(kernel_data_V_5_115),
    .kernel_window_116_V_read(kernel_data_V_5_116),
    .kernel_window_117_V_read(kernel_data_V_5_117),
    .kernel_window_118_V_read(kernel_data_V_5_118),
    .kernel_window_119_V_read(kernel_data_V_5_119),
    .kernel_window_120_V_read(kernel_data_V_5_120),
    .kernel_window_121_V_read(kernel_data_V_5_121),
    .kernel_window_122_V_read(kernel_data_V_5_122),
    .kernel_window_123_V_read(kernel_data_V_5_123),
    .kernel_window_124_V_read(kernel_data_V_5_124),
    .kernel_window_125_V_read(kernel_data_V_5_125),
    .kernel_window_126_V_read(kernel_data_V_5_126),
    .kernel_window_127_V_read(kernel_data_V_5_127),
    .kernel_window_128_V_read(kernel_data_V_5_128),
    .kernel_window_129_V_read(kernel_data_V_5_129),
    .kernel_window_130_V_read(kernel_data_V_5_130),
    .kernel_window_131_V_read(kernel_data_V_5_131),
    .kernel_window_132_V_read(kernel_data_V_5_132),
    .kernel_window_133_V_read(kernel_data_V_5_133),
    .kernel_window_134_V_read(kernel_data_V_5_134),
    .kernel_window_135_V_read(kernel_data_V_5_135),
    .kernel_window_136_V_read(kernel_data_V_5_136),
    .kernel_window_137_V_read(kernel_data_V_5_137),
    .kernel_window_138_V_read(kernel_data_V_5_138),
    .kernel_window_139_V_read(kernel_data_V_5_139),
    .kernel_window_140_V_read(kernel_data_V_5_140),
    .kernel_window_141_V_read(kernel_data_V_5_141),
    .kernel_window_142_V_read(kernel_data_V_5_142),
    .kernel_window_143_V_read(kernel_data_V_5_143),
    .kernel_window_156_V_read(kernel_data_V_5_156),
    .kernel_window_157_V_read(kernel_data_V_5_157),
    .kernel_window_158_V_read(kernel_data_V_5_158),
    .kernel_window_159_V_read(kernel_data_V_5_159),
    .kernel_window_160_V_read(kernel_data_V_5_160),
    .kernel_window_161_V_read(kernel_data_V_5_161),
    .kernel_window_162_V_read(kernel_data_V_5_162),
    .kernel_window_163_V_read(kernel_data_V_5_163),
    .kernel_window_164_V_read(kernel_data_V_5_164),
    .kernel_window_165_V_read(kernel_data_V_5_165),
    .kernel_window_166_V_read(kernel_data_V_5_166),
    .kernel_window_167_V_read(kernel_data_V_5_167),
    .kernel_window_168_V_read(kernel_data_V_5_168),
    .kernel_window_169_V_read(kernel_data_V_5_169),
    .kernel_window_170_V_read(kernel_data_V_5_170),
    .kernel_window_171_V_read(kernel_data_V_5_171),
    .kernel_window_172_V_read(kernel_data_V_5_172),
    .kernel_window_173_V_read(kernel_data_V_5_173),
    .kernel_window_174_V_read(kernel_data_V_5_174),
    .kernel_window_175_V_read(kernel_data_V_5_175),
    .kernel_window_176_V_read(kernel_data_V_5_176),
    .kernel_window_177_V_read(kernel_data_V_5_177),
    .kernel_window_178_V_read(kernel_data_V_5_178),
    .kernel_window_179_V_read(kernel_data_V_5_179),
    .kernel_window_180_V_read(kernel_data_V_5_180),
    .kernel_window_181_V_read(kernel_data_V_5_181),
    .kernel_window_182_V_read(kernel_data_V_5_182),
    .kernel_window_183_V_read(kernel_data_V_5_183),
    .kernel_window_184_V_read(kernel_data_V_5_184),
    .kernel_window_185_V_read(kernel_data_V_5_185),
    .kernel_window_186_V_read(kernel_data_V_5_186),
    .kernel_window_187_V_read(kernel_data_V_5_187),
    .kernel_window_188_V_read(kernel_data_V_5_188),
    .kernel_window_189_V_read(kernel_data_V_5_189),
    .kernel_window_190_V_read(kernel_data_V_5_190),
    .kernel_window_191_V_read(kernel_data_V_5_191),
    .ap_return_0(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_0),
    .ap_return_1(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_1),
    .ap_return_2(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_2),
    .ap_return_3(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_3),
    .ap_return_4(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_4),
    .ap_return_5(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_5),
    .ap_return_6(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_6),
    .ap_return_7(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_7),
    .ap_return_8(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_8),
    .ap_return_9(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_9),
    .ap_return_10(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_10),
    .ap_return_11(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_11),
    .ap_return_12(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_12),
    .ap_return_13(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_13),
    .ap_return_14(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_14),
    .ap_return_15(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_15),
    .ap_return_16(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_16),
    .ap_return_17(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_17),
    .ap_return_18(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_18),
    .ap_return_19(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_19),
    .ap_return_20(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_20),
    .ap_return_21(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_21),
    .ap_return_22(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_22),
    .ap_return_23(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_23),
    .ap_return_24(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_24),
    .ap_return_25(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_25),
    .ap_return_26(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_26),
    .ap_return_27(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_27),
    .ap_return_28(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_28),
    .ap_return_29(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_29),
    .ap_return_30(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_30),
    .ap_return_31(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_31),
    .ap_return_32(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_32),
    .ap_return_33(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_33),
    .ap_return_34(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_34),
    .ap_return_35(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_35),
    .ap_return_36(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_36),
    .ap_return_37(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_37),
    .ap_return_38(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_38),
    .ap_return_39(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_39),
    .ap_return_40(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_40),
    .ap_return_41(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_41),
    .ap_return_42(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_42),
    .ap_return_43(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_43),
    .ap_return_44(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_44),
    .ap_return_45(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_45),
    .ap_return_46(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_46),
    .ap_return_47(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_47),
    .ap_return_48(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_48),
    .ap_return_49(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_49),
    .ap_return_50(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_50),
    .ap_return_51(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_51),
    .ap_return_52(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_52),
    .ap_return_53(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_53),
    .ap_return_54(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_54),
    .ap_return_55(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_55),
    .ap_return_56(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_56),
    .ap_return_57(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_57),
    .ap_return_58(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_58),
    .ap_return_59(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_59),
    .ap_return_60(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_60),
    .ap_return_61(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_61),
    .ap_return_62(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_62),
    .ap_return_63(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_63),
    .ap_return_64(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_64),
    .ap_return_65(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_65),
    .ap_return_66(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_66),
    .ap_return_67(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_67),
    .ap_return_68(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_68),
    .ap_return_69(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_69),
    .ap_return_70(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_70),
    .ap_return_71(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_71),
    .ap_return_72(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_72),
    .ap_return_73(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_73),
    .ap_return_74(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_74),
    .ap_return_75(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_75),
    .ap_return_76(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_76),
    .ap_return_77(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_77),
    .ap_return_78(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_78),
    .ap_return_79(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_79),
    .ap_return_80(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_80),
    .ap_return_81(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_81),
    .ap_return_82(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_82),
    .ap_return_83(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_83),
    .ap_return_84(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_84),
    .ap_return_85(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_85),
    .ap_return_86(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_86),
    .ap_return_87(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_87),
    .ap_return_88(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_88),
    .ap_return_89(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_89),
    .ap_return_90(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_90),
    .ap_return_91(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_91),
    .ap_return_92(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_92),
    .ap_return_93(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_93),
    .ap_return_94(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_94),
    .ap_return_95(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_95),
    .ap_return_96(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_96),
    .ap_return_97(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_97),
    .ap_return_98(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_98),
    .ap_return_99(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_99),
    .ap_return_100(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_100),
    .ap_return_101(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_101),
    .ap_return_102(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_102),
    .ap_return_103(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_103),
    .ap_return_104(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_104),
    .ap_return_105(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_105),
    .ap_return_106(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_106),
    .ap_return_107(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_107),
    .ap_return_108(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_108),
    .ap_return_109(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_109),
    .ap_return_110(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_110),
    .ap_return_111(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_111),
    .ap_return_112(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_112),
    .ap_return_113(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_113),
    .ap_return_114(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_114),
    .ap_return_115(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_115),
    .ap_return_116(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_116),
    .ap_return_117(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_117),
    .ap_return_118(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_118),
    .ap_return_119(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_119),
    .ap_return_120(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_120),
    .ap_return_121(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_121),
    .ap_return_122(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_122),
    .ap_return_123(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_123),
    .ap_return_124(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_124),
    .ap_return_125(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_125),
    .ap_return_126(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_126),
    .ap_return_127(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_127),
    .ap_return_128(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_128),
    .ap_return_129(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_129),
    .ap_return_130(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_130),
    .ap_return_131(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_131),
    .ap_return_132(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_132),
    .ap_return_133(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_133),
    .ap_return_134(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_134),
    .ap_return_135(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_135),
    .ap_return_136(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_136),
    .ap_return_137(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_137),
    .ap_return_138(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_138),
    .ap_return_139(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_139),
    .ap_return_140(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_140),
    .ap_return_141(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_141),
    .ap_return_142(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_142),
    .ap_return_143(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_143),
    .ap_return_144(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_144),
    .ap_return_145(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_145),
    .ap_return_146(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_146),
    .ap_return_147(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_147),
    .ap_return_148(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_148),
    .ap_return_149(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_149),
    .ap_return_150(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_150),
    .ap_return_151(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_151),
    .ap_return_152(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_152),
    .ap_return_153(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_153),
    .ap_return_154(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_154),
    .ap_return_155(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_155),
    .ap_return_156(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_156),
    .ap_return_157(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_157),
    .ap_return_158(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_158),
    .ap_return_159(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_159),
    .ap_return_160(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_160),
    .ap_return_161(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_161),
    .ap_return_162(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_162),
    .ap_return_163(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_163),
    .ap_return_164(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_164),
    .ap_return_165(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_165),
    .ap_return_166(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_166),
    .ap_return_167(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_167),
    .ap_return_168(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_168),
    .ap_return_169(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_169),
    .ap_return_170(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_170),
    .ap_return_171(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_171),
    .ap_return_172(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_172),
    .ap_return_173(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_173),
    .ap_return_174(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_174),
    .ap_return_175(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_175),
    .ap_return_176(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_176),
    .ap_return_177(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_177),
    .ap_return_178(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_178),
    .ap_return_179(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_179),
    .ap_return_180(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_180),
    .ap_return_181(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_181),
    .ap_return_182(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_182),
    .ap_return_183(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_183),
    .ap_return_184(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_184),
    .ap_return_185(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_185),
    .ap_return_186(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_186),
    .ap_return_187(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_187),
    .ap_return_188(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_188),
    .ap_return_189(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_189),
    .ap_return_190(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_190),
    .ap_return_191(grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_191)
);

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_3_V_read),
    .x_4_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_4_V_read),
    .x_5_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_5_V_read),
    .x_6_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_6_V_read),
    .x_7_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_7_V_read),
    .x_8_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_8_V_read),
    .x_9_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_9_V_read),
    .x_10_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_10_V_read),
    .x_11_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_11_V_read),
    .x_12_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_12_V_read),
    .x_13_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_13_V_read),
    .x_14_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_14_V_read),
    .x_15_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_15_V_read),
    .ap_return(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_return),
    .ap_ce(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_ce)
);

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_3_V_read),
    .x_4_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_4_V_read),
    .x_5_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_5_V_read),
    .x_6_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_6_V_read),
    .x_7_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_7_V_read),
    .x_8_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_8_V_read),
    .x_9_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_9_V_read),
    .x_10_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_10_V_read),
    .x_11_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_11_V_read),
    .x_12_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_12_V_read),
    .x_13_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_13_V_read),
    .x_14_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_14_V_read),
    .x_15_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_15_V_read),
    .ap_return(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_return),
    .ap_ce(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_ce)
);

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_3_V_read),
    .x_4_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_4_V_read),
    .x_5_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_5_V_read),
    .x_6_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_6_V_read),
    .x_7_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_7_V_read),
    .x_8_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_8_V_read),
    .x_9_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_9_V_read),
    .x_10_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_10_V_read),
    .x_11_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_11_V_read),
    .x_12_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_12_V_read),
    .x_13_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_13_V_read),
    .x_14_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_14_V_read),
    .x_15_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_15_V_read),
    .ap_return(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_return),
    .ap_ce(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_ce)
);

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_3_V_read),
    .x_4_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_4_V_read),
    .x_5_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_5_V_read),
    .x_6_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_6_V_read),
    .x_7_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_7_V_read),
    .x_8_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_8_V_read),
    .x_9_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_9_V_read),
    .x_10_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_10_V_read),
    .x_11_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_11_V_read),
    .x_12_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_12_V_read),
    .x_13_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_13_V_read),
    .x_14_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_14_V_read),
    .x_15_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_15_V_read),
    .ap_return(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_return),
    .ap_ce(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_ce)
);

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_3_V_read),
    .x_4_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_4_V_read),
    .x_5_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_5_V_read),
    .x_6_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_6_V_read),
    .x_7_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_7_V_read),
    .x_8_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_8_V_read),
    .x_9_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_9_V_read),
    .x_10_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_10_V_read),
    .x_11_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_11_V_read),
    .x_12_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_12_V_read),
    .x_13_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_13_V_read),
    .x_14_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_14_V_read),
    .x_15_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_15_V_read),
    .ap_return(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_return),
    .ap_ce(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_ce)
);

reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_0_V_read),
    .x_1_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_1_V_read),
    .x_2_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_2_V_read),
    .x_3_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_3_V_read),
    .x_4_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_4_V_read),
    .x_5_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_5_V_read),
    .x_6_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_6_V_read),
    .x_7_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_7_V_read),
    .x_8_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_8_V_read),
    .x_9_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_9_V_read),
    .x_10_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_10_V_read),
    .x_11_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_11_V_read),
    .x_12_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_12_V_read),
    .x_13_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_13_V_read),
    .x_14_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_14_V_read),
    .x_15_V_read(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_15_V_read),
    .ap_return(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_return),
    .ap_ce(grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start_reg <= 1'b1;
        end else if ((grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ready == 1'b1)) begin
            grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_reg_3633 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_540 <= add_ln233_reg_3637;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_540 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1941)) begin
        if ((icmp_ln203_fu_984_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln203_fu_984_p2 == 1'd0)) begin
            pX_1 <= add_ln216_fu_990_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2107)) begin
        if ((icmp_ln207_fu_1028_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln207_fu_1028_p2 == 1'd0)) begin
            pY_1 <= add_ln211_fu_1034_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_39706)) begin
            sX_1 <= select_ln218_reg_3650;
        end else if ((1'b1 == ap_condition_391)) begin
            sX_1 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln233_reg_3637 <= add_ln233_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln185_4_reg_3642 <= and_ln185_4_fu_978_p2;
        icmp_ln203_reg_3646 <= icmp_ln203_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln185_4_reg_3642_pp0_iter1_reg <= and_ln185_4_reg_3642;
        and_ln185_4_reg_3642_pp0_iter2_reg <= and_ln185_4_reg_3642_pp0_iter1_reg;
        and_ln185_4_reg_3642_pp0_iter3_reg <= and_ln185_4_reg_3642_pp0_iter2_reg;
        icmp_ln233_reg_3633 <= icmp_ln233_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_984_p2 == 1'd1) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln207_reg_3655 <= icmp_ln207_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_reg_3633 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        kernel_data_V_5_108 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_120;
        kernel_data_V_5_109 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_121;
        kernel_data_V_5_110 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_122;
        kernel_data_V_5_111 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_123;
        kernel_data_V_5_112 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_124;
        kernel_data_V_5_113 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_125;
        kernel_data_V_5_114 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_126;
        kernel_data_V_5_115 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_127;
        kernel_data_V_5_116 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_128;
        kernel_data_V_5_117 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_129;
        kernel_data_V_5_118 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_130;
        kernel_data_V_5_119 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_131;
        kernel_data_V_5_12 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_48;
        kernel_data_V_5_120 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_132;
        kernel_data_V_5_121 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_133;
        kernel_data_V_5_122 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_134;
        kernel_data_V_5_123 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_135;
        kernel_data_V_5_124 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_136;
        kernel_data_V_5_125 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_137;
        kernel_data_V_5_126 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_138;
        kernel_data_V_5_127 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_139;
        kernel_data_V_5_128 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_140;
        kernel_data_V_5_129 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_141;
        kernel_data_V_5_13 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_49;
        kernel_data_V_5_130 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_142;
        kernel_data_V_5_131 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_143;
        kernel_data_V_5_132 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_144;
        kernel_data_V_5_133 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_145;
        kernel_data_V_5_134 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_146;
        kernel_data_V_5_135 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_147;
        kernel_data_V_5_136 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_148;
        kernel_data_V_5_137 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_149;
        kernel_data_V_5_138 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_150;
        kernel_data_V_5_139 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_151;
        kernel_data_V_5_14 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_50;
        kernel_data_V_5_140 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_152;
        kernel_data_V_5_141 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_153;
        kernel_data_V_5_142 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_154;
        kernel_data_V_5_143 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_155;
        kernel_data_V_5_15 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_51;
        kernel_data_V_5_156 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_156;
        kernel_data_V_5_157 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_157;
        kernel_data_V_5_158 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_158;
        kernel_data_V_5_159 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_159;
        kernel_data_V_5_16 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_52;
        kernel_data_V_5_160 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_160;
        kernel_data_V_5_161 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_161;
        kernel_data_V_5_162 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_162;
        kernel_data_V_5_163 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_163;
        kernel_data_V_5_164 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_164;
        kernel_data_V_5_165 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_165;
        kernel_data_V_5_166 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_166;
        kernel_data_V_5_167 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_167;
        kernel_data_V_5_168 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_168;
        kernel_data_V_5_169 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_169;
        kernel_data_V_5_17 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_53;
        kernel_data_V_5_170 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_170;
        kernel_data_V_5_171 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_171;
        kernel_data_V_5_172 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_172;
        kernel_data_V_5_173 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_173;
        kernel_data_V_5_174 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_174;
        kernel_data_V_5_175 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_175;
        kernel_data_V_5_176 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_176;
        kernel_data_V_5_177 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_177;
        kernel_data_V_5_178 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_178;
        kernel_data_V_5_179 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_179;
        kernel_data_V_5_18 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_54;
        kernel_data_V_5_180 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_180;
        kernel_data_V_5_181 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_181;
        kernel_data_V_5_182 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_182;
        kernel_data_V_5_183 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_183;
        kernel_data_V_5_184 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_184;
        kernel_data_V_5_185 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_185;
        kernel_data_V_5_186 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_186;
        kernel_data_V_5_187 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_187;
        kernel_data_V_5_188 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_188;
        kernel_data_V_5_189 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_189;
        kernel_data_V_5_19 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_55;
        kernel_data_V_5_190 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_190;
        kernel_data_V_5_191 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_191;
        kernel_data_V_5_20 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_56;
        kernel_data_V_5_21 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_57;
        kernel_data_V_5_22 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_58;
        kernel_data_V_5_23 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_59;
        kernel_data_V_5_24 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_60;
        kernel_data_V_5_25 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_61;
        kernel_data_V_5_26 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_62;
        kernel_data_V_5_27 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_63;
        kernel_data_V_5_28 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_64;
        kernel_data_V_5_29 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_65;
        kernel_data_V_5_30 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_66;
        kernel_data_V_5_31 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_67;
        kernel_data_V_5_32 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_68;
        kernel_data_V_5_33 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_69;
        kernel_data_V_5_34 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_70;
        kernel_data_V_5_35 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_71;
        kernel_data_V_5_36 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_72;
        kernel_data_V_5_37 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_73;
        kernel_data_V_5_38 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_74;
        kernel_data_V_5_39 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_75;
        kernel_data_V_5_40 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_76;
        kernel_data_V_5_41 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_77;
        kernel_data_V_5_42 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_78;
        kernel_data_V_5_43 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_79;
        kernel_data_V_5_44 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_80;
        kernel_data_V_5_45 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_81;
        kernel_data_V_5_46 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_82;
        kernel_data_V_5_47 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_83;
        kernel_data_V_5_60 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_84;
        kernel_data_V_5_61 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_85;
        kernel_data_V_5_62 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_86;
        kernel_data_V_5_63 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_87;
        kernel_data_V_5_64 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_88;
        kernel_data_V_5_65 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_89;
        kernel_data_V_5_66 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_90;
        kernel_data_V_5_67 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_91;
        kernel_data_V_5_68 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_92;
        kernel_data_V_5_69 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_93;
        kernel_data_V_5_70 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_94;
        kernel_data_V_5_71 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_95;
        kernel_data_V_5_72 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_96;
        kernel_data_V_5_73 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_97;
        kernel_data_V_5_74 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_98;
        kernel_data_V_5_75 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_99;
        kernel_data_V_5_76 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_100;
        kernel_data_V_5_77 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_101;
        kernel_data_V_5_78 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_102;
        kernel_data_V_5_79 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_103;
        kernel_data_V_5_80 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_104;
        kernel_data_V_5_81 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_105;
        kernel_data_V_5_82 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_106;
        kernel_data_V_5_83 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_107;
        kernel_data_V_5_84 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_108;
        kernel_data_V_5_85 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_109;
        kernel_data_V_5_86 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_110;
        kernel_data_V_5_87 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_111;
        kernel_data_V_5_88 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_112;
        kernel_data_V_5_89 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_113;
        kernel_data_V_5_90 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_114;
        kernel_data_V_5_91 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_115;
        kernel_data_V_5_92 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_116;
        kernel_data_V_5_93 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_117;
        kernel_data_V_5_94 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_118;
        kernel_data_V_5_95 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_0_10_reg_4674 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_return;
        p_0_11_reg_4679 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_return;
        p_0_4_reg_4654 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_return;
        p_0_5_reg_4659 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_return;
        p_0_6_reg_4664 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_return;
        p_0_7_reg_4669 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_0_1_reg_4639 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_return;
        p_0_2_reg_4644 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_return;
        p_0_3_reg_4649 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_return;
        p_0_8_reg_4629 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_return;
        p_0_9_reg_4634 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_return;
        p_0_s_reg_4624 <= grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_reg_3633 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool_window_0_V_10_reg_3884 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_3;
        pool_window_0_V_11_reg_3844 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_11;
        pool_window_0_V_1_reg_3849 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_10;
        pool_window_0_V_2_reg_3854 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_9;
        pool_window_0_V_3_reg_3859 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_8;
        pool_window_0_V_4_reg_3864 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_7;
        pool_window_0_V_5_reg_3869 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_6;
        pool_window_0_V_6_reg_3874 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_5;
        pool_window_0_V_7_reg_3879 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_4;
        pool_window_0_V_8_reg_3894 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_1;
        pool_window_0_V_9_reg_3889 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_2;
        pool_window_0_V_reg_3899 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_0;
        pool_window_10_V_10_reg_4379 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_143;
        pool_window_10_V_11_reg_4374 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_142;
        pool_window_10_V_1_reg_4329 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_133;
        pool_window_10_V_2_reg_4334 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_134;
        pool_window_10_V_3_reg_4339 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_135;
        pool_window_10_V_4_reg_4344 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_136;
        pool_window_10_V_5_reg_4349 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_137;
        pool_window_10_V_6_reg_4354 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_138;
        pool_window_10_V_7_reg_4359 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_139;
        pool_window_10_V_8_reg_4364 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_140;
        pool_window_10_V_9_reg_4369 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_141;
        pool_window_10_V_reg_4324 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_132;
        pool_window_11_V_10_reg_4439 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_155;
        pool_window_11_V_11_reg_4434 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_154;
        pool_window_11_V_1_reg_4389 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_145;
        pool_window_11_V_2_reg_4394 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_146;
        pool_window_11_V_3_reg_4399 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_147;
        pool_window_11_V_4_reg_4404 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_148;
        pool_window_11_V_5_reg_4409 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_149;
        pool_window_11_V_6_reg_4414 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_150;
        pool_window_11_V_7_reg_4419 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_151;
        pool_window_11_V_8_reg_4424 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_152;
        pool_window_11_V_9_reg_4429 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_153;
        pool_window_11_V_reg_4384 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_144;
        pool_window_12_V_10_reg_3669 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_46;
        pool_window_12_V_11_reg_3664 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_47;
        pool_window_12_V_1_reg_3714 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_37;
        pool_window_12_V_2_reg_3709 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_38;
        pool_window_12_V_3_reg_3704 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_39;
        pool_window_12_V_4_reg_3699 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_40;
        pool_window_12_V_5_reg_3694 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_41;
        pool_window_12_V_6_reg_3689 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_42;
        pool_window_12_V_7_reg_3684 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_43;
        pool_window_12_V_8_reg_3679 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_44;
        pool_window_12_V_9_reg_3674 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_45;
        pool_window_12_V_reg_3719 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_36;
        pool_window_13_V_10_reg_4499 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_167;
        pool_window_13_V_11_reg_4494 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_166;
        pool_window_13_V_1_reg_4449 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_157;
        pool_window_13_V_2_reg_4454 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_158;
        pool_window_13_V_3_reg_4459 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_159;
        pool_window_13_V_4_reg_4464 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_160;
        pool_window_13_V_5_reg_4469 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_161;
        pool_window_13_V_6_reg_4474 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_162;
        pool_window_13_V_7_reg_4479 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_163;
        pool_window_13_V_8_reg_4484 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_164;
        pool_window_13_V_9_reg_4489 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_165;
        pool_window_13_V_reg_4444 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_156;
        pool_window_14_V_10_reg_4559 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_179;
        pool_window_14_V_11_reg_4554 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_178;
        pool_window_14_V_1_reg_4509 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_169;
        pool_window_14_V_2_reg_4514 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_170;
        pool_window_14_V_3_reg_4519 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_171;
        pool_window_14_V_4_reg_4524 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_172;
        pool_window_14_V_5_reg_4529 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_173;
        pool_window_14_V_6_reg_4534 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_174;
        pool_window_14_V_7_reg_4539 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_175;
        pool_window_14_V_8_reg_4544 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_176;
        pool_window_14_V_9_reg_4549 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_177;
        pool_window_14_V_reg_4504 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_168;
        pool_window_15_V_10_reg_4619 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_191;
        pool_window_15_V_11_reg_4614 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_190;
        pool_window_15_V_1_reg_4569 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_181;
        pool_window_15_V_2_reg_4574 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_182;
        pool_window_15_V_3_reg_4579 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_183;
        pool_window_15_V_4_reg_4584 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_184;
        pool_window_15_V_5_reg_4589 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_185;
        pool_window_15_V_6_reg_4594 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_186;
        pool_window_15_V_7_reg_4599 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_187;
        pool_window_15_V_8_reg_4604 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_188;
        pool_window_15_V_9_reg_4609 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_189;
        pool_window_15_V_reg_4564 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_180;
        pool_window_1_V_10_reg_3959 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_59;
        pool_window_1_V_11_reg_3919 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_51;
        pool_window_1_V_1_reg_3924 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_52;
        pool_window_1_V_2_reg_3929 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_53;
        pool_window_1_V_3_reg_3934 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_54;
        pool_window_1_V_4_reg_3939 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_55;
        pool_window_1_V_5_reg_3944 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_56;
        pool_window_1_V_6_reg_3949 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_57;
        pool_window_1_V_7_reg_3954 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_58;
        pool_window_1_V_8_reg_3909 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_49;
        pool_window_1_V_9_reg_3914 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_50;
        pool_window_1_V_reg_3904 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_48;
        pool_window_2_V_10_reg_4019 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_71;
        pool_window_2_V_11_reg_3979 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_63;
        pool_window_2_V_1_reg_3984 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_64;
        pool_window_2_V_2_reg_3989 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_65;
        pool_window_2_V_3_reg_3994 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_66;
        pool_window_2_V_4_reg_3999 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_67;
        pool_window_2_V_5_reg_4004 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_68;
        pool_window_2_V_6_reg_4009 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_69;
        pool_window_2_V_7_reg_4014 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_70;
        pool_window_2_V_8_reg_3969 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_61;
        pool_window_2_V_9_reg_3974 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_62;
        pool_window_2_V_reg_3964 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_60;
        pool_window_3_V_10_reg_4079 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_83;
        pool_window_3_V_11_reg_4039 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_75;
        pool_window_3_V_1_reg_4044 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_76;
        pool_window_3_V_2_reg_4049 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_77;
        pool_window_3_V_3_reg_4054 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_78;
        pool_window_3_V_4_reg_4059 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_79;
        pool_window_3_V_5_reg_4064 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_80;
        pool_window_3_V_6_reg_4069 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_81;
        pool_window_3_V_7_reg_4074 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_82;
        pool_window_3_V_8_reg_4029 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_73;
        pool_window_3_V_9_reg_4034 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_74;
        pool_window_3_V_reg_4024 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_72;
        pool_window_4_V_10_reg_3789 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_22;
        pool_window_4_V_11_reg_3784 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_23;
        pool_window_4_V_1_reg_3834 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_13;
        pool_window_4_V_2_reg_3829 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_14;
        pool_window_4_V_3_reg_3824 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_15;
        pool_window_4_V_4_reg_3819 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_16;
        pool_window_4_V_5_reg_3814 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_17;
        pool_window_4_V_6_reg_3809 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_18;
        pool_window_4_V_7_reg_3804 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_19;
        pool_window_4_V_8_reg_3799 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_20;
        pool_window_4_V_9_reg_3794 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_21;
        pool_window_4_V_reg_3839 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_12;
        pool_window_5_V_10_reg_4139 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_95;
        pool_window_5_V_11_reg_4134 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_94;
        pool_window_5_V_1_reg_4089 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_85;
        pool_window_5_V_2_reg_4094 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_86;
        pool_window_5_V_3_reg_4099 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_87;
        pool_window_5_V_4_reg_4104 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_88;
        pool_window_5_V_5_reg_4109 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_89;
        pool_window_5_V_6_reg_4114 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_90;
        pool_window_5_V_7_reg_4119 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_91;
        pool_window_5_V_8_reg_4124 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_92;
        pool_window_5_V_9_reg_4129 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_93;
        pool_window_5_V_reg_4084 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_84;
        pool_window_6_V_10_reg_4199 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_107;
        pool_window_6_V_11_reg_4194 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_106;
        pool_window_6_V_1_reg_4149 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_97;
        pool_window_6_V_2_reg_4154 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_98;
        pool_window_6_V_3_reg_4159 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_99;
        pool_window_6_V_4_reg_4164 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_100;
        pool_window_6_V_5_reg_4169 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_101;
        pool_window_6_V_6_reg_4174 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_102;
        pool_window_6_V_7_reg_4179 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_103;
        pool_window_6_V_8_reg_4184 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_104;
        pool_window_6_V_9_reg_4189 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_105;
        pool_window_6_V_reg_4144 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_96;
        pool_window_7_V_10_reg_4259 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_119;
        pool_window_7_V_11_reg_4254 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_118;
        pool_window_7_V_1_reg_4209 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_109;
        pool_window_7_V_2_reg_4214 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_110;
        pool_window_7_V_3_reg_4219 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_111;
        pool_window_7_V_4_reg_4224 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_112;
        pool_window_7_V_5_reg_4229 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_113;
        pool_window_7_V_6_reg_4234 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_114;
        pool_window_7_V_7_reg_4239 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_115;
        pool_window_7_V_8_reg_4244 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_116;
        pool_window_7_V_9_reg_4249 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_117;
        pool_window_7_V_reg_4204 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_108;
        pool_window_8_V_10_reg_3729 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_34;
        pool_window_8_V_11_reg_3724 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_35;
        pool_window_8_V_1_reg_3774 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_25;
        pool_window_8_V_2_reg_3769 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_26;
        pool_window_8_V_3_reg_3764 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_27;
        pool_window_8_V_4_reg_3759 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_28;
        pool_window_8_V_5_reg_3754 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_29;
        pool_window_8_V_6_reg_3749 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_30;
        pool_window_8_V_7_reg_3744 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_31;
        pool_window_8_V_8_reg_3739 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_32;
        pool_window_8_V_9_reg_3734 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_33;
        pool_window_8_V_reg_3779 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_24;
        pool_window_9_V_10_reg_4319 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_131;
        pool_window_9_V_11_reg_4314 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_130;
        pool_window_9_V_1_reg_4269 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_121;
        pool_window_9_V_2_reg_4274 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_122;
        pool_window_9_V_3_reg_4279 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_123;
        pool_window_9_V_4_reg_4284 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_124;
        pool_window_9_V_5_reg_4289 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_125;
        pool_window_9_V_6_reg_4294 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_126;
        pool_window_9_V_7_reg_4299 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_127;
        pool_window_9_V_8_reg_4304 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_128;
        pool_window_9_V_9_reg_4309 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_129;
        pool_window_9_V_reg_4264 <= grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_return_120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_reg_3646 == 1'd1) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sY_1 <= ap_phi_mux_storemerge_i_i_phi_fu_555_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_984_p2 == 1'd1) & (icmp_ln207_fu_1028_p2 == 1'd0) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln213_reg_3659 <= select_ln213_fu_1052_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_984_p2 == 1'd0) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln218_reg_3650 <= select_ln218_fu_1008_p3;
    end
end

always @ (*) begin
    if ((icmp_ln233_fu_914_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln233_reg_3633 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_544_p4 = add_ln233_reg_3637;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_544_p4 = indvar_flatten_reg_540;
    end
end

always @ (*) begin
    if (((icmp_ln203_reg_3646 == 1'd1) & (icmp_ln207_reg_3655 == 1'd0) & (icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_storemerge_i_i_phi_fu_555_p4 = select_ln213_reg_3659;
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_555_p4 = 32'd0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_10_V_blk_n = data_V_data_10_V_empty_n;
    end else begin
        data_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_10_V_read = 1'b1;
    end else begin
        data_V_data_10_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_11_V_blk_n = data_V_data_11_V_empty_n;
    end else begin
        data_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_11_V_read = 1'b1;
    end else begin
        data_V_data_11_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_8_V_blk_n = data_V_data_8_V_empty_n;
    end else begin
        data_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_8_V_read = 1'b1;
    end else begin
        data_V_data_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_V_data_9_V_blk_n = data_V_data_9_V_empty_n;
    end else begin
        data_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data_V_data_9_V_read = 1'b1;
    end else begin
        data_V_data_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp583)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp577)))) begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_0_V_read = pool_window_0_V_5_reg_3869;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_0_V_read = pool_window_0_V_reg_3899;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_10_V_read = pool_window_10_V_6_reg_4354;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_10_V_read = pool_window_10_V_reg_4324;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_10_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_10_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_11_V_read = pool_window_11_V_6_reg_4414;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_11_V_read = pool_window_11_V_reg_4384;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_11_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_11_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_12_V_read = pool_window_12_V_6_reg_3689;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_12_V_read = pool_window_12_V_reg_3719;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_12_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_12_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_13_V_read = pool_window_13_V_6_reg_4474;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_13_V_read = pool_window_13_V_reg_4444;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_13_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_13_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_14_V_read = pool_window_14_V_6_reg_4534;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_14_V_read = pool_window_14_V_reg_4504;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_14_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_14_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_15_V_read = pool_window_15_V_6_reg_4594;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_15_V_read = pool_window_15_V_reg_4564;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_15_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_15_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_1_V_read = pool_window_1_V_3_reg_3934;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_1_V_read = pool_window_1_V_reg_3904;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_2_V_read = pool_window_2_V_3_reg_3994;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_2_V_read = pool_window_2_V_reg_3964;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_3_V_read = pool_window_3_V_3_reg_4054;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_3_V_read = pool_window_3_V_reg_4024;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_4_V_read = pool_window_4_V_6_reg_3809;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_4_V_read = pool_window_4_V_reg_3839;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_4_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_5_V_read = pool_window_5_V_6_reg_4114;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_5_V_read = pool_window_5_V_reg_4084;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_5_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_5_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_6_V_read = pool_window_6_V_6_reg_4174;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_6_V_read = pool_window_6_V_reg_4144;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_6_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_7_V_read = pool_window_7_V_6_reg_4234;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_7_V_read = pool_window_7_V_reg_4204;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_7_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_7_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_8_V_read = pool_window_8_V_6_reg_3749;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_8_V_read = pool_window_8_V_reg_3779;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_8_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_8_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_9_V_read = pool_window_9_V_6_reg_4294;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_9_V_read = pool_window_9_V_reg_4264;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_9_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794_x_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp584)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp578)))) begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_0_V_read = pool_window_0_V_4_reg_3864;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_0_V_read = pool_window_0_V_8_reg_3894;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_10_V_read = pool_window_10_V_7_reg_4359;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_10_V_read = pool_window_10_V_1_reg_4329;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_10_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_10_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_11_V_read = pool_window_11_V_7_reg_4419;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_11_V_read = pool_window_11_V_1_reg_4389;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_11_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_11_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_12_V_read = pool_window_12_V_7_reg_3684;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_12_V_read = pool_window_12_V_1_reg_3714;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_12_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_12_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_13_V_read = pool_window_13_V_7_reg_4479;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_13_V_read = pool_window_13_V_1_reg_4449;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_13_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_13_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_14_V_read = pool_window_14_V_7_reg_4539;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_14_V_read = pool_window_14_V_1_reg_4509;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_14_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_14_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_15_V_read = pool_window_15_V_7_reg_4599;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_15_V_read = pool_window_15_V_1_reg_4569;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_15_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_15_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_1_V_read = pool_window_1_V_4_reg_3939;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_1_V_read = pool_window_1_V_8_reg_3909;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_2_V_read = pool_window_2_V_4_reg_3999;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_2_V_read = pool_window_2_V_8_reg_3969;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_3_V_read = pool_window_3_V_4_reg_4059;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_3_V_read = pool_window_3_V_8_reg_4029;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_4_V_read = pool_window_4_V_7_reg_3804;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_4_V_read = pool_window_4_V_1_reg_3834;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_4_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_5_V_read = pool_window_5_V_7_reg_4119;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_5_V_read = pool_window_5_V_1_reg_4089;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_5_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_5_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_6_V_read = pool_window_6_V_7_reg_4179;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_6_V_read = pool_window_6_V_1_reg_4149;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_6_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_7_V_read = pool_window_7_V_7_reg_4239;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_7_V_read = pool_window_7_V_1_reg_4209;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_7_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_7_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_8_V_read = pool_window_8_V_7_reg_3744;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_8_V_read = pool_window_8_V_1_reg_3774;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_8_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_8_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_9_V_read = pool_window_9_V_7_reg_4299;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_9_V_read = pool_window_9_V_1_reg_4269;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_9_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814_x_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp585)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp579)))) begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_0_V_read = pool_window_0_V_3_reg_3859;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_0_V_read = pool_window_0_V_9_reg_3889;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_10_V_read = pool_window_10_V_8_reg_4364;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_10_V_read = pool_window_10_V_2_reg_4334;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_10_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_10_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_11_V_read = pool_window_11_V_8_reg_4424;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_11_V_read = pool_window_11_V_2_reg_4394;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_11_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_11_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_12_V_read = pool_window_12_V_8_reg_3679;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_12_V_read = pool_window_12_V_2_reg_3709;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_12_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_12_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_13_V_read = pool_window_13_V_8_reg_4484;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_13_V_read = pool_window_13_V_2_reg_4454;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_13_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_13_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_14_V_read = pool_window_14_V_8_reg_4544;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_14_V_read = pool_window_14_V_2_reg_4514;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_14_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_14_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_15_V_read = pool_window_15_V_8_reg_4604;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_15_V_read = pool_window_15_V_2_reg_4574;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_15_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_15_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_1_V_read = pool_window_1_V_5_reg_3944;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_1_V_read = pool_window_1_V_9_reg_3914;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_2_V_read = pool_window_2_V_5_reg_4004;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_2_V_read = pool_window_2_V_9_reg_3974;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_3_V_read = pool_window_3_V_5_reg_4064;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_3_V_read = pool_window_3_V_9_reg_4034;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_4_V_read = pool_window_4_V_8_reg_3799;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_4_V_read = pool_window_4_V_2_reg_3829;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_4_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_5_V_read = pool_window_5_V_8_reg_4124;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_5_V_read = pool_window_5_V_2_reg_4094;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_5_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_5_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_6_V_read = pool_window_6_V_8_reg_4184;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_6_V_read = pool_window_6_V_2_reg_4154;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_6_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_7_V_read = pool_window_7_V_8_reg_4244;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_7_V_read = pool_window_7_V_2_reg_4214;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_7_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_7_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_8_V_read = pool_window_8_V_8_reg_3739;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_8_V_read = pool_window_8_V_2_reg_3769;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_8_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_8_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_9_V_read = pool_window_9_V_8_reg_4304;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_9_V_read = pool_window_9_V_2_reg_4274;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_9_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834_x_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp586)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp580)))) begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_0_V_read = pool_window_0_V_2_reg_3854;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_0_V_read = pool_window_0_V_10_reg_3884;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_10_V_read = pool_window_10_V_9_reg_4369;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_10_V_read = pool_window_10_V_3_reg_4339;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_10_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_10_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_11_V_read = pool_window_11_V_9_reg_4429;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_11_V_read = pool_window_11_V_3_reg_4399;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_11_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_11_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_12_V_read = pool_window_12_V_9_reg_3674;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_12_V_read = pool_window_12_V_3_reg_3704;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_12_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_12_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_13_V_read = pool_window_13_V_9_reg_4489;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_13_V_read = pool_window_13_V_3_reg_4459;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_13_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_13_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_14_V_read = pool_window_14_V_9_reg_4549;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_14_V_read = pool_window_14_V_3_reg_4519;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_14_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_14_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_15_V_read = pool_window_15_V_9_reg_4609;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_15_V_read = pool_window_15_V_3_reg_4579;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_15_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_15_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_1_V_read = pool_window_1_V_6_reg_3949;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_1_V_read = pool_window_1_V_11_reg_3919;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_2_V_read = pool_window_2_V_6_reg_4009;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_2_V_read = pool_window_2_V_11_reg_3979;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_3_V_read = pool_window_3_V_6_reg_4069;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_3_V_read = pool_window_3_V_11_reg_4039;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_4_V_read = pool_window_4_V_9_reg_3794;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_4_V_read = pool_window_4_V_3_reg_3824;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_4_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_5_V_read = pool_window_5_V_9_reg_4129;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_5_V_read = pool_window_5_V_3_reg_4099;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_5_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_5_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_6_V_read = pool_window_6_V_9_reg_4189;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_6_V_read = pool_window_6_V_3_reg_4159;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_6_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_7_V_read = pool_window_7_V_9_reg_4249;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_7_V_read = pool_window_7_V_3_reg_4219;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_7_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_7_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_8_V_read = pool_window_8_V_9_reg_3734;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_8_V_read = pool_window_8_V_3_reg_3764;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_8_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_8_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_9_V_read = pool_window_9_V_9_reg_4309;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_9_V_read = pool_window_9_V_3_reg_4279;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_9_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854_x_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp587)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp581)))) begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_0_V_read = pool_window_0_V_1_reg_3849;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_0_V_read = pool_window_0_V_7_reg_3879;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_10_V_read = pool_window_10_V_11_reg_4374;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_10_V_read = pool_window_10_V_4_reg_4344;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_10_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_10_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_11_V_read = pool_window_11_V_11_reg_4434;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_11_V_read = pool_window_11_V_4_reg_4404;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_11_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_11_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_12_V_read = pool_window_12_V_10_reg_3669;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_12_V_read = pool_window_12_V_4_reg_3699;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_12_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_12_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_13_V_read = pool_window_13_V_11_reg_4494;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_13_V_read = pool_window_13_V_4_reg_4464;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_13_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_13_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_14_V_read = pool_window_14_V_11_reg_4554;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_14_V_read = pool_window_14_V_4_reg_4524;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_14_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_14_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_15_V_read = pool_window_15_V_11_reg_4614;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_15_V_read = pool_window_15_V_4_reg_4584;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_15_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_15_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_1_V_read = pool_window_1_V_7_reg_3954;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_1_V_read = pool_window_1_V_1_reg_3924;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_2_V_read = pool_window_2_V_7_reg_4014;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_2_V_read = pool_window_2_V_1_reg_3984;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_3_V_read = pool_window_3_V_7_reg_4074;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_3_V_read = pool_window_3_V_1_reg_4044;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_4_V_read = pool_window_4_V_10_reg_3789;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_4_V_read = pool_window_4_V_4_reg_3819;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_4_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_5_V_read = pool_window_5_V_11_reg_4134;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_5_V_read = pool_window_5_V_4_reg_4104;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_5_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_5_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_6_V_read = pool_window_6_V_11_reg_4194;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_6_V_read = pool_window_6_V_4_reg_4164;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_6_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_7_V_read = pool_window_7_V_11_reg_4254;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_7_V_read = pool_window_7_V_4_reg_4224;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_7_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_7_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_8_V_read = pool_window_8_V_10_reg_3729;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_8_V_read = pool_window_8_V_4_reg_3759;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_8_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_8_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_9_V_read = pool_window_9_V_11_reg_4314;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_9_V_read = pool_window_9_V_4_reg_4284;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_9_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874_x_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp588)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp582)))) begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_0_V_read = pool_window_0_V_11_reg_3844;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_0_V_read = pool_window_0_V_6_reg_3874;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_0_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_10_V_read = pool_window_10_V_10_reg_4379;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_10_V_read = pool_window_10_V_5_reg_4349;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_10_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_10_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_11_V_read = pool_window_11_V_10_reg_4439;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_11_V_read = pool_window_11_V_5_reg_4409;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_11_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_11_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_12_V_read = pool_window_12_V_11_reg_3664;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_12_V_read = pool_window_12_V_5_reg_3694;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_12_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_12_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_13_V_read = pool_window_13_V_10_reg_4499;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_13_V_read = pool_window_13_V_5_reg_4469;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_13_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_13_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_14_V_read = pool_window_14_V_10_reg_4559;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_14_V_read = pool_window_14_V_5_reg_4529;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_14_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_14_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_15_V_read = pool_window_15_V_10_reg_4619;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_15_V_read = pool_window_15_V_5_reg_4589;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_15_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_15_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_1_V_read = pool_window_1_V_10_reg_3959;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_1_V_read = pool_window_1_V_2_reg_3929;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_1_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_2_V_read = pool_window_2_V_10_reg_4019;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_2_V_read = pool_window_2_V_2_reg_3989;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_2_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_3_V_read = pool_window_3_V_10_reg_4079;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_3_V_read = pool_window_3_V_2_reg_4049;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_3_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_4_V_read = pool_window_4_V_11_reg_3784;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_4_V_read = pool_window_4_V_5_reg_3814;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_4_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_5_V_read = pool_window_5_V_10_reg_4139;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_5_V_read = pool_window_5_V_5_reg_4109;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_5_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_5_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_6_V_read = pool_window_6_V_10_reg_4199;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_6_V_read = pool_window_6_V_5_reg_4169;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_6_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_7_V_read = pool_window_7_V_10_reg_4259;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_7_V_read = pool_window_7_V_5_reg_4229;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_7_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_7_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_8_V_read = pool_window_8_V_11_reg_3724;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_8_V_read = pool_window_8_V_5_reg_3754;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_8_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_8_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln185_4_reg_3642_pp0_iter1_reg)) begin
        if ((1'b1 == ap_condition_2103)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_9_V_read = pool_window_9_V_10_reg_4319;
        end else if ((1'b1 == ap_condition_2099)) begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_9_V_read = pool_window_9_V_5_reg_4289;
        end else begin
            grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_9_V_read = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894_x_9_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp240)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp229)))) begin
        grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ce = 1'b1;
    end else begin
        grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln233_fu_914_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)) | ((icmp_ln233_fu_914_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln211_fu_1034_p2 = (pY_1 + 32'd1);

assign add_ln213_fu_1046_p2 = (sY_1 + 32'd1);

assign add_ln216_fu_990_p2 = (pX_1 + 32'd1);

assign add_ln218_fu_1002_p2 = (sX_1 + 32'd1);

assign add_ln233_fu_920_p2 = (ap_phi_mux_indvar_flatten_phi_fu_544_p4 + 10'd1);

assign and_ln185_3_fu_972_p2 = (icmp_ln185_6_fu_960_p2 & icmp_ln185_5_fu_950_p2);

assign and_ln185_4_fu_978_p2 = (and_ln185_fu_966_p2 & and_ln185_3_fu_972_p2);

assign and_ln185_fu_966_p2 = (icmp_ln185_fu_930_p2 & icmp_ln185_4_fu_940_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp240 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp583 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp584 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp585 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp586 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp587 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp588 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp229 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp577 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp578 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp579 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp580 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp581 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp582 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call0 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call12 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call15 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call162 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call3 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call6 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4_ignore_call9 = ((1'd1 == and_ln185_4_reg_3642_pp0_iter3_reg) & (io_acc_block_signal_op649 == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call0 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call12 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call15 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call162 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call3 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call6 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0_ignore_call9 = ((io_acc_block_signal_op72 == 1'b0) & (icmp_ln233_reg_3633 == 1'd0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1941 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2099 = ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2103 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2107 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_984_p2 == 1'd1) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_391 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln203_fu_984_p2 == 1'd1) & (icmp_ln233_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_39706 = ((icmp_ln203_reg_3646 == 1'd0) & (icmp_ln233_reg_3633 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start = grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562_ap_start_reg;

assign icmp_ln185_4_fu_940_p2 = ((sY_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_5_fu_950_p2 = (($signed(pY_1) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln185_6_fu_960_p2 = (($signed(pX_1) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_930_p2 = ((sX_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_984_p2 = ((pX_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_1028_p2 = ((pY_1 == 32'd127) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_914_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_544_p4 == 10'd512) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op649 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op72 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_11_V_empty_n & data_V_data_10_V_empty_n & data_V_data_0_V_empty_n);

assign res_V_data_0_V_din = $signed(tmp_data_0_V_6_fu_3489_p3);

assign res_V_data_10_V_din = $signed(tmp_data_10_V_2_fu_3609_p3);

assign res_V_data_11_V_din = $signed(tmp_data_11_V_2_fu_3621_p3);

assign res_V_data_1_V_din = $signed(tmp_data_1_V_6_fu_3501_p3);

assign res_V_data_2_V_din = $signed(tmp_data_2_V_6_fu_3513_p3);

assign res_V_data_3_V_din = $signed(tmp_data_3_V_5_fu_3525_p3);

assign res_V_data_4_V_din = $signed(tmp_data_4_V_5_fu_3537_p3);

assign res_V_data_5_V_din = $signed(tmp_data_5_V_4_fu_3549_p3);

assign res_V_data_6_V_din = $signed(tmp_data_6_V_4_fu_3561_p3);

assign res_V_data_7_V_din = $signed(tmp_data_7_V_4_fu_3573_p3);

assign res_V_data_8_V_din = $signed(tmp_data_8_V_2_fu_3585_p3);

assign res_V_data_9_V_din = $signed(tmp_data_9_V_2_fu_3597_p3);

assign select_ln213_fu_1052_p3 = ((icmp_ln185_4_fu_940_p2[0:0] === 1'b1) ? 32'd0 : add_ln213_fu_1046_p2);

assign select_ln218_fu_1008_p3 = ((icmp_ln185_fu_930_p2[0:0] === 1'b1) ? 32'd0 : add_ln218_fu_1002_p2);

assign start_out = real_start;

assign tmp_data_0_V_6_fu_3489_p3 = {{p_0_s_reg_4624}, {5'd0}};

assign tmp_data_10_V_2_fu_3609_p3 = {{p_0_10_reg_4674}, {5'd0}};

assign tmp_data_11_V_2_fu_3621_p3 = {{p_0_11_reg_4679}, {5'd0}};

assign tmp_data_1_V_6_fu_3501_p3 = {{p_0_8_reg_4629}, {5'd0}};

assign tmp_data_2_V_6_fu_3513_p3 = {{p_0_9_reg_4634}, {5'd0}};

assign tmp_data_3_V_5_fu_3525_p3 = {{p_0_1_reg_4639}, {5'd0}};

assign tmp_data_4_V_5_fu_3537_p3 = {{p_0_2_reg_4644}, {5'd0}};

assign tmp_data_5_V_4_fu_3549_p3 = {{p_0_3_reg_4649}, {5'd0}};

assign tmp_data_6_V_4_fu_3561_p3 = {{p_0_4_reg_4654}, {5'd0}};

assign tmp_data_7_V_4_fu_3573_p3 = {{p_0_5_reg_4659}, {5'd0}};

assign tmp_data_8_V_2_fu_3585_p3 = {{p_0_6_reg_4664}, {5'd0}};

assign tmp_data_9_V_2_fu_3597_p3 = {{p_0_7_reg_4669}, {5'd0}};

endmodule //pooling2d_cl_array_array_ap_fixed_12u_config16_s
