# Bank  34 VCCO - VCC1V5_FPGA - IO_25_VRP_34 active high reset
# set_property IOSTANDARD LVCMOS15 [get_ports sys_rst_i]





