#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 26 14:25:26 2023
# Process ID: 9452
# Current directory: E:/FPGA/Project/juanjiDemo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12532 E:\FPGA\Project\juanjiDemo\juanjiDemo.xpr
# Log file: E:/FPGA/Project/juanjiDemo/vivado.log
# Journal file: E:/FPGA/Project/juanjiDemo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/Project/juanjiDemo/juanjiDemo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v w ]
add_files -fileset sim_1 E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'R_oData' is not permitted [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'G_oData' is not permitted [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:38]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'B_oData' is not permitted [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 780.801 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:7]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:35]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:36]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/xsim.dir/fliter_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 26 15:21:32 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 781.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fliter_sim_behav -key {Behavioral:sim_1:Functional:fliter_sim} -tclbatch {fliter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fliter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fliter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 801.219 ; gain = 20.113
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:7]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:35]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:36]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 807.332 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:7]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:35]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:36]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 811.297 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_iData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_iData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_iData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:22]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:23]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'B_iData' on this module [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
ERROR: [VRFC 10-3180] cannot find port 'G_iData' on this module [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
ERROR: [VRFC 10-3180] cannot find port 'R_iData' on this module [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 813.105 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 813.105 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 813.891 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2458] undeclared symbol i, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2458] undeclared symbol i, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 814.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.938 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 814.938 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 814.938 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.938 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 814.938 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 814.938 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 818.027 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 818.027 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 818.027 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2458] undeclared symbol R_conv_window0, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:24]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:25]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:26]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:27]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:28]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:29]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:30]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:31]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2458] undeclared symbol R_conv_window0, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:20]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:21]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:22]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:23]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:24]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:25]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:26]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:27]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:28]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window0, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:30]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:31]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:32]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:33]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:34]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:35]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:36]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:37]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:38]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window0, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:40]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:41]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:42]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:43]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:44]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:45]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:46]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:47]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2458] undeclared symbol R_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:23]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:24]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:25]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:26]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:27]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:28]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:29]
INFO: [VRFC 10-2458] undeclared symbol R_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:30]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window0, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:32]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:33]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:34]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:35]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:36]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:37]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:38]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:39]
INFO: [VRFC 10-2458] undeclared symbol G_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:40]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window0, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:42]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window1, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:43]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window2, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:44]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window3, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:45]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window4, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:46]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window5, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:47]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window6, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:48]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window7, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:49]
INFO: [VRFC 10-2458] undeclared symbol B_conv_window8, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 818.027 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.082 ; gain = 0.152
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 937.113 ; gain = 0.027
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 937.113 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 937.113 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sources_1/new/filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fliter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:6]
INFO: [VRFC 10-2458] undeclared symbol R_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
INFO: [VRFC 10-2458] undeclared symbol G_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
INFO: [VRFC 10-2458] undeclared symbol B_oData, assumed default net type wire [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.filter_3x3
Compiling module xil_defaultlib.fliter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fliter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 937.113 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fliter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fliter_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3225e73a91b341bfba8ac153df75cf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fliter_sim_behav xil_defaultlib.fliter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'R_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'G_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'B_oData' [E:/FPGA/Project/juanjiDemo/juanjiDemo.srcs/sim_1/new/fliter_sim.v:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 937.113 ; gain = 0.000
save_wave_config {E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/fliter_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/fliter_sim_behav.wcfg
set_property xsim.view E:/FPGA/Project/juanjiDemo/juanjiDemo.sim/sim_1/behav/xsim/fliter_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 22:11:50 2023...
