# 🌐UVM_UART

> SystemVerilog를 기반으로한 UVM을 활용해 UART IP의 TX 모듈을 Verification하는 프로젝트입니다. 


## 🔎 Overview

## 📌 DUT Spec Analysis
### **1. System Block Diagram :**
        -<img width="3532" height="1812" alt="1" src="https://github.com/user-attachments/assets/f35191cc-3701-4830-ada3-a31a89ce559e" />
        
### **2. Protocol :**
        -<img width="3568" height="992" alt="image" src="https://github.com/user-attachments/assets/6ad50673-b11a-4506-bd35-7de224468af6" />

### **3. Timing Diagram, FSM , ASM, :**
        - FSM
        -<img width="4048" height="920" alt="image" src="https://github.com/user-attachments/assets/b4991daa-326d-4f95-9840-c5816e181085" />

        - ASM
        -<img width="4476" height="6232" alt="image" src="https://github.com/user-attachments/assets/4bb34b18-3029-4c76-a67c-f4e1cb682ad6" />


## 🔁 Verification Plan

## 📚 TB Architecture

## 📋 Testcase & Scenario

## ✨ Verification Results

## 🔥 Insights
