<p><a class="confluence-userlink user-mention" data-account-id="5ef544d64d302e0ac31d750a" href="https://arterisip.atlassian.net/wiki/people/5ef544d64d302e0ac31d750a?ref=confluence" target="_blank" data-linked-resource-id="787365" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Bernard Bonardi</a> can you please add the 3.2, 3.0 and before features in the table below… thanks.</p><p>For your reference PRD document is at <a class="external-link" href="https://arteris.sharepoint.com/:x:/s/Engineering/EbA0rAIqditEpH-P26SigHsBBHdcT3OEO1nEgukRv-PD7A?e=GwE6XR" rel="nofollow">Ncore 3.4 approved PRDs.xlsx</a></p><ul><li><p>Purpose of these document reviews,</p><ul><li><p>Architecture completed, for each feature as described in PRD.</p></li><li><p>uArch is done to the requirements mention in Arch and PRD.</p></li><li><p>Testplan completed and reviewed with Architecture, micro-Architecture, Design and DV teams.</p></li><li><p>All teams agreed with each feature requirement, implementation and verification.</p></li></ul></li></ul><p>Next level of details about the Ncore 3.4 new features including which units are impacted by each change is at <a class="external-link" href="https://arteris.sharepoint.com/:w:/s/Engineering/ESrbU3SR72hKpCWxPbN6RA4BjqlHBcNFI7GnWLwDGb5hfQ?e=Q9oPyy" rel="nofollow">Ncore 3.4 change document in Engineering Sharepoint</a></p><div class="table-wrap"><table data-layout="full-width" data-local-id="accbab9a-54c8-4529-9fdd-49eca6f357ad" class="confluenceTable"><colgroup><col/><col style="width: 470.0px;"/><col style="width: 79.0px;"/><col style="width: 377.0px;"/><col style="width: 361.0px;"/><col style="width: 255.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Feature</strong></p></th><th class="confluenceTh"><p><strong>Release #</strong></p></th><th class="confluenceTh"><p><strong>Arch Doc Reference</strong></p></th><th class="confluenceTh"><p><strong>uArch Doc Reference </strong></p></th><th class="confluenceTh"><p><strong>Test Plan Doc Reference</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>GPRS access through single AIU (duplicated from Ncore 3.2)</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/64749601/Ncore%20CSR%20access%20update%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/64749601/Ncore%20CSR%20access%20update%20Architecture%20Specification.pdf</a><br/>Ncore CSR access update Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.10<br/><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/CHI-AIU+uarch+spec+Ncore+3.4+release?preview=/16165186/16172828/Ncore%203.4%20CHI%20AIU%20Micro-artchitecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/CHI-AIU+uarch+spec+Ncore+3.4+release?preview=/16165186/16172828/Ncore%203.4%20CHI%20AIU%20Micro-artchitecture%20Specification.docx</a>  chapter 10.10</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Multi-Ported NCAIU </p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Multi ported NCAIU Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.8</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>Support for DMI WTT/RTT threshold.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16181984/Ncore%20QoS%20Improvement%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16181984/Ncore%20QoS%20Improvement%20Architecture%20Specification.pdf</a> <br/><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20QoS%20Improvement%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1634212589124&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Ncore QoS Improvement Architecture Specification.pdf</u></a><br/></p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340/DMI+QOS+UArch+Specs+3.4+release?preview=/16163340/16240562/Ncore3.4_DMI%20QOS_specs_2.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340/DMI+QOS+UArch+Specs+3.4+release?preview=/16163340/16240562/Ncore3.4_DMI%20QOS_specs_2.docx</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Support for grouping of components (Maestro software feature)</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>Software credit management and skid buffer.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore SkidBuffer Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Connectivity interleaving</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16249883/Ncore%20Connectivity%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16249883/Ncore%20Connectivity%20Architecture%20Specification.pdf</a> <br/><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Connectivity%20Architecture%20Specification.pdf?version=10&amp;modificationDate=1654080340633&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>Ncore Connectivity Architecture Specification.pdf</u></a></p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167313" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167313</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>Proxy cache NCAIU interleaving only at 64B boundaries.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>N/A (TBC)</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.1 (TBC)</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>No interleaving on NCAIU data response.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>N/A (TBC)</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.2</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>Proxy cache support for owner transfer</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Proxy Cache update Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.4</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>Proxy cache support for sharer promotion</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Sharer Promotion Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.3</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>NCAIU with proxy cache non-coherent access support</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=%2F30507376%2F42535061%2FAddressDecodeEnhancements_Ncore+3_04072022.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=%2F30507376%2F42535061%2FAddressDecodeEnhancements_Ncore+3_04072022.pdf</a>  <br/><a href="https://arterisip.atlassian.net/wiki/download/attachments/16159850/AddressDecodeEnhancements_Ncore%203_09132022.pdf?version=1&amp;modificationDate=1663108516350&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore AddressDecodeEnhancements for Ncore 3.2/3.4</a></p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.9</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>Support for security and coherency based on GPRS.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16178259/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16178259/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf</a> <br/>Ncore Proxy Cache update Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/IOAIU+U-Arch+spec+3.4+release?preview=/16164545/16177820/Ncore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx</a> chapter 9.7<br/><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/CHI-AIU+uarch+spec+Ncore+3.4+release?preview=/16165186/16172828/Ncore%203.4%20CHI%20AIU%20Micro-artchitecture%20Specification.docx" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/CHI-AIU+uarch+spec+Ncore+3.4+release?preview=/16165186/16172828/Ncore%203.4%20CHI%20AIU%20Micro-artchitecture%20Specification.docx</a> chapter 10.11</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>Performance counters (BW and Latency).</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Concerto Perf Counter Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>Master Performance counters enable</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Concerto Perf Counter Specification.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>Width and Rate adapter updates</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Width-:Rate-Adapter Specification_02022022.pdf</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168493/HW-CTF+sym+nRate+adapter" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168493/HW-CTF+sym+nRate+adapter</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>CDC on SMI and APB I/F.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168605/HW-CTF+smi+async+adapter" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168605/HW-CTF+smi+async+adapter</a> </p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170547/apb+async+adapter" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170547/apb+async+adapter</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>Debug and BIST disable pin. Unattended activation FuSa Feature (CONC-10232) =&gt; it must be disable for ME with FNDISABLERESILIENCYBISTDEBUGPIN</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Supplemental Architecture Specification.pdf Chapter 1.6</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45711361" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45711361</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>Debug APB port support for CSR network. (CONC-10343) =&gt; it must be disable for ME with FNDEBUGAPBENABLE</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>Ncore Supplemental Architecture Specification.pdf Chapter 1.7</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>Deadlock issue (CONC-7692)=&gt; It must be disable for ME with useMemRspIntrlv.</p></td><td class="confluenceTd"><p>3.4</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16184641/Multi%20ported%20NCAIU%20Architecture%20Specification.pdf</a> <br/>DMI 3.4 Read Buffer.pptx</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7692" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7692?src=confmacro" class="jira-issue-key">CONC-7692</a>
                            </span>
 </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>Debug and Trace Features</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16187947/Ncore%20Trace%20and%20Debug%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16187947/Ncore%20Trace%20and%20Debug%20Specification.pdf</a> Ncore Trace and Debug Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159955/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" data-linked-resource-id="16159955" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2 Trace and Debug Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>Performance Monitoring Feature</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16251602/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16251602/Ncore%20Concerto%20Perf%20Counter%20Specification.pdf</a> Ncore Perf Counter Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162254/Ncore+3.x+Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16162254" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.x Performance Monitor Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>Increase CHI-AIU, IO-AIU &amp; DMI outstanding transactions amount</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168721/Ncore+3.2+CHI-AIU+microarchitecture+specification" data-linked-resource-id="16168721" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 CHI-AIU microarchitecture specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167264/Ncore+3.2+DMI+Micro+Architecture+specifications" data-linked-resource-id="16167264" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.2 DMI Micro Architecture specifications</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>PCIe ordering changes</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/41418955/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_08102022.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/41418955/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_08102022.pdf</a> PCIe Interoperability and Optimization Proposal for Ncore 3.2.1.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162828/Ncore+3.2+DII+Micro+Architecture+Specification" data-linked-resource-id="16162828" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 DII Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p>Memory generic interface support</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162128/Ncore+3.2+New+Memories+Generation+Support" data-linked-resource-id="16162128" data-linked-resource-version="26" data-linked-resource-type="page">Ncore 3.2 New Memories Generation Support</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p>Coherency requests support for power down</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf</a> Ncore 3.2-SysCmd ArchitectureSpecification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency Wrapper</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">26</td><td class="confluenceTd"><p>Exclusive events reporting</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16175213/Ncore%20SysCmd%20Architecture%20Specification_11172021.pdf</a> Ncore 3.2-SysCmd ArchitectureSpecification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency Wrapper</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">27</td><td class="confluenceTd"><p>Error handling feature enhancement</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16178078/Ncore%20Error%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs?preview=/16159850/16178078/Ncore%20Error%20Architecture%20Specification.pdf</a> Ncore Error Architecture Specification.pdf</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163225/Ncore+3.2+Error+Micro+Architecture+checklist" data-linked-resource-id="16163225" data-linked-resource-version="56" data-linked-resource-type="page">Ncore 3.2 Error Micro Architecture checklist</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">28</td><td class="confluenceTd"><p>Increase of CHI-AIU and AXI-AIU units user bit limit</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168721/Ncore+3.2+CHI-AIU+microarchitecture+specification" data-linked-resource-id="16168721" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 CHI-AIU microarchitecture specification</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">29</td><td class="confluenceTd"><p>SRAM address protection</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164230/Ncore+3.2_SRAM+Data+Address+Protection+Micro-Architecture+Specification" data-linked-resource-id="16164230" data-linked-resource-version="31" data-linked-resource-type="page">Ncore 3.2_SRAM Data + Address Protection Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">30</td><td class="confluenceTd"><p>Limiting CSR access to one unit (duplicated in Ncore 3.4)</p></td><td class="confluenceTd"><p>3.2</p></td><td class="confluenceTd"><p>See row #1</p></td><td class="confluenceTd"><p>See row #1</p></td><td class="confluenceTd"><p>See row #1</p></td></tr><tr><td class="numberingColumn confluenceTd">31</td><td class="confluenceTd"><p>CHI Protocol Support</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168721/Ncore+3.2+CHI-AIU+microarchitecture+specification" data-linked-resource-id="16168721" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 CHI-AIU microarchitecture specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">32</td><td class="confluenceTd"><p>AXI4/ACE4/ACE5-Lite-E AIU Support</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">33</td><td class="confluenceTd"><p>AXI AIU with Proxy Cache</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167635/Ncore+3.2+IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16167635" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 IOAIU Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">34</td><td class="confluenceTd"><p>DII and internal non-coherent connectivity</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162828/Ncore+3.2+DII+Micro+Architecture+Specification" data-linked-resource-id="16162828" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 DII Micro Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">35</td><td class="confluenceTd"><p>Support of Flexible Coherent Memory Map</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170640/Ncore+3.2+Address+Map" data-linked-resource-id="16170640" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 Address Map</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">36</td><td class="confluenceTd"><p>System Clock target Frequency of 1.6GHz</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All units specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">37</td><td class="confluenceTd"><p>Power Management features</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158206/NCore+3.2+Power+Microarchitecture" data-linked-resource-id="16158206" data-linked-resource-version="14" data-linked-resource-type="page">NCore 3.2 Power Microarchitecture</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">38</td><td class="confluenceTd"><p>Common Cache Pipe Capabilities into Ncore</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 CCP Micro-Architecture Specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">39</td><td class="confluenceTd"><p>Read Data Forwarding into Ncore</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All units specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">40</td><td class="confluenceTd"><p>Support for different data widths</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All AIUs, DII &amp; DMI specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">41</td><td class="confluenceTd"><p>Separate Data and Virtual Address Table Coherency</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167503/Ncore+3.2+DVE+micro-architecture+specification" data-linked-resource-id="16167503" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2 DVE micro-architecture specification</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">42</td><td class="confluenceTd"><p>Ncore Security features</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p>All AIUs, DII &amp; DMI specifications</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">43</td><td class="confluenceTd"><p>QoS support in Ncore</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164399/Ncore+3.2+QoS+Details" data-linked-resource-id="16164399" data-linked-resource-version="43" data-linked-resource-type="page">Ncore 3.2 QoS Details</a> </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">44</td><td class="confluenceTd"><p>Distributed Memory Interface unit (DMI)</p></td><td class="confluenceTd"><p>3.0</p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs?preview=/16169712/16234347/Ncore3SysArch_0_80_NoCB.pdf</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167264/Ncore+3.2+DMI+Micro+Architecture+specifications" data-linked-resource-id="16167264" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.2 DMI Micro Architecture specifications</a> </p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p />