#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: icfo_32_opt_compute_units.h
#include "icfo_32_opt_compute_units.h"

struct f00_f00_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-96, 2016], [-4, 1082]}
	// Capacity: 138
	// # of read delays: 5
  // 0, 1, 68, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 67> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}

	inline hw_uint<16> peek_69() {
		return f6;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_137() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-95, 1985], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-86, 1994], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-85, 1995], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-84, 1996], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-83, 1997], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-82, 1998], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-81, 1999], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-80, 2000], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-79, 2001], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-78, 2002], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-77, 2003], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-94, 1986], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-76, 2004], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-75, 2005], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-74, 2006], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-73, 2007], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-72, 2008], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-71, 2009], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-70, 2010], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-69, 2011], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-68, 2012], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-67, 2013], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-93, 1987], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-66, 2014], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-97, 2015], [-3, 1083]}
	// Capacity: 138
	// # of read delays: 5
  // 0, 1, 69, 70, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 66> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_70() {
		return f6;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_137() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-92, 1988], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-91, 1989], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-90, 1990], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-89, 1991], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-88, 1992], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_f00_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-87, 1993], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f00_cache {
  // # of banks: 32
  f00_f00_update_0_write0_merged_banks_5_cache f00_f00_update_0_write0_merged_banks_5;
  f00_f00_update_0_write1_merged_banks_5_cache f00_f00_update_0_write1_merged_banks_5;
  f00_f00_update_0_write10_merged_banks_5_cache f00_f00_update_0_write10_merged_banks_5;
  f00_f00_update_0_write11_merged_banks_5_cache f00_f00_update_0_write11_merged_banks_5;
  f00_f00_update_0_write12_merged_banks_5_cache f00_f00_update_0_write12_merged_banks_5;
  f00_f00_update_0_write13_merged_banks_5_cache f00_f00_update_0_write13_merged_banks_5;
  f00_f00_update_0_write14_merged_banks_5_cache f00_f00_update_0_write14_merged_banks_5;
  f00_f00_update_0_write15_merged_banks_5_cache f00_f00_update_0_write15_merged_banks_5;
  f00_f00_update_0_write16_merged_banks_5_cache f00_f00_update_0_write16_merged_banks_5;
  f00_f00_update_0_write17_merged_banks_5_cache f00_f00_update_0_write17_merged_banks_5;
  f00_f00_update_0_write18_merged_banks_5_cache f00_f00_update_0_write18_merged_banks_5;
  f00_f00_update_0_write19_merged_banks_5_cache f00_f00_update_0_write19_merged_banks_5;
  f00_f00_update_0_write2_merged_banks_5_cache f00_f00_update_0_write2_merged_banks_5;
  f00_f00_update_0_write20_merged_banks_5_cache f00_f00_update_0_write20_merged_banks_5;
  f00_f00_update_0_write21_merged_banks_5_cache f00_f00_update_0_write21_merged_banks_5;
  f00_f00_update_0_write22_merged_banks_5_cache f00_f00_update_0_write22_merged_banks_5;
  f00_f00_update_0_write23_merged_banks_5_cache f00_f00_update_0_write23_merged_banks_5;
  f00_f00_update_0_write24_merged_banks_5_cache f00_f00_update_0_write24_merged_banks_5;
  f00_f00_update_0_write25_merged_banks_5_cache f00_f00_update_0_write25_merged_banks_5;
  f00_f00_update_0_write26_merged_banks_5_cache f00_f00_update_0_write26_merged_banks_5;
  f00_f00_update_0_write27_merged_banks_5_cache f00_f00_update_0_write27_merged_banks_5;
  f00_f00_update_0_write28_merged_banks_5_cache f00_f00_update_0_write28_merged_banks_5;
  f00_f00_update_0_write29_merged_banks_5_cache f00_f00_update_0_write29_merged_banks_5;
  f00_f00_update_0_write3_merged_banks_5_cache f00_f00_update_0_write3_merged_banks_5;
  f00_f00_update_0_write30_merged_banks_5_cache f00_f00_update_0_write30_merged_banks_5;
  f00_f00_update_0_write31_merged_banks_5_cache f00_f00_update_0_write31_merged_banks_5;
  f00_f00_update_0_write4_merged_banks_5_cache f00_f00_update_0_write4_merged_banks_5;
  f00_f00_update_0_write5_merged_banks_5_cache f00_f00_update_0_write5_merged_banks_5;
  f00_f00_update_0_write6_merged_banks_5_cache f00_f00_update_0_write6_merged_banks_5;
  f00_f00_update_0_write7_merged_banks_5_cache f00_f00_update_0_write7_merged_banks_5;
  f00_f00_update_0_write8_merged_banks_5_cache f00_f00_update_0_write8_merged_banks_5;
  f00_f00_update_0_write9_merged_banks_5_cache f00_f00_update_0_write9_merged_banks_5;
};



inline void f00_f00_update_0_write0_write(hw_uint<16>& f00_f00_update_0_write0, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write0_merged_banks_5.push(f00_f00_update_0_write0);
}

inline void f00_f00_update_0_write1_write(hw_uint<16>& f00_f00_update_0_write1, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write1_merged_banks_5.push(f00_f00_update_0_write1);
}

inline void f00_f00_update_0_write10_write(hw_uint<16>& f00_f00_update_0_write10, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write10_merged_banks_5.push(f00_f00_update_0_write10);
}

inline void f00_f00_update_0_write11_write(hw_uint<16>& f00_f00_update_0_write11, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write11_merged_banks_5.push(f00_f00_update_0_write11);
}

inline void f00_f00_update_0_write12_write(hw_uint<16>& f00_f00_update_0_write12, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write12_merged_banks_5.push(f00_f00_update_0_write12);
}

inline void f00_f00_update_0_write13_write(hw_uint<16>& f00_f00_update_0_write13, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write13_merged_banks_5.push(f00_f00_update_0_write13);
}

inline void f00_f00_update_0_write14_write(hw_uint<16>& f00_f00_update_0_write14, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write14_merged_banks_5.push(f00_f00_update_0_write14);
}

inline void f00_f00_update_0_write15_write(hw_uint<16>& f00_f00_update_0_write15, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write15_merged_banks_5.push(f00_f00_update_0_write15);
}

inline void f00_f00_update_0_write16_write(hw_uint<16>& f00_f00_update_0_write16, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write16_merged_banks_5.push(f00_f00_update_0_write16);
}

inline void f00_f00_update_0_write17_write(hw_uint<16>& f00_f00_update_0_write17, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write17_merged_banks_5.push(f00_f00_update_0_write17);
}

inline void f00_f00_update_0_write18_write(hw_uint<16>& f00_f00_update_0_write18, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write18_merged_banks_5.push(f00_f00_update_0_write18);
}

inline void f00_f00_update_0_write19_write(hw_uint<16>& f00_f00_update_0_write19, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write19_merged_banks_5.push(f00_f00_update_0_write19);
}

inline void f00_f00_update_0_write2_write(hw_uint<16>& f00_f00_update_0_write2, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write2_merged_banks_5.push(f00_f00_update_0_write2);
}

inline void f00_f00_update_0_write20_write(hw_uint<16>& f00_f00_update_0_write20, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write20_merged_banks_5.push(f00_f00_update_0_write20);
}

inline void f00_f00_update_0_write21_write(hw_uint<16>& f00_f00_update_0_write21, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write21_merged_banks_5.push(f00_f00_update_0_write21);
}

inline void f00_f00_update_0_write22_write(hw_uint<16>& f00_f00_update_0_write22, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write22_merged_banks_5.push(f00_f00_update_0_write22);
}

inline void f00_f00_update_0_write23_write(hw_uint<16>& f00_f00_update_0_write23, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write23_merged_banks_5.push(f00_f00_update_0_write23);
}

inline void f00_f00_update_0_write24_write(hw_uint<16>& f00_f00_update_0_write24, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write24_merged_banks_5.push(f00_f00_update_0_write24);
}

inline void f00_f00_update_0_write25_write(hw_uint<16>& f00_f00_update_0_write25, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write25_merged_banks_5.push(f00_f00_update_0_write25);
}

inline void f00_f00_update_0_write26_write(hw_uint<16>& f00_f00_update_0_write26, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write26_merged_banks_5.push(f00_f00_update_0_write26);
}

inline void f00_f00_update_0_write27_write(hw_uint<16>& f00_f00_update_0_write27, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write27_merged_banks_5.push(f00_f00_update_0_write27);
}

inline void f00_f00_update_0_write28_write(hw_uint<16>& f00_f00_update_0_write28, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write28_merged_banks_5.push(f00_f00_update_0_write28);
}

inline void f00_f00_update_0_write29_write(hw_uint<16>& f00_f00_update_0_write29, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write29_merged_banks_5.push(f00_f00_update_0_write29);
}

inline void f00_f00_update_0_write3_write(hw_uint<16>& f00_f00_update_0_write3, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write3_merged_banks_5.push(f00_f00_update_0_write3);
}

inline void f00_f00_update_0_write30_write(hw_uint<16>& f00_f00_update_0_write30, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write30_merged_banks_5.push(f00_f00_update_0_write30);
}

inline void f00_f00_update_0_write31_write(hw_uint<16>& f00_f00_update_0_write31, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write31_merged_banks_5.push(f00_f00_update_0_write31);
}

inline void f00_f00_update_0_write4_write(hw_uint<16>& f00_f00_update_0_write4, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write4_merged_banks_5.push(f00_f00_update_0_write4);
}

inline void f00_f00_update_0_write5_write(hw_uint<16>& f00_f00_update_0_write5, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write5_merged_banks_5.push(f00_f00_update_0_write5);
}

inline void f00_f00_update_0_write6_write(hw_uint<16>& f00_f00_update_0_write6, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write6_merged_banks_5.push(f00_f00_update_0_write6);
}

inline void f00_f00_update_0_write7_write(hw_uint<16>& f00_f00_update_0_write7, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write7_merged_banks_5.push(f00_f00_update_0_write7);
}

inline void f00_f00_update_0_write8_write(hw_uint<16>& f00_f00_update_0_write8, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write8_merged_banks_5.push(f00_f00_update_0_write8);
}

inline void f00_f00_update_0_write9_write(hw_uint<16>& f00_f00_update_0_write9, f00_cache& f00, int d0, int d1, int dynamic_address) {
  f00.f00_f00_update_0_write9_merged_banks_5.push(f00_f00_update_0_write9);
}

inline hw_uint<16> f01_rd0_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd0 read pattern: { f01_update_0[d0, d1] -> f00[-1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write31 = f00.f00_f00_update_0_write31_merged_banks_5.peek_70();
  return value_f00_f00_update_0_write31;
  return 0;
}

inline hw_uint<16> f01_rd1_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd1 read pattern: { f01_update_0[d0, d1] -> f00[32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd10_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd10 read pattern: { f01_update_0[d0, d1] -> f00[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd100_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd100 read pattern: { f01_update_0[d0, d1] -> f00[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write19 = f00.f00_f00_update_0_write19_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write19;
  return 0;
}

inline hw_uint<16> f01_rd101_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd101 read pattern: { f01_update_0[d0, d1] -> f00[20 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write20 = f00.f00_f00_update_0_write20_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write20;
  return 0;
}

inline hw_uint<16> f01_rd102_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd102 read pattern: { f01_update_0[d0, d1] -> f00[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write20 = f00.f00_f00_update_0_write20_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write20;
  return 0;
}

inline hw_uint<16> f01_rd103_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd103 read pattern: { f01_update_0[d0, d1] -> f00[20 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write20 = f00.f00_f00_update_0_write20_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write20;
  return 0;
}

inline hw_uint<16> f01_rd104_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd104 read pattern: { f01_update_0[d0, d1] -> f00[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write21 = f00.f00_f00_update_0_write21_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write21;
  return 0;
}

inline hw_uint<16> f01_rd105_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd105 read pattern: { f01_update_0[d0, d1] -> f00[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write20 = f00.f00_f00_update_0_write20_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write20;
  return 0;
}

inline hw_uint<16> f01_rd106_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd106 read pattern: { f01_update_0[d0, d1] -> f00[21 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write21 = f00.f00_f00_update_0_write21_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write21;
  return 0;
}

inline hw_uint<16> f01_rd107_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd107 read pattern: { f01_update_0[d0, d1] -> f00[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write21 = f00.f00_f00_update_0_write21_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write21;
  return 0;
}

inline hw_uint<16> f01_rd108_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd108 read pattern: { f01_update_0[d0, d1] -> f00[21 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write21 = f00.f00_f00_update_0_write21_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write21;
  return 0;
}

inline hw_uint<16> f01_rd109_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd109 read pattern: { f01_update_0[d0, d1] -> f00[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write22 = f00.f00_f00_update_0_write22_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write22;
  return 0;
}

inline hw_uint<16> f01_rd11_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd11 read pattern: { f01_update_0[d0, d1] -> f00[2 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd110_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd110 read pattern: { f01_update_0[d0, d1] -> f00[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write21 = f00.f00_f00_update_0_write21_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write21;
  return 0;
}

inline hw_uint<16> f01_rd111_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd111 read pattern: { f01_update_0[d0, d1] -> f00[22 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write22 = f00.f00_f00_update_0_write22_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write22;
  return 0;
}

inline hw_uint<16> f01_rd112_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd112 read pattern: { f01_update_0[d0, d1] -> f00[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write22 = f00.f00_f00_update_0_write22_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write22;
  return 0;
}

inline hw_uint<16> f01_rd113_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd113 read pattern: { f01_update_0[d0, d1] -> f00[22 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write22 = f00.f00_f00_update_0_write22_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write22;
  return 0;
}

inline hw_uint<16> f01_rd114_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd114 read pattern: { f01_update_0[d0, d1] -> f00[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write23 = f00.f00_f00_update_0_write23_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write23;
  return 0;
}

inline hw_uint<16> f01_rd115_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd115 read pattern: { f01_update_0[d0, d1] -> f00[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write22 = f00.f00_f00_update_0_write22_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write22;
  return 0;
}

inline hw_uint<16> f01_rd116_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd116 read pattern: { f01_update_0[d0, d1] -> f00[23 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write23 = f00.f00_f00_update_0_write23_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write23;
  return 0;
}

inline hw_uint<16> f01_rd117_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd117 read pattern: { f01_update_0[d0, d1] -> f00[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write23 = f00.f00_f00_update_0_write23_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write23;
  return 0;
}

inline hw_uint<16> f01_rd118_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd118 read pattern: { f01_update_0[d0, d1] -> f00[23 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write23 = f00.f00_f00_update_0_write23_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write23;
  return 0;
}

inline hw_uint<16> f01_rd119_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd119 read pattern: { f01_update_0[d0, d1] -> f00[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write24 = f00.f00_f00_update_0_write24_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write24;
  return 0;
}

inline hw_uint<16> f01_rd12_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd12 read pattern: { f01_update_0[d0, d1] -> f00[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd120_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd120 read pattern: { f01_update_0[d0, d1] -> f00[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write23 = f00.f00_f00_update_0_write23_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write23;
  return 0;
}

inline hw_uint<16> f01_rd121_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd121 read pattern: { f01_update_0[d0, d1] -> f00[24 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write24 = f00.f00_f00_update_0_write24_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write24;
  return 0;
}

inline hw_uint<16> f01_rd122_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd122 read pattern: { f01_update_0[d0, d1] -> f00[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write24 = f00.f00_f00_update_0_write24_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write24;
  return 0;
}

inline hw_uint<16> f01_rd123_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd123 read pattern: { f01_update_0[d0, d1] -> f00[24 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write24 = f00.f00_f00_update_0_write24_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write24;
  return 0;
}

inline hw_uint<16> f01_rd124_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd124 read pattern: { f01_update_0[d0, d1] -> f00[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write25 = f00.f00_f00_update_0_write25_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write25;
  return 0;
}

inline hw_uint<16> f01_rd125_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd125 read pattern: { f01_update_0[d0, d1] -> f00[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write24 = f00.f00_f00_update_0_write24_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write24;
  return 0;
}

inline hw_uint<16> f01_rd126_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd126 read pattern: { f01_update_0[d0, d1] -> f00[25 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write25 = f00.f00_f00_update_0_write25_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write25;
  return 0;
}

inline hw_uint<16> f01_rd127_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd127 read pattern: { f01_update_0[d0, d1] -> f00[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write25 = f00.f00_f00_update_0_write25_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write25;
  return 0;
}

inline hw_uint<16> f01_rd128_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd128 read pattern: { f01_update_0[d0, d1] -> f00[25 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write25 = f00.f00_f00_update_0_write25_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write25;
  return 0;
}

inline hw_uint<16> f01_rd129_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd129 read pattern: { f01_update_0[d0, d1] -> f00[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write26 = f00.f00_f00_update_0_write26_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write26;
  return 0;
}

inline hw_uint<16> f01_rd13_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd13 read pattern: { f01_update_0[d0, d1] -> f00[2 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd130_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd130 read pattern: { f01_update_0[d0, d1] -> f00[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write25 = f00.f00_f00_update_0_write25_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write25;
  return 0;
}

inline hw_uint<16> f01_rd131_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd131 read pattern: { f01_update_0[d0, d1] -> f00[26 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write26 = f00.f00_f00_update_0_write26_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write26;
  return 0;
}

inline hw_uint<16> f01_rd132_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd132 read pattern: { f01_update_0[d0, d1] -> f00[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write26 = f00.f00_f00_update_0_write26_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write26;
  return 0;
}

inline hw_uint<16> f01_rd133_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd133 read pattern: { f01_update_0[d0, d1] -> f00[26 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write26 = f00.f00_f00_update_0_write26_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write26;
  return 0;
}

inline hw_uint<16> f01_rd134_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd134 read pattern: { f01_update_0[d0, d1] -> f00[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write27 = f00.f00_f00_update_0_write27_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write27;
  return 0;
}

inline hw_uint<16> f01_rd135_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd135 read pattern: { f01_update_0[d0, d1] -> f00[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write26 = f00.f00_f00_update_0_write26_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write26;
  return 0;
}

inline hw_uint<16> f01_rd136_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd136 read pattern: { f01_update_0[d0, d1] -> f00[27 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write27 = f00.f00_f00_update_0_write27_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write27;
  return 0;
}

inline hw_uint<16> f01_rd137_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd137 read pattern: { f01_update_0[d0, d1] -> f00[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write27 = f00.f00_f00_update_0_write27_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write27;
  return 0;
}

inline hw_uint<16> f01_rd138_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd138 read pattern: { f01_update_0[d0, d1] -> f00[27 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write27 = f00.f00_f00_update_0_write27_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write27;
  return 0;
}

inline hw_uint<16> f01_rd139_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd139 read pattern: { f01_update_0[d0, d1] -> f00[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write28 = f00.f00_f00_update_0_write28_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write28;
  return 0;
}

inline hw_uint<16> f01_rd14_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd14 read pattern: { f01_update_0[d0, d1] -> f00[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd140_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd140 read pattern: { f01_update_0[d0, d1] -> f00[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write27 = f00.f00_f00_update_0_write27_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write27;
  return 0;
}

inline hw_uint<16> f01_rd141_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd141 read pattern: { f01_update_0[d0, d1] -> f00[28 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write28 = f00.f00_f00_update_0_write28_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write28;
  return 0;
}

inline hw_uint<16> f01_rd142_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd142 read pattern: { f01_update_0[d0, d1] -> f00[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write28 = f00.f00_f00_update_0_write28_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write28;
  return 0;
}

inline hw_uint<16> f01_rd143_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd143 read pattern: { f01_update_0[d0, d1] -> f00[28 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write28 = f00.f00_f00_update_0_write28_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write28;
  return 0;
}

inline hw_uint<16> f01_rd144_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd144 read pattern: { f01_update_0[d0, d1] -> f00[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write29 = f00.f00_f00_update_0_write29_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write29;
  return 0;
}

inline hw_uint<16> f01_rd145_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd145 read pattern: { f01_update_0[d0, d1] -> f00[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write28 = f00.f00_f00_update_0_write28_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write28;
  return 0;
}

inline hw_uint<16> f01_rd146_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd146 read pattern: { f01_update_0[d0, d1] -> f00[29 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write29 = f00.f00_f00_update_0_write29_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write29;
  return 0;
}

inline hw_uint<16> f01_rd147_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd147 read pattern: { f01_update_0[d0, d1] -> f00[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write29 = f00.f00_f00_update_0_write29_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write29;
  return 0;
}

inline hw_uint<16> f01_rd148_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd148 read pattern: { f01_update_0[d0, d1] -> f00[29 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write29 = f00.f00_f00_update_0_write29_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write29;
  return 0;
}

inline hw_uint<16> f01_rd149_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd149 read pattern: { f01_update_0[d0, d1] -> f00[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write30 = f00.f00_f00_update_0_write30_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write30;
  return 0;
}

inline hw_uint<16> f01_rd15_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd15 read pattern: { f01_update_0[d0, d1] -> f00[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd150_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd150 read pattern: { f01_update_0[d0, d1] -> f00[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write29 = f00.f00_f00_update_0_write29_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write29;
  return 0;
}

inline hw_uint<16> f01_rd151_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd151 read pattern: { f01_update_0[d0, d1] -> f00[30 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write30 = f00.f00_f00_update_0_write30_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write30;
  return 0;
}

inline hw_uint<16> f01_rd152_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd152 read pattern: { f01_update_0[d0, d1] -> f00[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write30 = f00.f00_f00_update_0_write30_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write30;
  return 0;
}

inline hw_uint<16> f01_rd153_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd153 read pattern: { f01_update_0[d0, d1] -> f00[30 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write30 = f00.f00_f00_update_0_write30_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write30;
  return 0;
}

inline hw_uint<16> f01_rd154_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd154 read pattern: { f01_update_0[d0, d1] -> f00[31 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write31 = f00.f00_f00_update_0_write31_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write31;
  return 0;
}

inline hw_uint<16> f01_rd155_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd155 read pattern: { f01_update_0[d0, d1] -> f00[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write30 = f00.f00_f00_update_0_write30_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write30;
  return 0;
}

inline hw_uint<16> f01_rd156_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd156 read pattern: { f01_update_0[d0, d1] -> f00[31 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write31 = f00.f00_f00_update_0_write31_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write31;
  return 0;
}

inline hw_uint<16> f01_rd157_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd157 read pattern: { f01_update_0[d0, d1] -> f00[31 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write31 = f00.f00_f00_update_0_write31_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write31;
  return 0;
}

inline hw_uint<16> f01_rd158_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd158 read pattern: { f01_update_0[d0, d1] -> f00[31 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write31 = f00.f00_f00_update_0_write31_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write31;
  return 0;
}

inline hw_uint<16> f01_rd159_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd159 read pattern: { f01_update_0[d0, d1] -> f00[32 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_68();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd16_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd16 read pattern: { f01_update_0[d0, d1] -> f00[3 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd17_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd17 read pattern: { f01_update_0[d0, d1] -> f00[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd18_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd18 read pattern: { f01_update_0[d0, d1] -> f00[3 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd19_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd19 read pattern: { f01_update_0[d0, d1] -> f00[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd2_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd2 read pattern: { f01_update_0[d0, d1] -> f00[32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd20_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd20 read pattern: { f01_update_0[d0, d1] -> f00[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write3 = f00.f00_f00_update_0_write3_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write3;
  return 0;
}

inline hw_uint<16> f01_rd21_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd21 read pattern: { f01_update_0[d0, d1] -> f00[4 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd22_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd22 read pattern: { f01_update_0[d0, d1] -> f00[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd23_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd23 read pattern: { f01_update_0[d0, d1] -> f00[4 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd24_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd24 read pattern: { f01_update_0[d0, d1] -> f00[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd25_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd25 read pattern: { f01_update_0[d0, d1] -> f00[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write4 = f00.f00_f00_update_0_write4_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write4;
  return 0;
}

inline hw_uint<16> f01_rd26_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd26 read pattern: { f01_update_0[d0, d1] -> f00[5 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd27_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd27 read pattern: { f01_update_0[d0, d1] -> f00[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd28_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd28 read pattern: { f01_update_0[d0, d1] -> f00[5 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd29_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd29 read pattern: { f01_update_0[d0, d1] -> f00[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd3_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd3 read pattern: { f01_update_0[d0, d1] -> f00[32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd30_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd30 read pattern: { f01_update_0[d0, d1] -> f00[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write5 = f00.f00_f00_update_0_write5_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write5;
  return 0;
}

inline hw_uint<16> f01_rd31_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd31 read pattern: { f01_update_0[d0, d1] -> f00[6 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd32_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd32 read pattern: { f01_update_0[d0, d1] -> f00[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd33_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd33 read pattern: { f01_update_0[d0, d1] -> f00[6 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd34_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd34 read pattern: { f01_update_0[d0, d1] -> f00[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd35_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd35 read pattern: { f01_update_0[d0, d1] -> f00[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write6 = f00.f00_f00_update_0_write6_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write6;
  return 0;
}

inline hw_uint<16> f01_rd36_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd36 read pattern: { f01_update_0[d0, d1] -> f00[7 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd37_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd37 read pattern: { f01_update_0[d0, d1] -> f00[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd38_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd38 read pattern: { f01_update_0[d0, d1] -> f00[7 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd39_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd39 read pattern: { f01_update_0[d0, d1] -> f00[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd4_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd4 read pattern: { f01_update_0[d0, d1] -> f00[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd40_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd40 read pattern: { f01_update_0[d0, d1] -> f00[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write7 = f00.f00_f00_update_0_write7_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write7;
  return 0;
}

inline hw_uint<16> f01_rd41_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd41 read pattern: { f01_update_0[d0, d1] -> f00[8 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd42_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd42 read pattern: { f01_update_0[d0, d1] -> f00[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd43_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd43 read pattern: { f01_update_0[d0, d1] -> f00[8 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd44_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd44 read pattern: { f01_update_0[d0, d1] -> f00[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd45_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd45 read pattern: { f01_update_0[d0, d1] -> f00[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write8 = f00.f00_f00_update_0_write8_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write8;
  return 0;
}

inline hw_uint<16> f01_rd46_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd46 read pattern: { f01_update_0[d0, d1] -> f00[9 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd47_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd47 read pattern: { f01_update_0[d0, d1] -> f00[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd48_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd48 read pattern: { f01_update_0[d0, d1] -> f00[9 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd49_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd49 read pattern: { f01_update_0[d0, d1] -> f00[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd5_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd5 read pattern: { f01_update_0[d0, d1] -> f00[32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write0 = f00.f00_f00_update_0_write0_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write0;
  return 0;
}

inline hw_uint<16> f01_rd50_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd50 read pattern: { f01_update_0[d0, d1] -> f00[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write9 = f00.f00_f00_update_0_write9_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write9;
  return 0;
}

inline hw_uint<16> f01_rd51_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd51 read pattern: { f01_update_0[d0, d1] -> f00[10 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd52_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd52 read pattern: { f01_update_0[d0, d1] -> f00[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd53_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd53 read pattern: { f01_update_0[d0, d1] -> f00[10 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd54_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd54 read pattern: { f01_update_0[d0, d1] -> f00[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd55_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd55 read pattern: { f01_update_0[d0, d1] -> f00[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write10 = f00.f00_f00_update_0_write10_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write10;
  return 0;
}

inline hw_uint<16> f01_rd56_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd56 read pattern: { f01_update_0[d0, d1] -> f00[11 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd57_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd57 read pattern: { f01_update_0[d0, d1] -> f00[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd58_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd58 read pattern: { f01_update_0[d0, d1] -> f00[11 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd59_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd59 read pattern: { f01_update_0[d0, d1] -> f00[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd6_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd6 read pattern: { f01_update_0[d0, d1] -> f00[1 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd60_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd60 read pattern: { f01_update_0[d0, d1] -> f00[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write11 = f00.f00_f00_update_0_write11_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write11;
  return 0;
}

inline hw_uint<16> f01_rd61_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd61 read pattern: { f01_update_0[d0, d1] -> f00[12 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd62_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd62 read pattern: { f01_update_0[d0, d1] -> f00[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd63_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd63 read pattern: { f01_update_0[d0, d1] -> f00[12 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd64_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd64 read pattern: { f01_update_0[d0, d1] -> f00[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd65_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd65 read pattern: { f01_update_0[d0, d1] -> f00[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write12 = f00.f00_f00_update_0_write12_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write12;
  return 0;
}

inline hw_uint<16> f01_rd66_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd66 read pattern: { f01_update_0[d0, d1] -> f00[13 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd67_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd67 read pattern: { f01_update_0[d0, d1] -> f00[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd68_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd68 read pattern: { f01_update_0[d0, d1] -> f00[13 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd69_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd69 read pattern: { f01_update_0[d0, d1] -> f00[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd7_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd7 read pattern: { f01_update_0[d0, d1] -> f00[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd70_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd70 read pattern: { f01_update_0[d0, d1] -> f00[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write13 = f00.f00_f00_update_0_write13_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write13;
  return 0;
}

inline hw_uint<16> f01_rd71_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd71 read pattern: { f01_update_0[d0, d1] -> f00[14 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd72_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd72 read pattern: { f01_update_0[d0, d1] -> f00[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd73_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd73 read pattern: { f01_update_0[d0, d1] -> f00[14 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd74_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd74 read pattern: { f01_update_0[d0, d1] -> f00[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd75_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd75 read pattern: { f01_update_0[d0, d1] -> f00[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write14 = f00.f00_f00_update_0_write14_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write14;
  return 0;
}

inline hw_uint<16> f01_rd76_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd76 read pattern: { f01_update_0[d0, d1] -> f00[15 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd77_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd77 read pattern: { f01_update_0[d0, d1] -> f00[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd78_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd78 read pattern: { f01_update_0[d0, d1] -> f00[15 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd79_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd79 read pattern: { f01_update_0[d0, d1] -> f00[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write16 = f00.f00_f00_update_0_write16_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write16;
  return 0;
}

inline hw_uint<16> f01_rd8_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd8 read pattern: { f01_update_0[d0, d1] -> f00[1 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write1 = f00.f00_f00_update_0_write1_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write1;
  return 0;
}

inline hw_uint<16> f01_rd80_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd80 read pattern: { f01_update_0[d0, d1] -> f00[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write15 = f00.f00_f00_update_0_write15_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write15;
  return 0;
}

inline hw_uint<16> f01_rd81_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd81 read pattern: { f01_update_0[d0, d1] -> f00[16 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write16 = f00.f00_f00_update_0_write16_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write16;
  return 0;
}

inline hw_uint<16> f01_rd82_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd82 read pattern: { f01_update_0[d0, d1] -> f00[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write16 = f00.f00_f00_update_0_write16_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write16;
  return 0;
}

inline hw_uint<16> f01_rd83_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd83 read pattern: { f01_update_0[d0, d1] -> f00[16 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write16 = f00.f00_f00_update_0_write16_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write16;
  return 0;
}

inline hw_uint<16> f01_rd84_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd84 read pattern: { f01_update_0[d0, d1] -> f00[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write17 = f00.f00_f00_update_0_write17_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write17;
  return 0;
}

inline hw_uint<16> f01_rd85_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd85 read pattern: { f01_update_0[d0, d1] -> f00[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write16 = f00.f00_f00_update_0_write16_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write16;
  return 0;
}

inline hw_uint<16> f01_rd86_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd86 read pattern: { f01_update_0[d0, d1] -> f00[17 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write17 = f00.f00_f00_update_0_write17_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write17;
  return 0;
}

inline hw_uint<16> f01_rd87_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd87 read pattern: { f01_update_0[d0, d1] -> f00[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write17 = f00.f00_f00_update_0_write17_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write17;
  return 0;
}

inline hw_uint<16> f01_rd88_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd88 read pattern: { f01_update_0[d0, d1] -> f00[17 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write17 = f00.f00_f00_update_0_write17_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write17;
  return 0;
}

inline hw_uint<16> f01_rd89_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd89 read pattern: { f01_update_0[d0, d1] -> f00[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write18 = f00.f00_f00_update_0_write18_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write18;
  return 0;
}

inline hw_uint<16> f01_rd9_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd9 read pattern: { f01_update_0[d0, d1] -> f00[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write2 = f00.f00_f00_update_0_write2_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write2;
  return 0;
}

inline hw_uint<16> f01_rd90_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd90 read pattern: { f01_update_0[d0, d1] -> f00[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write17 = f00.f00_f00_update_0_write17_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write17;
  return 0;
}

inline hw_uint<16> f01_rd91_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd91 read pattern: { f01_update_0[d0, d1] -> f00[18 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write18 = f00.f00_f00_update_0_write18_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write18;
  return 0;
}

inline hw_uint<16> f01_rd92_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd92 read pattern: { f01_update_0[d0, d1] -> f00[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write18 = f00.f00_f00_update_0_write18_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write18;
  return 0;
}

inline hw_uint<16> f01_rd93_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd93 read pattern: { f01_update_0[d0, d1] -> f00[18 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write18 = f00.f00_f00_update_0_write18_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write18;
  return 0;
}

inline hw_uint<16> f01_rd94_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd94 read pattern: { f01_update_0[d0, d1] -> f00[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write19 = f00.f00_f00_update_0_write19_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write19;
  return 0;
}

inline hw_uint<16> f01_rd95_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd95 read pattern: { f01_update_0[d0, d1] -> f00[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write18 = f00.f00_f00_update_0_write18_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write18;
  return 0;
}

inline hw_uint<16> f01_rd96_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd96 read pattern: { f01_update_0[d0, d1] -> f00[19 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write19 = f00.f00_f00_update_0_write19_merged_banks_5.peek_137();
  return value_f00_f00_update_0_write19;
  return 0;
}

inline hw_uint<16> f01_rd97_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd97 read pattern: { f01_update_0[d0, d1] -> f00[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write19 = f00.f00_f00_update_0_write19_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write19;
  return 0;
}

inline hw_uint<16> f01_rd98_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd98 read pattern: { f01_update_0[d0, d1] -> f00[19 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write19 = f00.f00_f00_update_0_write19_merged_banks_5.peek_1();
  return value_f00_f00_update_0_write19;
  return 0;
}

inline hw_uint<16> f01_rd99_select(f00_cache& f00, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f01_rd99 read pattern: { f01_update_0[d0, d1] -> f00[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f00_f00_update_0_write20 = f00.f00_f00_update_0_write20_merged_banks_5.peek_69();
  return value_f00_f00_update_0_write20;
  return 0;
}

// # of bundles = 2
// f00_update_0_write
//	f00_f00_update_0_write0
//	f00_f00_update_0_write1
//	f00_f00_update_0_write2
//	f00_f00_update_0_write3
//	f00_f00_update_0_write4
//	f00_f00_update_0_write5
//	f00_f00_update_0_write6
//	f00_f00_update_0_write7
//	f00_f00_update_0_write8
//	f00_f00_update_0_write9
//	f00_f00_update_0_write10
//	f00_f00_update_0_write11
//	f00_f00_update_0_write12
//	f00_f00_update_0_write13
//	f00_f00_update_0_write14
//	f00_f00_update_0_write15
//	f00_f00_update_0_write16
//	f00_f00_update_0_write17
//	f00_f00_update_0_write18
//	f00_f00_update_0_write19
//	f00_f00_update_0_write20
//	f00_f00_update_0_write21
//	f00_f00_update_0_write22
//	f00_f00_update_0_write23
//	f00_f00_update_0_write24
//	f00_f00_update_0_write25
//	f00_f00_update_0_write26
//	f00_f00_update_0_write27
//	f00_f00_update_0_write28
//	f00_f00_update_0_write29
//	f00_f00_update_0_write30
//	f00_f00_update_0_write31
inline void f00_f00_update_0_write_bundle_write(hw_uint<512>& f00_update_0_write, f00_cache& f00, int d0, int d1, int dynamic_address) {
	hw_uint<16> f00_f00_update_0_write0_res = f00_update_0_write.extract<0, 15>();
	f00_f00_update_0_write0_write(f00_f00_update_0_write0_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write1_res = f00_update_0_write.extract<16, 31>();
	f00_f00_update_0_write1_write(f00_f00_update_0_write1_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write2_res = f00_update_0_write.extract<32, 47>();
	f00_f00_update_0_write2_write(f00_f00_update_0_write2_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write3_res = f00_update_0_write.extract<48, 63>();
	f00_f00_update_0_write3_write(f00_f00_update_0_write3_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write4_res = f00_update_0_write.extract<64, 79>();
	f00_f00_update_0_write4_write(f00_f00_update_0_write4_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write5_res = f00_update_0_write.extract<80, 95>();
	f00_f00_update_0_write5_write(f00_f00_update_0_write5_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write6_res = f00_update_0_write.extract<96, 111>();
	f00_f00_update_0_write6_write(f00_f00_update_0_write6_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write7_res = f00_update_0_write.extract<112, 127>();
	f00_f00_update_0_write7_write(f00_f00_update_0_write7_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write8_res = f00_update_0_write.extract<128, 143>();
	f00_f00_update_0_write8_write(f00_f00_update_0_write8_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write9_res = f00_update_0_write.extract<144, 159>();
	f00_f00_update_0_write9_write(f00_f00_update_0_write9_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write10_res = f00_update_0_write.extract<160, 175>();
	f00_f00_update_0_write10_write(f00_f00_update_0_write10_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write11_res = f00_update_0_write.extract<176, 191>();
	f00_f00_update_0_write11_write(f00_f00_update_0_write11_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write12_res = f00_update_0_write.extract<192, 207>();
	f00_f00_update_0_write12_write(f00_f00_update_0_write12_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write13_res = f00_update_0_write.extract<208, 223>();
	f00_f00_update_0_write13_write(f00_f00_update_0_write13_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write14_res = f00_update_0_write.extract<224, 239>();
	f00_f00_update_0_write14_write(f00_f00_update_0_write14_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write15_res = f00_update_0_write.extract<240, 255>();
	f00_f00_update_0_write15_write(f00_f00_update_0_write15_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write16_res = f00_update_0_write.extract<256, 271>();
	f00_f00_update_0_write16_write(f00_f00_update_0_write16_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write17_res = f00_update_0_write.extract<272, 287>();
	f00_f00_update_0_write17_write(f00_f00_update_0_write17_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write18_res = f00_update_0_write.extract<288, 303>();
	f00_f00_update_0_write18_write(f00_f00_update_0_write18_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write19_res = f00_update_0_write.extract<304, 319>();
	f00_f00_update_0_write19_write(f00_f00_update_0_write19_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write20_res = f00_update_0_write.extract<320, 335>();
	f00_f00_update_0_write20_write(f00_f00_update_0_write20_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write21_res = f00_update_0_write.extract<336, 351>();
	f00_f00_update_0_write21_write(f00_f00_update_0_write21_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write22_res = f00_update_0_write.extract<352, 367>();
	f00_f00_update_0_write22_write(f00_f00_update_0_write22_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write23_res = f00_update_0_write.extract<368, 383>();
	f00_f00_update_0_write23_write(f00_f00_update_0_write23_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write24_res = f00_update_0_write.extract<384, 399>();
	f00_f00_update_0_write24_write(f00_f00_update_0_write24_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write25_res = f00_update_0_write.extract<400, 415>();
	f00_f00_update_0_write25_write(f00_f00_update_0_write25_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write26_res = f00_update_0_write.extract<416, 431>();
	f00_f00_update_0_write26_write(f00_f00_update_0_write26_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write27_res = f00_update_0_write.extract<432, 447>();
	f00_f00_update_0_write27_write(f00_f00_update_0_write27_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write28_res = f00_update_0_write.extract<448, 463>();
	f00_f00_update_0_write28_write(f00_f00_update_0_write28_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write29_res = f00_update_0_write.extract<464, 479>();
	f00_f00_update_0_write29_write(f00_f00_update_0_write29_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write30_res = f00_update_0_write.extract<480, 495>();
	f00_f00_update_0_write30_write(f00_f00_update_0_write30_res, f00, d0, d1, dynamic_address);
	hw_uint<16> f00_f00_update_0_write31_res = f00_update_0_write.extract<496, 511>();
	f00_f00_update_0_write31_write(f00_f00_update_0_write31_res, f00, d0, d1, dynamic_address);
}

// f01_update_0_read
//	f01_rd0
//	f01_rd1
//	f01_rd2
//	f01_rd3
//	f01_rd4
//	f01_rd5
//	f01_rd6
//	f01_rd7
//	f01_rd8
//	f01_rd9
//	f01_rd10
//	f01_rd11
//	f01_rd12
//	f01_rd13
//	f01_rd14
//	f01_rd15
//	f01_rd16
//	f01_rd17
//	f01_rd18
//	f01_rd19
//	f01_rd20
//	f01_rd21
//	f01_rd22
//	f01_rd23
//	f01_rd24
//	f01_rd25
//	f01_rd26
//	f01_rd27
//	f01_rd28
//	f01_rd29
//	f01_rd30
//	f01_rd31
//	f01_rd32
//	f01_rd33
//	f01_rd34
//	f01_rd35
//	f01_rd36
//	f01_rd37
//	f01_rd38
//	f01_rd39
//	f01_rd40
//	f01_rd41
//	f01_rd42
//	f01_rd43
//	f01_rd44
//	f01_rd45
//	f01_rd46
//	f01_rd47
//	f01_rd48
//	f01_rd49
//	f01_rd50
//	f01_rd51
//	f01_rd52
//	f01_rd53
//	f01_rd54
//	f01_rd55
//	f01_rd56
//	f01_rd57
//	f01_rd58
//	f01_rd59
//	f01_rd60
//	f01_rd61
//	f01_rd62
//	f01_rd63
//	f01_rd64
//	f01_rd65
//	f01_rd66
//	f01_rd67
//	f01_rd68
//	f01_rd69
//	f01_rd70
//	f01_rd71
//	f01_rd72
//	f01_rd73
//	f01_rd74
//	f01_rd75
//	f01_rd76
//	f01_rd77
//	f01_rd78
//	f01_rd79
//	f01_rd80
//	f01_rd81
//	f01_rd82
//	f01_rd83
//	f01_rd84
//	f01_rd85
//	f01_rd86
//	f01_rd87
//	f01_rd88
//	f01_rd89
//	f01_rd90
//	f01_rd91
//	f01_rd92
//	f01_rd93
//	f01_rd94
//	f01_rd95
//	f01_rd96
//	f01_rd97
//	f01_rd98
//	f01_rd99
//	f01_rd100
//	f01_rd101
//	f01_rd102
//	f01_rd103
//	f01_rd104
//	f01_rd105
//	f01_rd106
//	f01_rd107
//	f01_rd108
//	f01_rd109
//	f01_rd110
//	f01_rd111
//	f01_rd112
//	f01_rd113
//	f01_rd114
//	f01_rd115
//	f01_rd116
//	f01_rd117
//	f01_rd118
//	f01_rd119
//	f01_rd120
//	f01_rd121
//	f01_rd122
//	f01_rd123
//	f01_rd124
//	f01_rd125
//	f01_rd126
//	f01_rd127
//	f01_rd128
//	f01_rd129
//	f01_rd130
//	f01_rd131
//	f01_rd132
//	f01_rd133
//	f01_rd134
//	f01_rd135
//	f01_rd136
//	f01_rd137
//	f01_rd138
//	f01_rd139
//	f01_rd140
//	f01_rd141
//	f01_rd142
//	f01_rd143
//	f01_rd144
//	f01_rd145
//	f01_rd146
//	f01_rd147
//	f01_rd148
//	f01_rd149
//	f01_rd150
//	f01_rd151
//	f01_rd152
//	f01_rd153
//	f01_rd154
//	f01_rd155
//	f01_rd156
//	f01_rd157
//	f01_rd158
//	f01_rd159
inline hw_uint<2560> f00_f01_update_0_read_bundle_read(f00_cache& f00, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f01_rd0
    // f01_rd1
    // f01_rd2
    // f01_rd3
    // f01_rd4
    // f01_rd5
    // f01_rd6
    // f01_rd7
    // f01_rd8
    // f01_rd9
    // f01_rd10
    // f01_rd11
    // f01_rd12
    // f01_rd13
    // f01_rd14
    // f01_rd15
    // f01_rd16
    // f01_rd17
    // f01_rd18
    // f01_rd19
    // f01_rd20
    // f01_rd21
    // f01_rd22
    // f01_rd23
    // f01_rd24
    // f01_rd25
    // f01_rd26
    // f01_rd27
    // f01_rd28
    // f01_rd29
    // f01_rd30
    // f01_rd31
    // f01_rd32
    // f01_rd33
    // f01_rd34
    // f01_rd35
    // f01_rd36
    // f01_rd37
    // f01_rd38
    // f01_rd39
    // f01_rd40
    // f01_rd41
    // f01_rd42
    // f01_rd43
    // f01_rd44
    // f01_rd45
    // f01_rd46
    // f01_rd47
    // f01_rd48
    // f01_rd49
    // f01_rd50
    // f01_rd51
    // f01_rd52
    // f01_rd53
    // f01_rd54
    // f01_rd55
    // f01_rd56
    // f01_rd57
    // f01_rd58
    // f01_rd59
    // f01_rd60
    // f01_rd61
    // f01_rd62
    // f01_rd63
    // f01_rd64
    // f01_rd65
    // f01_rd66
    // f01_rd67
    // f01_rd68
    // f01_rd69
    // f01_rd70
    // f01_rd71
    // f01_rd72
    // f01_rd73
    // f01_rd74
    // f01_rd75
    // f01_rd76
    // f01_rd77
    // f01_rd78
    // f01_rd79
    // f01_rd80
    // f01_rd81
    // f01_rd82
    // f01_rd83
    // f01_rd84
    // f01_rd85
    // f01_rd86
    // f01_rd87
    // f01_rd88
    // f01_rd89
    // f01_rd90
    // f01_rd91
    // f01_rd92
    // f01_rd93
    // f01_rd94
    // f01_rd95
    // f01_rd96
    // f01_rd97
    // f01_rd98
    // f01_rd99
    // f01_rd100
    // f01_rd101
    // f01_rd102
    // f01_rd103
    // f01_rd104
    // f01_rd105
    // f01_rd106
    // f01_rd107
    // f01_rd108
    // f01_rd109
    // f01_rd110
    // f01_rd111
    // f01_rd112
    // f01_rd113
    // f01_rd114
    // f01_rd115
    // f01_rd116
    // f01_rd117
    // f01_rd118
    // f01_rd119
    // f01_rd120
    // f01_rd121
    // f01_rd122
    // f01_rd123
    // f01_rd124
    // f01_rd125
    // f01_rd126
    // f01_rd127
    // f01_rd128
    // f01_rd129
    // f01_rd130
    // f01_rd131
    // f01_rd132
    // f01_rd133
    // f01_rd134
    // f01_rd135
    // f01_rd136
    // f01_rd137
    // f01_rd138
    // f01_rd139
    // f01_rd140
    // f01_rd141
    // f01_rd142
    // f01_rd143
    // f01_rd144
    // f01_rd145
    // f01_rd146
    // f01_rd147
    // f01_rd148
    // f01_rd149
    // f01_rd150
    // f01_rd151
    // f01_rd152
    // f01_rd153
    // f01_rd154
    // f01_rd155
    // f01_rd156
    // f01_rd157
    // f01_rd158
    // f01_rd159

	hw_uint<2560> result;
	hw_uint<16> f01_rd0_res = f01_rd0_select(f00, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f01_rd0_res);
	hw_uint<16> f01_rd1_res = f01_rd1_select(f00, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f01_rd1_res);
	hw_uint<16> f01_rd2_res = f01_rd2_select(f00, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f01_rd2_res);
	hw_uint<16> f01_rd3_res = f01_rd3_select(f00, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f01_rd3_res);
	hw_uint<16> f01_rd4_res = f01_rd4_select(f00, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f01_rd4_res);
	hw_uint<16> f01_rd5_res = f01_rd5_select(f00, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f01_rd5_res);
	hw_uint<16> f01_rd6_res = f01_rd6_select(f00, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f01_rd6_res);
	hw_uint<16> f01_rd7_res = f01_rd7_select(f00, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f01_rd7_res);
	hw_uint<16> f01_rd8_res = f01_rd8_select(f00, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f01_rd8_res);
	hw_uint<16> f01_rd9_res = f01_rd9_select(f00, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f01_rd9_res);
	hw_uint<16> f01_rd10_res = f01_rd10_select(f00, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f01_rd10_res);
	hw_uint<16> f01_rd11_res = f01_rd11_select(f00, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f01_rd11_res);
	hw_uint<16> f01_rd12_res = f01_rd12_select(f00, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f01_rd12_res);
	hw_uint<16> f01_rd13_res = f01_rd13_select(f00, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f01_rd13_res);
	hw_uint<16> f01_rd14_res = f01_rd14_select(f00, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f01_rd14_res);
	hw_uint<16> f01_rd15_res = f01_rd15_select(f00, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f01_rd15_res);
	hw_uint<16> f01_rd16_res = f01_rd16_select(f00, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f01_rd16_res);
	hw_uint<16> f01_rd17_res = f01_rd17_select(f00, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f01_rd17_res);
	hw_uint<16> f01_rd18_res = f01_rd18_select(f00, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f01_rd18_res);
	hw_uint<16> f01_rd19_res = f01_rd19_select(f00, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f01_rd19_res);
	hw_uint<16> f01_rd20_res = f01_rd20_select(f00, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f01_rd20_res);
	hw_uint<16> f01_rd21_res = f01_rd21_select(f00, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f01_rd21_res);
	hw_uint<16> f01_rd22_res = f01_rd22_select(f00, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f01_rd22_res);
	hw_uint<16> f01_rd23_res = f01_rd23_select(f00, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f01_rd23_res);
	hw_uint<16> f01_rd24_res = f01_rd24_select(f00, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f01_rd24_res);
	hw_uint<16> f01_rd25_res = f01_rd25_select(f00, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f01_rd25_res);
	hw_uint<16> f01_rd26_res = f01_rd26_select(f00, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f01_rd26_res);
	hw_uint<16> f01_rd27_res = f01_rd27_select(f00, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f01_rd27_res);
	hw_uint<16> f01_rd28_res = f01_rd28_select(f00, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f01_rd28_res);
	hw_uint<16> f01_rd29_res = f01_rd29_select(f00, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f01_rd29_res);
	hw_uint<16> f01_rd30_res = f01_rd30_select(f00, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f01_rd30_res);
	hw_uint<16> f01_rd31_res = f01_rd31_select(f00, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f01_rd31_res);
	hw_uint<16> f01_rd32_res = f01_rd32_select(f00, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f01_rd32_res);
	hw_uint<16> f01_rd33_res = f01_rd33_select(f00, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f01_rd33_res);
	hw_uint<16> f01_rd34_res = f01_rd34_select(f00, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f01_rd34_res);
	hw_uint<16> f01_rd35_res = f01_rd35_select(f00, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f01_rd35_res);
	hw_uint<16> f01_rd36_res = f01_rd36_select(f00, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f01_rd36_res);
	hw_uint<16> f01_rd37_res = f01_rd37_select(f00, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f01_rd37_res);
	hw_uint<16> f01_rd38_res = f01_rd38_select(f00, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f01_rd38_res);
	hw_uint<16> f01_rd39_res = f01_rd39_select(f00, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f01_rd39_res);
	hw_uint<16> f01_rd40_res = f01_rd40_select(f00, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f01_rd40_res);
	hw_uint<16> f01_rd41_res = f01_rd41_select(f00, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f01_rd41_res);
	hw_uint<16> f01_rd42_res = f01_rd42_select(f00, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f01_rd42_res);
	hw_uint<16> f01_rd43_res = f01_rd43_select(f00, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f01_rd43_res);
	hw_uint<16> f01_rd44_res = f01_rd44_select(f00, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f01_rd44_res);
	hw_uint<16> f01_rd45_res = f01_rd45_select(f00, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f01_rd45_res);
	hw_uint<16> f01_rd46_res = f01_rd46_select(f00, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f01_rd46_res);
	hw_uint<16> f01_rd47_res = f01_rd47_select(f00, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f01_rd47_res);
	hw_uint<16> f01_rd48_res = f01_rd48_select(f00, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f01_rd48_res);
	hw_uint<16> f01_rd49_res = f01_rd49_select(f00, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f01_rd49_res);
	hw_uint<16> f01_rd50_res = f01_rd50_select(f00, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f01_rd50_res);
	hw_uint<16> f01_rd51_res = f01_rd51_select(f00, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f01_rd51_res);
	hw_uint<16> f01_rd52_res = f01_rd52_select(f00, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f01_rd52_res);
	hw_uint<16> f01_rd53_res = f01_rd53_select(f00, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f01_rd53_res);
	hw_uint<16> f01_rd54_res = f01_rd54_select(f00, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f01_rd54_res);
	hw_uint<16> f01_rd55_res = f01_rd55_select(f00, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f01_rd55_res);
	hw_uint<16> f01_rd56_res = f01_rd56_select(f00, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f01_rd56_res);
	hw_uint<16> f01_rd57_res = f01_rd57_select(f00, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f01_rd57_res);
	hw_uint<16> f01_rd58_res = f01_rd58_select(f00, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f01_rd58_res);
	hw_uint<16> f01_rd59_res = f01_rd59_select(f00, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f01_rd59_res);
	hw_uint<16> f01_rd60_res = f01_rd60_select(f00, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f01_rd60_res);
	hw_uint<16> f01_rd61_res = f01_rd61_select(f00, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f01_rd61_res);
	hw_uint<16> f01_rd62_res = f01_rd62_select(f00, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f01_rd62_res);
	hw_uint<16> f01_rd63_res = f01_rd63_select(f00, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f01_rd63_res);
	hw_uint<16> f01_rd64_res = f01_rd64_select(f00, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f01_rd64_res);
	hw_uint<16> f01_rd65_res = f01_rd65_select(f00, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f01_rd65_res);
	hw_uint<16> f01_rd66_res = f01_rd66_select(f00, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f01_rd66_res);
	hw_uint<16> f01_rd67_res = f01_rd67_select(f00, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f01_rd67_res);
	hw_uint<16> f01_rd68_res = f01_rd68_select(f00, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f01_rd68_res);
	hw_uint<16> f01_rd69_res = f01_rd69_select(f00, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f01_rd69_res);
	hw_uint<16> f01_rd70_res = f01_rd70_select(f00, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f01_rd70_res);
	hw_uint<16> f01_rd71_res = f01_rd71_select(f00, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f01_rd71_res);
	hw_uint<16> f01_rd72_res = f01_rd72_select(f00, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f01_rd72_res);
	hw_uint<16> f01_rd73_res = f01_rd73_select(f00, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f01_rd73_res);
	hw_uint<16> f01_rd74_res = f01_rd74_select(f00, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f01_rd74_res);
	hw_uint<16> f01_rd75_res = f01_rd75_select(f00, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f01_rd75_res);
	hw_uint<16> f01_rd76_res = f01_rd76_select(f00, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f01_rd76_res);
	hw_uint<16> f01_rd77_res = f01_rd77_select(f00, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f01_rd77_res);
	hw_uint<16> f01_rd78_res = f01_rd78_select(f00, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f01_rd78_res);
	hw_uint<16> f01_rd79_res = f01_rd79_select(f00, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f01_rd79_res);
	hw_uint<16> f01_rd80_res = f01_rd80_select(f00, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f01_rd80_res);
	hw_uint<16> f01_rd81_res = f01_rd81_select(f00, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f01_rd81_res);
	hw_uint<16> f01_rd82_res = f01_rd82_select(f00, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f01_rd82_res);
	hw_uint<16> f01_rd83_res = f01_rd83_select(f00, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f01_rd83_res);
	hw_uint<16> f01_rd84_res = f01_rd84_select(f00, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f01_rd84_res);
	hw_uint<16> f01_rd85_res = f01_rd85_select(f00, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f01_rd85_res);
	hw_uint<16> f01_rd86_res = f01_rd86_select(f00, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f01_rd86_res);
	hw_uint<16> f01_rd87_res = f01_rd87_select(f00, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f01_rd87_res);
	hw_uint<16> f01_rd88_res = f01_rd88_select(f00, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f01_rd88_res);
	hw_uint<16> f01_rd89_res = f01_rd89_select(f00, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f01_rd89_res);
	hw_uint<16> f01_rd90_res = f01_rd90_select(f00, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f01_rd90_res);
	hw_uint<16> f01_rd91_res = f01_rd91_select(f00, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f01_rd91_res);
	hw_uint<16> f01_rd92_res = f01_rd92_select(f00, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f01_rd92_res);
	hw_uint<16> f01_rd93_res = f01_rd93_select(f00, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f01_rd93_res);
	hw_uint<16> f01_rd94_res = f01_rd94_select(f00, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f01_rd94_res);
	hw_uint<16> f01_rd95_res = f01_rd95_select(f00, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f01_rd95_res);
	hw_uint<16> f01_rd96_res = f01_rd96_select(f00, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f01_rd96_res);
	hw_uint<16> f01_rd97_res = f01_rd97_select(f00, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f01_rd97_res);
	hw_uint<16> f01_rd98_res = f01_rd98_select(f00, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f01_rd98_res);
	hw_uint<16> f01_rd99_res = f01_rd99_select(f00, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f01_rd99_res);
	hw_uint<16> f01_rd100_res = f01_rd100_select(f00, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f01_rd100_res);
	hw_uint<16> f01_rd101_res = f01_rd101_select(f00, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f01_rd101_res);
	hw_uint<16> f01_rd102_res = f01_rd102_select(f00, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f01_rd102_res);
	hw_uint<16> f01_rd103_res = f01_rd103_select(f00, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f01_rd103_res);
	hw_uint<16> f01_rd104_res = f01_rd104_select(f00, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f01_rd104_res);
	hw_uint<16> f01_rd105_res = f01_rd105_select(f00, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f01_rd105_res);
	hw_uint<16> f01_rd106_res = f01_rd106_select(f00, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f01_rd106_res);
	hw_uint<16> f01_rd107_res = f01_rd107_select(f00, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f01_rd107_res);
	hw_uint<16> f01_rd108_res = f01_rd108_select(f00, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f01_rd108_res);
	hw_uint<16> f01_rd109_res = f01_rd109_select(f00, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f01_rd109_res);
	hw_uint<16> f01_rd110_res = f01_rd110_select(f00, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f01_rd110_res);
	hw_uint<16> f01_rd111_res = f01_rd111_select(f00, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f01_rd111_res);
	hw_uint<16> f01_rd112_res = f01_rd112_select(f00, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f01_rd112_res);
	hw_uint<16> f01_rd113_res = f01_rd113_select(f00, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f01_rd113_res);
	hw_uint<16> f01_rd114_res = f01_rd114_select(f00, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f01_rd114_res);
	hw_uint<16> f01_rd115_res = f01_rd115_select(f00, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f01_rd115_res);
	hw_uint<16> f01_rd116_res = f01_rd116_select(f00, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f01_rd116_res);
	hw_uint<16> f01_rd117_res = f01_rd117_select(f00, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f01_rd117_res);
	hw_uint<16> f01_rd118_res = f01_rd118_select(f00, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f01_rd118_res);
	hw_uint<16> f01_rd119_res = f01_rd119_select(f00, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f01_rd119_res);
	hw_uint<16> f01_rd120_res = f01_rd120_select(f00, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f01_rd120_res);
	hw_uint<16> f01_rd121_res = f01_rd121_select(f00, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f01_rd121_res);
	hw_uint<16> f01_rd122_res = f01_rd122_select(f00, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f01_rd122_res);
	hw_uint<16> f01_rd123_res = f01_rd123_select(f00, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f01_rd123_res);
	hw_uint<16> f01_rd124_res = f01_rd124_select(f00, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f01_rd124_res);
	hw_uint<16> f01_rd125_res = f01_rd125_select(f00, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f01_rd125_res);
	hw_uint<16> f01_rd126_res = f01_rd126_select(f00, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f01_rd126_res);
	hw_uint<16> f01_rd127_res = f01_rd127_select(f00, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f01_rd127_res);
	hw_uint<16> f01_rd128_res = f01_rd128_select(f00, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f01_rd128_res);
	hw_uint<16> f01_rd129_res = f01_rd129_select(f00, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f01_rd129_res);
	hw_uint<16> f01_rd130_res = f01_rd130_select(f00, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f01_rd130_res);
	hw_uint<16> f01_rd131_res = f01_rd131_select(f00, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f01_rd131_res);
	hw_uint<16> f01_rd132_res = f01_rd132_select(f00, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f01_rd132_res);
	hw_uint<16> f01_rd133_res = f01_rd133_select(f00, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f01_rd133_res);
	hw_uint<16> f01_rd134_res = f01_rd134_select(f00, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f01_rd134_res);
	hw_uint<16> f01_rd135_res = f01_rd135_select(f00, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f01_rd135_res);
	hw_uint<16> f01_rd136_res = f01_rd136_select(f00, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f01_rd136_res);
	hw_uint<16> f01_rd137_res = f01_rd137_select(f00, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f01_rd137_res);
	hw_uint<16> f01_rd138_res = f01_rd138_select(f00, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f01_rd138_res);
	hw_uint<16> f01_rd139_res = f01_rd139_select(f00, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f01_rd139_res);
	hw_uint<16> f01_rd140_res = f01_rd140_select(f00, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f01_rd140_res);
	hw_uint<16> f01_rd141_res = f01_rd141_select(f00, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f01_rd141_res);
	hw_uint<16> f01_rd142_res = f01_rd142_select(f00, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f01_rd142_res);
	hw_uint<16> f01_rd143_res = f01_rd143_select(f00, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f01_rd143_res);
	hw_uint<16> f01_rd144_res = f01_rd144_select(f00, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f01_rd144_res);
	hw_uint<16> f01_rd145_res = f01_rd145_select(f00, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f01_rd145_res);
	hw_uint<16> f01_rd146_res = f01_rd146_select(f00, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f01_rd146_res);
	hw_uint<16> f01_rd147_res = f01_rd147_select(f00, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f01_rd147_res);
	hw_uint<16> f01_rd148_res = f01_rd148_select(f00, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f01_rd148_res);
	hw_uint<16> f01_rd149_res = f01_rd149_select(f00, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f01_rd149_res);
	hw_uint<16> f01_rd150_res = f01_rd150_select(f00, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f01_rd150_res);
	hw_uint<16> f01_rd151_res = f01_rd151_select(f00, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f01_rd151_res);
	hw_uint<16> f01_rd152_res = f01_rd152_select(f00, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f01_rd152_res);
	hw_uint<16> f01_rd153_res = f01_rd153_select(f00, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f01_rd153_res);
	hw_uint<16> f01_rd154_res = f01_rd154_select(f00, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f01_rd154_res);
	hw_uint<16> f01_rd155_res = f01_rd155_select(f00, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f01_rd155_res);
	hw_uint<16> f01_rd156_res = f01_rd156_select(f00, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f01_rd156_res);
	hw_uint<16> f01_rd157_res = f01_rd157_select(f00, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f01_rd157_res);
	hw_uint<16> f01_rd158_res = f01_rd158_select(f00, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f01_rd158_res);
	hw_uint<16> f01_rd159_res = f01_rd159_select(f00, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f01_rd159_res);
	return result;
}

struct f01_f01_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-64, 1984], [-3, 1081]}
	// Capacity: 134
	// # of read delays: 5
  // 0, 1, 66, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 65> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_67() {
		return f6;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_133() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-63, 1953], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-54, 1962], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-53, 1963], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-52, 1964], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-51, 1965], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-50, 1966], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1967], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-48, 1968], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-47, 1969], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-46, 1970], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-45, 1971], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-62, 1954], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-44, 1972], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-43, 1973], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-42, 1974], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-41, 1975], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-40, 1976], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-39, 1977], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-38, 1978], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-37, 1979], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-36, 1980], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-35, 1981], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-61, 1955], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-34, 1982], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-65, 1983], [-2, 1082]}
	// Capacity: 134
	// # of read delays: 5
  // 0, 1, 67, 68, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_68() {
		return f6;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_133() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-60, 1956], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-59, 1957], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-58, 1958], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-57, 1959], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-56, 1960], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_f01_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-55, 1961], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f01_cache {
  // # of banks: 32
  f01_f01_update_0_write0_merged_banks_5_cache f01_f01_update_0_write0_merged_banks_5;
  f01_f01_update_0_write1_merged_banks_5_cache f01_f01_update_0_write1_merged_banks_5;
  f01_f01_update_0_write10_merged_banks_5_cache f01_f01_update_0_write10_merged_banks_5;
  f01_f01_update_0_write11_merged_banks_5_cache f01_f01_update_0_write11_merged_banks_5;
  f01_f01_update_0_write12_merged_banks_5_cache f01_f01_update_0_write12_merged_banks_5;
  f01_f01_update_0_write13_merged_banks_5_cache f01_f01_update_0_write13_merged_banks_5;
  f01_f01_update_0_write14_merged_banks_5_cache f01_f01_update_0_write14_merged_banks_5;
  f01_f01_update_0_write15_merged_banks_5_cache f01_f01_update_0_write15_merged_banks_5;
  f01_f01_update_0_write16_merged_banks_5_cache f01_f01_update_0_write16_merged_banks_5;
  f01_f01_update_0_write17_merged_banks_5_cache f01_f01_update_0_write17_merged_banks_5;
  f01_f01_update_0_write18_merged_banks_5_cache f01_f01_update_0_write18_merged_banks_5;
  f01_f01_update_0_write19_merged_banks_5_cache f01_f01_update_0_write19_merged_banks_5;
  f01_f01_update_0_write2_merged_banks_5_cache f01_f01_update_0_write2_merged_banks_5;
  f01_f01_update_0_write20_merged_banks_5_cache f01_f01_update_0_write20_merged_banks_5;
  f01_f01_update_0_write21_merged_banks_5_cache f01_f01_update_0_write21_merged_banks_5;
  f01_f01_update_0_write22_merged_banks_5_cache f01_f01_update_0_write22_merged_banks_5;
  f01_f01_update_0_write23_merged_banks_5_cache f01_f01_update_0_write23_merged_banks_5;
  f01_f01_update_0_write24_merged_banks_5_cache f01_f01_update_0_write24_merged_banks_5;
  f01_f01_update_0_write25_merged_banks_5_cache f01_f01_update_0_write25_merged_banks_5;
  f01_f01_update_0_write26_merged_banks_5_cache f01_f01_update_0_write26_merged_banks_5;
  f01_f01_update_0_write27_merged_banks_5_cache f01_f01_update_0_write27_merged_banks_5;
  f01_f01_update_0_write28_merged_banks_5_cache f01_f01_update_0_write28_merged_banks_5;
  f01_f01_update_0_write29_merged_banks_5_cache f01_f01_update_0_write29_merged_banks_5;
  f01_f01_update_0_write3_merged_banks_5_cache f01_f01_update_0_write3_merged_banks_5;
  f01_f01_update_0_write30_merged_banks_5_cache f01_f01_update_0_write30_merged_banks_5;
  f01_f01_update_0_write31_merged_banks_5_cache f01_f01_update_0_write31_merged_banks_5;
  f01_f01_update_0_write4_merged_banks_5_cache f01_f01_update_0_write4_merged_banks_5;
  f01_f01_update_0_write5_merged_banks_5_cache f01_f01_update_0_write5_merged_banks_5;
  f01_f01_update_0_write6_merged_banks_5_cache f01_f01_update_0_write6_merged_banks_5;
  f01_f01_update_0_write7_merged_banks_5_cache f01_f01_update_0_write7_merged_banks_5;
  f01_f01_update_0_write8_merged_banks_5_cache f01_f01_update_0_write8_merged_banks_5;
  f01_f01_update_0_write9_merged_banks_5_cache f01_f01_update_0_write9_merged_banks_5;
};



inline void f01_f01_update_0_write0_write(hw_uint<16>& f01_f01_update_0_write0, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write0_merged_banks_5.push(f01_f01_update_0_write0);
}

inline void f01_f01_update_0_write1_write(hw_uint<16>& f01_f01_update_0_write1, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write1_merged_banks_5.push(f01_f01_update_0_write1);
}

inline void f01_f01_update_0_write10_write(hw_uint<16>& f01_f01_update_0_write10, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write10_merged_banks_5.push(f01_f01_update_0_write10);
}

inline void f01_f01_update_0_write11_write(hw_uint<16>& f01_f01_update_0_write11, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write11_merged_banks_5.push(f01_f01_update_0_write11);
}

inline void f01_f01_update_0_write12_write(hw_uint<16>& f01_f01_update_0_write12, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write12_merged_banks_5.push(f01_f01_update_0_write12);
}

inline void f01_f01_update_0_write13_write(hw_uint<16>& f01_f01_update_0_write13, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write13_merged_banks_5.push(f01_f01_update_0_write13);
}

inline void f01_f01_update_0_write14_write(hw_uint<16>& f01_f01_update_0_write14, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write14_merged_banks_5.push(f01_f01_update_0_write14);
}

inline void f01_f01_update_0_write15_write(hw_uint<16>& f01_f01_update_0_write15, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write15_merged_banks_5.push(f01_f01_update_0_write15);
}

inline void f01_f01_update_0_write16_write(hw_uint<16>& f01_f01_update_0_write16, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write16_merged_banks_5.push(f01_f01_update_0_write16);
}

inline void f01_f01_update_0_write17_write(hw_uint<16>& f01_f01_update_0_write17, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write17_merged_banks_5.push(f01_f01_update_0_write17);
}

inline void f01_f01_update_0_write18_write(hw_uint<16>& f01_f01_update_0_write18, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write18_merged_banks_5.push(f01_f01_update_0_write18);
}

inline void f01_f01_update_0_write19_write(hw_uint<16>& f01_f01_update_0_write19, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write19_merged_banks_5.push(f01_f01_update_0_write19);
}

inline void f01_f01_update_0_write2_write(hw_uint<16>& f01_f01_update_0_write2, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write2_merged_banks_5.push(f01_f01_update_0_write2);
}

inline void f01_f01_update_0_write20_write(hw_uint<16>& f01_f01_update_0_write20, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write20_merged_banks_5.push(f01_f01_update_0_write20);
}

inline void f01_f01_update_0_write21_write(hw_uint<16>& f01_f01_update_0_write21, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write21_merged_banks_5.push(f01_f01_update_0_write21);
}

inline void f01_f01_update_0_write22_write(hw_uint<16>& f01_f01_update_0_write22, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write22_merged_banks_5.push(f01_f01_update_0_write22);
}

inline void f01_f01_update_0_write23_write(hw_uint<16>& f01_f01_update_0_write23, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write23_merged_banks_5.push(f01_f01_update_0_write23);
}

inline void f01_f01_update_0_write24_write(hw_uint<16>& f01_f01_update_0_write24, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write24_merged_banks_5.push(f01_f01_update_0_write24);
}

inline void f01_f01_update_0_write25_write(hw_uint<16>& f01_f01_update_0_write25, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write25_merged_banks_5.push(f01_f01_update_0_write25);
}

inline void f01_f01_update_0_write26_write(hw_uint<16>& f01_f01_update_0_write26, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write26_merged_banks_5.push(f01_f01_update_0_write26);
}

inline void f01_f01_update_0_write27_write(hw_uint<16>& f01_f01_update_0_write27, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write27_merged_banks_5.push(f01_f01_update_0_write27);
}

inline void f01_f01_update_0_write28_write(hw_uint<16>& f01_f01_update_0_write28, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write28_merged_banks_5.push(f01_f01_update_0_write28);
}

inline void f01_f01_update_0_write29_write(hw_uint<16>& f01_f01_update_0_write29, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write29_merged_banks_5.push(f01_f01_update_0_write29);
}

inline void f01_f01_update_0_write3_write(hw_uint<16>& f01_f01_update_0_write3, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write3_merged_banks_5.push(f01_f01_update_0_write3);
}

inline void f01_f01_update_0_write30_write(hw_uint<16>& f01_f01_update_0_write30, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write30_merged_banks_5.push(f01_f01_update_0_write30);
}

inline void f01_f01_update_0_write31_write(hw_uint<16>& f01_f01_update_0_write31, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write31_merged_banks_5.push(f01_f01_update_0_write31);
}

inline void f01_f01_update_0_write4_write(hw_uint<16>& f01_f01_update_0_write4, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write4_merged_banks_5.push(f01_f01_update_0_write4);
}

inline void f01_f01_update_0_write5_write(hw_uint<16>& f01_f01_update_0_write5, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write5_merged_banks_5.push(f01_f01_update_0_write5);
}

inline void f01_f01_update_0_write6_write(hw_uint<16>& f01_f01_update_0_write6, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write6_merged_banks_5.push(f01_f01_update_0_write6);
}

inline void f01_f01_update_0_write7_write(hw_uint<16>& f01_f01_update_0_write7, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write7_merged_banks_5.push(f01_f01_update_0_write7);
}

inline void f01_f01_update_0_write8_write(hw_uint<16>& f01_f01_update_0_write8, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write8_merged_banks_5.push(f01_f01_update_0_write8);
}

inline void f01_f01_update_0_write9_write(hw_uint<16>& f01_f01_update_0_write9, f01_cache& f01, int d0, int d1, int dynamic_address) {
  f01.f01_f01_update_0_write9_merged_banks_5.push(f01_f01_update_0_write9);
}

inline hw_uint<16> f02_rd0_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd0 read pattern: { f02_update_0[d0, d1] -> f01[-1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write31 = f01.f01_f01_update_0_write31_merged_banks_5.peek_68();
  return value_f01_f01_update_0_write31;
  return 0;
}

inline hw_uint<16> f02_rd1_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd1 read pattern: { f02_update_0[d0, d1] -> f01[32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd10_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd10 read pattern: { f02_update_0[d0, d1] -> f01[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd100_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd100 read pattern: { f02_update_0[d0, d1] -> f01[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write19 = f01.f01_f01_update_0_write19_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write19;
  return 0;
}

inline hw_uint<16> f02_rd101_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd101 read pattern: { f02_update_0[d0, d1] -> f01[20 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write20 = f01.f01_f01_update_0_write20_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write20;
  return 0;
}

inline hw_uint<16> f02_rd102_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd102 read pattern: { f02_update_0[d0, d1] -> f01[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write20 = f01.f01_f01_update_0_write20_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write20;
  return 0;
}

inline hw_uint<16> f02_rd103_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd103 read pattern: { f02_update_0[d0, d1] -> f01[20 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write20 = f01.f01_f01_update_0_write20_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write20;
  return 0;
}

inline hw_uint<16> f02_rd104_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd104 read pattern: { f02_update_0[d0, d1] -> f01[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write21 = f01.f01_f01_update_0_write21_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write21;
  return 0;
}

inline hw_uint<16> f02_rd105_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd105 read pattern: { f02_update_0[d0, d1] -> f01[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write20 = f01.f01_f01_update_0_write20_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write20;
  return 0;
}

inline hw_uint<16> f02_rd106_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd106 read pattern: { f02_update_0[d0, d1] -> f01[21 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write21 = f01.f01_f01_update_0_write21_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write21;
  return 0;
}

inline hw_uint<16> f02_rd107_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd107 read pattern: { f02_update_0[d0, d1] -> f01[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write21 = f01.f01_f01_update_0_write21_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write21;
  return 0;
}

inline hw_uint<16> f02_rd108_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd108 read pattern: { f02_update_0[d0, d1] -> f01[21 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write21 = f01.f01_f01_update_0_write21_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write21;
  return 0;
}

inline hw_uint<16> f02_rd109_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd109 read pattern: { f02_update_0[d0, d1] -> f01[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write22 = f01.f01_f01_update_0_write22_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write22;
  return 0;
}

inline hw_uint<16> f02_rd11_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd11 read pattern: { f02_update_0[d0, d1] -> f01[2 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd110_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd110 read pattern: { f02_update_0[d0, d1] -> f01[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write21 = f01.f01_f01_update_0_write21_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write21;
  return 0;
}

inline hw_uint<16> f02_rd111_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd111 read pattern: { f02_update_0[d0, d1] -> f01[22 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write22 = f01.f01_f01_update_0_write22_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write22;
  return 0;
}

inline hw_uint<16> f02_rd112_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd112 read pattern: { f02_update_0[d0, d1] -> f01[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write22 = f01.f01_f01_update_0_write22_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write22;
  return 0;
}

inline hw_uint<16> f02_rd113_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd113 read pattern: { f02_update_0[d0, d1] -> f01[22 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write22 = f01.f01_f01_update_0_write22_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write22;
  return 0;
}

inline hw_uint<16> f02_rd114_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd114 read pattern: { f02_update_0[d0, d1] -> f01[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write23 = f01.f01_f01_update_0_write23_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write23;
  return 0;
}

inline hw_uint<16> f02_rd115_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd115 read pattern: { f02_update_0[d0, d1] -> f01[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write22 = f01.f01_f01_update_0_write22_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write22;
  return 0;
}

inline hw_uint<16> f02_rd116_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd116 read pattern: { f02_update_0[d0, d1] -> f01[23 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write23 = f01.f01_f01_update_0_write23_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write23;
  return 0;
}

inline hw_uint<16> f02_rd117_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd117 read pattern: { f02_update_0[d0, d1] -> f01[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write23 = f01.f01_f01_update_0_write23_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write23;
  return 0;
}

inline hw_uint<16> f02_rd118_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd118 read pattern: { f02_update_0[d0, d1] -> f01[23 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write23 = f01.f01_f01_update_0_write23_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write23;
  return 0;
}

inline hw_uint<16> f02_rd119_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd119 read pattern: { f02_update_0[d0, d1] -> f01[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write24 = f01.f01_f01_update_0_write24_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write24;
  return 0;
}

inline hw_uint<16> f02_rd12_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd12 read pattern: { f02_update_0[d0, d1] -> f01[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd120_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd120 read pattern: { f02_update_0[d0, d1] -> f01[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write23 = f01.f01_f01_update_0_write23_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write23;
  return 0;
}

inline hw_uint<16> f02_rd121_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd121 read pattern: { f02_update_0[d0, d1] -> f01[24 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write24 = f01.f01_f01_update_0_write24_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write24;
  return 0;
}

inline hw_uint<16> f02_rd122_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd122 read pattern: { f02_update_0[d0, d1] -> f01[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write24 = f01.f01_f01_update_0_write24_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write24;
  return 0;
}

inline hw_uint<16> f02_rd123_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd123 read pattern: { f02_update_0[d0, d1] -> f01[24 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write24 = f01.f01_f01_update_0_write24_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write24;
  return 0;
}

inline hw_uint<16> f02_rd124_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd124 read pattern: { f02_update_0[d0, d1] -> f01[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write25 = f01.f01_f01_update_0_write25_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write25;
  return 0;
}

inline hw_uint<16> f02_rd125_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd125 read pattern: { f02_update_0[d0, d1] -> f01[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write24 = f01.f01_f01_update_0_write24_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write24;
  return 0;
}

inline hw_uint<16> f02_rd126_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd126 read pattern: { f02_update_0[d0, d1] -> f01[25 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write25 = f01.f01_f01_update_0_write25_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write25;
  return 0;
}

inline hw_uint<16> f02_rd127_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd127 read pattern: { f02_update_0[d0, d1] -> f01[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write25 = f01.f01_f01_update_0_write25_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write25;
  return 0;
}

inline hw_uint<16> f02_rd128_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd128 read pattern: { f02_update_0[d0, d1] -> f01[25 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write25 = f01.f01_f01_update_0_write25_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write25;
  return 0;
}

inline hw_uint<16> f02_rd129_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd129 read pattern: { f02_update_0[d0, d1] -> f01[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write26 = f01.f01_f01_update_0_write26_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write26;
  return 0;
}

inline hw_uint<16> f02_rd13_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd13 read pattern: { f02_update_0[d0, d1] -> f01[2 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd130_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd130 read pattern: { f02_update_0[d0, d1] -> f01[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write25 = f01.f01_f01_update_0_write25_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write25;
  return 0;
}

inline hw_uint<16> f02_rd131_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd131 read pattern: { f02_update_0[d0, d1] -> f01[26 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write26 = f01.f01_f01_update_0_write26_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write26;
  return 0;
}

inline hw_uint<16> f02_rd132_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd132 read pattern: { f02_update_0[d0, d1] -> f01[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write26 = f01.f01_f01_update_0_write26_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write26;
  return 0;
}

inline hw_uint<16> f02_rd133_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd133 read pattern: { f02_update_0[d0, d1] -> f01[26 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write26 = f01.f01_f01_update_0_write26_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write26;
  return 0;
}

inline hw_uint<16> f02_rd134_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd134 read pattern: { f02_update_0[d0, d1] -> f01[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write27 = f01.f01_f01_update_0_write27_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write27;
  return 0;
}

inline hw_uint<16> f02_rd135_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd135 read pattern: { f02_update_0[d0, d1] -> f01[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write26 = f01.f01_f01_update_0_write26_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write26;
  return 0;
}

inline hw_uint<16> f02_rd136_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd136 read pattern: { f02_update_0[d0, d1] -> f01[27 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write27 = f01.f01_f01_update_0_write27_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write27;
  return 0;
}

inline hw_uint<16> f02_rd137_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd137 read pattern: { f02_update_0[d0, d1] -> f01[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write27 = f01.f01_f01_update_0_write27_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write27;
  return 0;
}

inline hw_uint<16> f02_rd138_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd138 read pattern: { f02_update_0[d0, d1] -> f01[27 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write27 = f01.f01_f01_update_0_write27_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write27;
  return 0;
}

inline hw_uint<16> f02_rd139_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd139 read pattern: { f02_update_0[d0, d1] -> f01[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write28 = f01.f01_f01_update_0_write28_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write28;
  return 0;
}

inline hw_uint<16> f02_rd14_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd14 read pattern: { f02_update_0[d0, d1] -> f01[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd140_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd140 read pattern: { f02_update_0[d0, d1] -> f01[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write27 = f01.f01_f01_update_0_write27_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write27;
  return 0;
}

inline hw_uint<16> f02_rd141_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd141 read pattern: { f02_update_0[d0, d1] -> f01[28 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write28 = f01.f01_f01_update_0_write28_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write28;
  return 0;
}

inline hw_uint<16> f02_rd142_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd142 read pattern: { f02_update_0[d0, d1] -> f01[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write28 = f01.f01_f01_update_0_write28_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write28;
  return 0;
}

inline hw_uint<16> f02_rd143_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd143 read pattern: { f02_update_0[d0, d1] -> f01[28 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write28 = f01.f01_f01_update_0_write28_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write28;
  return 0;
}

inline hw_uint<16> f02_rd144_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd144 read pattern: { f02_update_0[d0, d1] -> f01[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write29 = f01.f01_f01_update_0_write29_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write29;
  return 0;
}

inline hw_uint<16> f02_rd145_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd145 read pattern: { f02_update_0[d0, d1] -> f01[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write28 = f01.f01_f01_update_0_write28_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write28;
  return 0;
}

inline hw_uint<16> f02_rd146_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd146 read pattern: { f02_update_0[d0, d1] -> f01[29 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write29 = f01.f01_f01_update_0_write29_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write29;
  return 0;
}

inline hw_uint<16> f02_rd147_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd147 read pattern: { f02_update_0[d0, d1] -> f01[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write29 = f01.f01_f01_update_0_write29_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write29;
  return 0;
}

inline hw_uint<16> f02_rd148_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd148 read pattern: { f02_update_0[d0, d1] -> f01[29 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write29 = f01.f01_f01_update_0_write29_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write29;
  return 0;
}

inline hw_uint<16> f02_rd149_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd149 read pattern: { f02_update_0[d0, d1] -> f01[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write30 = f01.f01_f01_update_0_write30_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write30;
  return 0;
}

inline hw_uint<16> f02_rd15_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd15 read pattern: { f02_update_0[d0, d1] -> f01[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd150_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd150 read pattern: { f02_update_0[d0, d1] -> f01[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write29 = f01.f01_f01_update_0_write29_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write29;
  return 0;
}

inline hw_uint<16> f02_rd151_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd151 read pattern: { f02_update_0[d0, d1] -> f01[30 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write30 = f01.f01_f01_update_0_write30_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write30;
  return 0;
}

inline hw_uint<16> f02_rd152_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd152 read pattern: { f02_update_0[d0, d1] -> f01[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write30 = f01.f01_f01_update_0_write30_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write30;
  return 0;
}

inline hw_uint<16> f02_rd153_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd153 read pattern: { f02_update_0[d0, d1] -> f01[30 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write30 = f01.f01_f01_update_0_write30_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write30;
  return 0;
}

inline hw_uint<16> f02_rd154_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd154 read pattern: { f02_update_0[d0, d1] -> f01[31 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write31 = f01.f01_f01_update_0_write31_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write31;
  return 0;
}

inline hw_uint<16> f02_rd155_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd155 read pattern: { f02_update_0[d0, d1] -> f01[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write30 = f01.f01_f01_update_0_write30_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write30;
  return 0;
}

inline hw_uint<16> f02_rd156_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd156 read pattern: { f02_update_0[d0, d1] -> f01[31 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write31 = f01.f01_f01_update_0_write31_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write31;
  return 0;
}

inline hw_uint<16> f02_rd157_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd157 read pattern: { f02_update_0[d0, d1] -> f01[31 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write31 = f01.f01_f01_update_0_write31_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write31;
  return 0;
}

inline hw_uint<16> f02_rd158_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd158 read pattern: { f02_update_0[d0, d1] -> f01[31 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write31 = f01.f01_f01_update_0_write31_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write31;
  return 0;
}

inline hw_uint<16> f02_rd159_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd159 read pattern: { f02_update_0[d0, d1] -> f01[32 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_66();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd16_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd16 read pattern: { f02_update_0[d0, d1] -> f01[3 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd17_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd17 read pattern: { f02_update_0[d0, d1] -> f01[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd18_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd18 read pattern: { f02_update_0[d0, d1] -> f01[3 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd19_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd19 read pattern: { f02_update_0[d0, d1] -> f01[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd2_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd2 read pattern: { f02_update_0[d0, d1] -> f01[32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd20_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd20 read pattern: { f02_update_0[d0, d1] -> f01[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write3 = f01.f01_f01_update_0_write3_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write3;
  return 0;
}

inline hw_uint<16> f02_rd21_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd21 read pattern: { f02_update_0[d0, d1] -> f01[4 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd22_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd22 read pattern: { f02_update_0[d0, d1] -> f01[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd23_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd23 read pattern: { f02_update_0[d0, d1] -> f01[4 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd24_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd24 read pattern: { f02_update_0[d0, d1] -> f01[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd25_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd25 read pattern: { f02_update_0[d0, d1] -> f01[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write4 = f01.f01_f01_update_0_write4_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write4;
  return 0;
}

inline hw_uint<16> f02_rd26_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd26 read pattern: { f02_update_0[d0, d1] -> f01[5 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd27_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd27 read pattern: { f02_update_0[d0, d1] -> f01[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd28_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd28 read pattern: { f02_update_0[d0, d1] -> f01[5 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd29_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd29 read pattern: { f02_update_0[d0, d1] -> f01[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd3_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd3 read pattern: { f02_update_0[d0, d1] -> f01[32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd30_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd30 read pattern: { f02_update_0[d0, d1] -> f01[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write5 = f01.f01_f01_update_0_write5_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write5;
  return 0;
}

inline hw_uint<16> f02_rd31_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd31 read pattern: { f02_update_0[d0, d1] -> f01[6 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd32_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd32 read pattern: { f02_update_0[d0, d1] -> f01[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd33_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd33 read pattern: { f02_update_0[d0, d1] -> f01[6 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd34_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd34 read pattern: { f02_update_0[d0, d1] -> f01[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd35_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd35 read pattern: { f02_update_0[d0, d1] -> f01[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write6 = f01.f01_f01_update_0_write6_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write6;
  return 0;
}

inline hw_uint<16> f02_rd36_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd36 read pattern: { f02_update_0[d0, d1] -> f01[7 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd37_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd37 read pattern: { f02_update_0[d0, d1] -> f01[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd38_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd38 read pattern: { f02_update_0[d0, d1] -> f01[7 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd39_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd39 read pattern: { f02_update_0[d0, d1] -> f01[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd4_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd4 read pattern: { f02_update_0[d0, d1] -> f01[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd40_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd40 read pattern: { f02_update_0[d0, d1] -> f01[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write7 = f01.f01_f01_update_0_write7_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write7;
  return 0;
}

inline hw_uint<16> f02_rd41_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd41 read pattern: { f02_update_0[d0, d1] -> f01[8 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd42_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd42 read pattern: { f02_update_0[d0, d1] -> f01[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd43_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd43 read pattern: { f02_update_0[d0, d1] -> f01[8 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd44_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd44 read pattern: { f02_update_0[d0, d1] -> f01[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd45_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd45 read pattern: { f02_update_0[d0, d1] -> f01[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write8 = f01.f01_f01_update_0_write8_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write8;
  return 0;
}

inline hw_uint<16> f02_rd46_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd46 read pattern: { f02_update_0[d0, d1] -> f01[9 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd47_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd47 read pattern: { f02_update_0[d0, d1] -> f01[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd48_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd48 read pattern: { f02_update_0[d0, d1] -> f01[9 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd49_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd49 read pattern: { f02_update_0[d0, d1] -> f01[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd5_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd5 read pattern: { f02_update_0[d0, d1] -> f01[32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write0 = f01.f01_f01_update_0_write0_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write0;
  return 0;
}

inline hw_uint<16> f02_rd50_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd50 read pattern: { f02_update_0[d0, d1] -> f01[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write9 = f01.f01_f01_update_0_write9_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write9;
  return 0;
}

inline hw_uint<16> f02_rd51_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd51 read pattern: { f02_update_0[d0, d1] -> f01[10 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd52_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd52 read pattern: { f02_update_0[d0, d1] -> f01[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd53_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd53 read pattern: { f02_update_0[d0, d1] -> f01[10 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd54_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd54 read pattern: { f02_update_0[d0, d1] -> f01[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd55_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd55 read pattern: { f02_update_0[d0, d1] -> f01[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write10 = f01.f01_f01_update_0_write10_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write10;
  return 0;
}

inline hw_uint<16> f02_rd56_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd56 read pattern: { f02_update_0[d0, d1] -> f01[11 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd57_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd57 read pattern: { f02_update_0[d0, d1] -> f01[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd58_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd58 read pattern: { f02_update_0[d0, d1] -> f01[11 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd59_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd59 read pattern: { f02_update_0[d0, d1] -> f01[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd6_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd6 read pattern: { f02_update_0[d0, d1] -> f01[1 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd60_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd60 read pattern: { f02_update_0[d0, d1] -> f01[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write11 = f01.f01_f01_update_0_write11_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write11;
  return 0;
}

inline hw_uint<16> f02_rd61_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd61 read pattern: { f02_update_0[d0, d1] -> f01[12 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd62_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd62 read pattern: { f02_update_0[d0, d1] -> f01[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd63_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd63 read pattern: { f02_update_0[d0, d1] -> f01[12 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd64_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd64 read pattern: { f02_update_0[d0, d1] -> f01[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd65_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd65 read pattern: { f02_update_0[d0, d1] -> f01[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write12 = f01.f01_f01_update_0_write12_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write12;
  return 0;
}

inline hw_uint<16> f02_rd66_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd66 read pattern: { f02_update_0[d0, d1] -> f01[13 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd67_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd67 read pattern: { f02_update_0[d0, d1] -> f01[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd68_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd68 read pattern: { f02_update_0[d0, d1] -> f01[13 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd69_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd69 read pattern: { f02_update_0[d0, d1] -> f01[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd7_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd7 read pattern: { f02_update_0[d0, d1] -> f01[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd70_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd70 read pattern: { f02_update_0[d0, d1] -> f01[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write13 = f01.f01_f01_update_0_write13_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write13;
  return 0;
}

inline hw_uint<16> f02_rd71_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd71 read pattern: { f02_update_0[d0, d1] -> f01[14 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd72_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd72 read pattern: { f02_update_0[d0, d1] -> f01[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd73_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd73 read pattern: { f02_update_0[d0, d1] -> f01[14 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd74_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd74 read pattern: { f02_update_0[d0, d1] -> f01[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd75_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd75 read pattern: { f02_update_0[d0, d1] -> f01[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write14 = f01.f01_f01_update_0_write14_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write14;
  return 0;
}

inline hw_uint<16> f02_rd76_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd76 read pattern: { f02_update_0[d0, d1] -> f01[15 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd77_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd77 read pattern: { f02_update_0[d0, d1] -> f01[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd78_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd78 read pattern: { f02_update_0[d0, d1] -> f01[15 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd79_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd79 read pattern: { f02_update_0[d0, d1] -> f01[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write16 = f01.f01_f01_update_0_write16_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write16;
  return 0;
}

inline hw_uint<16> f02_rd8_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd8 read pattern: { f02_update_0[d0, d1] -> f01[1 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write1 = f01.f01_f01_update_0_write1_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write1;
  return 0;
}

inline hw_uint<16> f02_rd80_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd80 read pattern: { f02_update_0[d0, d1] -> f01[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write15 = f01.f01_f01_update_0_write15_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write15;
  return 0;
}

inline hw_uint<16> f02_rd81_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd81 read pattern: { f02_update_0[d0, d1] -> f01[16 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write16 = f01.f01_f01_update_0_write16_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write16;
  return 0;
}

inline hw_uint<16> f02_rd82_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd82 read pattern: { f02_update_0[d0, d1] -> f01[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write16 = f01.f01_f01_update_0_write16_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write16;
  return 0;
}

inline hw_uint<16> f02_rd83_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd83 read pattern: { f02_update_0[d0, d1] -> f01[16 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write16 = f01.f01_f01_update_0_write16_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write16;
  return 0;
}

inline hw_uint<16> f02_rd84_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd84 read pattern: { f02_update_0[d0, d1] -> f01[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write17 = f01.f01_f01_update_0_write17_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write17;
  return 0;
}

inline hw_uint<16> f02_rd85_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd85 read pattern: { f02_update_0[d0, d1] -> f01[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write16 = f01.f01_f01_update_0_write16_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write16;
  return 0;
}

inline hw_uint<16> f02_rd86_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd86 read pattern: { f02_update_0[d0, d1] -> f01[17 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write17 = f01.f01_f01_update_0_write17_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write17;
  return 0;
}

inline hw_uint<16> f02_rd87_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd87 read pattern: { f02_update_0[d0, d1] -> f01[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write17 = f01.f01_f01_update_0_write17_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write17;
  return 0;
}

inline hw_uint<16> f02_rd88_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd88 read pattern: { f02_update_0[d0, d1] -> f01[17 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write17 = f01.f01_f01_update_0_write17_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write17;
  return 0;
}

inline hw_uint<16> f02_rd89_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd89 read pattern: { f02_update_0[d0, d1] -> f01[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write18 = f01.f01_f01_update_0_write18_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write18;
  return 0;
}

inline hw_uint<16> f02_rd9_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd9 read pattern: { f02_update_0[d0, d1] -> f01[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write2 = f01.f01_f01_update_0_write2_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write2;
  return 0;
}

inline hw_uint<16> f02_rd90_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd90 read pattern: { f02_update_0[d0, d1] -> f01[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write17 = f01.f01_f01_update_0_write17_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write17;
  return 0;
}

inline hw_uint<16> f02_rd91_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd91 read pattern: { f02_update_0[d0, d1] -> f01[18 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write18 = f01.f01_f01_update_0_write18_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write18;
  return 0;
}

inline hw_uint<16> f02_rd92_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd92 read pattern: { f02_update_0[d0, d1] -> f01[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write18 = f01.f01_f01_update_0_write18_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write18;
  return 0;
}

inline hw_uint<16> f02_rd93_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd93 read pattern: { f02_update_0[d0, d1] -> f01[18 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write18 = f01.f01_f01_update_0_write18_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write18;
  return 0;
}

inline hw_uint<16> f02_rd94_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd94 read pattern: { f02_update_0[d0, d1] -> f01[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write19 = f01.f01_f01_update_0_write19_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write19;
  return 0;
}

inline hw_uint<16> f02_rd95_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd95 read pattern: { f02_update_0[d0, d1] -> f01[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write18 = f01.f01_f01_update_0_write18_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write18;
  return 0;
}

inline hw_uint<16> f02_rd96_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd96 read pattern: { f02_update_0[d0, d1] -> f01[19 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write19 = f01.f01_f01_update_0_write19_merged_banks_5.peek_133();
  return value_f01_f01_update_0_write19;
  return 0;
}

inline hw_uint<16> f02_rd97_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd97 read pattern: { f02_update_0[d0, d1] -> f01[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write19 = f01.f01_f01_update_0_write19_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write19;
  return 0;
}

inline hw_uint<16> f02_rd98_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd98 read pattern: { f02_update_0[d0, d1] -> f01[19 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write19 = f01.f01_f01_update_0_write19_merged_banks_5.peek_1();
  return value_f01_f01_update_0_write19;
  return 0;
}

inline hw_uint<16> f02_rd99_select(f01_cache& f01, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f02_rd99 read pattern: { f02_update_0[d0, d1] -> f01[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f01_f01_update_0_write20 = f01.f01_f01_update_0_write20_merged_banks_5.peek_67();
  return value_f01_f01_update_0_write20;
  return 0;
}

// # of bundles = 2
// f01_update_0_write
//	f01_f01_update_0_write0
//	f01_f01_update_0_write1
//	f01_f01_update_0_write2
//	f01_f01_update_0_write3
//	f01_f01_update_0_write4
//	f01_f01_update_0_write5
//	f01_f01_update_0_write6
//	f01_f01_update_0_write7
//	f01_f01_update_0_write8
//	f01_f01_update_0_write9
//	f01_f01_update_0_write10
//	f01_f01_update_0_write11
//	f01_f01_update_0_write12
//	f01_f01_update_0_write13
//	f01_f01_update_0_write14
//	f01_f01_update_0_write15
//	f01_f01_update_0_write16
//	f01_f01_update_0_write17
//	f01_f01_update_0_write18
//	f01_f01_update_0_write19
//	f01_f01_update_0_write20
//	f01_f01_update_0_write21
//	f01_f01_update_0_write22
//	f01_f01_update_0_write23
//	f01_f01_update_0_write24
//	f01_f01_update_0_write25
//	f01_f01_update_0_write26
//	f01_f01_update_0_write27
//	f01_f01_update_0_write28
//	f01_f01_update_0_write29
//	f01_f01_update_0_write30
//	f01_f01_update_0_write31
inline void f01_f01_update_0_write_bundle_write(hw_uint<512>& f01_update_0_write, f01_cache& f01, int d0, int d1, int dynamic_address) {
	hw_uint<16> f01_f01_update_0_write0_res = f01_update_0_write.extract<0, 15>();
	f01_f01_update_0_write0_write(f01_f01_update_0_write0_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write1_res = f01_update_0_write.extract<16, 31>();
	f01_f01_update_0_write1_write(f01_f01_update_0_write1_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write2_res = f01_update_0_write.extract<32, 47>();
	f01_f01_update_0_write2_write(f01_f01_update_0_write2_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write3_res = f01_update_0_write.extract<48, 63>();
	f01_f01_update_0_write3_write(f01_f01_update_0_write3_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write4_res = f01_update_0_write.extract<64, 79>();
	f01_f01_update_0_write4_write(f01_f01_update_0_write4_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write5_res = f01_update_0_write.extract<80, 95>();
	f01_f01_update_0_write5_write(f01_f01_update_0_write5_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write6_res = f01_update_0_write.extract<96, 111>();
	f01_f01_update_0_write6_write(f01_f01_update_0_write6_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write7_res = f01_update_0_write.extract<112, 127>();
	f01_f01_update_0_write7_write(f01_f01_update_0_write7_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write8_res = f01_update_0_write.extract<128, 143>();
	f01_f01_update_0_write8_write(f01_f01_update_0_write8_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write9_res = f01_update_0_write.extract<144, 159>();
	f01_f01_update_0_write9_write(f01_f01_update_0_write9_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write10_res = f01_update_0_write.extract<160, 175>();
	f01_f01_update_0_write10_write(f01_f01_update_0_write10_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write11_res = f01_update_0_write.extract<176, 191>();
	f01_f01_update_0_write11_write(f01_f01_update_0_write11_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write12_res = f01_update_0_write.extract<192, 207>();
	f01_f01_update_0_write12_write(f01_f01_update_0_write12_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write13_res = f01_update_0_write.extract<208, 223>();
	f01_f01_update_0_write13_write(f01_f01_update_0_write13_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write14_res = f01_update_0_write.extract<224, 239>();
	f01_f01_update_0_write14_write(f01_f01_update_0_write14_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write15_res = f01_update_0_write.extract<240, 255>();
	f01_f01_update_0_write15_write(f01_f01_update_0_write15_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write16_res = f01_update_0_write.extract<256, 271>();
	f01_f01_update_0_write16_write(f01_f01_update_0_write16_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write17_res = f01_update_0_write.extract<272, 287>();
	f01_f01_update_0_write17_write(f01_f01_update_0_write17_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write18_res = f01_update_0_write.extract<288, 303>();
	f01_f01_update_0_write18_write(f01_f01_update_0_write18_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write19_res = f01_update_0_write.extract<304, 319>();
	f01_f01_update_0_write19_write(f01_f01_update_0_write19_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write20_res = f01_update_0_write.extract<320, 335>();
	f01_f01_update_0_write20_write(f01_f01_update_0_write20_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write21_res = f01_update_0_write.extract<336, 351>();
	f01_f01_update_0_write21_write(f01_f01_update_0_write21_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write22_res = f01_update_0_write.extract<352, 367>();
	f01_f01_update_0_write22_write(f01_f01_update_0_write22_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write23_res = f01_update_0_write.extract<368, 383>();
	f01_f01_update_0_write23_write(f01_f01_update_0_write23_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write24_res = f01_update_0_write.extract<384, 399>();
	f01_f01_update_0_write24_write(f01_f01_update_0_write24_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write25_res = f01_update_0_write.extract<400, 415>();
	f01_f01_update_0_write25_write(f01_f01_update_0_write25_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write26_res = f01_update_0_write.extract<416, 431>();
	f01_f01_update_0_write26_write(f01_f01_update_0_write26_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write27_res = f01_update_0_write.extract<432, 447>();
	f01_f01_update_0_write27_write(f01_f01_update_0_write27_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write28_res = f01_update_0_write.extract<448, 463>();
	f01_f01_update_0_write28_write(f01_f01_update_0_write28_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write29_res = f01_update_0_write.extract<464, 479>();
	f01_f01_update_0_write29_write(f01_f01_update_0_write29_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write30_res = f01_update_0_write.extract<480, 495>();
	f01_f01_update_0_write30_write(f01_f01_update_0_write30_res, f01, d0, d1, dynamic_address);
	hw_uint<16> f01_f01_update_0_write31_res = f01_update_0_write.extract<496, 511>();
	f01_f01_update_0_write31_write(f01_f01_update_0_write31_res, f01, d0, d1, dynamic_address);
}

// f02_update_0_read
//	f02_rd0
//	f02_rd1
//	f02_rd2
//	f02_rd3
//	f02_rd4
//	f02_rd5
//	f02_rd6
//	f02_rd7
//	f02_rd8
//	f02_rd9
//	f02_rd10
//	f02_rd11
//	f02_rd12
//	f02_rd13
//	f02_rd14
//	f02_rd15
//	f02_rd16
//	f02_rd17
//	f02_rd18
//	f02_rd19
//	f02_rd20
//	f02_rd21
//	f02_rd22
//	f02_rd23
//	f02_rd24
//	f02_rd25
//	f02_rd26
//	f02_rd27
//	f02_rd28
//	f02_rd29
//	f02_rd30
//	f02_rd31
//	f02_rd32
//	f02_rd33
//	f02_rd34
//	f02_rd35
//	f02_rd36
//	f02_rd37
//	f02_rd38
//	f02_rd39
//	f02_rd40
//	f02_rd41
//	f02_rd42
//	f02_rd43
//	f02_rd44
//	f02_rd45
//	f02_rd46
//	f02_rd47
//	f02_rd48
//	f02_rd49
//	f02_rd50
//	f02_rd51
//	f02_rd52
//	f02_rd53
//	f02_rd54
//	f02_rd55
//	f02_rd56
//	f02_rd57
//	f02_rd58
//	f02_rd59
//	f02_rd60
//	f02_rd61
//	f02_rd62
//	f02_rd63
//	f02_rd64
//	f02_rd65
//	f02_rd66
//	f02_rd67
//	f02_rd68
//	f02_rd69
//	f02_rd70
//	f02_rd71
//	f02_rd72
//	f02_rd73
//	f02_rd74
//	f02_rd75
//	f02_rd76
//	f02_rd77
//	f02_rd78
//	f02_rd79
//	f02_rd80
//	f02_rd81
//	f02_rd82
//	f02_rd83
//	f02_rd84
//	f02_rd85
//	f02_rd86
//	f02_rd87
//	f02_rd88
//	f02_rd89
//	f02_rd90
//	f02_rd91
//	f02_rd92
//	f02_rd93
//	f02_rd94
//	f02_rd95
//	f02_rd96
//	f02_rd97
//	f02_rd98
//	f02_rd99
//	f02_rd100
//	f02_rd101
//	f02_rd102
//	f02_rd103
//	f02_rd104
//	f02_rd105
//	f02_rd106
//	f02_rd107
//	f02_rd108
//	f02_rd109
//	f02_rd110
//	f02_rd111
//	f02_rd112
//	f02_rd113
//	f02_rd114
//	f02_rd115
//	f02_rd116
//	f02_rd117
//	f02_rd118
//	f02_rd119
//	f02_rd120
//	f02_rd121
//	f02_rd122
//	f02_rd123
//	f02_rd124
//	f02_rd125
//	f02_rd126
//	f02_rd127
//	f02_rd128
//	f02_rd129
//	f02_rd130
//	f02_rd131
//	f02_rd132
//	f02_rd133
//	f02_rd134
//	f02_rd135
//	f02_rd136
//	f02_rd137
//	f02_rd138
//	f02_rd139
//	f02_rd140
//	f02_rd141
//	f02_rd142
//	f02_rd143
//	f02_rd144
//	f02_rd145
//	f02_rd146
//	f02_rd147
//	f02_rd148
//	f02_rd149
//	f02_rd150
//	f02_rd151
//	f02_rd152
//	f02_rd153
//	f02_rd154
//	f02_rd155
//	f02_rd156
//	f02_rd157
//	f02_rd158
//	f02_rd159
inline hw_uint<2560> f01_f02_update_0_read_bundle_read(f01_cache& f01, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f02_rd0
    // f02_rd1
    // f02_rd2
    // f02_rd3
    // f02_rd4
    // f02_rd5
    // f02_rd6
    // f02_rd7
    // f02_rd8
    // f02_rd9
    // f02_rd10
    // f02_rd11
    // f02_rd12
    // f02_rd13
    // f02_rd14
    // f02_rd15
    // f02_rd16
    // f02_rd17
    // f02_rd18
    // f02_rd19
    // f02_rd20
    // f02_rd21
    // f02_rd22
    // f02_rd23
    // f02_rd24
    // f02_rd25
    // f02_rd26
    // f02_rd27
    // f02_rd28
    // f02_rd29
    // f02_rd30
    // f02_rd31
    // f02_rd32
    // f02_rd33
    // f02_rd34
    // f02_rd35
    // f02_rd36
    // f02_rd37
    // f02_rd38
    // f02_rd39
    // f02_rd40
    // f02_rd41
    // f02_rd42
    // f02_rd43
    // f02_rd44
    // f02_rd45
    // f02_rd46
    // f02_rd47
    // f02_rd48
    // f02_rd49
    // f02_rd50
    // f02_rd51
    // f02_rd52
    // f02_rd53
    // f02_rd54
    // f02_rd55
    // f02_rd56
    // f02_rd57
    // f02_rd58
    // f02_rd59
    // f02_rd60
    // f02_rd61
    // f02_rd62
    // f02_rd63
    // f02_rd64
    // f02_rd65
    // f02_rd66
    // f02_rd67
    // f02_rd68
    // f02_rd69
    // f02_rd70
    // f02_rd71
    // f02_rd72
    // f02_rd73
    // f02_rd74
    // f02_rd75
    // f02_rd76
    // f02_rd77
    // f02_rd78
    // f02_rd79
    // f02_rd80
    // f02_rd81
    // f02_rd82
    // f02_rd83
    // f02_rd84
    // f02_rd85
    // f02_rd86
    // f02_rd87
    // f02_rd88
    // f02_rd89
    // f02_rd90
    // f02_rd91
    // f02_rd92
    // f02_rd93
    // f02_rd94
    // f02_rd95
    // f02_rd96
    // f02_rd97
    // f02_rd98
    // f02_rd99
    // f02_rd100
    // f02_rd101
    // f02_rd102
    // f02_rd103
    // f02_rd104
    // f02_rd105
    // f02_rd106
    // f02_rd107
    // f02_rd108
    // f02_rd109
    // f02_rd110
    // f02_rd111
    // f02_rd112
    // f02_rd113
    // f02_rd114
    // f02_rd115
    // f02_rd116
    // f02_rd117
    // f02_rd118
    // f02_rd119
    // f02_rd120
    // f02_rd121
    // f02_rd122
    // f02_rd123
    // f02_rd124
    // f02_rd125
    // f02_rd126
    // f02_rd127
    // f02_rd128
    // f02_rd129
    // f02_rd130
    // f02_rd131
    // f02_rd132
    // f02_rd133
    // f02_rd134
    // f02_rd135
    // f02_rd136
    // f02_rd137
    // f02_rd138
    // f02_rd139
    // f02_rd140
    // f02_rd141
    // f02_rd142
    // f02_rd143
    // f02_rd144
    // f02_rd145
    // f02_rd146
    // f02_rd147
    // f02_rd148
    // f02_rd149
    // f02_rd150
    // f02_rd151
    // f02_rd152
    // f02_rd153
    // f02_rd154
    // f02_rd155
    // f02_rd156
    // f02_rd157
    // f02_rd158
    // f02_rd159

	hw_uint<2560> result;
	hw_uint<16> f02_rd0_res = f02_rd0_select(f01, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f02_rd0_res);
	hw_uint<16> f02_rd1_res = f02_rd1_select(f01, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f02_rd1_res);
	hw_uint<16> f02_rd2_res = f02_rd2_select(f01, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f02_rd2_res);
	hw_uint<16> f02_rd3_res = f02_rd3_select(f01, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f02_rd3_res);
	hw_uint<16> f02_rd4_res = f02_rd4_select(f01, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f02_rd4_res);
	hw_uint<16> f02_rd5_res = f02_rd5_select(f01, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f02_rd5_res);
	hw_uint<16> f02_rd6_res = f02_rd6_select(f01, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f02_rd6_res);
	hw_uint<16> f02_rd7_res = f02_rd7_select(f01, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f02_rd7_res);
	hw_uint<16> f02_rd8_res = f02_rd8_select(f01, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f02_rd8_res);
	hw_uint<16> f02_rd9_res = f02_rd9_select(f01, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f02_rd9_res);
	hw_uint<16> f02_rd10_res = f02_rd10_select(f01, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f02_rd10_res);
	hw_uint<16> f02_rd11_res = f02_rd11_select(f01, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f02_rd11_res);
	hw_uint<16> f02_rd12_res = f02_rd12_select(f01, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f02_rd12_res);
	hw_uint<16> f02_rd13_res = f02_rd13_select(f01, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f02_rd13_res);
	hw_uint<16> f02_rd14_res = f02_rd14_select(f01, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f02_rd14_res);
	hw_uint<16> f02_rd15_res = f02_rd15_select(f01, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f02_rd15_res);
	hw_uint<16> f02_rd16_res = f02_rd16_select(f01, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f02_rd16_res);
	hw_uint<16> f02_rd17_res = f02_rd17_select(f01, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f02_rd17_res);
	hw_uint<16> f02_rd18_res = f02_rd18_select(f01, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f02_rd18_res);
	hw_uint<16> f02_rd19_res = f02_rd19_select(f01, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f02_rd19_res);
	hw_uint<16> f02_rd20_res = f02_rd20_select(f01, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f02_rd20_res);
	hw_uint<16> f02_rd21_res = f02_rd21_select(f01, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f02_rd21_res);
	hw_uint<16> f02_rd22_res = f02_rd22_select(f01, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f02_rd22_res);
	hw_uint<16> f02_rd23_res = f02_rd23_select(f01, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f02_rd23_res);
	hw_uint<16> f02_rd24_res = f02_rd24_select(f01, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f02_rd24_res);
	hw_uint<16> f02_rd25_res = f02_rd25_select(f01, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f02_rd25_res);
	hw_uint<16> f02_rd26_res = f02_rd26_select(f01, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f02_rd26_res);
	hw_uint<16> f02_rd27_res = f02_rd27_select(f01, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f02_rd27_res);
	hw_uint<16> f02_rd28_res = f02_rd28_select(f01, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f02_rd28_res);
	hw_uint<16> f02_rd29_res = f02_rd29_select(f01, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f02_rd29_res);
	hw_uint<16> f02_rd30_res = f02_rd30_select(f01, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f02_rd30_res);
	hw_uint<16> f02_rd31_res = f02_rd31_select(f01, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f02_rd31_res);
	hw_uint<16> f02_rd32_res = f02_rd32_select(f01, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f02_rd32_res);
	hw_uint<16> f02_rd33_res = f02_rd33_select(f01, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f02_rd33_res);
	hw_uint<16> f02_rd34_res = f02_rd34_select(f01, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f02_rd34_res);
	hw_uint<16> f02_rd35_res = f02_rd35_select(f01, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f02_rd35_res);
	hw_uint<16> f02_rd36_res = f02_rd36_select(f01, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f02_rd36_res);
	hw_uint<16> f02_rd37_res = f02_rd37_select(f01, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f02_rd37_res);
	hw_uint<16> f02_rd38_res = f02_rd38_select(f01, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f02_rd38_res);
	hw_uint<16> f02_rd39_res = f02_rd39_select(f01, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f02_rd39_res);
	hw_uint<16> f02_rd40_res = f02_rd40_select(f01, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f02_rd40_res);
	hw_uint<16> f02_rd41_res = f02_rd41_select(f01, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f02_rd41_res);
	hw_uint<16> f02_rd42_res = f02_rd42_select(f01, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f02_rd42_res);
	hw_uint<16> f02_rd43_res = f02_rd43_select(f01, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f02_rd43_res);
	hw_uint<16> f02_rd44_res = f02_rd44_select(f01, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f02_rd44_res);
	hw_uint<16> f02_rd45_res = f02_rd45_select(f01, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f02_rd45_res);
	hw_uint<16> f02_rd46_res = f02_rd46_select(f01, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f02_rd46_res);
	hw_uint<16> f02_rd47_res = f02_rd47_select(f01, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f02_rd47_res);
	hw_uint<16> f02_rd48_res = f02_rd48_select(f01, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f02_rd48_res);
	hw_uint<16> f02_rd49_res = f02_rd49_select(f01, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f02_rd49_res);
	hw_uint<16> f02_rd50_res = f02_rd50_select(f01, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f02_rd50_res);
	hw_uint<16> f02_rd51_res = f02_rd51_select(f01, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f02_rd51_res);
	hw_uint<16> f02_rd52_res = f02_rd52_select(f01, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f02_rd52_res);
	hw_uint<16> f02_rd53_res = f02_rd53_select(f01, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f02_rd53_res);
	hw_uint<16> f02_rd54_res = f02_rd54_select(f01, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f02_rd54_res);
	hw_uint<16> f02_rd55_res = f02_rd55_select(f01, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f02_rd55_res);
	hw_uint<16> f02_rd56_res = f02_rd56_select(f01, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f02_rd56_res);
	hw_uint<16> f02_rd57_res = f02_rd57_select(f01, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f02_rd57_res);
	hw_uint<16> f02_rd58_res = f02_rd58_select(f01, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f02_rd58_res);
	hw_uint<16> f02_rd59_res = f02_rd59_select(f01, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f02_rd59_res);
	hw_uint<16> f02_rd60_res = f02_rd60_select(f01, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f02_rd60_res);
	hw_uint<16> f02_rd61_res = f02_rd61_select(f01, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f02_rd61_res);
	hw_uint<16> f02_rd62_res = f02_rd62_select(f01, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f02_rd62_res);
	hw_uint<16> f02_rd63_res = f02_rd63_select(f01, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f02_rd63_res);
	hw_uint<16> f02_rd64_res = f02_rd64_select(f01, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f02_rd64_res);
	hw_uint<16> f02_rd65_res = f02_rd65_select(f01, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f02_rd65_res);
	hw_uint<16> f02_rd66_res = f02_rd66_select(f01, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f02_rd66_res);
	hw_uint<16> f02_rd67_res = f02_rd67_select(f01, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f02_rd67_res);
	hw_uint<16> f02_rd68_res = f02_rd68_select(f01, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f02_rd68_res);
	hw_uint<16> f02_rd69_res = f02_rd69_select(f01, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f02_rd69_res);
	hw_uint<16> f02_rd70_res = f02_rd70_select(f01, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f02_rd70_res);
	hw_uint<16> f02_rd71_res = f02_rd71_select(f01, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f02_rd71_res);
	hw_uint<16> f02_rd72_res = f02_rd72_select(f01, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f02_rd72_res);
	hw_uint<16> f02_rd73_res = f02_rd73_select(f01, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f02_rd73_res);
	hw_uint<16> f02_rd74_res = f02_rd74_select(f01, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f02_rd74_res);
	hw_uint<16> f02_rd75_res = f02_rd75_select(f01, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f02_rd75_res);
	hw_uint<16> f02_rd76_res = f02_rd76_select(f01, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f02_rd76_res);
	hw_uint<16> f02_rd77_res = f02_rd77_select(f01, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f02_rd77_res);
	hw_uint<16> f02_rd78_res = f02_rd78_select(f01, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f02_rd78_res);
	hw_uint<16> f02_rd79_res = f02_rd79_select(f01, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f02_rd79_res);
	hw_uint<16> f02_rd80_res = f02_rd80_select(f01, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f02_rd80_res);
	hw_uint<16> f02_rd81_res = f02_rd81_select(f01, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f02_rd81_res);
	hw_uint<16> f02_rd82_res = f02_rd82_select(f01, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f02_rd82_res);
	hw_uint<16> f02_rd83_res = f02_rd83_select(f01, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f02_rd83_res);
	hw_uint<16> f02_rd84_res = f02_rd84_select(f01, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f02_rd84_res);
	hw_uint<16> f02_rd85_res = f02_rd85_select(f01, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f02_rd85_res);
	hw_uint<16> f02_rd86_res = f02_rd86_select(f01, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f02_rd86_res);
	hw_uint<16> f02_rd87_res = f02_rd87_select(f01, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f02_rd87_res);
	hw_uint<16> f02_rd88_res = f02_rd88_select(f01, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f02_rd88_res);
	hw_uint<16> f02_rd89_res = f02_rd89_select(f01, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f02_rd89_res);
	hw_uint<16> f02_rd90_res = f02_rd90_select(f01, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f02_rd90_res);
	hw_uint<16> f02_rd91_res = f02_rd91_select(f01, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f02_rd91_res);
	hw_uint<16> f02_rd92_res = f02_rd92_select(f01, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f02_rd92_res);
	hw_uint<16> f02_rd93_res = f02_rd93_select(f01, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f02_rd93_res);
	hw_uint<16> f02_rd94_res = f02_rd94_select(f01, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f02_rd94_res);
	hw_uint<16> f02_rd95_res = f02_rd95_select(f01, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f02_rd95_res);
	hw_uint<16> f02_rd96_res = f02_rd96_select(f01, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f02_rd96_res);
	hw_uint<16> f02_rd97_res = f02_rd97_select(f01, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f02_rd97_res);
	hw_uint<16> f02_rd98_res = f02_rd98_select(f01, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f02_rd98_res);
	hw_uint<16> f02_rd99_res = f02_rd99_select(f01, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f02_rd99_res);
	hw_uint<16> f02_rd100_res = f02_rd100_select(f01, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f02_rd100_res);
	hw_uint<16> f02_rd101_res = f02_rd101_select(f01, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f02_rd101_res);
	hw_uint<16> f02_rd102_res = f02_rd102_select(f01, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f02_rd102_res);
	hw_uint<16> f02_rd103_res = f02_rd103_select(f01, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f02_rd103_res);
	hw_uint<16> f02_rd104_res = f02_rd104_select(f01, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f02_rd104_res);
	hw_uint<16> f02_rd105_res = f02_rd105_select(f01, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f02_rd105_res);
	hw_uint<16> f02_rd106_res = f02_rd106_select(f01, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f02_rd106_res);
	hw_uint<16> f02_rd107_res = f02_rd107_select(f01, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f02_rd107_res);
	hw_uint<16> f02_rd108_res = f02_rd108_select(f01, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f02_rd108_res);
	hw_uint<16> f02_rd109_res = f02_rd109_select(f01, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f02_rd109_res);
	hw_uint<16> f02_rd110_res = f02_rd110_select(f01, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f02_rd110_res);
	hw_uint<16> f02_rd111_res = f02_rd111_select(f01, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f02_rd111_res);
	hw_uint<16> f02_rd112_res = f02_rd112_select(f01, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f02_rd112_res);
	hw_uint<16> f02_rd113_res = f02_rd113_select(f01, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f02_rd113_res);
	hw_uint<16> f02_rd114_res = f02_rd114_select(f01, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f02_rd114_res);
	hw_uint<16> f02_rd115_res = f02_rd115_select(f01, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f02_rd115_res);
	hw_uint<16> f02_rd116_res = f02_rd116_select(f01, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f02_rd116_res);
	hw_uint<16> f02_rd117_res = f02_rd117_select(f01, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f02_rd117_res);
	hw_uint<16> f02_rd118_res = f02_rd118_select(f01, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f02_rd118_res);
	hw_uint<16> f02_rd119_res = f02_rd119_select(f01, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f02_rd119_res);
	hw_uint<16> f02_rd120_res = f02_rd120_select(f01, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f02_rd120_res);
	hw_uint<16> f02_rd121_res = f02_rd121_select(f01, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f02_rd121_res);
	hw_uint<16> f02_rd122_res = f02_rd122_select(f01, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f02_rd122_res);
	hw_uint<16> f02_rd123_res = f02_rd123_select(f01, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f02_rd123_res);
	hw_uint<16> f02_rd124_res = f02_rd124_select(f01, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f02_rd124_res);
	hw_uint<16> f02_rd125_res = f02_rd125_select(f01, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f02_rd125_res);
	hw_uint<16> f02_rd126_res = f02_rd126_select(f01, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f02_rd126_res);
	hw_uint<16> f02_rd127_res = f02_rd127_select(f01, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f02_rd127_res);
	hw_uint<16> f02_rd128_res = f02_rd128_select(f01, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f02_rd128_res);
	hw_uint<16> f02_rd129_res = f02_rd129_select(f01, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f02_rd129_res);
	hw_uint<16> f02_rd130_res = f02_rd130_select(f01, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f02_rd130_res);
	hw_uint<16> f02_rd131_res = f02_rd131_select(f01, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f02_rd131_res);
	hw_uint<16> f02_rd132_res = f02_rd132_select(f01, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f02_rd132_res);
	hw_uint<16> f02_rd133_res = f02_rd133_select(f01, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f02_rd133_res);
	hw_uint<16> f02_rd134_res = f02_rd134_select(f01, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f02_rd134_res);
	hw_uint<16> f02_rd135_res = f02_rd135_select(f01, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f02_rd135_res);
	hw_uint<16> f02_rd136_res = f02_rd136_select(f01, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f02_rd136_res);
	hw_uint<16> f02_rd137_res = f02_rd137_select(f01, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f02_rd137_res);
	hw_uint<16> f02_rd138_res = f02_rd138_select(f01, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f02_rd138_res);
	hw_uint<16> f02_rd139_res = f02_rd139_select(f01, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f02_rd139_res);
	hw_uint<16> f02_rd140_res = f02_rd140_select(f01, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f02_rd140_res);
	hw_uint<16> f02_rd141_res = f02_rd141_select(f01, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f02_rd141_res);
	hw_uint<16> f02_rd142_res = f02_rd142_select(f01, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f02_rd142_res);
	hw_uint<16> f02_rd143_res = f02_rd143_select(f01, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f02_rd143_res);
	hw_uint<16> f02_rd144_res = f02_rd144_select(f01, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f02_rd144_res);
	hw_uint<16> f02_rd145_res = f02_rd145_select(f01, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f02_rd145_res);
	hw_uint<16> f02_rd146_res = f02_rd146_select(f01, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f02_rd146_res);
	hw_uint<16> f02_rd147_res = f02_rd147_select(f01, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f02_rd147_res);
	hw_uint<16> f02_rd148_res = f02_rd148_select(f01, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f02_rd148_res);
	hw_uint<16> f02_rd149_res = f02_rd149_select(f01, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f02_rd149_res);
	hw_uint<16> f02_rd150_res = f02_rd150_select(f01, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f02_rd150_res);
	hw_uint<16> f02_rd151_res = f02_rd151_select(f01, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f02_rd151_res);
	hw_uint<16> f02_rd152_res = f02_rd152_select(f01, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f02_rd152_res);
	hw_uint<16> f02_rd153_res = f02_rd153_select(f01, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f02_rd153_res);
	hw_uint<16> f02_rd154_res = f02_rd154_select(f01, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f02_rd154_res);
	hw_uint<16> f02_rd155_res = f02_rd155_select(f01, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f02_rd155_res);
	hw_uint<16> f02_rd156_res = f02_rd156_select(f01, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f02_rd156_res);
	hw_uint<16> f02_rd157_res = f02_rd157_select(f01, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f02_rd157_res);
	hw_uint<16> f02_rd158_res = f02_rd158_select(f01, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f02_rd158_res);
	hw_uint<16> f02_rd159_res = f02_rd159_select(f01, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f02_rd159_res);
	return result;
}

struct f02_f02_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1952], [-2, 1080]}
	// Capacity: 130
	// # of read delays: 5
  // 0, 1, 64, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 63> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
		return f6;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_129() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1921], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1930], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1931], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1932], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1933], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1934], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1935], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-16, 1936], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-15, 1937], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-14, 1938], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-13, 1939], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1922], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-12, 1940], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-11, 1941], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-10, 1942], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-9, 1943], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-8, 1944], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-7, 1945], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-6, 1946], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-5, 1947], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-4, 1948], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-3, 1949], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1923], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-2, 1950], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-33, 1951], [-1, 1081]}
	// Capacity: 130
	// # of read delays: 5
  // 0, 1, 65, 66, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 62> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_129() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1924], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1925], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1926], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1927], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1928], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_f02_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1929], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f02_cache {
  // # of banks: 32
  f02_f02_update_0_write0_merged_banks_5_cache f02_f02_update_0_write0_merged_banks_5;
  f02_f02_update_0_write1_merged_banks_5_cache f02_f02_update_0_write1_merged_banks_5;
  f02_f02_update_0_write10_merged_banks_5_cache f02_f02_update_0_write10_merged_banks_5;
  f02_f02_update_0_write11_merged_banks_5_cache f02_f02_update_0_write11_merged_banks_5;
  f02_f02_update_0_write12_merged_banks_5_cache f02_f02_update_0_write12_merged_banks_5;
  f02_f02_update_0_write13_merged_banks_5_cache f02_f02_update_0_write13_merged_banks_5;
  f02_f02_update_0_write14_merged_banks_5_cache f02_f02_update_0_write14_merged_banks_5;
  f02_f02_update_0_write15_merged_banks_5_cache f02_f02_update_0_write15_merged_banks_5;
  f02_f02_update_0_write16_merged_banks_5_cache f02_f02_update_0_write16_merged_banks_5;
  f02_f02_update_0_write17_merged_banks_5_cache f02_f02_update_0_write17_merged_banks_5;
  f02_f02_update_0_write18_merged_banks_5_cache f02_f02_update_0_write18_merged_banks_5;
  f02_f02_update_0_write19_merged_banks_5_cache f02_f02_update_0_write19_merged_banks_5;
  f02_f02_update_0_write2_merged_banks_5_cache f02_f02_update_0_write2_merged_banks_5;
  f02_f02_update_0_write20_merged_banks_5_cache f02_f02_update_0_write20_merged_banks_5;
  f02_f02_update_0_write21_merged_banks_5_cache f02_f02_update_0_write21_merged_banks_5;
  f02_f02_update_0_write22_merged_banks_5_cache f02_f02_update_0_write22_merged_banks_5;
  f02_f02_update_0_write23_merged_banks_5_cache f02_f02_update_0_write23_merged_banks_5;
  f02_f02_update_0_write24_merged_banks_5_cache f02_f02_update_0_write24_merged_banks_5;
  f02_f02_update_0_write25_merged_banks_5_cache f02_f02_update_0_write25_merged_banks_5;
  f02_f02_update_0_write26_merged_banks_5_cache f02_f02_update_0_write26_merged_banks_5;
  f02_f02_update_0_write27_merged_banks_5_cache f02_f02_update_0_write27_merged_banks_5;
  f02_f02_update_0_write28_merged_banks_5_cache f02_f02_update_0_write28_merged_banks_5;
  f02_f02_update_0_write29_merged_banks_5_cache f02_f02_update_0_write29_merged_banks_5;
  f02_f02_update_0_write3_merged_banks_5_cache f02_f02_update_0_write3_merged_banks_5;
  f02_f02_update_0_write30_merged_banks_5_cache f02_f02_update_0_write30_merged_banks_5;
  f02_f02_update_0_write31_merged_banks_5_cache f02_f02_update_0_write31_merged_banks_5;
  f02_f02_update_0_write4_merged_banks_5_cache f02_f02_update_0_write4_merged_banks_5;
  f02_f02_update_0_write5_merged_banks_5_cache f02_f02_update_0_write5_merged_banks_5;
  f02_f02_update_0_write6_merged_banks_5_cache f02_f02_update_0_write6_merged_banks_5;
  f02_f02_update_0_write7_merged_banks_5_cache f02_f02_update_0_write7_merged_banks_5;
  f02_f02_update_0_write8_merged_banks_5_cache f02_f02_update_0_write8_merged_banks_5;
  f02_f02_update_0_write9_merged_banks_5_cache f02_f02_update_0_write9_merged_banks_5;
};



inline void f02_f02_update_0_write0_write(hw_uint<16>& f02_f02_update_0_write0, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write0_merged_banks_5.push(f02_f02_update_0_write0);
}

inline void f02_f02_update_0_write1_write(hw_uint<16>& f02_f02_update_0_write1, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write1_merged_banks_5.push(f02_f02_update_0_write1);
}

inline void f02_f02_update_0_write10_write(hw_uint<16>& f02_f02_update_0_write10, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write10_merged_banks_5.push(f02_f02_update_0_write10);
}

inline void f02_f02_update_0_write11_write(hw_uint<16>& f02_f02_update_0_write11, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write11_merged_banks_5.push(f02_f02_update_0_write11);
}

inline void f02_f02_update_0_write12_write(hw_uint<16>& f02_f02_update_0_write12, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write12_merged_banks_5.push(f02_f02_update_0_write12);
}

inline void f02_f02_update_0_write13_write(hw_uint<16>& f02_f02_update_0_write13, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write13_merged_banks_5.push(f02_f02_update_0_write13);
}

inline void f02_f02_update_0_write14_write(hw_uint<16>& f02_f02_update_0_write14, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write14_merged_banks_5.push(f02_f02_update_0_write14);
}

inline void f02_f02_update_0_write15_write(hw_uint<16>& f02_f02_update_0_write15, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write15_merged_banks_5.push(f02_f02_update_0_write15);
}

inline void f02_f02_update_0_write16_write(hw_uint<16>& f02_f02_update_0_write16, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write16_merged_banks_5.push(f02_f02_update_0_write16);
}

inline void f02_f02_update_0_write17_write(hw_uint<16>& f02_f02_update_0_write17, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write17_merged_banks_5.push(f02_f02_update_0_write17);
}

inline void f02_f02_update_0_write18_write(hw_uint<16>& f02_f02_update_0_write18, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write18_merged_banks_5.push(f02_f02_update_0_write18);
}

inline void f02_f02_update_0_write19_write(hw_uint<16>& f02_f02_update_0_write19, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write19_merged_banks_5.push(f02_f02_update_0_write19);
}

inline void f02_f02_update_0_write2_write(hw_uint<16>& f02_f02_update_0_write2, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write2_merged_banks_5.push(f02_f02_update_0_write2);
}

inline void f02_f02_update_0_write20_write(hw_uint<16>& f02_f02_update_0_write20, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write20_merged_banks_5.push(f02_f02_update_0_write20);
}

inline void f02_f02_update_0_write21_write(hw_uint<16>& f02_f02_update_0_write21, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write21_merged_banks_5.push(f02_f02_update_0_write21);
}

inline void f02_f02_update_0_write22_write(hw_uint<16>& f02_f02_update_0_write22, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write22_merged_banks_5.push(f02_f02_update_0_write22);
}

inline void f02_f02_update_0_write23_write(hw_uint<16>& f02_f02_update_0_write23, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write23_merged_banks_5.push(f02_f02_update_0_write23);
}

inline void f02_f02_update_0_write24_write(hw_uint<16>& f02_f02_update_0_write24, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write24_merged_banks_5.push(f02_f02_update_0_write24);
}

inline void f02_f02_update_0_write25_write(hw_uint<16>& f02_f02_update_0_write25, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write25_merged_banks_5.push(f02_f02_update_0_write25);
}

inline void f02_f02_update_0_write26_write(hw_uint<16>& f02_f02_update_0_write26, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write26_merged_banks_5.push(f02_f02_update_0_write26);
}

inline void f02_f02_update_0_write27_write(hw_uint<16>& f02_f02_update_0_write27, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write27_merged_banks_5.push(f02_f02_update_0_write27);
}

inline void f02_f02_update_0_write28_write(hw_uint<16>& f02_f02_update_0_write28, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write28_merged_banks_5.push(f02_f02_update_0_write28);
}

inline void f02_f02_update_0_write29_write(hw_uint<16>& f02_f02_update_0_write29, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write29_merged_banks_5.push(f02_f02_update_0_write29);
}

inline void f02_f02_update_0_write3_write(hw_uint<16>& f02_f02_update_0_write3, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write3_merged_banks_5.push(f02_f02_update_0_write3);
}

inline void f02_f02_update_0_write30_write(hw_uint<16>& f02_f02_update_0_write30, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write30_merged_banks_5.push(f02_f02_update_0_write30);
}

inline void f02_f02_update_0_write31_write(hw_uint<16>& f02_f02_update_0_write31, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write31_merged_banks_5.push(f02_f02_update_0_write31);
}

inline void f02_f02_update_0_write4_write(hw_uint<16>& f02_f02_update_0_write4, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write4_merged_banks_5.push(f02_f02_update_0_write4);
}

inline void f02_f02_update_0_write5_write(hw_uint<16>& f02_f02_update_0_write5, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write5_merged_banks_5.push(f02_f02_update_0_write5);
}

inline void f02_f02_update_0_write6_write(hw_uint<16>& f02_f02_update_0_write6, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write6_merged_banks_5.push(f02_f02_update_0_write6);
}

inline void f02_f02_update_0_write7_write(hw_uint<16>& f02_f02_update_0_write7, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write7_merged_banks_5.push(f02_f02_update_0_write7);
}

inline void f02_f02_update_0_write8_write(hw_uint<16>& f02_f02_update_0_write8, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write8_merged_banks_5.push(f02_f02_update_0_write8);
}

inline void f02_f02_update_0_write9_write(hw_uint<16>& f02_f02_update_0_write9, f02_cache& f02, int d0, int d1, int dynamic_address) {
  f02.f02_f02_update_0_write9_merged_banks_5.push(f02_f02_update_0_write9);
}

inline hw_uint<16> f03_rd0_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd0 read pattern: { f03_update_0[d0, d1] -> f02[-1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write31 = f02.f02_f02_update_0_write31_merged_banks_5.peek_66();
  return value_f02_f02_update_0_write31;
  return 0;
}

inline hw_uint<16> f03_rd1_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd1 read pattern: { f03_update_0[d0, d1] -> f02[32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd10_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd10 read pattern: { f03_update_0[d0, d1] -> f02[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd100_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd100 read pattern: { f03_update_0[d0, d1] -> f02[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write19 = f02.f02_f02_update_0_write19_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write19;
  return 0;
}

inline hw_uint<16> f03_rd101_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd101 read pattern: { f03_update_0[d0, d1] -> f02[20 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write20 = f02.f02_f02_update_0_write20_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write20;
  return 0;
}

inline hw_uint<16> f03_rd102_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd102 read pattern: { f03_update_0[d0, d1] -> f02[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write20 = f02.f02_f02_update_0_write20_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write20;
  return 0;
}

inline hw_uint<16> f03_rd103_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd103 read pattern: { f03_update_0[d0, d1] -> f02[20 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write20 = f02.f02_f02_update_0_write20_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write20;
  return 0;
}

inline hw_uint<16> f03_rd104_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd104 read pattern: { f03_update_0[d0, d1] -> f02[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write21 = f02.f02_f02_update_0_write21_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write21;
  return 0;
}

inline hw_uint<16> f03_rd105_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd105 read pattern: { f03_update_0[d0, d1] -> f02[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write20 = f02.f02_f02_update_0_write20_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write20;
  return 0;
}

inline hw_uint<16> f03_rd106_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd106 read pattern: { f03_update_0[d0, d1] -> f02[21 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write21 = f02.f02_f02_update_0_write21_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write21;
  return 0;
}

inline hw_uint<16> f03_rd107_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd107 read pattern: { f03_update_0[d0, d1] -> f02[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write21 = f02.f02_f02_update_0_write21_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write21;
  return 0;
}

inline hw_uint<16> f03_rd108_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd108 read pattern: { f03_update_0[d0, d1] -> f02[21 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write21 = f02.f02_f02_update_0_write21_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write21;
  return 0;
}

inline hw_uint<16> f03_rd109_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd109 read pattern: { f03_update_0[d0, d1] -> f02[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write22 = f02.f02_f02_update_0_write22_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write22;
  return 0;
}

inline hw_uint<16> f03_rd11_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd11 read pattern: { f03_update_0[d0, d1] -> f02[2 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd110_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd110 read pattern: { f03_update_0[d0, d1] -> f02[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write21 = f02.f02_f02_update_0_write21_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write21;
  return 0;
}

inline hw_uint<16> f03_rd111_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd111 read pattern: { f03_update_0[d0, d1] -> f02[22 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write22 = f02.f02_f02_update_0_write22_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write22;
  return 0;
}

inline hw_uint<16> f03_rd112_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd112 read pattern: { f03_update_0[d0, d1] -> f02[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write22 = f02.f02_f02_update_0_write22_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write22;
  return 0;
}

inline hw_uint<16> f03_rd113_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd113 read pattern: { f03_update_0[d0, d1] -> f02[22 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write22 = f02.f02_f02_update_0_write22_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write22;
  return 0;
}

inline hw_uint<16> f03_rd114_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd114 read pattern: { f03_update_0[d0, d1] -> f02[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write23 = f02.f02_f02_update_0_write23_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write23;
  return 0;
}

inline hw_uint<16> f03_rd115_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd115 read pattern: { f03_update_0[d0, d1] -> f02[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write22 = f02.f02_f02_update_0_write22_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write22;
  return 0;
}

inline hw_uint<16> f03_rd116_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd116 read pattern: { f03_update_0[d0, d1] -> f02[23 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write23 = f02.f02_f02_update_0_write23_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write23;
  return 0;
}

inline hw_uint<16> f03_rd117_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd117 read pattern: { f03_update_0[d0, d1] -> f02[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write23 = f02.f02_f02_update_0_write23_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write23;
  return 0;
}

inline hw_uint<16> f03_rd118_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd118 read pattern: { f03_update_0[d0, d1] -> f02[23 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write23 = f02.f02_f02_update_0_write23_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write23;
  return 0;
}

inline hw_uint<16> f03_rd119_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd119 read pattern: { f03_update_0[d0, d1] -> f02[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write24 = f02.f02_f02_update_0_write24_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write24;
  return 0;
}

inline hw_uint<16> f03_rd12_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd12 read pattern: { f03_update_0[d0, d1] -> f02[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd120_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd120 read pattern: { f03_update_0[d0, d1] -> f02[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write23 = f02.f02_f02_update_0_write23_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write23;
  return 0;
}

inline hw_uint<16> f03_rd121_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd121 read pattern: { f03_update_0[d0, d1] -> f02[24 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write24 = f02.f02_f02_update_0_write24_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write24;
  return 0;
}

inline hw_uint<16> f03_rd122_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd122 read pattern: { f03_update_0[d0, d1] -> f02[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write24 = f02.f02_f02_update_0_write24_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write24;
  return 0;
}

inline hw_uint<16> f03_rd123_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd123 read pattern: { f03_update_0[d0, d1] -> f02[24 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write24 = f02.f02_f02_update_0_write24_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write24;
  return 0;
}

inline hw_uint<16> f03_rd124_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd124 read pattern: { f03_update_0[d0, d1] -> f02[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write25 = f02.f02_f02_update_0_write25_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write25;
  return 0;
}

inline hw_uint<16> f03_rd125_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd125 read pattern: { f03_update_0[d0, d1] -> f02[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write24 = f02.f02_f02_update_0_write24_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write24;
  return 0;
}

inline hw_uint<16> f03_rd126_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd126 read pattern: { f03_update_0[d0, d1] -> f02[25 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write25 = f02.f02_f02_update_0_write25_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write25;
  return 0;
}

inline hw_uint<16> f03_rd127_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd127 read pattern: { f03_update_0[d0, d1] -> f02[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write25 = f02.f02_f02_update_0_write25_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write25;
  return 0;
}

inline hw_uint<16> f03_rd128_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd128 read pattern: { f03_update_0[d0, d1] -> f02[25 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write25 = f02.f02_f02_update_0_write25_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write25;
  return 0;
}

inline hw_uint<16> f03_rd129_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd129 read pattern: { f03_update_0[d0, d1] -> f02[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write26 = f02.f02_f02_update_0_write26_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write26;
  return 0;
}

inline hw_uint<16> f03_rd13_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd13 read pattern: { f03_update_0[d0, d1] -> f02[2 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd130_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd130 read pattern: { f03_update_0[d0, d1] -> f02[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write25 = f02.f02_f02_update_0_write25_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write25;
  return 0;
}

inline hw_uint<16> f03_rd131_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd131 read pattern: { f03_update_0[d0, d1] -> f02[26 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write26 = f02.f02_f02_update_0_write26_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write26;
  return 0;
}

inline hw_uint<16> f03_rd132_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd132 read pattern: { f03_update_0[d0, d1] -> f02[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write26 = f02.f02_f02_update_0_write26_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write26;
  return 0;
}

inline hw_uint<16> f03_rd133_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd133 read pattern: { f03_update_0[d0, d1] -> f02[26 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write26 = f02.f02_f02_update_0_write26_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write26;
  return 0;
}

inline hw_uint<16> f03_rd134_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd134 read pattern: { f03_update_0[d0, d1] -> f02[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write27 = f02.f02_f02_update_0_write27_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write27;
  return 0;
}

inline hw_uint<16> f03_rd135_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd135 read pattern: { f03_update_0[d0, d1] -> f02[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write26 = f02.f02_f02_update_0_write26_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write26;
  return 0;
}

inline hw_uint<16> f03_rd136_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd136 read pattern: { f03_update_0[d0, d1] -> f02[27 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write27 = f02.f02_f02_update_0_write27_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write27;
  return 0;
}

inline hw_uint<16> f03_rd137_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd137 read pattern: { f03_update_0[d0, d1] -> f02[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write27 = f02.f02_f02_update_0_write27_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write27;
  return 0;
}

inline hw_uint<16> f03_rd138_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd138 read pattern: { f03_update_0[d0, d1] -> f02[27 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write27 = f02.f02_f02_update_0_write27_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write27;
  return 0;
}

inline hw_uint<16> f03_rd139_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd139 read pattern: { f03_update_0[d0, d1] -> f02[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write28 = f02.f02_f02_update_0_write28_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write28;
  return 0;
}

inline hw_uint<16> f03_rd14_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd14 read pattern: { f03_update_0[d0, d1] -> f02[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd140_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd140 read pattern: { f03_update_0[d0, d1] -> f02[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write27 = f02.f02_f02_update_0_write27_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write27;
  return 0;
}

inline hw_uint<16> f03_rd141_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd141 read pattern: { f03_update_0[d0, d1] -> f02[28 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write28 = f02.f02_f02_update_0_write28_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write28;
  return 0;
}

inline hw_uint<16> f03_rd142_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd142 read pattern: { f03_update_0[d0, d1] -> f02[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write28 = f02.f02_f02_update_0_write28_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write28;
  return 0;
}

inline hw_uint<16> f03_rd143_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd143 read pattern: { f03_update_0[d0, d1] -> f02[28 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write28 = f02.f02_f02_update_0_write28_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write28;
  return 0;
}

inline hw_uint<16> f03_rd144_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd144 read pattern: { f03_update_0[d0, d1] -> f02[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write29 = f02.f02_f02_update_0_write29_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write29;
  return 0;
}

inline hw_uint<16> f03_rd145_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd145 read pattern: { f03_update_0[d0, d1] -> f02[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write28 = f02.f02_f02_update_0_write28_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write28;
  return 0;
}

inline hw_uint<16> f03_rd146_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd146 read pattern: { f03_update_0[d0, d1] -> f02[29 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write29 = f02.f02_f02_update_0_write29_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write29;
  return 0;
}

inline hw_uint<16> f03_rd147_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd147 read pattern: { f03_update_0[d0, d1] -> f02[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write29 = f02.f02_f02_update_0_write29_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write29;
  return 0;
}

inline hw_uint<16> f03_rd148_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd148 read pattern: { f03_update_0[d0, d1] -> f02[29 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write29 = f02.f02_f02_update_0_write29_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write29;
  return 0;
}

inline hw_uint<16> f03_rd149_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd149 read pattern: { f03_update_0[d0, d1] -> f02[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write30 = f02.f02_f02_update_0_write30_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write30;
  return 0;
}

inline hw_uint<16> f03_rd15_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd15 read pattern: { f03_update_0[d0, d1] -> f02[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd150_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd150 read pattern: { f03_update_0[d0, d1] -> f02[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write29 = f02.f02_f02_update_0_write29_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write29;
  return 0;
}

inline hw_uint<16> f03_rd151_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd151 read pattern: { f03_update_0[d0, d1] -> f02[30 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write30 = f02.f02_f02_update_0_write30_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write30;
  return 0;
}

inline hw_uint<16> f03_rd152_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd152 read pattern: { f03_update_0[d0, d1] -> f02[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write30 = f02.f02_f02_update_0_write30_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write30;
  return 0;
}

inline hw_uint<16> f03_rd153_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd153 read pattern: { f03_update_0[d0, d1] -> f02[30 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write30 = f02.f02_f02_update_0_write30_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write30;
  return 0;
}

inline hw_uint<16> f03_rd154_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd154 read pattern: { f03_update_0[d0, d1] -> f02[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write31 = f02.f02_f02_update_0_write31_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write31;
  return 0;
}

inline hw_uint<16> f03_rd155_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd155 read pattern: { f03_update_0[d0, d1] -> f02[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write30 = f02.f02_f02_update_0_write30_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write30;
  return 0;
}

inline hw_uint<16> f03_rd156_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd156 read pattern: { f03_update_0[d0, d1] -> f02[31 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write31 = f02.f02_f02_update_0_write31_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write31;
  return 0;
}

inline hw_uint<16> f03_rd157_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd157 read pattern: { f03_update_0[d0, d1] -> f02[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write31 = f02.f02_f02_update_0_write31_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write31;
  return 0;
}

inline hw_uint<16> f03_rd158_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd158 read pattern: { f03_update_0[d0, d1] -> f02[31 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write31 = f02.f02_f02_update_0_write31_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write31;
  return 0;
}

inline hw_uint<16> f03_rd159_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd159 read pattern: { f03_update_0[d0, d1] -> f02[32 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_64();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd16_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd16 read pattern: { f03_update_0[d0, d1] -> f02[3 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd17_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd17 read pattern: { f03_update_0[d0, d1] -> f02[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd18_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd18 read pattern: { f03_update_0[d0, d1] -> f02[3 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd19_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd19 read pattern: { f03_update_0[d0, d1] -> f02[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd2_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd2 read pattern: { f03_update_0[d0, d1] -> f02[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd20_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd20 read pattern: { f03_update_0[d0, d1] -> f02[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write3 = f02.f02_f02_update_0_write3_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write3;
  return 0;
}

inline hw_uint<16> f03_rd21_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd21 read pattern: { f03_update_0[d0, d1] -> f02[4 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd22_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd22 read pattern: { f03_update_0[d0, d1] -> f02[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd23_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd23 read pattern: { f03_update_0[d0, d1] -> f02[4 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd24_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd24 read pattern: { f03_update_0[d0, d1] -> f02[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd25_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd25 read pattern: { f03_update_0[d0, d1] -> f02[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write4 = f02.f02_f02_update_0_write4_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write4;
  return 0;
}

inline hw_uint<16> f03_rd26_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd26 read pattern: { f03_update_0[d0, d1] -> f02[5 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd27_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd27 read pattern: { f03_update_0[d0, d1] -> f02[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd28_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd28 read pattern: { f03_update_0[d0, d1] -> f02[5 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd29_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd29 read pattern: { f03_update_0[d0, d1] -> f02[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd3_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd3 read pattern: { f03_update_0[d0, d1] -> f02[32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd30_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd30 read pattern: { f03_update_0[d0, d1] -> f02[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write5 = f02.f02_f02_update_0_write5_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write5;
  return 0;
}

inline hw_uint<16> f03_rd31_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd31 read pattern: { f03_update_0[d0, d1] -> f02[6 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd32_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd32 read pattern: { f03_update_0[d0, d1] -> f02[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd33_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd33 read pattern: { f03_update_0[d0, d1] -> f02[6 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd34_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd34 read pattern: { f03_update_0[d0, d1] -> f02[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd35_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd35 read pattern: { f03_update_0[d0, d1] -> f02[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write6 = f02.f02_f02_update_0_write6_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write6;
  return 0;
}

inline hw_uint<16> f03_rd36_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd36 read pattern: { f03_update_0[d0, d1] -> f02[7 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd37_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd37 read pattern: { f03_update_0[d0, d1] -> f02[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd38_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd38 read pattern: { f03_update_0[d0, d1] -> f02[7 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd39_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd39 read pattern: { f03_update_0[d0, d1] -> f02[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd4_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd4 read pattern: { f03_update_0[d0, d1] -> f02[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd40_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd40 read pattern: { f03_update_0[d0, d1] -> f02[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write7 = f02.f02_f02_update_0_write7_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write7;
  return 0;
}

inline hw_uint<16> f03_rd41_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd41 read pattern: { f03_update_0[d0, d1] -> f02[8 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd42_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd42 read pattern: { f03_update_0[d0, d1] -> f02[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd43_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd43 read pattern: { f03_update_0[d0, d1] -> f02[8 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd44_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd44 read pattern: { f03_update_0[d0, d1] -> f02[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd45_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd45 read pattern: { f03_update_0[d0, d1] -> f02[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write8 = f02.f02_f02_update_0_write8_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write8;
  return 0;
}

inline hw_uint<16> f03_rd46_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd46 read pattern: { f03_update_0[d0, d1] -> f02[9 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd47_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd47 read pattern: { f03_update_0[d0, d1] -> f02[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd48_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd48 read pattern: { f03_update_0[d0, d1] -> f02[9 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd49_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd49 read pattern: { f03_update_0[d0, d1] -> f02[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd5_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd5 read pattern: { f03_update_0[d0, d1] -> f02[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write0 = f02.f02_f02_update_0_write0_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write0;
  return 0;
}

inline hw_uint<16> f03_rd50_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd50 read pattern: { f03_update_0[d0, d1] -> f02[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write9 = f02.f02_f02_update_0_write9_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write9;
  return 0;
}

inline hw_uint<16> f03_rd51_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd51 read pattern: { f03_update_0[d0, d1] -> f02[10 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd52_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd52 read pattern: { f03_update_0[d0, d1] -> f02[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd53_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd53 read pattern: { f03_update_0[d0, d1] -> f02[10 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd54_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd54 read pattern: { f03_update_0[d0, d1] -> f02[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd55_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd55 read pattern: { f03_update_0[d0, d1] -> f02[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write10 = f02.f02_f02_update_0_write10_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write10;
  return 0;
}

inline hw_uint<16> f03_rd56_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd56 read pattern: { f03_update_0[d0, d1] -> f02[11 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd57_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd57 read pattern: { f03_update_0[d0, d1] -> f02[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd58_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd58 read pattern: { f03_update_0[d0, d1] -> f02[11 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd59_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd59 read pattern: { f03_update_0[d0, d1] -> f02[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd6_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd6 read pattern: { f03_update_0[d0, d1] -> f02[1 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd60_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd60 read pattern: { f03_update_0[d0, d1] -> f02[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write11 = f02.f02_f02_update_0_write11_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write11;
  return 0;
}

inline hw_uint<16> f03_rd61_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd61 read pattern: { f03_update_0[d0, d1] -> f02[12 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd62_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd62 read pattern: { f03_update_0[d0, d1] -> f02[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd63_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd63 read pattern: { f03_update_0[d0, d1] -> f02[12 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd64_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd64 read pattern: { f03_update_0[d0, d1] -> f02[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd65_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd65 read pattern: { f03_update_0[d0, d1] -> f02[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write12 = f02.f02_f02_update_0_write12_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write12;
  return 0;
}

inline hw_uint<16> f03_rd66_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd66 read pattern: { f03_update_0[d0, d1] -> f02[13 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd67_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd67 read pattern: { f03_update_0[d0, d1] -> f02[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd68_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd68 read pattern: { f03_update_0[d0, d1] -> f02[13 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd69_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd69 read pattern: { f03_update_0[d0, d1] -> f02[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd7_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd7 read pattern: { f03_update_0[d0, d1] -> f02[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd70_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd70 read pattern: { f03_update_0[d0, d1] -> f02[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write13 = f02.f02_f02_update_0_write13_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write13;
  return 0;
}

inline hw_uint<16> f03_rd71_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd71 read pattern: { f03_update_0[d0, d1] -> f02[14 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd72_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd72 read pattern: { f03_update_0[d0, d1] -> f02[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd73_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd73 read pattern: { f03_update_0[d0, d1] -> f02[14 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd74_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd74 read pattern: { f03_update_0[d0, d1] -> f02[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd75_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd75 read pattern: { f03_update_0[d0, d1] -> f02[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write14 = f02.f02_f02_update_0_write14_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write14;
  return 0;
}

inline hw_uint<16> f03_rd76_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd76 read pattern: { f03_update_0[d0, d1] -> f02[15 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd77_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd77 read pattern: { f03_update_0[d0, d1] -> f02[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd78_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd78 read pattern: { f03_update_0[d0, d1] -> f02[15 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd79_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd79 read pattern: { f03_update_0[d0, d1] -> f02[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write16 = f02.f02_f02_update_0_write16_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write16;
  return 0;
}

inline hw_uint<16> f03_rd8_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd8 read pattern: { f03_update_0[d0, d1] -> f02[1 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write1 = f02.f02_f02_update_0_write1_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write1;
  return 0;
}

inline hw_uint<16> f03_rd80_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd80 read pattern: { f03_update_0[d0, d1] -> f02[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write15 = f02.f02_f02_update_0_write15_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write15;
  return 0;
}

inline hw_uint<16> f03_rd81_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd81 read pattern: { f03_update_0[d0, d1] -> f02[16 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write16 = f02.f02_f02_update_0_write16_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write16;
  return 0;
}

inline hw_uint<16> f03_rd82_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd82 read pattern: { f03_update_0[d0, d1] -> f02[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write16 = f02.f02_f02_update_0_write16_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write16;
  return 0;
}

inline hw_uint<16> f03_rd83_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd83 read pattern: { f03_update_0[d0, d1] -> f02[16 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write16 = f02.f02_f02_update_0_write16_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write16;
  return 0;
}

inline hw_uint<16> f03_rd84_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd84 read pattern: { f03_update_0[d0, d1] -> f02[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write17 = f02.f02_f02_update_0_write17_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write17;
  return 0;
}

inline hw_uint<16> f03_rd85_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd85 read pattern: { f03_update_0[d0, d1] -> f02[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write16 = f02.f02_f02_update_0_write16_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write16;
  return 0;
}

inline hw_uint<16> f03_rd86_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd86 read pattern: { f03_update_0[d0, d1] -> f02[17 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write17 = f02.f02_f02_update_0_write17_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write17;
  return 0;
}

inline hw_uint<16> f03_rd87_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd87 read pattern: { f03_update_0[d0, d1] -> f02[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write17 = f02.f02_f02_update_0_write17_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write17;
  return 0;
}

inline hw_uint<16> f03_rd88_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd88 read pattern: { f03_update_0[d0, d1] -> f02[17 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write17 = f02.f02_f02_update_0_write17_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write17;
  return 0;
}

inline hw_uint<16> f03_rd89_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd89 read pattern: { f03_update_0[d0, d1] -> f02[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write18 = f02.f02_f02_update_0_write18_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write18;
  return 0;
}

inline hw_uint<16> f03_rd9_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd9 read pattern: { f03_update_0[d0, d1] -> f02[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write2 = f02.f02_f02_update_0_write2_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write2;
  return 0;
}

inline hw_uint<16> f03_rd90_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd90 read pattern: { f03_update_0[d0, d1] -> f02[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write17 = f02.f02_f02_update_0_write17_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write17;
  return 0;
}

inline hw_uint<16> f03_rd91_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd91 read pattern: { f03_update_0[d0, d1] -> f02[18 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write18 = f02.f02_f02_update_0_write18_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write18;
  return 0;
}

inline hw_uint<16> f03_rd92_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd92 read pattern: { f03_update_0[d0, d1] -> f02[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write18 = f02.f02_f02_update_0_write18_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write18;
  return 0;
}

inline hw_uint<16> f03_rd93_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd93 read pattern: { f03_update_0[d0, d1] -> f02[18 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write18 = f02.f02_f02_update_0_write18_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write18;
  return 0;
}

inline hw_uint<16> f03_rd94_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd94 read pattern: { f03_update_0[d0, d1] -> f02[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write19 = f02.f02_f02_update_0_write19_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write19;
  return 0;
}

inline hw_uint<16> f03_rd95_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd95 read pattern: { f03_update_0[d0, d1] -> f02[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write18 = f02.f02_f02_update_0_write18_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write18;
  return 0;
}

inline hw_uint<16> f03_rd96_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd96 read pattern: { f03_update_0[d0, d1] -> f02[19 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write19 = f02.f02_f02_update_0_write19_merged_banks_5.peek_129();
  return value_f02_f02_update_0_write19;
  return 0;
}

inline hw_uint<16> f03_rd97_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd97 read pattern: { f03_update_0[d0, d1] -> f02[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write19 = f02.f02_f02_update_0_write19_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write19;
  return 0;
}

inline hw_uint<16> f03_rd98_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd98 read pattern: { f03_update_0[d0, d1] -> f02[19 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write19 = f02.f02_f02_update_0_write19_merged_banks_5.peek_1();
  return value_f02_f02_update_0_write19;
  return 0;
}

inline hw_uint<16> f03_rd99_select(f02_cache& f02, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f03_rd99 read pattern: { f03_update_0[d0, d1] -> f02[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f02_f02_update_0_write20 = f02.f02_f02_update_0_write20_merged_banks_5.peek_65();
  return value_f02_f02_update_0_write20;
  return 0;
}

// # of bundles = 2
// f02_update_0_write
//	f02_f02_update_0_write0
//	f02_f02_update_0_write1
//	f02_f02_update_0_write2
//	f02_f02_update_0_write3
//	f02_f02_update_0_write4
//	f02_f02_update_0_write5
//	f02_f02_update_0_write6
//	f02_f02_update_0_write7
//	f02_f02_update_0_write8
//	f02_f02_update_0_write9
//	f02_f02_update_0_write10
//	f02_f02_update_0_write11
//	f02_f02_update_0_write12
//	f02_f02_update_0_write13
//	f02_f02_update_0_write14
//	f02_f02_update_0_write15
//	f02_f02_update_0_write16
//	f02_f02_update_0_write17
//	f02_f02_update_0_write18
//	f02_f02_update_0_write19
//	f02_f02_update_0_write20
//	f02_f02_update_0_write21
//	f02_f02_update_0_write22
//	f02_f02_update_0_write23
//	f02_f02_update_0_write24
//	f02_f02_update_0_write25
//	f02_f02_update_0_write26
//	f02_f02_update_0_write27
//	f02_f02_update_0_write28
//	f02_f02_update_0_write29
//	f02_f02_update_0_write30
//	f02_f02_update_0_write31
inline void f02_f02_update_0_write_bundle_write(hw_uint<512>& f02_update_0_write, f02_cache& f02, int d0, int d1, int dynamic_address) {
	hw_uint<16> f02_f02_update_0_write0_res = f02_update_0_write.extract<0, 15>();
	f02_f02_update_0_write0_write(f02_f02_update_0_write0_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write1_res = f02_update_0_write.extract<16, 31>();
	f02_f02_update_0_write1_write(f02_f02_update_0_write1_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write2_res = f02_update_0_write.extract<32, 47>();
	f02_f02_update_0_write2_write(f02_f02_update_0_write2_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write3_res = f02_update_0_write.extract<48, 63>();
	f02_f02_update_0_write3_write(f02_f02_update_0_write3_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write4_res = f02_update_0_write.extract<64, 79>();
	f02_f02_update_0_write4_write(f02_f02_update_0_write4_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write5_res = f02_update_0_write.extract<80, 95>();
	f02_f02_update_0_write5_write(f02_f02_update_0_write5_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write6_res = f02_update_0_write.extract<96, 111>();
	f02_f02_update_0_write6_write(f02_f02_update_0_write6_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write7_res = f02_update_0_write.extract<112, 127>();
	f02_f02_update_0_write7_write(f02_f02_update_0_write7_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write8_res = f02_update_0_write.extract<128, 143>();
	f02_f02_update_0_write8_write(f02_f02_update_0_write8_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write9_res = f02_update_0_write.extract<144, 159>();
	f02_f02_update_0_write9_write(f02_f02_update_0_write9_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write10_res = f02_update_0_write.extract<160, 175>();
	f02_f02_update_0_write10_write(f02_f02_update_0_write10_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write11_res = f02_update_0_write.extract<176, 191>();
	f02_f02_update_0_write11_write(f02_f02_update_0_write11_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write12_res = f02_update_0_write.extract<192, 207>();
	f02_f02_update_0_write12_write(f02_f02_update_0_write12_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write13_res = f02_update_0_write.extract<208, 223>();
	f02_f02_update_0_write13_write(f02_f02_update_0_write13_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write14_res = f02_update_0_write.extract<224, 239>();
	f02_f02_update_0_write14_write(f02_f02_update_0_write14_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write15_res = f02_update_0_write.extract<240, 255>();
	f02_f02_update_0_write15_write(f02_f02_update_0_write15_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write16_res = f02_update_0_write.extract<256, 271>();
	f02_f02_update_0_write16_write(f02_f02_update_0_write16_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write17_res = f02_update_0_write.extract<272, 287>();
	f02_f02_update_0_write17_write(f02_f02_update_0_write17_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write18_res = f02_update_0_write.extract<288, 303>();
	f02_f02_update_0_write18_write(f02_f02_update_0_write18_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write19_res = f02_update_0_write.extract<304, 319>();
	f02_f02_update_0_write19_write(f02_f02_update_0_write19_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write20_res = f02_update_0_write.extract<320, 335>();
	f02_f02_update_0_write20_write(f02_f02_update_0_write20_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write21_res = f02_update_0_write.extract<336, 351>();
	f02_f02_update_0_write21_write(f02_f02_update_0_write21_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write22_res = f02_update_0_write.extract<352, 367>();
	f02_f02_update_0_write22_write(f02_f02_update_0_write22_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write23_res = f02_update_0_write.extract<368, 383>();
	f02_f02_update_0_write23_write(f02_f02_update_0_write23_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write24_res = f02_update_0_write.extract<384, 399>();
	f02_f02_update_0_write24_write(f02_f02_update_0_write24_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write25_res = f02_update_0_write.extract<400, 415>();
	f02_f02_update_0_write25_write(f02_f02_update_0_write25_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write26_res = f02_update_0_write.extract<416, 431>();
	f02_f02_update_0_write26_write(f02_f02_update_0_write26_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write27_res = f02_update_0_write.extract<432, 447>();
	f02_f02_update_0_write27_write(f02_f02_update_0_write27_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write28_res = f02_update_0_write.extract<448, 463>();
	f02_f02_update_0_write28_write(f02_f02_update_0_write28_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write29_res = f02_update_0_write.extract<464, 479>();
	f02_f02_update_0_write29_write(f02_f02_update_0_write29_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write30_res = f02_update_0_write.extract<480, 495>();
	f02_f02_update_0_write30_write(f02_f02_update_0_write30_res, f02, d0, d1, dynamic_address);
	hw_uint<16> f02_f02_update_0_write31_res = f02_update_0_write.extract<496, 511>();
	f02_f02_update_0_write31_write(f02_f02_update_0_write31_res, f02, d0, d1, dynamic_address);
}

// f03_update_0_read
//	f03_rd0
//	f03_rd1
//	f03_rd2
//	f03_rd3
//	f03_rd4
//	f03_rd5
//	f03_rd6
//	f03_rd7
//	f03_rd8
//	f03_rd9
//	f03_rd10
//	f03_rd11
//	f03_rd12
//	f03_rd13
//	f03_rd14
//	f03_rd15
//	f03_rd16
//	f03_rd17
//	f03_rd18
//	f03_rd19
//	f03_rd20
//	f03_rd21
//	f03_rd22
//	f03_rd23
//	f03_rd24
//	f03_rd25
//	f03_rd26
//	f03_rd27
//	f03_rd28
//	f03_rd29
//	f03_rd30
//	f03_rd31
//	f03_rd32
//	f03_rd33
//	f03_rd34
//	f03_rd35
//	f03_rd36
//	f03_rd37
//	f03_rd38
//	f03_rd39
//	f03_rd40
//	f03_rd41
//	f03_rd42
//	f03_rd43
//	f03_rd44
//	f03_rd45
//	f03_rd46
//	f03_rd47
//	f03_rd48
//	f03_rd49
//	f03_rd50
//	f03_rd51
//	f03_rd52
//	f03_rd53
//	f03_rd54
//	f03_rd55
//	f03_rd56
//	f03_rd57
//	f03_rd58
//	f03_rd59
//	f03_rd60
//	f03_rd61
//	f03_rd62
//	f03_rd63
//	f03_rd64
//	f03_rd65
//	f03_rd66
//	f03_rd67
//	f03_rd68
//	f03_rd69
//	f03_rd70
//	f03_rd71
//	f03_rd72
//	f03_rd73
//	f03_rd74
//	f03_rd75
//	f03_rd76
//	f03_rd77
//	f03_rd78
//	f03_rd79
//	f03_rd80
//	f03_rd81
//	f03_rd82
//	f03_rd83
//	f03_rd84
//	f03_rd85
//	f03_rd86
//	f03_rd87
//	f03_rd88
//	f03_rd89
//	f03_rd90
//	f03_rd91
//	f03_rd92
//	f03_rd93
//	f03_rd94
//	f03_rd95
//	f03_rd96
//	f03_rd97
//	f03_rd98
//	f03_rd99
//	f03_rd100
//	f03_rd101
//	f03_rd102
//	f03_rd103
//	f03_rd104
//	f03_rd105
//	f03_rd106
//	f03_rd107
//	f03_rd108
//	f03_rd109
//	f03_rd110
//	f03_rd111
//	f03_rd112
//	f03_rd113
//	f03_rd114
//	f03_rd115
//	f03_rd116
//	f03_rd117
//	f03_rd118
//	f03_rd119
//	f03_rd120
//	f03_rd121
//	f03_rd122
//	f03_rd123
//	f03_rd124
//	f03_rd125
//	f03_rd126
//	f03_rd127
//	f03_rd128
//	f03_rd129
//	f03_rd130
//	f03_rd131
//	f03_rd132
//	f03_rd133
//	f03_rd134
//	f03_rd135
//	f03_rd136
//	f03_rd137
//	f03_rd138
//	f03_rd139
//	f03_rd140
//	f03_rd141
//	f03_rd142
//	f03_rd143
//	f03_rd144
//	f03_rd145
//	f03_rd146
//	f03_rd147
//	f03_rd148
//	f03_rd149
//	f03_rd150
//	f03_rd151
//	f03_rd152
//	f03_rd153
//	f03_rd154
//	f03_rd155
//	f03_rd156
//	f03_rd157
//	f03_rd158
//	f03_rd159
inline hw_uint<2560> f02_f03_update_0_read_bundle_read(f02_cache& f02, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f03_rd0
    // f03_rd1
    // f03_rd2
    // f03_rd3
    // f03_rd4
    // f03_rd5
    // f03_rd6
    // f03_rd7
    // f03_rd8
    // f03_rd9
    // f03_rd10
    // f03_rd11
    // f03_rd12
    // f03_rd13
    // f03_rd14
    // f03_rd15
    // f03_rd16
    // f03_rd17
    // f03_rd18
    // f03_rd19
    // f03_rd20
    // f03_rd21
    // f03_rd22
    // f03_rd23
    // f03_rd24
    // f03_rd25
    // f03_rd26
    // f03_rd27
    // f03_rd28
    // f03_rd29
    // f03_rd30
    // f03_rd31
    // f03_rd32
    // f03_rd33
    // f03_rd34
    // f03_rd35
    // f03_rd36
    // f03_rd37
    // f03_rd38
    // f03_rd39
    // f03_rd40
    // f03_rd41
    // f03_rd42
    // f03_rd43
    // f03_rd44
    // f03_rd45
    // f03_rd46
    // f03_rd47
    // f03_rd48
    // f03_rd49
    // f03_rd50
    // f03_rd51
    // f03_rd52
    // f03_rd53
    // f03_rd54
    // f03_rd55
    // f03_rd56
    // f03_rd57
    // f03_rd58
    // f03_rd59
    // f03_rd60
    // f03_rd61
    // f03_rd62
    // f03_rd63
    // f03_rd64
    // f03_rd65
    // f03_rd66
    // f03_rd67
    // f03_rd68
    // f03_rd69
    // f03_rd70
    // f03_rd71
    // f03_rd72
    // f03_rd73
    // f03_rd74
    // f03_rd75
    // f03_rd76
    // f03_rd77
    // f03_rd78
    // f03_rd79
    // f03_rd80
    // f03_rd81
    // f03_rd82
    // f03_rd83
    // f03_rd84
    // f03_rd85
    // f03_rd86
    // f03_rd87
    // f03_rd88
    // f03_rd89
    // f03_rd90
    // f03_rd91
    // f03_rd92
    // f03_rd93
    // f03_rd94
    // f03_rd95
    // f03_rd96
    // f03_rd97
    // f03_rd98
    // f03_rd99
    // f03_rd100
    // f03_rd101
    // f03_rd102
    // f03_rd103
    // f03_rd104
    // f03_rd105
    // f03_rd106
    // f03_rd107
    // f03_rd108
    // f03_rd109
    // f03_rd110
    // f03_rd111
    // f03_rd112
    // f03_rd113
    // f03_rd114
    // f03_rd115
    // f03_rd116
    // f03_rd117
    // f03_rd118
    // f03_rd119
    // f03_rd120
    // f03_rd121
    // f03_rd122
    // f03_rd123
    // f03_rd124
    // f03_rd125
    // f03_rd126
    // f03_rd127
    // f03_rd128
    // f03_rd129
    // f03_rd130
    // f03_rd131
    // f03_rd132
    // f03_rd133
    // f03_rd134
    // f03_rd135
    // f03_rd136
    // f03_rd137
    // f03_rd138
    // f03_rd139
    // f03_rd140
    // f03_rd141
    // f03_rd142
    // f03_rd143
    // f03_rd144
    // f03_rd145
    // f03_rd146
    // f03_rd147
    // f03_rd148
    // f03_rd149
    // f03_rd150
    // f03_rd151
    // f03_rd152
    // f03_rd153
    // f03_rd154
    // f03_rd155
    // f03_rd156
    // f03_rd157
    // f03_rd158
    // f03_rd159

	hw_uint<2560> result;
	hw_uint<16> f03_rd0_res = f03_rd0_select(f02, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f03_rd0_res);
	hw_uint<16> f03_rd1_res = f03_rd1_select(f02, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f03_rd1_res);
	hw_uint<16> f03_rd2_res = f03_rd2_select(f02, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f03_rd2_res);
	hw_uint<16> f03_rd3_res = f03_rd3_select(f02, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f03_rd3_res);
	hw_uint<16> f03_rd4_res = f03_rd4_select(f02, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f03_rd4_res);
	hw_uint<16> f03_rd5_res = f03_rd5_select(f02, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f03_rd5_res);
	hw_uint<16> f03_rd6_res = f03_rd6_select(f02, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f03_rd6_res);
	hw_uint<16> f03_rd7_res = f03_rd7_select(f02, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f03_rd7_res);
	hw_uint<16> f03_rd8_res = f03_rd8_select(f02, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f03_rd8_res);
	hw_uint<16> f03_rd9_res = f03_rd9_select(f02, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f03_rd9_res);
	hw_uint<16> f03_rd10_res = f03_rd10_select(f02, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f03_rd10_res);
	hw_uint<16> f03_rd11_res = f03_rd11_select(f02, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f03_rd11_res);
	hw_uint<16> f03_rd12_res = f03_rd12_select(f02, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f03_rd12_res);
	hw_uint<16> f03_rd13_res = f03_rd13_select(f02, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f03_rd13_res);
	hw_uint<16> f03_rd14_res = f03_rd14_select(f02, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f03_rd14_res);
	hw_uint<16> f03_rd15_res = f03_rd15_select(f02, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f03_rd15_res);
	hw_uint<16> f03_rd16_res = f03_rd16_select(f02, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f03_rd16_res);
	hw_uint<16> f03_rd17_res = f03_rd17_select(f02, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f03_rd17_res);
	hw_uint<16> f03_rd18_res = f03_rd18_select(f02, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f03_rd18_res);
	hw_uint<16> f03_rd19_res = f03_rd19_select(f02, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f03_rd19_res);
	hw_uint<16> f03_rd20_res = f03_rd20_select(f02, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f03_rd20_res);
	hw_uint<16> f03_rd21_res = f03_rd21_select(f02, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f03_rd21_res);
	hw_uint<16> f03_rd22_res = f03_rd22_select(f02, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f03_rd22_res);
	hw_uint<16> f03_rd23_res = f03_rd23_select(f02, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f03_rd23_res);
	hw_uint<16> f03_rd24_res = f03_rd24_select(f02, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f03_rd24_res);
	hw_uint<16> f03_rd25_res = f03_rd25_select(f02, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f03_rd25_res);
	hw_uint<16> f03_rd26_res = f03_rd26_select(f02, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f03_rd26_res);
	hw_uint<16> f03_rd27_res = f03_rd27_select(f02, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f03_rd27_res);
	hw_uint<16> f03_rd28_res = f03_rd28_select(f02, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f03_rd28_res);
	hw_uint<16> f03_rd29_res = f03_rd29_select(f02, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f03_rd29_res);
	hw_uint<16> f03_rd30_res = f03_rd30_select(f02, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f03_rd30_res);
	hw_uint<16> f03_rd31_res = f03_rd31_select(f02, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f03_rd31_res);
	hw_uint<16> f03_rd32_res = f03_rd32_select(f02, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f03_rd32_res);
	hw_uint<16> f03_rd33_res = f03_rd33_select(f02, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f03_rd33_res);
	hw_uint<16> f03_rd34_res = f03_rd34_select(f02, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f03_rd34_res);
	hw_uint<16> f03_rd35_res = f03_rd35_select(f02, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f03_rd35_res);
	hw_uint<16> f03_rd36_res = f03_rd36_select(f02, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f03_rd36_res);
	hw_uint<16> f03_rd37_res = f03_rd37_select(f02, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f03_rd37_res);
	hw_uint<16> f03_rd38_res = f03_rd38_select(f02, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f03_rd38_res);
	hw_uint<16> f03_rd39_res = f03_rd39_select(f02, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f03_rd39_res);
	hw_uint<16> f03_rd40_res = f03_rd40_select(f02, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f03_rd40_res);
	hw_uint<16> f03_rd41_res = f03_rd41_select(f02, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f03_rd41_res);
	hw_uint<16> f03_rd42_res = f03_rd42_select(f02, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f03_rd42_res);
	hw_uint<16> f03_rd43_res = f03_rd43_select(f02, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f03_rd43_res);
	hw_uint<16> f03_rd44_res = f03_rd44_select(f02, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f03_rd44_res);
	hw_uint<16> f03_rd45_res = f03_rd45_select(f02, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f03_rd45_res);
	hw_uint<16> f03_rd46_res = f03_rd46_select(f02, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f03_rd46_res);
	hw_uint<16> f03_rd47_res = f03_rd47_select(f02, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f03_rd47_res);
	hw_uint<16> f03_rd48_res = f03_rd48_select(f02, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f03_rd48_res);
	hw_uint<16> f03_rd49_res = f03_rd49_select(f02, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f03_rd49_res);
	hw_uint<16> f03_rd50_res = f03_rd50_select(f02, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f03_rd50_res);
	hw_uint<16> f03_rd51_res = f03_rd51_select(f02, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f03_rd51_res);
	hw_uint<16> f03_rd52_res = f03_rd52_select(f02, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f03_rd52_res);
	hw_uint<16> f03_rd53_res = f03_rd53_select(f02, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f03_rd53_res);
	hw_uint<16> f03_rd54_res = f03_rd54_select(f02, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f03_rd54_res);
	hw_uint<16> f03_rd55_res = f03_rd55_select(f02, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f03_rd55_res);
	hw_uint<16> f03_rd56_res = f03_rd56_select(f02, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f03_rd56_res);
	hw_uint<16> f03_rd57_res = f03_rd57_select(f02, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f03_rd57_res);
	hw_uint<16> f03_rd58_res = f03_rd58_select(f02, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f03_rd58_res);
	hw_uint<16> f03_rd59_res = f03_rd59_select(f02, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f03_rd59_res);
	hw_uint<16> f03_rd60_res = f03_rd60_select(f02, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f03_rd60_res);
	hw_uint<16> f03_rd61_res = f03_rd61_select(f02, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f03_rd61_res);
	hw_uint<16> f03_rd62_res = f03_rd62_select(f02, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f03_rd62_res);
	hw_uint<16> f03_rd63_res = f03_rd63_select(f02, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f03_rd63_res);
	hw_uint<16> f03_rd64_res = f03_rd64_select(f02, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f03_rd64_res);
	hw_uint<16> f03_rd65_res = f03_rd65_select(f02, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f03_rd65_res);
	hw_uint<16> f03_rd66_res = f03_rd66_select(f02, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f03_rd66_res);
	hw_uint<16> f03_rd67_res = f03_rd67_select(f02, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f03_rd67_res);
	hw_uint<16> f03_rd68_res = f03_rd68_select(f02, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f03_rd68_res);
	hw_uint<16> f03_rd69_res = f03_rd69_select(f02, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f03_rd69_res);
	hw_uint<16> f03_rd70_res = f03_rd70_select(f02, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f03_rd70_res);
	hw_uint<16> f03_rd71_res = f03_rd71_select(f02, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f03_rd71_res);
	hw_uint<16> f03_rd72_res = f03_rd72_select(f02, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f03_rd72_res);
	hw_uint<16> f03_rd73_res = f03_rd73_select(f02, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f03_rd73_res);
	hw_uint<16> f03_rd74_res = f03_rd74_select(f02, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f03_rd74_res);
	hw_uint<16> f03_rd75_res = f03_rd75_select(f02, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f03_rd75_res);
	hw_uint<16> f03_rd76_res = f03_rd76_select(f02, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f03_rd76_res);
	hw_uint<16> f03_rd77_res = f03_rd77_select(f02, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f03_rd77_res);
	hw_uint<16> f03_rd78_res = f03_rd78_select(f02, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f03_rd78_res);
	hw_uint<16> f03_rd79_res = f03_rd79_select(f02, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f03_rd79_res);
	hw_uint<16> f03_rd80_res = f03_rd80_select(f02, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f03_rd80_res);
	hw_uint<16> f03_rd81_res = f03_rd81_select(f02, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f03_rd81_res);
	hw_uint<16> f03_rd82_res = f03_rd82_select(f02, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f03_rd82_res);
	hw_uint<16> f03_rd83_res = f03_rd83_select(f02, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f03_rd83_res);
	hw_uint<16> f03_rd84_res = f03_rd84_select(f02, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f03_rd84_res);
	hw_uint<16> f03_rd85_res = f03_rd85_select(f02, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f03_rd85_res);
	hw_uint<16> f03_rd86_res = f03_rd86_select(f02, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f03_rd86_res);
	hw_uint<16> f03_rd87_res = f03_rd87_select(f02, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f03_rd87_res);
	hw_uint<16> f03_rd88_res = f03_rd88_select(f02, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f03_rd88_res);
	hw_uint<16> f03_rd89_res = f03_rd89_select(f02, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f03_rd89_res);
	hw_uint<16> f03_rd90_res = f03_rd90_select(f02, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f03_rd90_res);
	hw_uint<16> f03_rd91_res = f03_rd91_select(f02, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f03_rd91_res);
	hw_uint<16> f03_rd92_res = f03_rd92_select(f02, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f03_rd92_res);
	hw_uint<16> f03_rd93_res = f03_rd93_select(f02, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f03_rd93_res);
	hw_uint<16> f03_rd94_res = f03_rd94_select(f02, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f03_rd94_res);
	hw_uint<16> f03_rd95_res = f03_rd95_select(f02, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f03_rd95_res);
	hw_uint<16> f03_rd96_res = f03_rd96_select(f02, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f03_rd96_res);
	hw_uint<16> f03_rd97_res = f03_rd97_select(f02, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f03_rd97_res);
	hw_uint<16> f03_rd98_res = f03_rd98_select(f02, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f03_rd98_res);
	hw_uint<16> f03_rd99_res = f03_rd99_select(f02, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f03_rd99_res);
	hw_uint<16> f03_rd100_res = f03_rd100_select(f02, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f03_rd100_res);
	hw_uint<16> f03_rd101_res = f03_rd101_select(f02, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f03_rd101_res);
	hw_uint<16> f03_rd102_res = f03_rd102_select(f02, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f03_rd102_res);
	hw_uint<16> f03_rd103_res = f03_rd103_select(f02, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f03_rd103_res);
	hw_uint<16> f03_rd104_res = f03_rd104_select(f02, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f03_rd104_res);
	hw_uint<16> f03_rd105_res = f03_rd105_select(f02, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f03_rd105_res);
	hw_uint<16> f03_rd106_res = f03_rd106_select(f02, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f03_rd106_res);
	hw_uint<16> f03_rd107_res = f03_rd107_select(f02, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f03_rd107_res);
	hw_uint<16> f03_rd108_res = f03_rd108_select(f02, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f03_rd108_res);
	hw_uint<16> f03_rd109_res = f03_rd109_select(f02, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f03_rd109_res);
	hw_uint<16> f03_rd110_res = f03_rd110_select(f02, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f03_rd110_res);
	hw_uint<16> f03_rd111_res = f03_rd111_select(f02, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f03_rd111_res);
	hw_uint<16> f03_rd112_res = f03_rd112_select(f02, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f03_rd112_res);
	hw_uint<16> f03_rd113_res = f03_rd113_select(f02, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f03_rd113_res);
	hw_uint<16> f03_rd114_res = f03_rd114_select(f02, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f03_rd114_res);
	hw_uint<16> f03_rd115_res = f03_rd115_select(f02, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f03_rd115_res);
	hw_uint<16> f03_rd116_res = f03_rd116_select(f02, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f03_rd116_res);
	hw_uint<16> f03_rd117_res = f03_rd117_select(f02, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f03_rd117_res);
	hw_uint<16> f03_rd118_res = f03_rd118_select(f02, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f03_rd118_res);
	hw_uint<16> f03_rd119_res = f03_rd119_select(f02, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f03_rd119_res);
	hw_uint<16> f03_rd120_res = f03_rd120_select(f02, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f03_rd120_res);
	hw_uint<16> f03_rd121_res = f03_rd121_select(f02, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f03_rd121_res);
	hw_uint<16> f03_rd122_res = f03_rd122_select(f02, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f03_rd122_res);
	hw_uint<16> f03_rd123_res = f03_rd123_select(f02, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f03_rd123_res);
	hw_uint<16> f03_rd124_res = f03_rd124_select(f02, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f03_rd124_res);
	hw_uint<16> f03_rd125_res = f03_rd125_select(f02, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f03_rd125_res);
	hw_uint<16> f03_rd126_res = f03_rd126_select(f02, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f03_rd126_res);
	hw_uint<16> f03_rd127_res = f03_rd127_select(f02, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f03_rd127_res);
	hw_uint<16> f03_rd128_res = f03_rd128_select(f02, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f03_rd128_res);
	hw_uint<16> f03_rd129_res = f03_rd129_select(f02, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f03_rd129_res);
	hw_uint<16> f03_rd130_res = f03_rd130_select(f02, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f03_rd130_res);
	hw_uint<16> f03_rd131_res = f03_rd131_select(f02, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f03_rd131_res);
	hw_uint<16> f03_rd132_res = f03_rd132_select(f02, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f03_rd132_res);
	hw_uint<16> f03_rd133_res = f03_rd133_select(f02, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f03_rd133_res);
	hw_uint<16> f03_rd134_res = f03_rd134_select(f02, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f03_rd134_res);
	hw_uint<16> f03_rd135_res = f03_rd135_select(f02, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f03_rd135_res);
	hw_uint<16> f03_rd136_res = f03_rd136_select(f02, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f03_rd136_res);
	hw_uint<16> f03_rd137_res = f03_rd137_select(f02, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f03_rd137_res);
	hw_uint<16> f03_rd138_res = f03_rd138_select(f02, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f03_rd138_res);
	hw_uint<16> f03_rd139_res = f03_rd139_select(f02, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f03_rd139_res);
	hw_uint<16> f03_rd140_res = f03_rd140_select(f02, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f03_rd140_res);
	hw_uint<16> f03_rd141_res = f03_rd141_select(f02, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f03_rd141_res);
	hw_uint<16> f03_rd142_res = f03_rd142_select(f02, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f03_rd142_res);
	hw_uint<16> f03_rd143_res = f03_rd143_select(f02, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f03_rd143_res);
	hw_uint<16> f03_rd144_res = f03_rd144_select(f02, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f03_rd144_res);
	hw_uint<16> f03_rd145_res = f03_rd145_select(f02, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f03_rd145_res);
	hw_uint<16> f03_rd146_res = f03_rd146_select(f02, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f03_rd146_res);
	hw_uint<16> f03_rd147_res = f03_rd147_select(f02, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f03_rd147_res);
	hw_uint<16> f03_rd148_res = f03_rd148_select(f02, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f03_rd148_res);
	hw_uint<16> f03_rd149_res = f03_rd149_select(f02, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f03_rd149_res);
	hw_uint<16> f03_rd150_res = f03_rd150_select(f02, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f03_rd150_res);
	hw_uint<16> f03_rd151_res = f03_rd151_select(f02, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f03_rd151_res);
	hw_uint<16> f03_rd152_res = f03_rd152_select(f02, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f03_rd152_res);
	hw_uint<16> f03_rd153_res = f03_rd153_select(f02, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f03_rd153_res);
	hw_uint<16> f03_rd154_res = f03_rd154_select(f02, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f03_rd154_res);
	hw_uint<16> f03_rd155_res = f03_rd155_select(f02, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f03_rd155_res);
	hw_uint<16> f03_rd156_res = f03_rd156_select(f02, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f03_rd156_res);
	hw_uint<16> f03_rd157_res = f03_rd157_select(f02, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f03_rd157_res);
	hw_uint<16> f03_rd158_res = f03_rd158_select(f02, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f03_rd158_res);
	hw_uint<16> f03_rd159_res = f03_rd159_select(f02, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f03_rd159_res);
	return result;
}

struct f03_f03_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 5
  // 0, 1, 62, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 61> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_125() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 1889], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1898], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1899], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1900], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1901], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1902], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[15, 1903], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[16, 1904], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[17, 1905], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[18, 1906], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[19, 1907], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 1890], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[20, 1908], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[21, 1909], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[22, 1910], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[23, 1911], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[24, 1912], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[25, 1913], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[26, 1914], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[27, 1915], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[28, 1916], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[29, 1917], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 1891], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[30, 1918], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 126
	// # of read delays: 5
  // 0, 1, 63, 64, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_125() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 1892], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 1893], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 1894], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 1895], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1896], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_f03_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1897], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f03_cache {
  // # of banks: 32
  f03_f03_update_0_write0_merged_banks_5_cache f03_f03_update_0_write0_merged_banks_5;
  f03_f03_update_0_write1_merged_banks_5_cache f03_f03_update_0_write1_merged_banks_5;
  f03_f03_update_0_write10_merged_banks_5_cache f03_f03_update_0_write10_merged_banks_5;
  f03_f03_update_0_write11_merged_banks_5_cache f03_f03_update_0_write11_merged_banks_5;
  f03_f03_update_0_write12_merged_banks_5_cache f03_f03_update_0_write12_merged_banks_5;
  f03_f03_update_0_write13_merged_banks_5_cache f03_f03_update_0_write13_merged_banks_5;
  f03_f03_update_0_write14_merged_banks_5_cache f03_f03_update_0_write14_merged_banks_5;
  f03_f03_update_0_write15_merged_banks_5_cache f03_f03_update_0_write15_merged_banks_5;
  f03_f03_update_0_write16_merged_banks_5_cache f03_f03_update_0_write16_merged_banks_5;
  f03_f03_update_0_write17_merged_banks_5_cache f03_f03_update_0_write17_merged_banks_5;
  f03_f03_update_0_write18_merged_banks_5_cache f03_f03_update_0_write18_merged_banks_5;
  f03_f03_update_0_write19_merged_banks_5_cache f03_f03_update_0_write19_merged_banks_5;
  f03_f03_update_0_write2_merged_banks_5_cache f03_f03_update_0_write2_merged_banks_5;
  f03_f03_update_0_write20_merged_banks_5_cache f03_f03_update_0_write20_merged_banks_5;
  f03_f03_update_0_write21_merged_banks_5_cache f03_f03_update_0_write21_merged_banks_5;
  f03_f03_update_0_write22_merged_banks_5_cache f03_f03_update_0_write22_merged_banks_5;
  f03_f03_update_0_write23_merged_banks_5_cache f03_f03_update_0_write23_merged_banks_5;
  f03_f03_update_0_write24_merged_banks_5_cache f03_f03_update_0_write24_merged_banks_5;
  f03_f03_update_0_write25_merged_banks_5_cache f03_f03_update_0_write25_merged_banks_5;
  f03_f03_update_0_write26_merged_banks_5_cache f03_f03_update_0_write26_merged_banks_5;
  f03_f03_update_0_write27_merged_banks_5_cache f03_f03_update_0_write27_merged_banks_5;
  f03_f03_update_0_write28_merged_banks_5_cache f03_f03_update_0_write28_merged_banks_5;
  f03_f03_update_0_write29_merged_banks_5_cache f03_f03_update_0_write29_merged_banks_5;
  f03_f03_update_0_write3_merged_banks_5_cache f03_f03_update_0_write3_merged_banks_5;
  f03_f03_update_0_write30_merged_banks_5_cache f03_f03_update_0_write30_merged_banks_5;
  f03_f03_update_0_write31_merged_banks_5_cache f03_f03_update_0_write31_merged_banks_5;
  f03_f03_update_0_write4_merged_banks_5_cache f03_f03_update_0_write4_merged_banks_5;
  f03_f03_update_0_write5_merged_banks_5_cache f03_f03_update_0_write5_merged_banks_5;
  f03_f03_update_0_write6_merged_banks_5_cache f03_f03_update_0_write6_merged_banks_5;
  f03_f03_update_0_write7_merged_banks_5_cache f03_f03_update_0_write7_merged_banks_5;
  f03_f03_update_0_write8_merged_banks_5_cache f03_f03_update_0_write8_merged_banks_5;
  f03_f03_update_0_write9_merged_banks_5_cache f03_f03_update_0_write9_merged_banks_5;
};



inline void f03_f03_update_0_write0_write(hw_uint<16>& f03_f03_update_0_write0, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write0_merged_banks_5.push(f03_f03_update_0_write0);
}

inline void f03_f03_update_0_write1_write(hw_uint<16>& f03_f03_update_0_write1, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write1_merged_banks_5.push(f03_f03_update_0_write1);
}

inline void f03_f03_update_0_write10_write(hw_uint<16>& f03_f03_update_0_write10, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write10_merged_banks_5.push(f03_f03_update_0_write10);
}

inline void f03_f03_update_0_write11_write(hw_uint<16>& f03_f03_update_0_write11, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write11_merged_banks_5.push(f03_f03_update_0_write11);
}

inline void f03_f03_update_0_write12_write(hw_uint<16>& f03_f03_update_0_write12, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write12_merged_banks_5.push(f03_f03_update_0_write12);
}

inline void f03_f03_update_0_write13_write(hw_uint<16>& f03_f03_update_0_write13, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write13_merged_banks_5.push(f03_f03_update_0_write13);
}

inline void f03_f03_update_0_write14_write(hw_uint<16>& f03_f03_update_0_write14, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write14_merged_banks_5.push(f03_f03_update_0_write14);
}

inline void f03_f03_update_0_write15_write(hw_uint<16>& f03_f03_update_0_write15, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write15_merged_banks_5.push(f03_f03_update_0_write15);
}

inline void f03_f03_update_0_write16_write(hw_uint<16>& f03_f03_update_0_write16, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write16_merged_banks_5.push(f03_f03_update_0_write16);
}

inline void f03_f03_update_0_write17_write(hw_uint<16>& f03_f03_update_0_write17, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write17_merged_banks_5.push(f03_f03_update_0_write17);
}

inline void f03_f03_update_0_write18_write(hw_uint<16>& f03_f03_update_0_write18, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write18_merged_banks_5.push(f03_f03_update_0_write18);
}

inline void f03_f03_update_0_write19_write(hw_uint<16>& f03_f03_update_0_write19, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write19_merged_banks_5.push(f03_f03_update_0_write19);
}

inline void f03_f03_update_0_write2_write(hw_uint<16>& f03_f03_update_0_write2, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write2_merged_banks_5.push(f03_f03_update_0_write2);
}

inline void f03_f03_update_0_write20_write(hw_uint<16>& f03_f03_update_0_write20, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write20_merged_banks_5.push(f03_f03_update_0_write20);
}

inline void f03_f03_update_0_write21_write(hw_uint<16>& f03_f03_update_0_write21, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write21_merged_banks_5.push(f03_f03_update_0_write21);
}

inline void f03_f03_update_0_write22_write(hw_uint<16>& f03_f03_update_0_write22, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write22_merged_banks_5.push(f03_f03_update_0_write22);
}

inline void f03_f03_update_0_write23_write(hw_uint<16>& f03_f03_update_0_write23, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write23_merged_banks_5.push(f03_f03_update_0_write23);
}

inline void f03_f03_update_0_write24_write(hw_uint<16>& f03_f03_update_0_write24, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write24_merged_banks_5.push(f03_f03_update_0_write24);
}

inline void f03_f03_update_0_write25_write(hw_uint<16>& f03_f03_update_0_write25, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write25_merged_banks_5.push(f03_f03_update_0_write25);
}

inline void f03_f03_update_0_write26_write(hw_uint<16>& f03_f03_update_0_write26, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write26_merged_banks_5.push(f03_f03_update_0_write26);
}

inline void f03_f03_update_0_write27_write(hw_uint<16>& f03_f03_update_0_write27, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write27_merged_banks_5.push(f03_f03_update_0_write27);
}

inline void f03_f03_update_0_write28_write(hw_uint<16>& f03_f03_update_0_write28, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write28_merged_banks_5.push(f03_f03_update_0_write28);
}

inline void f03_f03_update_0_write29_write(hw_uint<16>& f03_f03_update_0_write29, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write29_merged_banks_5.push(f03_f03_update_0_write29);
}

inline void f03_f03_update_0_write3_write(hw_uint<16>& f03_f03_update_0_write3, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write3_merged_banks_5.push(f03_f03_update_0_write3);
}

inline void f03_f03_update_0_write30_write(hw_uint<16>& f03_f03_update_0_write30, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write30_merged_banks_5.push(f03_f03_update_0_write30);
}

inline void f03_f03_update_0_write31_write(hw_uint<16>& f03_f03_update_0_write31, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write31_merged_banks_5.push(f03_f03_update_0_write31);
}

inline void f03_f03_update_0_write4_write(hw_uint<16>& f03_f03_update_0_write4, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write4_merged_banks_5.push(f03_f03_update_0_write4);
}

inline void f03_f03_update_0_write5_write(hw_uint<16>& f03_f03_update_0_write5, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write5_merged_banks_5.push(f03_f03_update_0_write5);
}

inline void f03_f03_update_0_write6_write(hw_uint<16>& f03_f03_update_0_write6, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write6_merged_banks_5.push(f03_f03_update_0_write6);
}

inline void f03_f03_update_0_write7_write(hw_uint<16>& f03_f03_update_0_write7, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write7_merged_banks_5.push(f03_f03_update_0_write7);
}

inline void f03_f03_update_0_write8_write(hw_uint<16>& f03_f03_update_0_write8, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write8_merged_banks_5.push(f03_f03_update_0_write8);
}

inline void f03_f03_update_0_write9_write(hw_uint<16>& f03_f03_update_0_write9, f03_cache& f03, int d0, int d1, int dynamic_address) {
  f03.f03_f03_update_0_write9_merged_banks_5.push(f03_f03_update_0_write9);
}

inline hw_uint<16> f04_rd0_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd0 read pattern: { f04_update_0[d0, d1] -> f03[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write31 = f03.f03_f03_update_0_write31_merged_banks_5.peek_64();
  return value_f03_f03_update_0_write31;
  return 0;
}

inline hw_uint<16> f04_rd1_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd1 read pattern: { f04_update_0[d0, d1] -> f03[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd10_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd10 read pattern: { f04_update_0[d0, d1] -> f03[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd100_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd100 read pattern: { f04_update_0[d0, d1] -> f03[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write19 = f03.f03_f03_update_0_write19_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write19;
  return 0;
}

inline hw_uint<16> f04_rd101_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd101 read pattern: { f04_update_0[d0, d1] -> f03[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write20 = f03.f03_f03_update_0_write20_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write20;
  return 0;
}

inline hw_uint<16> f04_rd102_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd102 read pattern: { f04_update_0[d0, d1] -> f03[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write20 = f03.f03_f03_update_0_write20_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write20;
  return 0;
}

inline hw_uint<16> f04_rd103_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd103 read pattern: { f04_update_0[d0, d1] -> f03[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write20 = f03.f03_f03_update_0_write20_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write20;
  return 0;
}

inline hw_uint<16> f04_rd104_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd104 read pattern: { f04_update_0[d0, d1] -> f03[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write21 = f03.f03_f03_update_0_write21_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write21;
  return 0;
}

inline hw_uint<16> f04_rd105_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd105 read pattern: { f04_update_0[d0, d1] -> f03[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write20 = f03.f03_f03_update_0_write20_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write20;
  return 0;
}

inline hw_uint<16> f04_rd106_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd106 read pattern: { f04_update_0[d0, d1] -> f03[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write21 = f03.f03_f03_update_0_write21_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write21;
  return 0;
}

inline hw_uint<16> f04_rd107_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd107 read pattern: { f04_update_0[d0, d1] -> f03[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write21 = f03.f03_f03_update_0_write21_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write21;
  return 0;
}

inline hw_uint<16> f04_rd108_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd108 read pattern: { f04_update_0[d0, d1] -> f03[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write21 = f03.f03_f03_update_0_write21_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write21;
  return 0;
}

inline hw_uint<16> f04_rd109_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd109 read pattern: { f04_update_0[d0, d1] -> f03[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write22 = f03.f03_f03_update_0_write22_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write22;
  return 0;
}

inline hw_uint<16> f04_rd11_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd11 read pattern: { f04_update_0[d0, d1] -> f03[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd110_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd110 read pattern: { f04_update_0[d0, d1] -> f03[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write21 = f03.f03_f03_update_0_write21_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write21;
  return 0;
}

inline hw_uint<16> f04_rd111_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd111 read pattern: { f04_update_0[d0, d1] -> f03[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write22 = f03.f03_f03_update_0_write22_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write22;
  return 0;
}

inline hw_uint<16> f04_rd112_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd112 read pattern: { f04_update_0[d0, d1] -> f03[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write22 = f03.f03_f03_update_0_write22_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write22;
  return 0;
}

inline hw_uint<16> f04_rd113_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd113 read pattern: { f04_update_0[d0, d1] -> f03[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write22 = f03.f03_f03_update_0_write22_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write22;
  return 0;
}

inline hw_uint<16> f04_rd114_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd114 read pattern: { f04_update_0[d0, d1] -> f03[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write23 = f03.f03_f03_update_0_write23_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write23;
  return 0;
}

inline hw_uint<16> f04_rd115_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd115 read pattern: { f04_update_0[d0, d1] -> f03[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write22 = f03.f03_f03_update_0_write22_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write22;
  return 0;
}

inline hw_uint<16> f04_rd116_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd116 read pattern: { f04_update_0[d0, d1] -> f03[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write23 = f03.f03_f03_update_0_write23_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write23;
  return 0;
}

inline hw_uint<16> f04_rd117_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd117 read pattern: { f04_update_0[d0, d1] -> f03[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write23 = f03.f03_f03_update_0_write23_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write23;
  return 0;
}

inline hw_uint<16> f04_rd118_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd118 read pattern: { f04_update_0[d0, d1] -> f03[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write23 = f03.f03_f03_update_0_write23_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write23;
  return 0;
}

inline hw_uint<16> f04_rd119_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd119 read pattern: { f04_update_0[d0, d1] -> f03[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write24 = f03.f03_f03_update_0_write24_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write24;
  return 0;
}

inline hw_uint<16> f04_rd12_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd12 read pattern: { f04_update_0[d0, d1] -> f03[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd120_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd120 read pattern: { f04_update_0[d0, d1] -> f03[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write23 = f03.f03_f03_update_0_write23_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write23;
  return 0;
}

inline hw_uint<16> f04_rd121_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd121 read pattern: { f04_update_0[d0, d1] -> f03[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write24 = f03.f03_f03_update_0_write24_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write24;
  return 0;
}

inline hw_uint<16> f04_rd122_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd122 read pattern: { f04_update_0[d0, d1] -> f03[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write24 = f03.f03_f03_update_0_write24_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write24;
  return 0;
}

inline hw_uint<16> f04_rd123_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd123 read pattern: { f04_update_0[d0, d1] -> f03[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write24 = f03.f03_f03_update_0_write24_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write24;
  return 0;
}

inline hw_uint<16> f04_rd124_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd124 read pattern: { f04_update_0[d0, d1] -> f03[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write25 = f03.f03_f03_update_0_write25_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write25;
  return 0;
}

inline hw_uint<16> f04_rd125_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd125 read pattern: { f04_update_0[d0, d1] -> f03[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write24 = f03.f03_f03_update_0_write24_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write24;
  return 0;
}

inline hw_uint<16> f04_rd126_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd126 read pattern: { f04_update_0[d0, d1] -> f03[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write25 = f03.f03_f03_update_0_write25_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write25;
  return 0;
}

inline hw_uint<16> f04_rd127_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd127 read pattern: { f04_update_0[d0, d1] -> f03[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write25 = f03.f03_f03_update_0_write25_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write25;
  return 0;
}

inline hw_uint<16> f04_rd128_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd128 read pattern: { f04_update_0[d0, d1] -> f03[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write25 = f03.f03_f03_update_0_write25_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write25;
  return 0;
}

inline hw_uint<16> f04_rd129_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd129 read pattern: { f04_update_0[d0, d1] -> f03[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write26 = f03.f03_f03_update_0_write26_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write26;
  return 0;
}

inline hw_uint<16> f04_rd13_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd13 read pattern: { f04_update_0[d0, d1] -> f03[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd130_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd130 read pattern: { f04_update_0[d0, d1] -> f03[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write25 = f03.f03_f03_update_0_write25_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write25;
  return 0;
}

inline hw_uint<16> f04_rd131_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd131 read pattern: { f04_update_0[d0, d1] -> f03[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write26 = f03.f03_f03_update_0_write26_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write26;
  return 0;
}

inline hw_uint<16> f04_rd132_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd132 read pattern: { f04_update_0[d0, d1] -> f03[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write26 = f03.f03_f03_update_0_write26_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write26;
  return 0;
}

inline hw_uint<16> f04_rd133_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd133 read pattern: { f04_update_0[d0, d1] -> f03[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write26 = f03.f03_f03_update_0_write26_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write26;
  return 0;
}

inline hw_uint<16> f04_rd134_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd134 read pattern: { f04_update_0[d0, d1] -> f03[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write27 = f03.f03_f03_update_0_write27_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write27;
  return 0;
}

inline hw_uint<16> f04_rd135_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd135 read pattern: { f04_update_0[d0, d1] -> f03[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write26 = f03.f03_f03_update_0_write26_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write26;
  return 0;
}

inline hw_uint<16> f04_rd136_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd136 read pattern: { f04_update_0[d0, d1] -> f03[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write27 = f03.f03_f03_update_0_write27_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write27;
  return 0;
}

inline hw_uint<16> f04_rd137_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd137 read pattern: { f04_update_0[d0, d1] -> f03[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write27 = f03.f03_f03_update_0_write27_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write27;
  return 0;
}

inline hw_uint<16> f04_rd138_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd138 read pattern: { f04_update_0[d0, d1] -> f03[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write27 = f03.f03_f03_update_0_write27_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write27;
  return 0;
}

inline hw_uint<16> f04_rd139_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd139 read pattern: { f04_update_0[d0, d1] -> f03[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write28 = f03.f03_f03_update_0_write28_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write28;
  return 0;
}

inline hw_uint<16> f04_rd14_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd14 read pattern: { f04_update_0[d0, d1] -> f03[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd140_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd140 read pattern: { f04_update_0[d0, d1] -> f03[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write27 = f03.f03_f03_update_0_write27_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write27;
  return 0;
}

inline hw_uint<16> f04_rd141_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd141 read pattern: { f04_update_0[d0, d1] -> f03[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write28 = f03.f03_f03_update_0_write28_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write28;
  return 0;
}

inline hw_uint<16> f04_rd142_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd142 read pattern: { f04_update_0[d0, d1] -> f03[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write28 = f03.f03_f03_update_0_write28_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write28;
  return 0;
}

inline hw_uint<16> f04_rd143_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd143 read pattern: { f04_update_0[d0, d1] -> f03[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write28 = f03.f03_f03_update_0_write28_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write28;
  return 0;
}

inline hw_uint<16> f04_rd144_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd144 read pattern: { f04_update_0[d0, d1] -> f03[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write29 = f03.f03_f03_update_0_write29_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write29;
  return 0;
}

inline hw_uint<16> f04_rd145_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd145 read pattern: { f04_update_0[d0, d1] -> f03[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write28 = f03.f03_f03_update_0_write28_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write28;
  return 0;
}

inline hw_uint<16> f04_rd146_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd146 read pattern: { f04_update_0[d0, d1] -> f03[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write29 = f03.f03_f03_update_0_write29_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write29;
  return 0;
}

inline hw_uint<16> f04_rd147_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd147 read pattern: { f04_update_0[d0, d1] -> f03[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write29 = f03.f03_f03_update_0_write29_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write29;
  return 0;
}

inline hw_uint<16> f04_rd148_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd148 read pattern: { f04_update_0[d0, d1] -> f03[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write29 = f03.f03_f03_update_0_write29_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write29;
  return 0;
}

inline hw_uint<16> f04_rd149_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd149 read pattern: { f04_update_0[d0, d1] -> f03[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write30 = f03.f03_f03_update_0_write30_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write30;
  return 0;
}

inline hw_uint<16> f04_rd15_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd15 read pattern: { f04_update_0[d0, d1] -> f03[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd150_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd150 read pattern: { f04_update_0[d0, d1] -> f03[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write29 = f03.f03_f03_update_0_write29_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write29;
  return 0;
}

inline hw_uint<16> f04_rd151_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd151 read pattern: { f04_update_0[d0, d1] -> f03[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write30 = f03.f03_f03_update_0_write30_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write30;
  return 0;
}

inline hw_uint<16> f04_rd152_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd152 read pattern: { f04_update_0[d0, d1] -> f03[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write30 = f03.f03_f03_update_0_write30_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write30;
  return 0;
}

inline hw_uint<16> f04_rd153_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd153 read pattern: { f04_update_0[d0, d1] -> f03[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write30 = f03.f03_f03_update_0_write30_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write30;
  return 0;
}

inline hw_uint<16> f04_rd154_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd154 read pattern: { f04_update_0[d0, d1] -> f03[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write31 = f03.f03_f03_update_0_write31_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write31;
  return 0;
}

inline hw_uint<16> f04_rd155_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd155 read pattern: { f04_update_0[d0, d1] -> f03[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write30 = f03.f03_f03_update_0_write30_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write30;
  return 0;
}

inline hw_uint<16> f04_rd156_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd156 read pattern: { f04_update_0[d0, d1] -> f03[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write31 = f03.f03_f03_update_0_write31_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write31;
  return 0;
}

inline hw_uint<16> f04_rd157_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd157 read pattern: { f04_update_0[d0, d1] -> f03[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write31 = f03.f03_f03_update_0_write31_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write31;
  return 0;
}

inline hw_uint<16> f04_rd158_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd158 read pattern: { f04_update_0[d0, d1] -> f03[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write31 = f03.f03_f03_update_0_write31_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write31;
  return 0;
}

inline hw_uint<16> f04_rd159_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd159 read pattern: { f04_update_0[d0, d1] -> f03[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_62();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd16_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd16 read pattern: { f04_update_0[d0, d1] -> f03[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd17_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd17 read pattern: { f04_update_0[d0, d1] -> f03[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd18_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd18 read pattern: { f04_update_0[d0, d1] -> f03[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd19_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd19 read pattern: { f04_update_0[d0, d1] -> f03[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd2_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd2 read pattern: { f04_update_0[d0, d1] -> f03[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd20_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd20 read pattern: { f04_update_0[d0, d1] -> f03[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write3 = f03.f03_f03_update_0_write3_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write3;
  return 0;
}

inline hw_uint<16> f04_rd21_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd21 read pattern: { f04_update_0[d0, d1] -> f03[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd22_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd22 read pattern: { f04_update_0[d0, d1] -> f03[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd23_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd23 read pattern: { f04_update_0[d0, d1] -> f03[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd24_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd24 read pattern: { f04_update_0[d0, d1] -> f03[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd25_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd25 read pattern: { f04_update_0[d0, d1] -> f03[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write4 = f03.f03_f03_update_0_write4_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write4;
  return 0;
}

inline hw_uint<16> f04_rd26_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd26 read pattern: { f04_update_0[d0, d1] -> f03[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd27_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd27 read pattern: { f04_update_0[d0, d1] -> f03[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd28_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd28 read pattern: { f04_update_0[d0, d1] -> f03[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd29_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd29 read pattern: { f04_update_0[d0, d1] -> f03[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd3_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd3 read pattern: { f04_update_0[d0, d1] -> f03[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd30_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd30 read pattern: { f04_update_0[d0, d1] -> f03[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write5 = f03.f03_f03_update_0_write5_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write5;
  return 0;
}

inline hw_uint<16> f04_rd31_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd31 read pattern: { f04_update_0[d0, d1] -> f03[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd32_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd32 read pattern: { f04_update_0[d0, d1] -> f03[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd33_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd33 read pattern: { f04_update_0[d0, d1] -> f03[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd34_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd34 read pattern: { f04_update_0[d0, d1] -> f03[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd35_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd35 read pattern: { f04_update_0[d0, d1] -> f03[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write6 = f03.f03_f03_update_0_write6_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write6;
  return 0;
}

inline hw_uint<16> f04_rd36_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd36 read pattern: { f04_update_0[d0, d1] -> f03[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd37_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd37 read pattern: { f04_update_0[d0, d1] -> f03[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd38_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd38 read pattern: { f04_update_0[d0, d1] -> f03[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd39_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd39 read pattern: { f04_update_0[d0, d1] -> f03[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd4_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd4 read pattern: { f04_update_0[d0, d1] -> f03[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd40_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd40 read pattern: { f04_update_0[d0, d1] -> f03[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write7 = f03.f03_f03_update_0_write7_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write7;
  return 0;
}

inline hw_uint<16> f04_rd41_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd41 read pattern: { f04_update_0[d0, d1] -> f03[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd42_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd42 read pattern: { f04_update_0[d0, d1] -> f03[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd43_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd43 read pattern: { f04_update_0[d0, d1] -> f03[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd44_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd44 read pattern: { f04_update_0[d0, d1] -> f03[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd45_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd45 read pattern: { f04_update_0[d0, d1] -> f03[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write8 = f03.f03_f03_update_0_write8_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write8;
  return 0;
}

inline hw_uint<16> f04_rd46_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd46 read pattern: { f04_update_0[d0, d1] -> f03[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd47_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd47 read pattern: { f04_update_0[d0, d1] -> f03[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd48_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd48 read pattern: { f04_update_0[d0, d1] -> f03[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd49_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd49 read pattern: { f04_update_0[d0, d1] -> f03[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd5_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd5 read pattern: { f04_update_0[d0, d1] -> f03[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write0 = f03.f03_f03_update_0_write0_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write0;
  return 0;
}

inline hw_uint<16> f04_rd50_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd50 read pattern: { f04_update_0[d0, d1] -> f03[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write9 = f03.f03_f03_update_0_write9_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write9;
  return 0;
}

inline hw_uint<16> f04_rd51_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd51 read pattern: { f04_update_0[d0, d1] -> f03[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd52_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd52 read pattern: { f04_update_0[d0, d1] -> f03[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd53_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd53 read pattern: { f04_update_0[d0, d1] -> f03[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd54_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd54 read pattern: { f04_update_0[d0, d1] -> f03[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd55_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd55 read pattern: { f04_update_0[d0, d1] -> f03[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write10 = f03.f03_f03_update_0_write10_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write10;
  return 0;
}

inline hw_uint<16> f04_rd56_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd56 read pattern: { f04_update_0[d0, d1] -> f03[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd57_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd57 read pattern: { f04_update_0[d0, d1] -> f03[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd58_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd58 read pattern: { f04_update_0[d0, d1] -> f03[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd59_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd59 read pattern: { f04_update_0[d0, d1] -> f03[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd6_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd6 read pattern: { f04_update_0[d0, d1] -> f03[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd60_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd60 read pattern: { f04_update_0[d0, d1] -> f03[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write11 = f03.f03_f03_update_0_write11_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write11;
  return 0;
}

inline hw_uint<16> f04_rd61_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd61 read pattern: { f04_update_0[d0, d1] -> f03[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd62_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd62 read pattern: { f04_update_0[d0, d1] -> f03[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd63_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd63 read pattern: { f04_update_0[d0, d1] -> f03[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd64_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd64 read pattern: { f04_update_0[d0, d1] -> f03[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd65_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd65 read pattern: { f04_update_0[d0, d1] -> f03[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write12 = f03.f03_f03_update_0_write12_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write12;
  return 0;
}

inline hw_uint<16> f04_rd66_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd66 read pattern: { f04_update_0[d0, d1] -> f03[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd67_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd67 read pattern: { f04_update_0[d0, d1] -> f03[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd68_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd68 read pattern: { f04_update_0[d0, d1] -> f03[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd69_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd69 read pattern: { f04_update_0[d0, d1] -> f03[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd7_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd7 read pattern: { f04_update_0[d0, d1] -> f03[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd70_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd70 read pattern: { f04_update_0[d0, d1] -> f03[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write13 = f03.f03_f03_update_0_write13_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write13;
  return 0;
}

inline hw_uint<16> f04_rd71_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd71 read pattern: { f04_update_0[d0, d1] -> f03[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd72_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd72 read pattern: { f04_update_0[d0, d1] -> f03[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd73_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd73 read pattern: { f04_update_0[d0, d1] -> f03[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd74_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd74 read pattern: { f04_update_0[d0, d1] -> f03[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd75_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd75 read pattern: { f04_update_0[d0, d1] -> f03[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write14 = f03.f03_f03_update_0_write14_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write14;
  return 0;
}

inline hw_uint<16> f04_rd76_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd76 read pattern: { f04_update_0[d0, d1] -> f03[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd77_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd77 read pattern: { f04_update_0[d0, d1] -> f03[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd78_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd78 read pattern: { f04_update_0[d0, d1] -> f03[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd79_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd79 read pattern: { f04_update_0[d0, d1] -> f03[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write16 = f03.f03_f03_update_0_write16_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write16;
  return 0;
}

inline hw_uint<16> f04_rd8_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd8 read pattern: { f04_update_0[d0, d1] -> f03[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write1 = f03.f03_f03_update_0_write1_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write1;
  return 0;
}

inline hw_uint<16> f04_rd80_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd80 read pattern: { f04_update_0[d0, d1] -> f03[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write15 = f03.f03_f03_update_0_write15_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write15;
  return 0;
}

inline hw_uint<16> f04_rd81_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd81 read pattern: { f04_update_0[d0, d1] -> f03[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write16 = f03.f03_f03_update_0_write16_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write16;
  return 0;
}

inline hw_uint<16> f04_rd82_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd82 read pattern: { f04_update_0[d0, d1] -> f03[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write16 = f03.f03_f03_update_0_write16_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write16;
  return 0;
}

inline hw_uint<16> f04_rd83_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd83 read pattern: { f04_update_0[d0, d1] -> f03[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write16 = f03.f03_f03_update_0_write16_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write16;
  return 0;
}

inline hw_uint<16> f04_rd84_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd84 read pattern: { f04_update_0[d0, d1] -> f03[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write17 = f03.f03_f03_update_0_write17_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write17;
  return 0;
}

inline hw_uint<16> f04_rd85_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd85 read pattern: { f04_update_0[d0, d1] -> f03[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write16 = f03.f03_f03_update_0_write16_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write16;
  return 0;
}

inline hw_uint<16> f04_rd86_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd86 read pattern: { f04_update_0[d0, d1] -> f03[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write17 = f03.f03_f03_update_0_write17_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write17;
  return 0;
}

inline hw_uint<16> f04_rd87_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd87 read pattern: { f04_update_0[d0, d1] -> f03[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write17 = f03.f03_f03_update_0_write17_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write17;
  return 0;
}

inline hw_uint<16> f04_rd88_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd88 read pattern: { f04_update_0[d0, d1] -> f03[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write17 = f03.f03_f03_update_0_write17_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write17;
  return 0;
}

inline hw_uint<16> f04_rd89_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd89 read pattern: { f04_update_0[d0, d1] -> f03[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write18 = f03.f03_f03_update_0_write18_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write18;
  return 0;
}

inline hw_uint<16> f04_rd9_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd9 read pattern: { f04_update_0[d0, d1] -> f03[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write2 = f03.f03_f03_update_0_write2_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write2;
  return 0;
}

inline hw_uint<16> f04_rd90_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd90 read pattern: { f04_update_0[d0, d1] -> f03[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write17 = f03.f03_f03_update_0_write17_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write17;
  return 0;
}

inline hw_uint<16> f04_rd91_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd91 read pattern: { f04_update_0[d0, d1] -> f03[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write18 = f03.f03_f03_update_0_write18_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write18;
  return 0;
}

inline hw_uint<16> f04_rd92_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd92 read pattern: { f04_update_0[d0, d1] -> f03[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write18 = f03.f03_f03_update_0_write18_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write18;
  return 0;
}

inline hw_uint<16> f04_rd93_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd93 read pattern: { f04_update_0[d0, d1] -> f03[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write18 = f03.f03_f03_update_0_write18_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write18;
  return 0;
}

inline hw_uint<16> f04_rd94_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd94 read pattern: { f04_update_0[d0, d1] -> f03[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write19 = f03.f03_f03_update_0_write19_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write19;
  return 0;
}

inline hw_uint<16> f04_rd95_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd95 read pattern: { f04_update_0[d0, d1] -> f03[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write18 = f03.f03_f03_update_0_write18_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write18;
  return 0;
}

inline hw_uint<16> f04_rd96_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd96 read pattern: { f04_update_0[d0, d1] -> f03[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write19 = f03.f03_f03_update_0_write19_merged_banks_5.peek_125();
  return value_f03_f03_update_0_write19;
  return 0;
}

inline hw_uint<16> f04_rd97_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd97 read pattern: { f04_update_0[d0, d1] -> f03[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write19 = f03.f03_f03_update_0_write19_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write19;
  return 0;
}

inline hw_uint<16> f04_rd98_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd98 read pattern: { f04_update_0[d0, d1] -> f03[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write19 = f03.f03_f03_update_0_write19_merged_banks_5.peek_1();
  return value_f03_f03_update_0_write19;
  return 0;
}

inline hw_uint<16> f04_rd99_select(f03_cache& f03, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f04_rd99 read pattern: { f04_update_0[d0, d1] -> f03[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f03_f03_update_0_write20 = f03.f03_f03_update_0_write20_merged_banks_5.peek_63();
  return value_f03_f03_update_0_write20;
  return 0;
}

// # of bundles = 2
// f03_update_0_write
//	f03_f03_update_0_write0
//	f03_f03_update_0_write1
//	f03_f03_update_0_write2
//	f03_f03_update_0_write3
//	f03_f03_update_0_write4
//	f03_f03_update_0_write5
//	f03_f03_update_0_write6
//	f03_f03_update_0_write7
//	f03_f03_update_0_write8
//	f03_f03_update_0_write9
//	f03_f03_update_0_write10
//	f03_f03_update_0_write11
//	f03_f03_update_0_write12
//	f03_f03_update_0_write13
//	f03_f03_update_0_write14
//	f03_f03_update_0_write15
//	f03_f03_update_0_write16
//	f03_f03_update_0_write17
//	f03_f03_update_0_write18
//	f03_f03_update_0_write19
//	f03_f03_update_0_write20
//	f03_f03_update_0_write21
//	f03_f03_update_0_write22
//	f03_f03_update_0_write23
//	f03_f03_update_0_write24
//	f03_f03_update_0_write25
//	f03_f03_update_0_write26
//	f03_f03_update_0_write27
//	f03_f03_update_0_write28
//	f03_f03_update_0_write29
//	f03_f03_update_0_write30
//	f03_f03_update_0_write31
inline void f03_f03_update_0_write_bundle_write(hw_uint<512>& f03_update_0_write, f03_cache& f03, int d0, int d1, int dynamic_address) {
	hw_uint<16> f03_f03_update_0_write0_res = f03_update_0_write.extract<0, 15>();
	f03_f03_update_0_write0_write(f03_f03_update_0_write0_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write1_res = f03_update_0_write.extract<16, 31>();
	f03_f03_update_0_write1_write(f03_f03_update_0_write1_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write2_res = f03_update_0_write.extract<32, 47>();
	f03_f03_update_0_write2_write(f03_f03_update_0_write2_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write3_res = f03_update_0_write.extract<48, 63>();
	f03_f03_update_0_write3_write(f03_f03_update_0_write3_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write4_res = f03_update_0_write.extract<64, 79>();
	f03_f03_update_0_write4_write(f03_f03_update_0_write4_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write5_res = f03_update_0_write.extract<80, 95>();
	f03_f03_update_0_write5_write(f03_f03_update_0_write5_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write6_res = f03_update_0_write.extract<96, 111>();
	f03_f03_update_0_write6_write(f03_f03_update_0_write6_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write7_res = f03_update_0_write.extract<112, 127>();
	f03_f03_update_0_write7_write(f03_f03_update_0_write7_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write8_res = f03_update_0_write.extract<128, 143>();
	f03_f03_update_0_write8_write(f03_f03_update_0_write8_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write9_res = f03_update_0_write.extract<144, 159>();
	f03_f03_update_0_write9_write(f03_f03_update_0_write9_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write10_res = f03_update_0_write.extract<160, 175>();
	f03_f03_update_0_write10_write(f03_f03_update_0_write10_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write11_res = f03_update_0_write.extract<176, 191>();
	f03_f03_update_0_write11_write(f03_f03_update_0_write11_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write12_res = f03_update_0_write.extract<192, 207>();
	f03_f03_update_0_write12_write(f03_f03_update_0_write12_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write13_res = f03_update_0_write.extract<208, 223>();
	f03_f03_update_0_write13_write(f03_f03_update_0_write13_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write14_res = f03_update_0_write.extract<224, 239>();
	f03_f03_update_0_write14_write(f03_f03_update_0_write14_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write15_res = f03_update_0_write.extract<240, 255>();
	f03_f03_update_0_write15_write(f03_f03_update_0_write15_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write16_res = f03_update_0_write.extract<256, 271>();
	f03_f03_update_0_write16_write(f03_f03_update_0_write16_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write17_res = f03_update_0_write.extract<272, 287>();
	f03_f03_update_0_write17_write(f03_f03_update_0_write17_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write18_res = f03_update_0_write.extract<288, 303>();
	f03_f03_update_0_write18_write(f03_f03_update_0_write18_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write19_res = f03_update_0_write.extract<304, 319>();
	f03_f03_update_0_write19_write(f03_f03_update_0_write19_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write20_res = f03_update_0_write.extract<320, 335>();
	f03_f03_update_0_write20_write(f03_f03_update_0_write20_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write21_res = f03_update_0_write.extract<336, 351>();
	f03_f03_update_0_write21_write(f03_f03_update_0_write21_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write22_res = f03_update_0_write.extract<352, 367>();
	f03_f03_update_0_write22_write(f03_f03_update_0_write22_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write23_res = f03_update_0_write.extract<368, 383>();
	f03_f03_update_0_write23_write(f03_f03_update_0_write23_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write24_res = f03_update_0_write.extract<384, 399>();
	f03_f03_update_0_write24_write(f03_f03_update_0_write24_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write25_res = f03_update_0_write.extract<400, 415>();
	f03_f03_update_0_write25_write(f03_f03_update_0_write25_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write26_res = f03_update_0_write.extract<416, 431>();
	f03_f03_update_0_write26_write(f03_f03_update_0_write26_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write27_res = f03_update_0_write.extract<432, 447>();
	f03_f03_update_0_write27_write(f03_f03_update_0_write27_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write28_res = f03_update_0_write.extract<448, 463>();
	f03_f03_update_0_write28_write(f03_f03_update_0_write28_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write29_res = f03_update_0_write.extract<464, 479>();
	f03_f03_update_0_write29_write(f03_f03_update_0_write29_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write30_res = f03_update_0_write.extract<480, 495>();
	f03_f03_update_0_write30_write(f03_f03_update_0_write30_res, f03, d0, d1, dynamic_address);
	hw_uint<16> f03_f03_update_0_write31_res = f03_update_0_write.extract<496, 511>();
	f03_f03_update_0_write31_write(f03_f03_update_0_write31_res, f03, d0, d1, dynamic_address);
}

// f04_update_0_read
//	f04_rd0
//	f04_rd1
//	f04_rd2
//	f04_rd3
//	f04_rd4
//	f04_rd5
//	f04_rd6
//	f04_rd7
//	f04_rd8
//	f04_rd9
//	f04_rd10
//	f04_rd11
//	f04_rd12
//	f04_rd13
//	f04_rd14
//	f04_rd15
//	f04_rd16
//	f04_rd17
//	f04_rd18
//	f04_rd19
//	f04_rd20
//	f04_rd21
//	f04_rd22
//	f04_rd23
//	f04_rd24
//	f04_rd25
//	f04_rd26
//	f04_rd27
//	f04_rd28
//	f04_rd29
//	f04_rd30
//	f04_rd31
//	f04_rd32
//	f04_rd33
//	f04_rd34
//	f04_rd35
//	f04_rd36
//	f04_rd37
//	f04_rd38
//	f04_rd39
//	f04_rd40
//	f04_rd41
//	f04_rd42
//	f04_rd43
//	f04_rd44
//	f04_rd45
//	f04_rd46
//	f04_rd47
//	f04_rd48
//	f04_rd49
//	f04_rd50
//	f04_rd51
//	f04_rd52
//	f04_rd53
//	f04_rd54
//	f04_rd55
//	f04_rd56
//	f04_rd57
//	f04_rd58
//	f04_rd59
//	f04_rd60
//	f04_rd61
//	f04_rd62
//	f04_rd63
//	f04_rd64
//	f04_rd65
//	f04_rd66
//	f04_rd67
//	f04_rd68
//	f04_rd69
//	f04_rd70
//	f04_rd71
//	f04_rd72
//	f04_rd73
//	f04_rd74
//	f04_rd75
//	f04_rd76
//	f04_rd77
//	f04_rd78
//	f04_rd79
//	f04_rd80
//	f04_rd81
//	f04_rd82
//	f04_rd83
//	f04_rd84
//	f04_rd85
//	f04_rd86
//	f04_rd87
//	f04_rd88
//	f04_rd89
//	f04_rd90
//	f04_rd91
//	f04_rd92
//	f04_rd93
//	f04_rd94
//	f04_rd95
//	f04_rd96
//	f04_rd97
//	f04_rd98
//	f04_rd99
//	f04_rd100
//	f04_rd101
//	f04_rd102
//	f04_rd103
//	f04_rd104
//	f04_rd105
//	f04_rd106
//	f04_rd107
//	f04_rd108
//	f04_rd109
//	f04_rd110
//	f04_rd111
//	f04_rd112
//	f04_rd113
//	f04_rd114
//	f04_rd115
//	f04_rd116
//	f04_rd117
//	f04_rd118
//	f04_rd119
//	f04_rd120
//	f04_rd121
//	f04_rd122
//	f04_rd123
//	f04_rd124
//	f04_rd125
//	f04_rd126
//	f04_rd127
//	f04_rd128
//	f04_rd129
//	f04_rd130
//	f04_rd131
//	f04_rd132
//	f04_rd133
//	f04_rd134
//	f04_rd135
//	f04_rd136
//	f04_rd137
//	f04_rd138
//	f04_rd139
//	f04_rd140
//	f04_rd141
//	f04_rd142
//	f04_rd143
//	f04_rd144
//	f04_rd145
//	f04_rd146
//	f04_rd147
//	f04_rd148
//	f04_rd149
//	f04_rd150
//	f04_rd151
//	f04_rd152
//	f04_rd153
//	f04_rd154
//	f04_rd155
//	f04_rd156
//	f04_rd157
//	f04_rd158
//	f04_rd159
inline hw_uint<2560> f03_f04_update_0_read_bundle_read(f03_cache& f03, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f04_rd0
    // f04_rd1
    // f04_rd2
    // f04_rd3
    // f04_rd4
    // f04_rd5
    // f04_rd6
    // f04_rd7
    // f04_rd8
    // f04_rd9
    // f04_rd10
    // f04_rd11
    // f04_rd12
    // f04_rd13
    // f04_rd14
    // f04_rd15
    // f04_rd16
    // f04_rd17
    // f04_rd18
    // f04_rd19
    // f04_rd20
    // f04_rd21
    // f04_rd22
    // f04_rd23
    // f04_rd24
    // f04_rd25
    // f04_rd26
    // f04_rd27
    // f04_rd28
    // f04_rd29
    // f04_rd30
    // f04_rd31
    // f04_rd32
    // f04_rd33
    // f04_rd34
    // f04_rd35
    // f04_rd36
    // f04_rd37
    // f04_rd38
    // f04_rd39
    // f04_rd40
    // f04_rd41
    // f04_rd42
    // f04_rd43
    // f04_rd44
    // f04_rd45
    // f04_rd46
    // f04_rd47
    // f04_rd48
    // f04_rd49
    // f04_rd50
    // f04_rd51
    // f04_rd52
    // f04_rd53
    // f04_rd54
    // f04_rd55
    // f04_rd56
    // f04_rd57
    // f04_rd58
    // f04_rd59
    // f04_rd60
    // f04_rd61
    // f04_rd62
    // f04_rd63
    // f04_rd64
    // f04_rd65
    // f04_rd66
    // f04_rd67
    // f04_rd68
    // f04_rd69
    // f04_rd70
    // f04_rd71
    // f04_rd72
    // f04_rd73
    // f04_rd74
    // f04_rd75
    // f04_rd76
    // f04_rd77
    // f04_rd78
    // f04_rd79
    // f04_rd80
    // f04_rd81
    // f04_rd82
    // f04_rd83
    // f04_rd84
    // f04_rd85
    // f04_rd86
    // f04_rd87
    // f04_rd88
    // f04_rd89
    // f04_rd90
    // f04_rd91
    // f04_rd92
    // f04_rd93
    // f04_rd94
    // f04_rd95
    // f04_rd96
    // f04_rd97
    // f04_rd98
    // f04_rd99
    // f04_rd100
    // f04_rd101
    // f04_rd102
    // f04_rd103
    // f04_rd104
    // f04_rd105
    // f04_rd106
    // f04_rd107
    // f04_rd108
    // f04_rd109
    // f04_rd110
    // f04_rd111
    // f04_rd112
    // f04_rd113
    // f04_rd114
    // f04_rd115
    // f04_rd116
    // f04_rd117
    // f04_rd118
    // f04_rd119
    // f04_rd120
    // f04_rd121
    // f04_rd122
    // f04_rd123
    // f04_rd124
    // f04_rd125
    // f04_rd126
    // f04_rd127
    // f04_rd128
    // f04_rd129
    // f04_rd130
    // f04_rd131
    // f04_rd132
    // f04_rd133
    // f04_rd134
    // f04_rd135
    // f04_rd136
    // f04_rd137
    // f04_rd138
    // f04_rd139
    // f04_rd140
    // f04_rd141
    // f04_rd142
    // f04_rd143
    // f04_rd144
    // f04_rd145
    // f04_rd146
    // f04_rd147
    // f04_rd148
    // f04_rd149
    // f04_rd150
    // f04_rd151
    // f04_rd152
    // f04_rd153
    // f04_rd154
    // f04_rd155
    // f04_rd156
    // f04_rd157
    // f04_rd158
    // f04_rd159

	hw_uint<2560> result;
	hw_uint<16> f04_rd0_res = f04_rd0_select(f03, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f04_rd0_res);
	hw_uint<16> f04_rd1_res = f04_rd1_select(f03, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f04_rd1_res);
	hw_uint<16> f04_rd2_res = f04_rd2_select(f03, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f04_rd2_res);
	hw_uint<16> f04_rd3_res = f04_rd3_select(f03, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f04_rd3_res);
	hw_uint<16> f04_rd4_res = f04_rd4_select(f03, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f04_rd4_res);
	hw_uint<16> f04_rd5_res = f04_rd5_select(f03, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f04_rd5_res);
	hw_uint<16> f04_rd6_res = f04_rd6_select(f03, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f04_rd6_res);
	hw_uint<16> f04_rd7_res = f04_rd7_select(f03, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f04_rd7_res);
	hw_uint<16> f04_rd8_res = f04_rd8_select(f03, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f04_rd8_res);
	hw_uint<16> f04_rd9_res = f04_rd9_select(f03, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f04_rd9_res);
	hw_uint<16> f04_rd10_res = f04_rd10_select(f03, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f04_rd10_res);
	hw_uint<16> f04_rd11_res = f04_rd11_select(f03, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f04_rd11_res);
	hw_uint<16> f04_rd12_res = f04_rd12_select(f03, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f04_rd12_res);
	hw_uint<16> f04_rd13_res = f04_rd13_select(f03, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f04_rd13_res);
	hw_uint<16> f04_rd14_res = f04_rd14_select(f03, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f04_rd14_res);
	hw_uint<16> f04_rd15_res = f04_rd15_select(f03, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f04_rd15_res);
	hw_uint<16> f04_rd16_res = f04_rd16_select(f03, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f04_rd16_res);
	hw_uint<16> f04_rd17_res = f04_rd17_select(f03, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f04_rd17_res);
	hw_uint<16> f04_rd18_res = f04_rd18_select(f03, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f04_rd18_res);
	hw_uint<16> f04_rd19_res = f04_rd19_select(f03, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f04_rd19_res);
	hw_uint<16> f04_rd20_res = f04_rd20_select(f03, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f04_rd20_res);
	hw_uint<16> f04_rd21_res = f04_rd21_select(f03, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f04_rd21_res);
	hw_uint<16> f04_rd22_res = f04_rd22_select(f03, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f04_rd22_res);
	hw_uint<16> f04_rd23_res = f04_rd23_select(f03, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f04_rd23_res);
	hw_uint<16> f04_rd24_res = f04_rd24_select(f03, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f04_rd24_res);
	hw_uint<16> f04_rd25_res = f04_rd25_select(f03, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f04_rd25_res);
	hw_uint<16> f04_rd26_res = f04_rd26_select(f03, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f04_rd26_res);
	hw_uint<16> f04_rd27_res = f04_rd27_select(f03, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f04_rd27_res);
	hw_uint<16> f04_rd28_res = f04_rd28_select(f03, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f04_rd28_res);
	hw_uint<16> f04_rd29_res = f04_rd29_select(f03, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f04_rd29_res);
	hw_uint<16> f04_rd30_res = f04_rd30_select(f03, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f04_rd30_res);
	hw_uint<16> f04_rd31_res = f04_rd31_select(f03, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f04_rd31_res);
	hw_uint<16> f04_rd32_res = f04_rd32_select(f03, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f04_rd32_res);
	hw_uint<16> f04_rd33_res = f04_rd33_select(f03, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f04_rd33_res);
	hw_uint<16> f04_rd34_res = f04_rd34_select(f03, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f04_rd34_res);
	hw_uint<16> f04_rd35_res = f04_rd35_select(f03, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f04_rd35_res);
	hw_uint<16> f04_rd36_res = f04_rd36_select(f03, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f04_rd36_res);
	hw_uint<16> f04_rd37_res = f04_rd37_select(f03, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f04_rd37_res);
	hw_uint<16> f04_rd38_res = f04_rd38_select(f03, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f04_rd38_res);
	hw_uint<16> f04_rd39_res = f04_rd39_select(f03, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f04_rd39_res);
	hw_uint<16> f04_rd40_res = f04_rd40_select(f03, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f04_rd40_res);
	hw_uint<16> f04_rd41_res = f04_rd41_select(f03, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f04_rd41_res);
	hw_uint<16> f04_rd42_res = f04_rd42_select(f03, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f04_rd42_res);
	hw_uint<16> f04_rd43_res = f04_rd43_select(f03, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f04_rd43_res);
	hw_uint<16> f04_rd44_res = f04_rd44_select(f03, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f04_rd44_res);
	hw_uint<16> f04_rd45_res = f04_rd45_select(f03, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f04_rd45_res);
	hw_uint<16> f04_rd46_res = f04_rd46_select(f03, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f04_rd46_res);
	hw_uint<16> f04_rd47_res = f04_rd47_select(f03, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f04_rd47_res);
	hw_uint<16> f04_rd48_res = f04_rd48_select(f03, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f04_rd48_res);
	hw_uint<16> f04_rd49_res = f04_rd49_select(f03, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f04_rd49_res);
	hw_uint<16> f04_rd50_res = f04_rd50_select(f03, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f04_rd50_res);
	hw_uint<16> f04_rd51_res = f04_rd51_select(f03, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f04_rd51_res);
	hw_uint<16> f04_rd52_res = f04_rd52_select(f03, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f04_rd52_res);
	hw_uint<16> f04_rd53_res = f04_rd53_select(f03, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f04_rd53_res);
	hw_uint<16> f04_rd54_res = f04_rd54_select(f03, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f04_rd54_res);
	hw_uint<16> f04_rd55_res = f04_rd55_select(f03, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f04_rd55_res);
	hw_uint<16> f04_rd56_res = f04_rd56_select(f03, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f04_rd56_res);
	hw_uint<16> f04_rd57_res = f04_rd57_select(f03, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f04_rd57_res);
	hw_uint<16> f04_rd58_res = f04_rd58_select(f03, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f04_rd58_res);
	hw_uint<16> f04_rd59_res = f04_rd59_select(f03, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f04_rd59_res);
	hw_uint<16> f04_rd60_res = f04_rd60_select(f03, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f04_rd60_res);
	hw_uint<16> f04_rd61_res = f04_rd61_select(f03, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f04_rd61_res);
	hw_uint<16> f04_rd62_res = f04_rd62_select(f03, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f04_rd62_res);
	hw_uint<16> f04_rd63_res = f04_rd63_select(f03, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f04_rd63_res);
	hw_uint<16> f04_rd64_res = f04_rd64_select(f03, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f04_rd64_res);
	hw_uint<16> f04_rd65_res = f04_rd65_select(f03, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f04_rd65_res);
	hw_uint<16> f04_rd66_res = f04_rd66_select(f03, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f04_rd66_res);
	hw_uint<16> f04_rd67_res = f04_rd67_select(f03, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f04_rd67_res);
	hw_uint<16> f04_rd68_res = f04_rd68_select(f03, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f04_rd68_res);
	hw_uint<16> f04_rd69_res = f04_rd69_select(f03, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f04_rd69_res);
	hw_uint<16> f04_rd70_res = f04_rd70_select(f03, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f04_rd70_res);
	hw_uint<16> f04_rd71_res = f04_rd71_select(f03, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f04_rd71_res);
	hw_uint<16> f04_rd72_res = f04_rd72_select(f03, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f04_rd72_res);
	hw_uint<16> f04_rd73_res = f04_rd73_select(f03, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f04_rd73_res);
	hw_uint<16> f04_rd74_res = f04_rd74_select(f03, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f04_rd74_res);
	hw_uint<16> f04_rd75_res = f04_rd75_select(f03, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f04_rd75_res);
	hw_uint<16> f04_rd76_res = f04_rd76_select(f03, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f04_rd76_res);
	hw_uint<16> f04_rd77_res = f04_rd77_select(f03, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f04_rd77_res);
	hw_uint<16> f04_rd78_res = f04_rd78_select(f03, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f04_rd78_res);
	hw_uint<16> f04_rd79_res = f04_rd79_select(f03, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f04_rd79_res);
	hw_uint<16> f04_rd80_res = f04_rd80_select(f03, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f04_rd80_res);
	hw_uint<16> f04_rd81_res = f04_rd81_select(f03, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f04_rd81_res);
	hw_uint<16> f04_rd82_res = f04_rd82_select(f03, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f04_rd82_res);
	hw_uint<16> f04_rd83_res = f04_rd83_select(f03, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f04_rd83_res);
	hw_uint<16> f04_rd84_res = f04_rd84_select(f03, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f04_rd84_res);
	hw_uint<16> f04_rd85_res = f04_rd85_select(f03, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f04_rd85_res);
	hw_uint<16> f04_rd86_res = f04_rd86_select(f03, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f04_rd86_res);
	hw_uint<16> f04_rd87_res = f04_rd87_select(f03, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f04_rd87_res);
	hw_uint<16> f04_rd88_res = f04_rd88_select(f03, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f04_rd88_res);
	hw_uint<16> f04_rd89_res = f04_rd89_select(f03, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f04_rd89_res);
	hw_uint<16> f04_rd90_res = f04_rd90_select(f03, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f04_rd90_res);
	hw_uint<16> f04_rd91_res = f04_rd91_select(f03, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f04_rd91_res);
	hw_uint<16> f04_rd92_res = f04_rd92_select(f03, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f04_rd92_res);
	hw_uint<16> f04_rd93_res = f04_rd93_select(f03, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f04_rd93_res);
	hw_uint<16> f04_rd94_res = f04_rd94_select(f03, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f04_rd94_res);
	hw_uint<16> f04_rd95_res = f04_rd95_select(f03, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f04_rd95_res);
	hw_uint<16> f04_rd96_res = f04_rd96_select(f03, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f04_rd96_res);
	hw_uint<16> f04_rd97_res = f04_rd97_select(f03, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f04_rd97_res);
	hw_uint<16> f04_rd98_res = f04_rd98_select(f03, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f04_rd98_res);
	hw_uint<16> f04_rd99_res = f04_rd99_select(f03, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f04_rd99_res);
	hw_uint<16> f04_rd100_res = f04_rd100_select(f03, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f04_rd100_res);
	hw_uint<16> f04_rd101_res = f04_rd101_select(f03, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f04_rd101_res);
	hw_uint<16> f04_rd102_res = f04_rd102_select(f03, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f04_rd102_res);
	hw_uint<16> f04_rd103_res = f04_rd103_select(f03, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f04_rd103_res);
	hw_uint<16> f04_rd104_res = f04_rd104_select(f03, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f04_rd104_res);
	hw_uint<16> f04_rd105_res = f04_rd105_select(f03, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f04_rd105_res);
	hw_uint<16> f04_rd106_res = f04_rd106_select(f03, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f04_rd106_res);
	hw_uint<16> f04_rd107_res = f04_rd107_select(f03, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f04_rd107_res);
	hw_uint<16> f04_rd108_res = f04_rd108_select(f03, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f04_rd108_res);
	hw_uint<16> f04_rd109_res = f04_rd109_select(f03, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f04_rd109_res);
	hw_uint<16> f04_rd110_res = f04_rd110_select(f03, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f04_rd110_res);
	hw_uint<16> f04_rd111_res = f04_rd111_select(f03, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f04_rd111_res);
	hw_uint<16> f04_rd112_res = f04_rd112_select(f03, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f04_rd112_res);
	hw_uint<16> f04_rd113_res = f04_rd113_select(f03, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f04_rd113_res);
	hw_uint<16> f04_rd114_res = f04_rd114_select(f03, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f04_rd114_res);
	hw_uint<16> f04_rd115_res = f04_rd115_select(f03, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f04_rd115_res);
	hw_uint<16> f04_rd116_res = f04_rd116_select(f03, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f04_rd116_res);
	hw_uint<16> f04_rd117_res = f04_rd117_select(f03, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f04_rd117_res);
	hw_uint<16> f04_rd118_res = f04_rd118_select(f03, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f04_rd118_res);
	hw_uint<16> f04_rd119_res = f04_rd119_select(f03, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f04_rd119_res);
	hw_uint<16> f04_rd120_res = f04_rd120_select(f03, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f04_rd120_res);
	hw_uint<16> f04_rd121_res = f04_rd121_select(f03, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f04_rd121_res);
	hw_uint<16> f04_rd122_res = f04_rd122_select(f03, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f04_rd122_res);
	hw_uint<16> f04_rd123_res = f04_rd123_select(f03, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f04_rd123_res);
	hw_uint<16> f04_rd124_res = f04_rd124_select(f03, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f04_rd124_res);
	hw_uint<16> f04_rd125_res = f04_rd125_select(f03, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f04_rd125_res);
	hw_uint<16> f04_rd126_res = f04_rd126_select(f03, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f04_rd126_res);
	hw_uint<16> f04_rd127_res = f04_rd127_select(f03, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f04_rd127_res);
	hw_uint<16> f04_rd128_res = f04_rd128_select(f03, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f04_rd128_res);
	hw_uint<16> f04_rd129_res = f04_rd129_select(f03, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f04_rd129_res);
	hw_uint<16> f04_rd130_res = f04_rd130_select(f03, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f04_rd130_res);
	hw_uint<16> f04_rd131_res = f04_rd131_select(f03, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f04_rd131_res);
	hw_uint<16> f04_rd132_res = f04_rd132_select(f03, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f04_rd132_res);
	hw_uint<16> f04_rd133_res = f04_rd133_select(f03, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f04_rd133_res);
	hw_uint<16> f04_rd134_res = f04_rd134_select(f03, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f04_rd134_res);
	hw_uint<16> f04_rd135_res = f04_rd135_select(f03, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f04_rd135_res);
	hw_uint<16> f04_rd136_res = f04_rd136_select(f03, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f04_rd136_res);
	hw_uint<16> f04_rd137_res = f04_rd137_select(f03, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f04_rd137_res);
	hw_uint<16> f04_rd138_res = f04_rd138_select(f03, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f04_rd138_res);
	hw_uint<16> f04_rd139_res = f04_rd139_select(f03, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f04_rd139_res);
	hw_uint<16> f04_rd140_res = f04_rd140_select(f03, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f04_rd140_res);
	hw_uint<16> f04_rd141_res = f04_rd141_select(f03, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f04_rd141_res);
	hw_uint<16> f04_rd142_res = f04_rd142_select(f03, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f04_rd142_res);
	hw_uint<16> f04_rd143_res = f04_rd143_select(f03, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f04_rd143_res);
	hw_uint<16> f04_rd144_res = f04_rd144_select(f03, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f04_rd144_res);
	hw_uint<16> f04_rd145_res = f04_rd145_select(f03, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f04_rd145_res);
	hw_uint<16> f04_rd146_res = f04_rd146_select(f03, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f04_rd146_res);
	hw_uint<16> f04_rd147_res = f04_rd147_select(f03, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f04_rd147_res);
	hw_uint<16> f04_rd148_res = f04_rd148_select(f03, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f04_rd148_res);
	hw_uint<16> f04_rd149_res = f04_rd149_select(f03, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f04_rd149_res);
	hw_uint<16> f04_rd150_res = f04_rd150_select(f03, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f04_rd150_res);
	hw_uint<16> f04_rd151_res = f04_rd151_select(f03, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f04_rd151_res);
	hw_uint<16> f04_rd152_res = f04_rd152_select(f03, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f04_rd152_res);
	hw_uint<16> f04_rd153_res = f04_rd153_select(f03, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f04_rd153_res);
	hw_uint<16> f04_rd154_res = f04_rd154_select(f03, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f04_rd154_res);
	hw_uint<16> f04_rd155_res = f04_rd155_select(f03, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f04_rd155_res);
	hw_uint<16> f04_rd156_res = f04_rd156_select(f03, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f04_rd156_res);
	hw_uint<16> f04_rd157_res = f04_rd157_select(f03, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f04_rd157_res);
	hw_uint<16> f04_rd158_res = f04_rd158_select(f03, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f04_rd158_res);
	hw_uint<16> f04_rd159_res = f04_rd159_select(f03, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f04_rd159_res);
	return result;
}

struct f04_f04_update_0_write0_to_final_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write1_to_final_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write10_to_final_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write11_to_final_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write12_to_final_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write13_to_final_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write14_to_final_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write15_to_final_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write16_to_final_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write17_to_final_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write18_to_final_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write19_to_final_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write2_to_final_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write20_to_final_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write21_to_final_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write22_to_final_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write23_to_final_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write24_to_final_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write25_to_final_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write26_to_final_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write27_to_final_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write28_to_final_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write29_to_final_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write3_to_final_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write30_to_final_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write31_to_final_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write4_to_final_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write5_to_final_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write6_to_final_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write7_to_final_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write8_to_final_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_f04_update_0_write9_to_final_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f04_cache {
  // # of banks: 32
  f04_f04_update_0_write0_to_final_rd0_cache f04_f04_update_0_write0_to_final_rd0;
  f04_f04_update_0_write1_to_final_rd1_cache f04_f04_update_0_write1_to_final_rd1;
  f04_f04_update_0_write10_to_final_rd10_cache f04_f04_update_0_write10_to_final_rd10;
  f04_f04_update_0_write11_to_final_rd11_cache f04_f04_update_0_write11_to_final_rd11;
  f04_f04_update_0_write12_to_final_rd12_cache f04_f04_update_0_write12_to_final_rd12;
  f04_f04_update_0_write13_to_final_rd13_cache f04_f04_update_0_write13_to_final_rd13;
  f04_f04_update_0_write14_to_final_rd14_cache f04_f04_update_0_write14_to_final_rd14;
  f04_f04_update_0_write15_to_final_rd15_cache f04_f04_update_0_write15_to_final_rd15;
  f04_f04_update_0_write16_to_final_rd16_cache f04_f04_update_0_write16_to_final_rd16;
  f04_f04_update_0_write17_to_final_rd17_cache f04_f04_update_0_write17_to_final_rd17;
  f04_f04_update_0_write18_to_final_rd18_cache f04_f04_update_0_write18_to_final_rd18;
  f04_f04_update_0_write19_to_final_rd19_cache f04_f04_update_0_write19_to_final_rd19;
  f04_f04_update_0_write2_to_final_rd2_cache f04_f04_update_0_write2_to_final_rd2;
  f04_f04_update_0_write20_to_final_rd20_cache f04_f04_update_0_write20_to_final_rd20;
  f04_f04_update_0_write21_to_final_rd21_cache f04_f04_update_0_write21_to_final_rd21;
  f04_f04_update_0_write22_to_final_rd22_cache f04_f04_update_0_write22_to_final_rd22;
  f04_f04_update_0_write23_to_final_rd23_cache f04_f04_update_0_write23_to_final_rd23;
  f04_f04_update_0_write24_to_final_rd24_cache f04_f04_update_0_write24_to_final_rd24;
  f04_f04_update_0_write25_to_final_rd25_cache f04_f04_update_0_write25_to_final_rd25;
  f04_f04_update_0_write26_to_final_rd26_cache f04_f04_update_0_write26_to_final_rd26;
  f04_f04_update_0_write27_to_final_rd27_cache f04_f04_update_0_write27_to_final_rd27;
  f04_f04_update_0_write28_to_final_rd28_cache f04_f04_update_0_write28_to_final_rd28;
  f04_f04_update_0_write29_to_final_rd29_cache f04_f04_update_0_write29_to_final_rd29;
  f04_f04_update_0_write3_to_final_rd3_cache f04_f04_update_0_write3_to_final_rd3;
  f04_f04_update_0_write30_to_final_rd30_cache f04_f04_update_0_write30_to_final_rd30;
  f04_f04_update_0_write31_to_final_rd31_cache f04_f04_update_0_write31_to_final_rd31;
  f04_f04_update_0_write4_to_final_rd4_cache f04_f04_update_0_write4_to_final_rd4;
  f04_f04_update_0_write5_to_final_rd5_cache f04_f04_update_0_write5_to_final_rd5;
  f04_f04_update_0_write6_to_final_rd6_cache f04_f04_update_0_write6_to_final_rd6;
  f04_f04_update_0_write7_to_final_rd7_cache f04_f04_update_0_write7_to_final_rd7;
  f04_f04_update_0_write8_to_final_rd8_cache f04_f04_update_0_write8_to_final_rd8;
  f04_f04_update_0_write9_to_final_rd9_cache f04_f04_update_0_write9_to_final_rd9;
};



inline void f04_f04_update_0_write0_write(hw_uint<16>& f04_f04_update_0_write0, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write0_to_final_rd0.push(f04_f04_update_0_write0);
}

inline void f04_f04_update_0_write1_write(hw_uint<16>& f04_f04_update_0_write1, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write1_to_final_rd1.push(f04_f04_update_0_write1);
}

inline void f04_f04_update_0_write10_write(hw_uint<16>& f04_f04_update_0_write10, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write10_to_final_rd10.push(f04_f04_update_0_write10);
}

inline void f04_f04_update_0_write11_write(hw_uint<16>& f04_f04_update_0_write11, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write11_to_final_rd11.push(f04_f04_update_0_write11);
}

inline void f04_f04_update_0_write12_write(hw_uint<16>& f04_f04_update_0_write12, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write12_to_final_rd12.push(f04_f04_update_0_write12);
}

inline void f04_f04_update_0_write13_write(hw_uint<16>& f04_f04_update_0_write13, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write13_to_final_rd13.push(f04_f04_update_0_write13);
}

inline void f04_f04_update_0_write14_write(hw_uint<16>& f04_f04_update_0_write14, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write14_to_final_rd14.push(f04_f04_update_0_write14);
}

inline void f04_f04_update_0_write15_write(hw_uint<16>& f04_f04_update_0_write15, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write15_to_final_rd15.push(f04_f04_update_0_write15);
}

inline void f04_f04_update_0_write16_write(hw_uint<16>& f04_f04_update_0_write16, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write16_to_final_rd16.push(f04_f04_update_0_write16);
}

inline void f04_f04_update_0_write17_write(hw_uint<16>& f04_f04_update_0_write17, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write17_to_final_rd17.push(f04_f04_update_0_write17);
}

inline void f04_f04_update_0_write18_write(hw_uint<16>& f04_f04_update_0_write18, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write18_to_final_rd18.push(f04_f04_update_0_write18);
}

inline void f04_f04_update_0_write19_write(hw_uint<16>& f04_f04_update_0_write19, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write19_to_final_rd19.push(f04_f04_update_0_write19);
}

inline void f04_f04_update_0_write2_write(hw_uint<16>& f04_f04_update_0_write2, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write2_to_final_rd2.push(f04_f04_update_0_write2);
}

inline void f04_f04_update_0_write20_write(hw_uint<16>& f04_f04_update_0_write20, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write20_to_final_rd20.push(f04_f04_update_0_write20);
}

inline void f04_f04_update_0_write21_write(hw_uint<16>& f04_f04_update_0_write21, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write21_to_final_rd21.push(f04_f04_update_0_write21);
}

inline void f04_f04_update_0_write22_write(hw_uint<16>& f04_f04_update_0_write22, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write22_to_final_rd22.push(f04_f04_update_0_write22);
}

inline void f04_f04_update_0_write23_write(hw_uint<16>& f04_f04_update_0_write23, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write23_to_final_rd23.push(f04_f04_update_0_write23);
}

inline void f04_f04_update_0_write24_write(hw_uint<16>& f04_f04_update_0_write24, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write24_to_final_rd24.push(f04_f04_update_0_write24);
}

inline void f04_f04_update_0_write25_write(hw_uint<16>& f04_f04_update_0_write25, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write25_to_final_rd25.push(f04_f04_update_0_write25);
}

inline void f04_f04_update_0_write26_write(hw_uint<16>& f04_f04_update_0_write26, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write26_to_final_rd26.push(f04_f04_update_0_write26);
}

inline void f04_f04_update_0_write27_write(hw_uint<16>& f04_f04_update_0_write27, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write27_to_final_rd27.push(f04_f04_update_0_write27);
}

inline void f04_f04_update_0_write28_write(hw_uint<16>& f04_f04_update_0_write28, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write28_to_final_rd28.push(f04_f04_update_0_write28);
}

inline void f04_f04_update_0_write29_write(hw_uint<16>& f04_f04_update_0_write29, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write29_to_final_rd29.push(f04_f04_update_0_write29);
}

inline void f04_f04_update_0_write3_write(hw_uint<16>& f04_f04_update_0_write3, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write3_to_final_rd3.push(f04_f04_update_0_write3);
}

inline void f04_f04_update_0_write30_write(hw_uint<16>& f04_f04_update_0_write30, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write30_to_final_rd30.push(f04_f04_update_0_write30);
}

inline void f04_f04_update_0_write31_write(hw_uint<16>& f04_f04_update_0_write31, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write31_to_final_rd31.push(f04_f04_update_0_write31);
}

inline void f04_f04_update_0_write4_write(hw_uint<16>& f04_f04_update_0_write4, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write4_to_final_rd4.push(f04_f04_update_0_write4);
}

inline void f04_f04_update_0_write5_write(hw_uint<16>& f04_f04_update_0_write5, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write5_to_final_rd5.push(f04_f04_update_0_write5);
}

inline void f04_f04_update_0_write6_write(hw_uint<16>& f04_f04_update_0_write6, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write6_to_final_rd6.push(f04_f04_update_0_write6);
}

inline void f04_f04_update_0_write7_write(hw_uint<16>& f04_f04_update_0_write7, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write7_to_final_rd7.push(f04_f04_update_0_write7);
}

inline void f04_f04_update_0_write8_write(hw_uint<16>& f04_f04_update_0_write8, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write8_to_final_rd8.push(f04_f04_update_0_write8);
}

inline void f04_f04_update_0_write9_write(hw_uint<16>& f04_f04_update_0_write9, f04_cache& f04, int d0, int d1, int dynamic_address) {
  f04.f04_f04_update_0_write9_to_final_rd9.push(f04_f04_update_0_write9);
}

inline hw_uint<16> final_rd0_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd0 read pattern: { final_update_0[d0, d1] -> f04[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write0 = f04.f04_f04_update_0_write0_to_final_rd0.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write0;
  return 0;
}

inline hw_uint<16> final_rd1_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd1 read pattern: { final_update_0[d0, d1] -> f04[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write1 = f04.f04_f04_update_0_write1_to_final_rd1.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write1;
  return 0;
}

inline hw_uint<16> final_rd10_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd10 read pattern: { final_update_0[d0, d1] -> f04[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write10 = f04.f04_f04_update_0_write10_to_final_rd10.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write10;
  return 0;
}

inline hw_uint<16> final_rd11_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd11 read pattern: { final_update_0[d0, d1] -> f04[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write11 = f04.f04_f04_update_0_write11_to_final_rd11.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write11;
  return 0;
}

inline hw_uint<16> final_rd12_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd12 read pattern: { final_update_0[d0, d1] -> f04[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write12 = f04.f04_f04_update_0_write12_to_final_rd12.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write12;
  return 0;
}

inline hw_uint<16> final_rd13_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd13 read pattern: { final_update_0[d0, d1] -> f04[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write13 = f04.f04_f04_update_0_write13_to_final_rd13.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write13;
  return 0;
}

inline hw_uint<16> final_rd14_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd14 read pattern: { final_update_0[d0, d1] -> f04[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write14 = f04.f04_f04_update_0_write14_to_final_rd14.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write14;
  return 0;
}

inline hw_uint<16> final_rd15_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd15 read pattern: { final_update_0[d0, d1] -> f04[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write15 = f04.f04_f04_update_0_write15_to_final_rd15.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write15;
  return 0;
}

inline hw_uint<16> final_rd16_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd16 read pattern: { final_update_0[d0, d1] -> f04[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write16 = f04.f04_f04_update_0_write16_to_final_rd16.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write16;
  return 0;
}

inline hw_uint<16> final_rd17_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd17 read pattern: { final_update_0[d0, d1] -> f04[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write17 = f04.f04_f04_update_0_write17_to_final_rd17.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write17;
  return 0;
}

inline hw_uint<16> final_rd18_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd18 read pattern: { final_update_0[d0, d1] -> f04[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write18 = f04.f04_f04_update_0_write18_to_final_rd18.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write18;
  return 0;
}

inline hw_uint<16> final_rd19_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd19 read pattern: { final_update_0[d0, d1] -> f04[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write19 = f04.f04_f04_update_0_write19_to_final_rd19.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write19;
  return 0;
}

inline hw_uint<16> final_rd2_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd2 read pattern: { final_update_0[d0, d1] -> f04[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write2 = f04.f04_f04_update_0_write2_to_final_rd2.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write2;
  return 0;
}

inline hw_uint<16> final_rd20_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd20 read pattern: { final_update_0[d0, d1] -> f04[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write20 = f04.f04_f04_update_0_write20_to_final_rd20.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write20;
  return 0;
}

inline hw_uint<16> final_rd21_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd21 read pattern: { final_update_0[d0, d1] -> f04[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write21 = f04.f04_f04_update_0_write21_to_final_rd21.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write21;
  return 0;
}

inline hw_uint<16> final_rd22_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd22 read pattern: { final_update_0[d0, d1] -> f04[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write22 = f04.f04_f04_update_0_write22_to_final_rd22.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write22;
  return 0;
}

inline hw_uint<16> final_rd23_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd23 read pattern: { final_update_0[d0, d1] -> f04[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write23 = f04.f04_f04_update_0_write23_to_final_rd23.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write23;
  return 0;
}

inline hw_uint<16> final_rd24_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd24 read pattern: { final_update_0[d0, d1] -> f04[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write24 = f04.f04_f04_update_0_write24_to_final_rd24.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write24;
  return 0;
}

inline hw_uint<16> final_rd25_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd25 read pattern: { final_update_0[d0, d1] -> f04[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write25 = f04.f04_f04_update_0_write25_to_final_rd25.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write25;
  return 0;
}

inline hw_uint<16> final_rd26_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd26 read pattern: { final_update_0[d0, d1] -> f04[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write26 = f04.f04_f04_update_0_write26_to_final_rd26.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write26;
  return 0;
}

inline hw_uint<16> final_rd27_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd27 read pattern: { final_update_0[d0, d1] -> f04[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write27 = f04.f04_f04_update_0_write27_to_final_rd27.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write27;
  return 0;
}

inline hw_uint<16> final_rd28_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd28 read pattern: { final_update_0[d0, d1] -> f04[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write28 = f04.f04_f04_update_0_write28_to_final_rd28.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write28;
  return 0;
}

inline hw_uint<16> final_rd29_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd29 read pattern: { final_update_0[d0, d1] -> f04[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write29 = f04.f04_f04_update_0_write29_to_final_rd29.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write29;
  return 0;
}

inline hw_uint<16> final_rd3_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd3 read pattern: { final_update_0[d0, d1] -> f04[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write3 = f04.f04_f04_update_0_write3_to_final_rd3.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write3;
  return 0;
}

inline hw_uint<16> final_rd30_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd30 read pattern: { final_update_0[d0, d1] -> f04[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write30 = f04.f04_f04_update_0_write30_to_final_rd30.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write30;
  return 0;
}

inline hw_uint<16> final_rd31_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd31 read pattern: { final_update_0[d0, d1] -> f04[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write31 = f04.f04_f04_update_0_write31_to_final_rd31.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write31;
  return 0;
}

inline hw_uint<16> final_rd4_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd4 read pattern: { final_update_0[d0, d1] -> f04[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write4 = f04.f04_f04_update_0_write4_to_final_rd4.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write4;
  return 0;
}

inline hw_uint<16> final_rd5_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd5 read pattern: { final_update_0[d0, d1] -> f04[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write5 = f04.f04_f04_update_0_write5_to_final_rd5.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write5;
  return 0;
}

inline hw_uint<16> final_rd6_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd6 read pattern: { final_update_0[d0, d1] -> f04[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write6 = f04.f04_f04_update_0_write6_to_final_rd6.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write6;
  return 0;
}

inline hw_uint<16> final_rd7_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd7 read pattern: { final_update_0[d0, d1] -> f04[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write7 = f04.f04_f04_update_0_write7_to_final_rd7.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write7;
  return 0;
}

inline hw_uint<16> final_rd8_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd8 read pattern: { final_update_0[d0, d1] -> f04[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write8 = f04.f04_f04_update_0_write8_to_final_rd8.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write8;
  return 0;
}

inline hw_uint<16> final_rd9_select(f04_cache& f04, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd9 read pattern: { final_update_0[d0, d1] -> f04[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f04_f04_update_0_write9 = f04.f04_f04_update_0_write9_to_final_rd9.peek(/* one reader or all rams */ 0);
  return value_f04_f04_update_0_write9;
  return 0;
}

// # of bundles = 2
// f04_update_0_write
//	f04_f04_update_0_write0
//	f04_f04_update_0_write1
//	f04_f04_update_0_write2
//	f04_f04_update_0_write3
//	f04_f04_update_0_write4
//	f04_f04_update_0_write5
//	f04_f04_update_0_write6
//	f04_f04_update_0_write7
//	f04_f04_update_0_write8
//	f04_f04_update_0_write9
//	f04_f04_update_0_write10
//	f04_f04_update_0_write11
//	f04_f04_update_0_write12
//	f04_f04_update_0_write13
//	f04_f04_update_0_write14
//	f04_f04_update_0_write15
//	f04_f04_update_0_write16
//	f04_f04_update_0_write17
//	f04_f04_update_0_write18
//	f04_f04_update_0_write19
//	f04_f04_update_0_write20
//	f04_f04_update_0_write21
//	f04_f04_update_0_write22
//	f04_f04_update_0_write23
//	f04_f04_update_0_write24
//	f04_f04_update_0_write25
//	f04_f04_update_0_write26
//	f04_f04_update_0_write27
//	f04_f04_update_0_write28
//	f04_f04_update_0_write29
//	f04_f04_update_0_write30
//	f04_f04_update_0_write31
inline void f04_f04_update_0_write_bundle_write(hw_uint<512>& f04_update_0_write, f04_cache& f04, int d0, int d1, int dynamic_address) {
	hw_uint<16> f04_f04_update_0_write0_res = f04_update_0_write.extract<0, 15>();
	f04_f04_update_0_write0_write(f04_f04_update_0_write0_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write1_res = f04_update_0_write.extract<16, 31>();
	f04_f04_update_0_write1_write(f04_f04_update_0_write1_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write2_res = f04_update_0_write.extract<32, 47>();
	f04_f04_update_0_write2_write(f04_f04_update_0_write2_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write3_res = f04_update_0_write.extract<48, 63>();
	f04_f04_update_0_write3_write(f04_f04_update_0_write3_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write4_res = f04_update_0_write.extract<64, 79>();
	f04_f04_update_0_write4_write(f04_f04_update_0_write4_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write5_res = f04_update_0_write.extract<80, 95>();
	f04_f04_update_0_write5_write(f04_f04_update_0_write5_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write6_res = f04_update_0_write.extract<96, 111>();
	f04_f04_update_0_write6_write(f04_f04_update_0_write6_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write7_res = f04_update_0_write.extract<112, 127>();
	f04_f04_update_0_write7_write(f04_f04_update_0_write7_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write8_res = f04_update_0_write.extract<128, 143>();
	f04_f04_update_0_write8_write(f04_f04_update_0_write8_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write9_res = f04_update_0_write.extract<144, 159>();
	f04_f04_update_0_write9_write(f04_f04_update_0_write9_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write10_res = f04_update_0_write.extract<160, 175>();
	f04_f04_update_0_write10_write(f04_f04_update_0_write10_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write11_res = f04_update_0_write.extract<176, 191>();
	f04_f04_update_0_write11_write(f04_f04_update_0_write11_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write12_res = f04_update_0_write.extract<192, 207>();
	f04_f04_update_0_write12_write(f04_f04_update_0_write12_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write13_res = f04_update_0_write.extract<208, 223>();
	f04_f04_update_0_write13_write(f04_f04_update_0_write13_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write14_res = f04_update_0_write.extract<224, 239>();
	f04_f04_update_0_write14_write(f04_f04_update_0_write14_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write15_res = f04_update_0_write.extract<240, 255>();
	f04_f04_update_0_write15_write(f04_f04_update_0_write15_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write16_res = f04_update_0_write.extract<256, 271>();
	f04_f04_update_0_write16_write(f04_f04_update_0_write16_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write17_res = f04_update_0_write.extract<272, 287>();
	f04_f04_update_0_write17_write(f04_f04_update_0_write17_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write18_res = f04_update_0_write.extract<288, 303>();
	f04_f04_update_0_write18_write(f04_f04_update_0_write18_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write19_res = f04_update_0_write.extract<304, 319>();
	f04_f04_update_0_write19_write(f04_f04_update_0_write19_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write20_res = f04_update_0_write.extract<320, 335>();
	f04_f04_update_0_write20_write(f04_f04_update_0_write20_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write21_res = f04_update_0_write.extract<336, 351>();
	f04_f04_update_0_write21_write(f04_f04_update_0_write21_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write22_res = f04_update_0_write.extract<352, 367>();
	f04_f04_update_0_write22_write(f04_f04_update_0_write22_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write23_res = f04_update_0_write.extract<368, 383>();
	f04_f04_update_0_write23_write(f04_f04_update_0_write23_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write24_res = f04_update_0_write.extract<384, 399>();
	f04_f04_update_0_write24_write(f04_f04_update_0_write24_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write25_res = f04_update_0_write.extract<400, 415>();
	f04_f04_update_0_write25_write(f04_f04_update_0_write25_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write26_res = f04_update_0_write.extract<416, 431>();
	f04_f04_update_0_write26_write(f04_f04_update_0_write26_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write27_res = f04_update_0_write.extract<432, 447>();
	f04_f04_update_0_write27_write(f04_f04_update_0_write27_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write28_res = f04_update_0_write.extract<448, 463>();
	f04_f04_update_0_write28_write(f04_f04_update_0_write28_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write29_res = f04_update_0_write.extract<464, 479>();
	f04_f04_update_0_write29_write(f04_f04_update_0_write29_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write30_res = f04_update_0_write.extract<480, 495>();
	f04_f04_update_0_write30_write(f04_f04_update_0_write30_res, f04, d0, d1, dynamic_address);
	hw_uint<16> f04_f04_update_0_write31_res = f04_update_0_write.extract<496, 511>();
	f04_f04_update_0_write31_write(f04_f04_update_0_write31_res, f04, d0, d1, dynamic_address);
}

// final_update_0_read
//	final_rd0
//	final_rd1
//	final_rd2
//	final_rd3
//	final_rd4
//	final_rd5
//	final_rd6
//	final_rd7
//	final_rd8
//	final_rd9
//	final_rd10
//	final_rd11
//	final_rd12
//	final_rd13
//	final_rd14
//	final_rd15
//	final_rd16
//	final_rd17
//	final_rd18
//	final_rd19
//	final_rd20
//	final_rd21
//	final_rd22
//	final_rd23
//	final_rd24
//	final_rd25
//	final_rd26
//	final_rd27
//	final_rd28
//	final_rd29
//	final_rd30
//	final_rd31
inline hw_uint<512> f04_final_update_0_read_bundle_read(f04_cache& f04, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // final_rd0
    // final_rd1
    // final_rd2
    // final_rd3
    // final_rd4
    // final_rd5
    // final_rd6
    // final_rd7
    // final_rd8
    // final_rd9
    // final_rd10
    // final_rd11
    // final_rd12
    // final_rd13
    // final_rd14
    // final_rd15
    // final_rd16
    // final_rd17
    // final_rd18
    // final_rd19
    // final_rd20
    // final_rd21
    // final_rd22
    // final_rd23
    // final_rd24
    // final_rd25
    // final_rd26
    // final_rd27
    // final_rd28
    // final_rd29
    // final_rd30
    // final_rd31

	hw_uint<512> result;
	hw_uint<16> final_rd0_res = final_rd0_select(f04, d0, d1, dynamic_address);
	set_at<0, 512>(result, final_rd0_res);
	hw_uint<16> final_rd1_res = final_rd1_select(f04, d0, d1, dynamic_address);
	set_at<16, 512>(result, final_rd1_res);
	hw_uint<16> final_rd2_res = final_rd2_select(f04, d0, d1, dynamic_address);
	set_at<32, 512>(result, final_rd2_res);
	hw_uint<16> final_rd3_res = final_rd3_select(f04, d0, d1, dynamic_address);
	set_at<48, 512>(result, final_rd3_res);
	hw_uint<16> final_rd4_res = final_rd4_select(f04, d0, d1, dynamic_address);
	set_at<64, 512>(result, final_rd4_res);
	hw_uint<16> final_rd5_res = final_rd5_select(f04, d0, d1, dynamic_address);
	set_at<80, 512>(result, final_rd5_res);
	hw_uint<16> final_rd6_res = final_rd6_select(f04, d0, d1, dynamic_address);
	set_at<96, 512>(result, final_rd6_res);
	hw_uint<16> final_rd7_res = final_rd7_select(f04, d0, d1, dynamic_address);
	set_at<112, 512>(result, final_rd7_res);
	hw_uint<16> final_rd8_res = final_rd8_select(f04, d0, d1, dynamic_address);
	set_at<128, 512>(result, final_rd8_res);
	hw_uint<16> final_rd9_res = final_rd9_select(f04, d0, d1, dynamic_address);
	set_at<144, 512>(result, final_rd9_res);
	hw_uint<16> final_rd10_res = final_rd10_select(f04, d0, d1, dynamic_address);
	set_at<160, 512>(result, final_rd10_res);
	hw_uint<16> final_rd11_res = final_rd11_select(f04, d0, d1, dynamic_address);
	set_at<176, 512>(result, final_rd11_res);
	hw_uint<16> final_rd12_res = final_rd12_select(f04, d0, d1, dynamic_address);
	set_at<192, 512>(result, final_rd12_res);
	hw_uint<16> final_rd13_res = final_rd13_select(f04, d0, d1, dynamic_address);
	set_at<208, 512>(result, final_rd13_res);
	hw_uint<16> final_rd14_res = final_rd14_select(f04, d0, d1, dynamic_address);
	set_at<224, 512>(result, final_rd14_res);
	hw_uint<16> final_rd15_res = final_rd15_select(f04, d0, d1, dynamic_address);
	set_at<240, 512>(result, final_rd15_res);
	hw_uint<16> final_rd16_res = final_rd16_select(f04, d0, d1, dynamic_address);
	set_at<256, 512>(result, final_rd16_res);
	hw_uint<16> final_rd17_res = final_rd17_select(f04, d0, d1, dynamic_address);
	set_at<272, 512>(result, final_rd17_res);
	hw_uint<16> final_rd18_res = final_rd18_select(f04, d0, d1, dynamic_address);
	set_at<288, 512>(result, final_rd18_res);
	hw_uint<16> final_rd19_res = final_rd19_select(f04, d0, d1, dynamic_address);
	set_at<304, 512>(result, final_rd19_res);
	hw_uint<16> final_rd20_res = final_rd20_select(f04, d0, d1, dynamic_address);
	set_at<320, 512>(result, final_rd20_res);
	hw_uint<16> final_rd21_res = final_rd21_select(f04, d0, d1, dynamic_address);
	set_at<336, 512>(result, final_rd21_res);
	hw_uint<16> final_rd22_res = final_rd22_select(f04, d0, d1, dynamic_address);
	set_at<352, 512>(result, final_rd22_res);
	hw_uint<16> final_rd23_res = final_rd23_select(f04, d0, d1, dynamic_address);
	set_at<368, 512>(result, final_rd23_res);
	hw_uint<16> final_rd24_res = final_rd24_select(f04, d0, d1, dynamic_address);
	set_at<384, 512>(result, final_rd24_res);
	hw_uint<16> final_rd25_res = final_rd25_select(f04, d0, d1, dynamic_address);
	set_at<400, 512>(result, final_rd25_res);
	hw_uint<16> final_rd26_res = final_rd26_select(f04, d0, d1, dynamic_address);
	set_at<416, 512>(result, final_rd26_res);
	hw_uint<16> final_rd27_res = final_rd27_select(f04, d0, d1, dynamic_address);
	set_at<432, 512>(result, final_rd27_res);
	hw_uint<16> final_rd28_res = final_rd28_select(f04, d0, d1, dynamic_address);
	set_at<448, 512>(result, final_rd28_res);
	hw_uint<16> final_rd29_res = final_rd29_select(f04, d0, d1, dynamic_address);
	set_at<464, 512>(result, final_rd29_res);
	hw_uint<16> final_rd30_res = final_rd30_select(f04, d0, d1, dynamic_address);
	set_at<480, 512>(result, final_rd30_res);
	hw_uint<16> final_rd31_res = final_rd31_select(f04, d0, d1, dynamic_address);
	set_at<496, 512>(result, final_rd31_res);
	return result;
}

struct f10_f10_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-96, 2016], [-4, 1082]}
	// Capacity: 138
	// # of read delays: 5
  // 0, 1, 68, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 67> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}

	inline hw_uint<16> peek_69() {
		return f6;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_137() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-95, 1985], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-86, 1994], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-85, 1995], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-84, 1996], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-83, 1997], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-82, 1998], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-81, 1999], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-80, 2000], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-79, 2001], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-78, 2002], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-77, 2003], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-94, 1986], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-76, 2004], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-75, 2005], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-74, 2006], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-73, 2007], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-72, 2008], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-71, 2009], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-70, 2010], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-69, 2011], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-68, 2012], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-67, 2013], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-93, 1987], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-66, 2014], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-97, 2015], [-3, 1083]}
	// Capacity: 138
	// # of read delays: 5
  // 0, 1, 69, 70, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 66> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_70() {
		return f6;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_137() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-92, 1988], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-91, 1989], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-90, 1990], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-89, 1991], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-88, 1992], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_f10_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-87, 1993], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f10_cache {
  // # of banks: 32
  f10_f10_update_0_write0_merged_banks_5_cache f10_f10_update_0_write0_merged_banks_5;
  f10_f10_update_0_write1_merged_banks_5_cache f10_f10_update_0_write1_merged_banks_5;
  f10_f10_update_0_write10_merged_banks_5_cache f10_f10_update_0_write10_merged_banks_5;
  f10_f10_update_0_write11_merged_banks_5_cache f10_f10_update_0_write11_merged_banks_5;
  f10_f10_update_0_write12_merged_banks_5_cache f10_f10_update_0_write12_merged_banks_5;
  f10_f10_update_0_write13_merged_banks_5_cache f10_f10_update_0_write13_merged_banks_5;
  f10_f10_update_0_write14_merged_banks_5_cache f10_f10_update_0_write14_merged_banks_5;
  f10_f10_update_0_write15_merged_banks_5_cache f10_f10_update_0_write15_merged_banks_5;
  f10_f10_update_0_write16_merged_banks_5_cache f10_f10_update_0_write16_merged_banks_5;
  f10_f10_update_0_write17_merged_banks_5_cache f10_f10_update_0_write17_merged_banks_5;
  f10_f10_update_0_write18_merged_banks_5_cache f10_f10_update_0_write18_merged_banks_5;
  f10_f10_update_0_write19_merged_banks_5_cache f10_f10_update_0_write19_merged_banks_5;
  f10_f10_update_0_write2_merged_banks_5_cache f10_f10_update_0_write2_merged_banks_5;
  f10_f10_update_0_write20_merged_banks_5_cache f10_f10_update_0_write20_merged_banks_5;
  f10_f10_update_0_write21_merged_banks_5_cache f10_f10_update_0_write21_merged_banks_5;
  f10_f10_update_0_write22_merged_banks_5_cache f10_f10_update_0_write22_merged_banks_5;
  f10_f10_update_0_write23_merged_banks_5_cache f10_f10_update_0_write23_merged_banks_5;
  f10_f10_update_0_write24_merged_banks_5_cache f10_f10_update_0_write24_merged_banks_5;
  f10_f10_update_0_write25_merged_banks_5_cache f10_f10_update_0_write25_merged_banks_5;
  f10_f10_update_0_write26_merged_banks_5_cache f10_f10_update_0_write26_merged_banks_5;
  f10_f10_update_0_write27_merged_banks_5_cache f10_f10_update_0_write27_merged_banks_5;
  f10_f10_update_0_write28_merged_banks_5_cache f10_f10_update_0_write28_merged_banks_5;
  f10_f10_update_0_write29_merged_banks_5_cache f10_f10_update_0_write29_merged_banks_5;
  f10_f10_update_0_write3_merged_banks_5_cache f10_f10_update_0_write3_merged_banks_5;
  f10_f10_update_0_write30_merged_banks_5_cache f10_f10_update_0_write30_merged_banks_5;
  f10_f10_update_0_write31_merged_banks_5_cache f10_f10_update_0_write31_merged_banks_5;
  f10_f10_update_0_write4_merged_banks_5_cache f10_f10_update_0_write4_merged_banks_5;
  f10_f10_update_0_write5_merged_banks_5_cache f10_f10_update_0_write5_merged_banks_5;
  f10_f10_update_0_write6_merged_banks_5_cache f10_f10_update_0_write6_merged_banks_5;
  f10_f10_update_0_write7_merged_banks_5_cache f10_f10_update_0_write7_merged_banks_5;
  f10_f10_update_0_write8_merged_banks_5_cache f10_f10_update_0_write8_merged_banks_5;
  f10_f10_update_0_write9_merged_banks_5_cache f10_f10_update_0_write9_merged_banks_5;
};



inline void f10_f10_update_0_write0_write(hw_uint<16>& f10_f10_update_0_write0, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write0_merged_banks_5.push(f10_f10_update_0_write0);
}

inline void f10_f10_update_0_write1_write(hw_uint<16>& f10_f10_update_0_write1, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write1_merged_banks_5.push(f10_f10_update_0_write1);
}

inline void f10_f10_update_0_write10_write(hw_uint<16>& f10_f10_update_0_write10, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write10_merged_banks_5.push(f10_f10_update_0_write10);
}

inline void f10_f10_update_0_write11_write(hw_uint<16>& f10_f10_update_0_write11, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write11_merged_banks_5.push(f10_f10_update_0_write11);
}

inline void f10_f10_update_0_write12_write(hw_uint<16>& f10_f10_update_0_write12, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write12_merged_banks_5.push(f10_f10_update_0_write12);
}

inline void f10_f10_update_0_write13_write(hw_uint<16>& f10_f10_update_0_write13, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write13_merged_banks_5.push(f10_f10_update_0_write13);
}

inline void f10_f10_update_0_write14_write(hw_uint<16>& f10_f10_update_0_write14, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write14_merged_banks_5.push(f10_f10_update_0_write14);
}

inline void f10_f10_update_0_write15_write(hw_uint<16>& f10_f10_update_0_write15, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write15_merged_banks_5.push(f10_f10_update_0_write15);
}

inline void f10_f10_update_0_write16_write(hw_uint<16>& f10_f10_update_0_write16, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write16_merged_banks_5.push(f10_f10_update_0_write16);
}

inline void f10_f10_update_0_write17_write(hw_uint<16>& f10_f10_update_0_write17, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write17_merged_banks_5.push(f10_f10_update_0_write17);
}

inline void f10_f10_update_0_write18_write(hw_uint<16>& f10_f10_update_0_write18, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write18_merged_banks_5.push(f10_f10_update_0_write18);
}

inline void f10_f10_update_0_write19_write(hw_uint<16>& f10_f10_update_0_write19, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write19_merged_banks_5.push(f10_f10_update_0_write19);
}

inline void f10_f10_update_0_write2_write(hw_uint<16>& f10_f10_update_0_write2, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write2_merged_banks_5.push(f10_f10_update_0_write2);
}

inline void f10_f10_update_0_write20_write(hw_uint<16>& f10_f10_update_0_write20, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write20_merged_banks_5.push(f10_f10_update_0_write20);
}

inline void f10_f10_update_0_write21_write(hw_uint<16>& f10_f10_update_0_write21, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write21_merged_banks_5.push(f10_f10_update_0_write21);
}

inline void f10_f10_update_0_write22_write(hw_uint<16>& f10_f10_update_0_write22, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write22_merged_banks_5.push(f10_f10_update_0_write22);
}

inline void f10_f10_update_0_write23_write(hw_uint<16>& f10_f10_update_0_write23, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write23_merged_banks_5.push(f10_f10_update_0_write23);
}

inline void f10_f10_update_0_write24_write(hw_uint<16>& f10_f10_update_0_write24, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write24_merged_banks_5.push(f10_f10_update_0_write24);
}

inline void f10_f10_update_0_write25_write(hw_uint<16>& f10_f10_update_0_write25, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write25_merged_banks_5.push(f10_f10_update_0_write25);
}

inline void f10_f10_update_0_write26_write(hw_uint<16>& f10_f10_update_0_write26, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write26_merged_banks_5.push(f10_f10_update_0_write26);
}

inline void f10_f10_update_0_write27_write(hw_uint<16>& f10_f10_update_0_write27, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write27_merged_banks_5.push(f10_f10_update_0_write27);
}

inline void f10_f10_update_0_write28_write(hw_uint<16>& f10_f10_update_0_write28, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write28_merged_banks_5.push(f10_f10_update_0_write28);
}

inline void f10_f10_update_0_write29_write(hw_uint<16>& f10_f10_update_0_write29, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write29_merged_banks_5.push(f10_f10_update_0_write29);
}

inline void f10_f10_update_0_write3_write(hw_uint<16>& f10_f10_update_0_write3, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write3_merged_banks_5.push(f10_f10_update_0_write3);
}

inline void f10_f10_update_0_write30_write(hw_uint<16>& f10_f10_update_0_write30, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write30_merged_banks_5.push(f10_f10_update_0_write30);
}

inline void f10_f10_update_0_write31_write(hw_uint<16>& f10_f10_update_0_write31, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write31_merged_banks_5.push(f10_f10_update_0_write31);
}

inline void f10_f10_update_0_write4_write(hw_uint<16>& f10_f10_update_0_write4, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write4_merged_banks_5.push(f10_f10_update_0_write4);
}

inline void f10_f10_update_0_write5_write(hw_uint<16>& f10_f10_update_0_write5, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write5_merged_banks_5.push(f10_f10_update_0_write5);
}

inline void f10_f10_update_0_write6_write(hw_uint<16>& f10_f10_update_0_write6, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write6_merged_banks_5.push(f10_f10_update_0_write6);
}

inline void f10_f10_update_0_write7_write(hw_uint<16>& f10_f10_update_0_write7, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write7_merged_banks_5.push(f10_f10_update_0_write7);
}

inline void f10_f10_update_0_write8_write(hw_uint<16>& f10_f10_update_0_write8, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write8_merged_banks_5.push(f10_f10_update_0_write8);
}

inline void f10_f10_update_0_write9_write(hw_uint<16>& f10_f10_update_0_write9, f10_cache& f10, int d0, int d1, int dynamic_address) {
  f10.f10_f10_update_0_write9_merged_banks_5.push(f10_f10_update_0_write9);
}

inline hw_uint<16> f11_rd0_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd0 read pattern: { f11_update_0[d0, d1] -> f10[-1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write31 = f10.f10_f10_update_0_write31_merged_banks_5.peek_70();
  return value_f10_f10_update_0_write31;
  return 0;
}

inline hw_uint<16> f11_rd1_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd1 read pattern: { f11_update_0[d0, d1] -> f10[32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd10_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd10 read pattern: { f11_update_0[d0, d1] -> f10[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd100_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd100 read pattern: { f11_update_0[d0, d1] -> f10[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write19 = f10.f10_f10_update_0_write19_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write19;
  return 0;
}

inline hw_uint<16> f11_rd101_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd101 read pattern: { f11_update_0[d0, d1] -> f10[20 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write20 = f10.f10_f10_update_0_write20_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write20;
  return 0;
}

inline hw_uint<16> f11_rd102_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd102 read pattern: { f11_update_0[d0, d1] -> f10[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write20 = f10.f10_f10_update_0_write20_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write20;
  return 0;
}

inline hw_uint<16> f11_rd103_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd103 read pattern: { f11_update_0[d0, d1] -> f10[20 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write20 = f10.f10_f10_update_0_write20_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write20;
  return 0;
}

inline hw_uint<16> f11_rd104_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd104 read pattern: { f11_update_0[d0, d1] -> f10[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write21 = f10.f10_f10_update_0_write21_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write21;
  return 0;
}

inline hw_uint<16> f11_rd105_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd105 read pattern: { f11_update_0[d0, d1] -> f10[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write20 = f10.f10_f10_update_0_write20_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write20;
  return 0;
}

inline hw_uint<16> f11_rd106_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd106 read pattern: { f11_update_0[d0, d1] -> f10[21 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write21 = f10.f10_f10_update_0_write21_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write21;
  return 0;
}

inline hw_uint<16> f11_rd107_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd107 read pattern: { f11_update_0[d0, d1] -> f10[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write21 = f10.f10_f10_update_0_write21_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write21;
  return 0;
}

inline hw_uint<16> f11_rd108_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd108 read pattern: { f11_update_0[d0, d1] -> f10[21 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write21 = f10.f10_f10_update_0_write21_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write21;
  return 0;
}

inline hw_uint<16> f11_rd109_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd109 read pattern: { f11_update_0[d0, d1] -> f10[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write22 = f10.f10_f10_update_0_write22_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write22;
  return 0;
}

inline hw_uint<16> f11_rd11_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd11 read pattern: { f11_update_0[d0, d1] -> f10[2 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd110_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd110 read pattern: { f11_update_0[d0, d1] -> f10[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write21 = f10.f10_f10_update_0_write21_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write21;
  return 0;
}

inline hw_uint<16> f11_rd111_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd111 read pattern: { f11_update_0[d0, d1] -> f10[22 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write22 = f10.f10_f10_update_0_write22_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write22;
  return 0;
}

inline hw_uint<16> f11_rd112_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd112 read pattern: { f11_update_0[d0, d1] -> f10[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write22 = f10.f10_f10_update_0_write22_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write22;
  return 0;
}

inline hw_uint<16> f11_rd113_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd113 read pattern: { f11_update_0[d0, d1] -> f10[22 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write22 = f10.f10_f10_update_0_write22_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write22;
  return 0;
}

inline hw_uint<16> f11_rd114_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd114 read pattern: { f11_update_0[d0, d1] -> f10[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write23 = f10.f10_f10_update_0_write23_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write23;
  return 0;
}

inline hw_uint<16> f11_rd115_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd115 read pattern: { f11_update_0[d0, d1] -> f10[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write22 = f10.f10_f10_update_0_write22_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write22;
  return 0;
}

inline hw_uint<16> f11_rd116_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd116 read pattern: { f11_update_0[d0, d1] -> f10[23 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write23 = f10.f10_f10_update_0_write23_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write23;
  return 0;
}

inline hw_uint<16> f11_rd117_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd117 read pattern: { f11_update_0[d0, d1] -> f10[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write23 = f10.f10_f10_update_0_write23_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write23;
  return 0;
}

inline hw_uint<16> f11_rd118_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd118 read pattern: { f11_update_0[d0, d1] -> f10[23 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write23 = f10.f10_f10_update_0_write23_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write23;
  return 0;
}

inline hw_uint<16> f11_rd119_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd119 read pattern: { f11_update_0[d0, d1] -> f10[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write24 = f10.f10_f10_update_0_write24_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write24;
  return 0;
}

inline hw_uint<16> f11_rd12_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd12 read pattern: { f11_update_0[d0, d1] -> f10[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd120_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd120 read pattern: { f11_update_0[d0, d1] -> f10[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write23 = f10.f10_f10_update_0_write23_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write23;
  return 0;
}

inline hw_uint<16> f11_rd121_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd121 read pattern: { f11_update_0[d0, d1] -> f10[24 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write24 = f10.f10_f10_update_0_write24_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write24;
  return 0;
}

inline hw_uint<16> f11_rd122_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd122 read pattern: { f11_update_0[d0, d1] -> f10[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write24 = f10.f10_f10_update_0_write24_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write24;
  return 0;
}

inline hw_uint<16> f11_rd123_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd123 read pattern: { f11_update_0[d0, d1] -> f10[24 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write24 = f10.f10_f10_update_0_write24_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write24;
  return 0;
}

inline hw_uint<16> f11_rd124_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd124 read pattern: { f11_update_0[d0, d1] -> f10[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write25 = f10.f10_f10_update_0_write25_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write25;
  return 0;
}

inline hw_uint<16> f11_rd125_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd125 read pattern: { f11_update_0[d0, d1] -> f10[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write24 = f10.f10_f10_update_0_write24_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write24;
  return 0;
}

inline hw_uint<16> f11_rd126_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd126 read pattern: { f11_update_0[d0, d1] -> f10[25 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write25 = f10.f10_f10_update_0_write25_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write25;
  return 0;
}

inline hw_uint<16> f11_rd127_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd127 read pattern: { f11_update_0[d0, d1] -> f10[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write25 = f10.f10_f10_update_0_write25_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write25;
  return 0;
}

inline hw_uint<16> f11_rd128_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd128 read pattern: { f11_update_0[d0, d1] -> f10[25 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write25 = f10.f10_f10_update_0_write25_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write25;
  return 0;
}

inline hw_uint<16> f11_rd129_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd129 read pattern: { f11_update_0[d0, d1] -> f10[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write26 = f10.f10_f10_update_0_write26_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write26;
  return 0;
}

inline hw_uint<16> f11_rd13_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd13 read pattern: { f11_update_0[d0, d1] -> f10[2 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd130_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd130 read pattern: { f11_update_0[d0, d1] -> f10[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write25 = f10.f10_f10_update_0_write25_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write25;
  return 0;
}

inline hw_uint<16> f11_rd131_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd131 read pattern: { f11_update_0[d0, d1] -> f10[26 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write26 = f10.f10_f10_update_0_write26_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write26;
  return 0;
}

inline hw_uint<16> f11_rd132_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd132 read pattern: { f11_update_0[d0, d1] -> f10[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write26 = f10.f10_f10_update_0_write26_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write26;
  return 0;
}

inline hw_uint<16> f11_rd133_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd133 read pattern: { f11_update_0[d0, d1] -> f10[26 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write26 = f10.f10_f10_update_0_write26_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write26;
  return 0;
}

inline hw_uint<16> f11_rd134_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd134 read pattern: { f11_update_0[d0, d1] -> f10[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write27 = f10.f10_f10_update_0_write27_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write27;
  return 0;
}

inline hw_uint<16> f11_rd135_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd135 read pattern: { f11_update_0[d0, d1] -> f10[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write26 = f10.f10_f10_update_0_write26_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write26;
  return 0;
}

inline hw_uint<16> f11_rd136_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd136 read pattern: { f11_update_0[d0, d1] -> f10[27 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write27 = f10.f10_f10_update_0_write27_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write27;
  return 0;
}

inline hw_uint<16> f11_rd137_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd137 read pattern: { f11_update_0[d0, d1] -> f10[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write27 = f10.f10_f10_update_0_write27_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write27;
  return 0;
}

inline hw_uint<16> f11_rd138_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd138 read pattern: { f11_update_0[d0, d1] -> f10[27 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write27 = f10.f10_f10_update_0_write27_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write27;
  return 0;
}

inline hw_uint<16> f11_rd139_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd139 read pattern: { f11_update_0[d0, d1] -> f10[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write28 = f10.f10_f10_update_0_write28_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write28;
  return 0;
}

inline hw_uint<16> f11_rd14_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd14 read pattern: { f11_update_0[d0, d1] -> f10[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd140_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd140 read pattern: { f11_update_0[d0, d1] -> f10[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write27 = f10.f10_f10_update_0_write27_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write27;
  return 0;
}

inline hw_uint<16> f11_rd141_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd141 read pattern: { f11_update_0[d0, d1] -> f10[28 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write28 = f10.f10_f10_update_0_write28_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write28;
  return 0;
}

inline hw_uint<16> f11_rd142_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd142 read pattern: { f11_update_0[d0, d1] -> f10[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write28 = f10.f10_f10_update_0_write28_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write28;
  return 0;
}

inline hw_uint<16> f11_rd143_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd143 read pattern: { f11_update_0[d0, d1] -> f10[28 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write28 = f10.f10_f10_update_0_write28_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write28;
  return 0;
}

inline hw_uint<16> f11_rd144_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd144 read pattern: { f11_update_0[d0, d1] -> f10[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write29 = f10.f10_f10_update_0_write29_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write29;
  return 0;
}

inline hw_uint<16> f11_rd145_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd145 read pattern: { f11_update_0[d0, d1] -> f10[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write28 = f10.f10_f10_update_0_write28_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write28;
  return 0;
}

inline hw_uint<16> f11_rd146_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd146 read pattern: { f11_update_0[d0, d1] -> f10[29 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write29 = f10.f10_f10_update_0_write29_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write29;
  return 0;
}

inline hw_uint<16> f11_rd147_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd147 read pattern: { f11_update_0[d0, d1] -> f10[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write29 = f10.f10_f10_update_0_write29_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write29;
  return 0;
}

inline hw_uint<16> f11_rd148_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd148 read pattern: { f11_update_0[d0, d1] -> f10[29 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write29 = f10.f10_f10_update_0_write29_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write29;
  return 0;
}

inline hw_uint<16> f11_rd149_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd149 read pattern: { f11_update_0[d0, d1] -> f10[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write30 = f10.f10_f10_update_0_write30_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write30;
  return 0;
}

inline hw_uint<16> f11_rd15_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd15 read pattern: { f11_update_0[d0, d1] -> f10[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd150_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd150 read pattern: { f11_update_0[d0, d1] -> f10[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write29 = f10.f10_f10_update_0_write29_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write29;
  return 0;
}

inline hw_uint<16> f11_rd151_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd151 read pattern: { f11_update_0[d0, d1] -> f10[30 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write30 = f10.f10_f10_update_0_write30_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write30;
  return 0;
}

inline hw_uint<16> f11_rd152_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd152 read pattern: { f11_update_0[d0, d1] -> f10[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write30 = f10.f10_f10_update_0_write30_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write30;
  return 0;
}

inline hw_uint<16> f11_rd153_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd153 read pattern: { f11_update_0[d0, d1] -> f10[30 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write30 = f10.f10_f10_update_0_write30_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write30;
  return 0;
}

inline hw_uint<16> f11_rd154_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd154 read pattern: { f11_update_0[d0, d1] -> f10[31 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write31 = f10.f10_f10_update_0_write31_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write31;
  return 0;
}

inline hw_uint<16> f11_rd155_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd155 read pattern: { f11_update_0[d0, d1] -> f10[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write30 = f10.f10_f10_update_0_write30_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write30;
  return 0;
}

inline hw_uint<16> f11_rd156_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd156 read pattern: { f11_update_0[d0, d1] -> f10[31 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write31 = f10.f10_f10_update_0_write31_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write31;
  return 0;
}

inline hw_uint<16> f11_rd157_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd157 read pattern: { f11_update_0[d0, d1] -> f10[31 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write31 = f10.f10_f10_update_0_write31_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write31;
  return 0;
}

inline hw_uint<16> f11_rd158_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd158 read pattern: { f11_update_0[d0, d1] -> f10[31 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write31 = f10.f10_f10_update_0_write31_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write31;
  return 0;
}

inline hw_uint<16> f11_rd159_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd159 read pattern: { f11_update_0[d0, d1] -> f10[32 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_68();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd16_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd16 read pattern: { f11_update_0[d0, d1] -> f10[3 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd17_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd17 read pattern: { f11_update_0[d0, d1] -> f10[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd18_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd18 read pattern: { f11_update_0[d0, d1] -> f10[3 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd19_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd19 read pattern: { f11_update_0[d0, d1] -> f10[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd2_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd2 read pattern: { f11_update_0[d0, d1] -> f10[32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd20_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd20 read pattern: { f11_update_0[d0, d1] -> f10[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write3 = f10.f10_f10_update_0_write3_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write3;
  return 0;
}

inline hw_uint<16> f11_rd21_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd21 read pattern: { f11_update_0[d0, d1] -> f10[4 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd22_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd22 read pattern: { f11_update_0[d0, d1] -> f10[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd23_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd23 read pattern: { f11_update_0[d0, d1] -> f10[4 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd24_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd24 read pattern: { f11_update_0[d0, d1] -> f10[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd25_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd25 read pattern: { f11_update_0[d0, d1] -> f10[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write4 = f10.f10_f10_update_0_write4_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write4;
  return 0;
}

inline hw_uint<16> f11_rd26_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd26 read pattern: { f11_update_0[d0, d1] -> f10[5 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd27_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd27 read pattern: { f11_update_0[d0, d1] -> f10[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd28_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd28 read pattern: { f11_update_0[d0, d1] -> f10[5 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd29_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd29 read pattern: { f11_update_0[d0, d1] -> f10[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd3_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd3 read pattern: { f11_update_0[d0, d1] -> f10[32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd30_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd30 read pattern: { f11_update_0[d0, d1] -> f10[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write5 = f10.f10_f10_update_0_write5_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write5;
  return 0;
}

inline hw_uint<16> f11_rd31_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd31 read pattern: { f11_update_0[d0, d1] -> f10[6 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd32_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd32 read pattern: { f11_update_0[d0, d1] -> f10[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd33_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd33 read pattern: { f11_update_0[d0, d1] -> f10[6 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd34_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd34 read pattern: { f11_update_0[d0, d1] -> f10[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd35_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd35 read pattern: { f11_update_0[d0, d1] -> f10[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write6 = f10.f10_f10_update_0_write6_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write6;
  return 0;
}

inline hw_uint<16> f11_rd36_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd36 read pattern: { f11_update_0[d0, d1] -> f10[7 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd37_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd37 read pattern: { f11_update_0[d0, d1] -> f10[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd38_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd38 read pattern: { f11_update_0[d0, d1] -> f10[7 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd39_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd39 read pattern: { f11_update_0[d0, d1] -> f10[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd4_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd4 read pattern: { f11_update_0[d0, d1] -> f10[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd40_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd40 read pattern: { f11_update_0[d0, d1] -> f10[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write7 = f10.f10_f10_update_0_write7_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write7;
  return 0;
}

inline hw_uint<16> f11_rd41_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd41 read pattern: { f11_update_0[d0, d1] -> f10[8 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd42_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd42 read pattern: { f11_update_0[d0, d1] -> f10[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd43_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd43 read pattern: { f11_update_0[d0, d1] -> f10[8 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd44_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd44 read pattern: { f11_update_0[d0, d1] -> f10[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd45_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd45 read pattern: { f11_update_0[d0, d1] -> f10[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write8 = f10.f10_f10_update_0_write8_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write8;
  return 0;
}

inline hw_uint<16> f11_rd46_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd46 read pattern: { f11_update_0[d0, d1] -> f10[9 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd47_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd47 read pattern: { f11_update_0[d0, d1] -> f10[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd48_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd48 read pattern: { f11_update_0[d0, d1] -> f10[9 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd49_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd49 read pattern: { f11_update_0[d0, d1] -> f10[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd5_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd5 read pattern: { f11_update_0[d0, d1] -> f10[32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write0 = f10.f10_f10_update_0_write0_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write0;
  return 0;
}

inline hw_uint<16> f11_rd50_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd50 read pattern: { f11_update_0[d0, d1] -> f10[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write9 = f10.f10_f10_update_0_write9_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write9;
  return 0;
}

inline hw_uint<16> f11_rd51_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd51 read pattern: { f11_update_0[d0, d1] -> f10[10 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd52_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd52 read pattern: { f11_update_0[d0, d1] -> f10[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd53_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd53 read pattern: { f11_update_0[d0, d1] -> f10[10 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd54_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd54 read pattern: { f11_update_0[d0, d1] -> f10[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd55_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd55 read pattern: { f11_update_0[d0, d1] -> f10[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write10 = f10.f10_f10_update_0_write10_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write10;
  return 0;
}

inline hw_uint<16> f11_rd56_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd56 read pattern: { f11_update_0[d0, d1] -> f10[11 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd57_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd57 read pattern: { f11_update_0[d0, d1] -> f10[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd58_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd58 read pattern: { f11_update_0[d0, d1] -> f10[11 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd59_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd59 read pattern: { f11_update_0[d0, d1] -> f10[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd6_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd6 read pattern: { f11_update_0[d0, d1] -> f10[1 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd60_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd60 read pattern: { f11_update_0[d0, d1] -> f10[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write11 = f10.f10_f10_update_0_write11_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write11;
  return 0;
}

inline hw_uint<16> f11_rd61_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd61 read pattern: { f11_update_0[d0, d1] -> f10[12 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd62_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd62 read pattern: { f11_update_0[d0, d1] -> f10[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd63_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd63 read pattern: { f11_update_0[d0, d1] -> f10[12 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd64_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd64 read pattern: { f11_update_0[d0, d1] -> f10[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd65_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd65 read pattern: { f11_update_0[d0, d1] -> f10[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write12 = f10.f10_f10_update_0_write12_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write12;
  return 0;
}

inline hw_uint<16> f11_rd66_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd66 read pattern: { f11_update_0[d0, d1] -> f10[13 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd67_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd67 read pattern: { f11_update_0[d0, d1] -> f10[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd68_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd68 read pattern: { f11_update_0[d0, d1] -> f10[13 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd69_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd69 read pattern: { f11_update_0[d0, d1] -> f10[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd7_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd7 read pattern: { f11_update_0[d0, d1] -> f10[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd70_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd70 read pattern: { f11_update_0[d0, d1] -> f10[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write13 = f10.f10_f10_update_0_write13_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write13;
  return 0;
}

inline hw_uint<16> f11_rd71_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd71 read pattern: { f11_update_0[d0, d1] -> f10[14 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd72_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd72 read pattern: { f11_update_0[d0, d1] -> f10[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd73_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd73 read pattern: { f11_update_0[d0, d1] -> f10[14 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd74_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd74 read pattern: { f11_update_0[d0, d1] -> f10[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd75_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd75 read pattern: { f11_update_0[d0, d1] -> f10[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write14 = f10.f10_f10_update_0_write14_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write14;
  return 0;
}

inline hw_uint<16> f11_rd76_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd76 read pattern: { f11_update_0[d0, d1] -> f10[15 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd77_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd77 read pattern: { f11_update_0[d0, d1] -> f10[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd78_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd78 read pattern: { f11_update_0[d0, d1] -> f10[15 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd79_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd79 read pattern: { f11_update_0[d0, d1] -> f10[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write16 = f10.f10_f10_update_0_write16_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write16;
  return 0;
}

inline hw_uint<16> f11_rd8_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd8 read pattern: { f11_update_0[d0, d1] -> f10[1 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write1 = f10.f10_f10_update_0_write1_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write1;
  return 0;
}

inline hw_uint<16> f11_rd80_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd80 read pattern: { f11_update_0[d0, d1] -> f10[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write15 = f10.f10_f10_update_0_write15_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write15;
  return 0;
}

inline hw_uint<16> f11_rd81_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd81 read pattern: { f11_update_0[d0, d1] -> f10[16 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write16 = f10.f10_f10_update_0_write16_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write16;
  return 0;
}

inline hw_uint<16> f11_rd82_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd82 read pattern: { f11_update_0[d0, d1] -> f10[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write16 = f10.f10_f10_update_0_write16_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write16;
  return 0;
}

inline hw_uint<16> f11_rd83_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd83 read pattern: { f11_update_0[d0, d1] -> f10[16 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write16 = f10.f10_f10_update_0_write16_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write16;
  return 0;
}

inline hw_uint<16> f11_rd84_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd84 read pattern: { f11_update_0[d0, d1] -> f10[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write17 = f10.f10_f10_update_0_write17_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write17;
  return 0;
}

inline hw_uint<16> f11_rd85_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd85 read pattern: { f11_update_0[d0, d1] -> f10[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write16 = f10.f10_f10_update_0_write16_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write16;
  return 0;
}

inline hw_uint<16> f11_rd86_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd86 read pattern: { f11_update_0[d0, d1] -> f10[17 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write17 = f10.f10_f10_update_0_write17_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write17;
  return 0;
}

inline hw_uint<16> f11_rd87_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd87 read pattern: { f11_update_0[d0, d1] -> f10[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write17 = f10.f10_f10_update_0_write17_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write17;
  return 0;
}

inline hw_uint<16> f11_rd88_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd88 read pattern: { f11_update_0[d0, d1] -> f10[17 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write17 = f10.f10_f10_update_0_write17_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write17;
  return 0;
}

inline hw_uint<16> f11_rd89_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd89 read pattern: { f11_update_0[d0, d1] -> f10[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write18 = f10.f10_f10_update_0_write18_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write18;
  return 0;
}

inline hw_uint<16> f11_rd9_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd9 read pattern: { f11_update_0[d0, d1] -> f10[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write2 = f10.f10_f10_update_0_write2_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write2;
  return 0;
}

inline hw_uint<16> f11_rd90_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd90 read pattern: { f11_update_0[d0, d1] -> f10[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write17 = f10.f10_f10_update_0_write17_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write17;
  return 0;
}

inline hw_uint<16> f11_rd91_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd91 read pattern: { f11_update_0[d0, d1] -> f10[18 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write18 = f10.f10_f10_update_0_write18_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write18;
  return 0;
}

inline hw_uint<16> f11_rd92_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd92 read pattern: { f11_update_0[d0, d1] -> f10[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write18 = f10.f10_f10_update_0_write18_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write18;
  return 0;
}

inline hw_uint<16> f11_rd93_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd93 read pattern: { f11_update_0[d0, d1] -> f10[18 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write18 = f10.f10_f10_update_0_write18_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write18;
  return 0;
}

inline hw_uint<16> f11_rd94_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd94 read pattern: { f11_update_0[d0, d1] -> f10[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write19 = f10.f10_f10_update_0_write19_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write19;
  return 0;
}

inline hw_uint<16> f11_rd95_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd95 read pattern: { f11_update_0[d0, d1] -> f10[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write18 = f10.f10_f10_update_0_write18_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write18;
  return 0;
}

inline hw_uint<16> f11_rd96_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd96 read pattern: { f11_update_0[d0, d1] -> f10[19 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write19 = f10.f10_f10_update_0_write19_merged_banks_5.peek_137();
  return value_f10_f10_update_0_write19;
  return 0;
}

inline hw_uint<16> f11_rd97_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd97 read pattern: { f11_update_0[d0, d1] -> f10[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write19 = f10.f10_f10_update_0_write19_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write19;
  return 0;
}

inline hw_uint<16> f11_rd98_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd98 read pattern: { f11_update_0[d0, d1] -> f10[19 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write19 = f10.f10_f10_update_0_write19_merged_banks_5.peek_1();
  return value_f10_f10_update_0_write19;
  return 0;
}

inline hw_uint<16> f11_rd99_select(f10_cache& f10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f11_rd99 read pattern: { f11_update_0[d0, d1] -> f10[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f10_f10_update_0_write20 = f10.f10_f10_update_0_write20_merged_banks_5.peek_69();
  return value_f10_f10_update_0_write20;
  return 0;
}

// # of bundles = 2
// f10_update_0_write
//	f10_f10_update_0_write0
//	f10_f10_update_0_write1
//	f10_f10_update_0_write2
//	f10_f10_update_0_write3
//	f10_f10_update_0_write4
//	f10_f10_update_0_write5
//	f10_f10_update_0_write6
//	f10_f10_update_0_write7
//	f10_f10_update_0_write8
//	f10_f10_update_0_write9
//	f10_f10_update_0_write10
//	f10_f10_update_0_write11
//	f10_f10_update_0_write12
//	f10_f10_update_0_write13
//	f10_f10_update_0_write14
//	f10_f10_update_0_write15
//	f10_f10_update_0_write16
//	f10_f10_update_0_write17
//	f10_f10_update_0_write18
//	f10_f10_update_0_write19
//	f10_f10_update_0_write20
//	f10_f10_update_0_write21
//	f10_f10_update_0_write22
//	f10_f10_update_0_write23
//	f10_f10_update_0_write24
//	f10_f10_update_0_write25
//	f10_f10_update_0_write26
//	f10_f10_update_0_write27
//	f10_f10_update_0_write28
//	f10_f10_update_0_write29
//	f10_f10_update_0_write30
//	f10_f10_update_0_write31
inline void f10_f10_update_0_write_bundle_write(hw_uint<512>& f10_update_0_write, f10_cache& f10, int d0, int d1, int dynamic_address) {
	hw_uint<16> f10_f10_update_0_write0_res = f10_update_0_write.extract<0, 15>();
	f10_f10_update_0_write0_write(f10_f10_update_0_write0_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write1_res = f10_update_0_write.extract<16, 31>();
	f10_f10_update_0_write1_write(f10_f10_update_0_write1_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write2_res = f10_update_0_write.extract<32, 47>();
	f10_f10_update_0_write2_write(f10_f10_update_0_write2_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write3_res = f10_update_0_write.extract<48, 63>();
	f10_f10_update_0_write3_write(f10_f10_update_0_write3_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write4_res = f10_update_0_write.extract<64, 79>();
	f10_f10_update_0_write4_write(f10_f10_update_0_write4_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write5_res = f10_update_0_write.extract<80, 95>();
	f10_f10_update_0_write5_write(f10_f10_update_0_write5_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write6_res = f10_update_0_write.extract<96, 111>();
	f10_f10_update_0_write6_write(f10_f10_update_0_write6_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write7_res = f10_update_0_write.extract<112, 127>();
	f10_f10_update_0_write7_write(f10_f10_update_0_write7_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write8_res = f10_update_0_write.extract<128, 143>();
	f10_f10_update_0_write8_write(f10_f10_update_0_write8_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write9_res = f10_update_0_write.extract<144, 159>();
	f10_f10_update_0_write9_write(f10_f10_update_0_write9_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write10_res = f10_update_0_write.extract<160, 175>();
	f10_f10_update_0_write10_write(f10_f10_update_0_write10_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write11_res = f10_update_0_write.extract<176, 191>();
	f10_f10_update_0_write11_write(f10_f10_update_0_write11_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write12_res = f10_update_0_write.extract<192, 207>();
	f10_f10_update_0_write12_write(f10_f10_update_0_write12_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write13_res = f10_update_0_write.extract<208, 223>();
	f10_f10_update_0_write13_write(f10_f10_update_0_write13_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write14_res = f10_update_0_write.extract<224, 239>();
	f10_f10_update_0_write14_write(f10_f10_update_0_write14_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write15_res = f10_update_0_write.extract<240, 255>();
	f10_f10_update_0_write15_write(f10_f10_update_0_write15_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write16_res = f10_update_0_write.extract<256, 271>();
	f10_f10_update_0_write16_write(f10_f10_update_0_write16_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write17_res = f10_update_0_write.extract<272, 287>();
	f10_f10_update_0_write17_write(f10_f10_update_0_write17_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write18_res = f10_update_0_write.extract<288, 303>();
	f10_f10_update_0_write18_write(f10_f10_update_0_write18_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write19_res = f10_update_0_write.extract<304, 319>();
	f10_f10_update_0_write19_write(f10_f10_update_0_write19_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write20_res = f10_update_0_write.extract<320, 335>();
	f10_f10_update_0_write20_write(f10_f10_update_0_write20_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write21_res = f10_update_0_write.extract<336, 351>();
	f10_f10_update_0_write21_write(f10_f10_update_0_write21_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write22_res = f10_update_0_write.extract<352, 367>();
	f10_f10_update_0_write22_write(f10_f10_update_0_write22_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write23_res = f10_update_0_write.extract<368, 383>();
	f10_f10_update_0_write23_write(f10_f10_update_0_write23_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write24_res = f10_update_0_write.extract<384, 399>();
	f10_f10_update_0_write24_write(f10_f10_update_0_write24_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write25_res = f10_update_0_write.extract<400, 415>();
	f10_f10_update_0_write25_write(f10_f10_update_0_write25_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write26_res = f10_update_0_write.extract<416, 431>();
	f10_f10_update_0_write26_write(f10_f10_update_0_write26_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write27_res = f10_update_0_write.extract<432, 447>();
	f10_f10_update_0_write27_write(f10_f10_update_0_write27_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write28_res = f10_update_0_write.extract<448, 463>();
	f10_f10_update_0_write28_write(f10_f10_update_0_write28_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write29_res = f10_update_0_write.extract<464, 479>();
	f10_f10_update_0_write29_write(f10_f10_update_0_write29_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write30_res = f10_update_0_write.extract<480, 495>();
	f10_f10_update_0_write30_write(f10_f10_update_0_write30_res, f10, d0, d1, dynamic_address);
	hw_uint<16> f10_f10_update_0_write31_res = f10_update_0_write.extract<496, 511>();
	f10_f10_update_0_write31_write(f10_f10_update_0_write31_res, f10, d0, d1, dynamic_address);
}

// f11_update_0_read
//	f11_rd0
//	f11_rd1
//	f11_rd2
//	f11_rd3
//	f11_rd4
//	f11_rd5
//	f11_rd6
//	f11_rd7
//	f11_rd8
//	f11_rd9
//	f11_rd10
//	f11_rd11
//	f11_rd12
//	f11_rd13
//	f11_rd14
//	f11_rd15
//	f11_rd16
//	f11_rd17
//	f11_rd18
//	f11_rd19
//	f11_rd20
//	f11_rd21
//	f11_rd22
//	f11_rd23
//	f11_rd24
//	f11_rd25
//	f11_rd26
//	f11_rd27
//	f11_rd28
//	f11_rd29
//	f11_rd30
//	f11_rd31
//	f11_rd32
//	f11_rd33
//	f11_rd34
//	f11_rd35
//	f11_rd36
//	f11_rd37
//	f11_rd38
//	f11_rd39
//	f11_rd40
//	f11_rd41
//	f11_rd42
//	f11_rd43
//	f11_rd44
//	f11_rd45
//	f11_rd46
//	f11_rd47
//	f11_rd48
//	f11_rd49
//	f11_rd50
//	f11_rd51
//	f11_rd52
//	f11_rd53
//	f11_rd54
//	f11_rd55
//	f11_rd56
//	f11_rd57
//	f11_rd58
//	f11_rd59
//	f11_rd60
//	f11_rd61
//	f11_rd62
//	f11_rd63
//	f11_rd64
//	f11_rd65
//	f11_rd66
//	f11_rd67
//	f11_rd68
//	f11_rd69
//	f11_rd70
//	f11_rd71
//	f11_rd72
//	f11_rd73
//	f11_rd74
//	f11_rd75
//	f11_rd76
//	f11_rd77
//	f11_rd78
//	f11_rd79
//	f11_rd80
//	f11_rd81
//	f11_rd82
//	f11_rd83
//	f11_rd84
//	f11_rd85
//	f11_rd86
//	f11_rd87
//	f11_rd88
//	f11_rd89
//	f11_rd90
//	f11_rd91
//	f11_rd92
//	f11_rd93
//	f11_rd94
//	f11_rd95
//	f11_rd96
//	f11_rd97
//	f11_rd98
//	f11_rd99
//	f11_rd100
//	f11_rd101
//	f11_rd102
//	f11_rd103
//	f11_rd104
//	f11_rd105
//	f11_rd106
//	f11_rd107
//	f11_rd108
//	f11_rd109
//	f11_rd110
//	f11_rd111
//	f11_rd112
//	f11_rd113
//	f11_rd114
//	f11_rd115
//	f11_rd116
//	f11_rd117
//	f11_rd118
//	f11_rd119
//	f11_rd120
//	f11_rd121
//	f11_rd122
//	f11_rd123
//	f11_rd124
//	f11_rd125
//	f11_rd126
//	f11_rd127
//	f11_rd128
//	f11_rd129
//	f11_rd130
//	f11_rd131
//	f11_rd132
//	f11_rd133
//	f11_rd134
//	f11_rd135
//	f11_rd136
//	f11_rd137
//	f11_rd138
//	f11_rd139
//	f11_rd140
//	f11_rd141
//	f11_rd142
//	f11_rd143
//	f11_rd144
//	f11_rd145
//	f11_rd146
//	f11_rd147
//	f11_rd148
//	f11_rd149
//	f11_rd150
//	f11_rd151
//	f11_rd152
//	f11_rd153
//	f11_rd154
//	f11_rd155
//	f11_rd156
//	f11_rd157
//	f11_rd158
//	f11_rd159
inline hw_uint<2560> f10_f11_update_0_read_bundle_read(f10_cache& f10, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f11_rd0
    // f11_rd1
    // f11_rd2
    // f11_rd3
    // f11_rd4
    // f11_rd5
    // f11_rd6
    // f11_rd7
    // f11_rd8
    // f11_rd9
    // f11_rd10
    // f11_rd11
    // f11_rd12
    // f11_rd13
    // f11_rd14
    // f11_rd15
    // f11_rd16
    // f11_rd17
    // f11_rd18
    // f11_rd19
    // f11_rd20
    // f11_rd21
    // f11_rd22
    // f11_rd23
    // f11_rd24
    // f11_rd25
    // f11_rd26
    // f11_rd27
    // f11_rd28
    // f11_rd29
    // f11_rd30
    // f11_rd31
    // f11_rd32
    // f11_rd33
    // f11_rd34
    // f11_rd35
    // f11_rd36
    // f11_rd37
    // f11_rd38
    // f11_rd39
    // f11_rd40
    // f11_rd41
    // f11_rd42
    // f11_rd43
    // f11_rd44
    // f11_rd45
    // f11_rd46
    // f11_rd47
    // f11_rd48
    // f11_rd49
    // f11_rd50
    // f11_rd51
    // f11_rd52
    // f11_rd53
    // f11_rd54
    // f11_rd55
    // f11_rd56
    // f11_rd57
    // f11_rd58
    // f11_rd59
    // f11_rd60
    // f11_rd61
    // f11_rd62
    // f11_rd63
    // f11_rd64
    // f11_rd65
    // f11_rd66
    // f11_rd67
    // f11_rd68
    // f11_rd69
    // f11_rd70
    // f11_rd71
    // f11_rd72
    // f11_rd73
    // f11_rd74
    // f11_rd75
    // f11_rd76
    // f11_rd77
    // f11_rd78
    // f11_rd79
    // f11_rd80
    // f11_rd81
    // f11_rd82
    // f11_rd83
    // f11_rd84
    // f11_rd85
    // f11_rd86
    // f11_rd87
    // f11_rd88
    // f11_rd89
    // f11_rd90
    // f11_rd91
    // f11_rd92
    // f11_rd93
    // f11_rd94
    // f11_rd95
    // f11_rd96
    // f11_rd97
    // f11_rd98
    // f11_rd99
    // f11_rd100
    // f11_rd101
    // f11_rd102
    // f11_rd103
    // f11_rd104
    // f11_rd105
    // f11_rd106
    // f11_rd107
    // f11_rd108
    // f11_rd109
    // f11_rd110
    // f11_rd111
    // f11_rd112
    // f11_rd113
    // f11_rd114
    // f11_rd115
    // f11_rd116
    // f11_rd117
    // f11_rd118
    // f11_rd119
    // f11_rd120
    // f11_rd121
    // f11_rd122
    // f11_rd123
    // f11_rd124
    // f11_rd125
    // f11_rd126
    // f11_rd127
    // f11_rd128
    // f11_rd129
    // f11_rd130
    // f11_rd131
    // f11_rd132
    // f11_rd133
    // f11_rd134
    // f11_rd135
    // f11_rd136
    // f11_rd137
    // f11_rd138
    // f11_rd139
    // f11_rd140
    // f11_rd141
    // f11_rd142
    // f11_rd143
    // f11_rd144
    // f11_rd145
    // f11_rd146
    // f11_rd147
    // f11_rd148
    // f11_rd149
    // f11_rd150
    // f11_rd151
    // f11_rd152
    // f11_rd153
    // f11_rd154
    // f11_rd155
    // f11_rd156
    // f11_rd157
    // f11_rd158
    // f11_rd159

	hw_uint<2560> result;
	hw_uint<16> f11_rd0_res = f11_rd0_select(f10, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f11_rd0_res);
	hw_uint<16> f11_rd1_res = f11_rd1_select(f10, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f11_rd1_res);
	hw_uint<16> f11_rd2_res = f11_rd2_select(f10, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f11_rd2_res);
	hw_uint<16> f11_rd3_res = f11_rd3_select(f10, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f11_rd3_res);
	hw_uint<16> f11_rd4_res = f11_rd4_select(f10, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f11_rd4_res);
	hw_uint<16> f11_rd5_res = f11_rd5_select(f10, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f11_rd5_res);
	hw_uint<16> f11_rd6_res = f11_rd6_select(f10, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f11_rd6_res);
	hw_uint<16> f11_rd7_res = f11_rd7_select(f10, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f11_rd7_res);
	hw_uint<16> f11_rd8_res = f11_rd8_select(f10, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f11_rd8_res);
	hw_uint<16> f11_rd9_res = f11_rd9_select(f10, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f11_rd9_res);
	hw_uint<16> f11_rd10_res = f11_rd10_select(f10, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f11_rd10_res);
	hw_uint<16> f11_rd11_res = f11_rd11_select(f10, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f11_rd11_res);
	hw_uint<16> f11_rd12_res = f11_rd12_select(f10, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f11_rd12_res);
	hw_uint<16> f11_rd13_res = f11_rd13_select(f10, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f11_rd13_res);
	hw_uint<16> f11_rd14_res = f11_rd14_select(f10, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f11_rd14_res);
	hw_uint<16> f11_rd15_res = f11_rd15_select(f10, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f11_rd15_res);
	hw_uint<16> f11_rd16_res = f11_rd16_select(f10, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f11_rd16_res);
	hw_uint<16> f11_rd17_res = f11_rd17_select(f10, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f11_rd17_res);
	hw_uint<16> f11_rd18_res = f11_rd18_select(f10, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f11_rd18_res);
	hw_uint<16> f11_rd19_res = f11_rd19_select(f10, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f11_rd19_res);
	hw_uint<16> f11_rd20_res = f11_rd20_select(f10, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f11_rd20_res);
	hw_uint<16> f11_rd21_res = f11_rd21_select(f10, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f11_rd21_res);
	hw_uint<16> f11_rd22_res = f11_rd22_select(f10, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f11_rd22_res);
	hw_uint<16> f11_rd23_res = f11_rd23_select(f10, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f11_rd23_res);
	hw_uint<16> f11_rd24_res = f11_rd24_select(f10, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f11_rd24_res);
	hw_uint<16> f11_rd25_res = f11_rd25_select(f10, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f11_rd25_res);
	hw_uint<16> f11_rd26_res = f11_rd26_select(f10, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f11_rd26_res);
	hw_uint<16> f11_rd27_res = f11_rd27_select(f10, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f11_rd27_res);
	hw_uint<16> f11_rd28_res = f11_rd28_select(f10, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f11_rd28_res);
	hw_uint<16> f11_rd29_res = f11_rd29_select(f10, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f11_rd29_res);
	hw_uint<16> f11_rd30_res = f11_rd30_select(f10, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f11_rd30_res);
	hw_uint<16> f11_rd31_res = f11_rd31_select(f10, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f11_rd31_res);
	hw_uint<16> f11_rd32_res = f11_rd32_select(f10, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f11_rd32_res);
	hw_uint<16> f11_rd33_res = f11_rd33_select(f10, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f11_rd33_res);
	hw_uint<16> f11_rd34_res = f11_rd34_select(f10, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f11_rd34_res);
	hw_uint<16> f11_rd35_res = f11_rd35_select(f10, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f11_rd35_res);
	hw_uint<16> f11_rd36_res = f11_rd36_select(f10, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f11_rd36_res);
	hw_uint<16> f11_rd37_res = f11_rd37_select(f10, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f11_rd37_res);
	hw_uint<16> f11_rd38_res = f11_rd38_select(f10, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f11_rd38_res);
	hw_uint<16> f11_rd39_res = f11_rd39_select(f10, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f11_rd39_res);
	hw_uint<16> f11_rd40_res = f11_rd40_select(f10, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f11_rd40_res);
	hw_uint<16> f11_rd41_res = f11_rd41_select(f10, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f11_rd41_res);
	hw_uint<16> f11_rd42_res = f11_rd42_select(f10, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f11_rd42_res);
	hw_uint<16> f11_rd43_res = f11_rd43_select(f10, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f11_rd43_res);
	hw_uint<16> f11_rd44_res = f11_rd44_select(f10, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f11_rd44_res);
	hw_uint<16> f11_rd45_res = f11_rd45_select(f10, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f11_rd45_res);
	hw_uint<16> f11_rd46_res = f11_rd46_select(f10, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f11_rd46_res);
	hw_uint<16> f11_rd47_res = f11_rd47_select(f10, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f11_rd47_res);
	hw_uint<16> f11_rd48_res = f11_rd48_select(f10, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f11_rd48_res);
	hw_uint<16> f11_rd49_res = f11_rd49_select(f10, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f11_rd49_res);
	hw_uint<16> f11_rd50_res = f11_rd50_select(f10, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f11_rd50_res);
	hw_uint<16> f11_rd51_res = f11_rd51_select(f10, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f11_rd51_res);
	hw_uint<16> f11_rd52_res = f11_rd52_select(f10, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f11_rd52_res);
	hw_uint<16> f11_rd53_res = f11_rd53_select(f10, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f11_rd53_res);
	hw_uint<16> f11_rd54_res = f11_rd54_select(f10, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f11_rd54_res);
	hw_uint<16> f11_rd55_res = f11_rd55_select(f10, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f11_rd55_res);
	hw_uint<16> f11_rd56_res = f11_rd56_select(f10, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f11_rd56_res);
	hw_uint<16> f11_rd57_res = f11_rd57_select(f10, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f11_rd57_res);
	hw_uint<16> f11_rd58_res = f11_rd58_select(f10, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f11_rd58_res);
	hw_uint<16> f11_rd59_res = f11_rd59_select(f10, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f11_rd59_res);
	hw_uint<16> f11_rd60_res = f11_rd60_select(f10, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f11_rd60_res);
	hw_uint<16> f11_rd61_res = f11_rd61_select(f10, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f11_rd61_res);
	hw_uint<16> f11_rd62_res = f11_rd62_select(f10, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f11_rd62_res);
	hw_uint<16> f11_rd63_res = f11_rd63_select(f10, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f11_rd63_res);
	hw_uint<16> f11_rd64_res = f11_rd64_select(f10, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f11_rd64_res);
	hw_uint<16> f11_rd65_res = f11_rd65_select(f10, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f11_rd65_res);
	hw_uint<16> f11_rd66_res = f11_rd66_select(f10, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f11_rd66_res);
	hw_uint<16> f11_rd67_res = f11_rd67_select(f10, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f11_rd67_res);
	hw_uint<16> f11_rd68_res = f11_rd68_select(f10, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f11_rd68_res);
	hw_uint<16> f11_rd69_res = f11_rd69_select(f10, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f11_rd69_res);
	hw_uint<16> f11_rd70_res = f11_rd70_select(f10, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f11_rd70_res);
	hw_uint<16> f11_rd71_res = f11_rd71_select(f10, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f11_rd71_res);
	hw_uint<16> f11_rd72_res = f11_rd72_select(f10, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f11_rd72_res);
	hw_uint<16> f11_rd73_res = f11_rd73_select(f10, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f11_rd73_res);
	hw_uint<16> f11_rd74_res = f11_rd74_select(f10, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f11_rd74_res);
	hw_uint<16> f11_rd75_res = f11_rd75_select(f10, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f11_rd75_res);
	hw_uint<16> f11_rd76_res = f11_rd76_select(f10, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f11_rd76_res);
	hw_uint<16> f11_rd77_res = f11_rd77_select(f10, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f11_rd77_res);
	hw_uint<16> f11_rd78_res = f11_rd78_select(f10, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f11_rd78_res);
	hw_uint<16> f11_rd79_res = f11_rd79_select(f10, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f11_rd79_res);
	hw_uint<16> f11_rd80_res = f11_rd80_select(f10, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f11_rd80_res);
	hw_uint<16> f11_rd81_res = f11_rd81_select(f10, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f11_rd81_res);
	hw_uint<16> f11_rd82_res = f11_rd82_select(f10, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f11_rd82_res);
	hw_uint<16> f11_rd83_res = f11_rd83_select(f10, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f11_rd83_res);
	hw_uint<16> f11_rd84_res = f11_rd84_select(f10, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f11_rd84_res);
	hw_uint<16> f11_rd85_res = f11_rd85_select(f10, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f11_rd85_res);
	hw_uint<16> f11_rd86_res = f11_rd86_select(f10, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f11_rd86_res);
	hw_uint<16> f11_rd87_res = f11_rd87_select(f10, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f11_rd87_res);
	hw_uint<16> f11_rd88_res = f11_rd88_select(f10, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f11_rd88_res);
	hw_uint<16> f11_rd89_res = f11_rd89_select(f10, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f11_rd89_res);
	hw_uint<16> f11_rd90_res = f11_rd90_select(f10, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f11_rd90_res);
	hw_uint<16> f11_rd91_res = f11_rd91_select(f10, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f11_rd91_res);
	hw_uint<16> f11_rd92_res = f11_rd92_select(f10, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f11_rd92_res);
	hw_uint<16> f11_rd93_res = f11_rd93_select(f10, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f11_rd93_res);
	hw_uint<16> f11_rd94_res = f11_rd94_select(f10, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f11_rd94_res);
	hw_uint<16> f11_rd95_res = f11_rd95_select(f10, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f11_rd95_res);
	hw_uint<16> f11_rd96_res = f11_rd96_select(f10, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f11_rd96_res);
	hw_uint<16> f11_rd97_res = f11_rd97_select(f10, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f11_rd97_res);
	hw_uint<16> f11_rd98_res = f11_rd98_select(f10, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f11_rd98_res);
	hw_uint<16> f11_rd99_res = f11_rd99_select(f10, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f11_rd99_res);
	hw_uint<16> f11_rd100_res = f11_rd100_select(f10, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f11_rd100_res);
	hw_uint<16> f11_rd101_res = f11_rd101_select(f10, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f11_rd101_res);
	hw_uint<16> f11_rd102_res = f11_rd102_select(f10, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f11_rd102_res);
	hw_uint<16> f11_rd103_res = f11_rd103_select(f10, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f11_rd103_res);
	hw_uint<16> f11_rd104_res = f11_rd104_select(f10, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f11_rd104_res);
	hw_uint<16> f11_rd105_res = f11_rd105_select(f10, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f11_rd105_res);
	hw_uint<16> f11_rd106_res = f11_rd106_select(f10, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f11_rd106_res);
	hw_uint<16> f11_rd107_res = f11_rd107_select(f10, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f11_rd107_res);
	hw_uint<16> f11_rd108_res = f11_rd108_select(f10, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f11_rd108_res);
	hw_uint<16> f11_rd109_res = f11_rd109_select(f10, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f11_rd109_res);
	hw_uint<16> f11_rd110_res = f11_rd110_select(f10, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f11_rd110_res);
	hw_uint<16> f11_rd111_res = f11_rd111_select(f10, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f11_rd111_res);
	hw_uint<16> f11_rd112_res = f11_rd112_select(f10, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f11_rd112_res);
	hw_uint<16> f11_rd113_res = f11_rd113_select(f10, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f11_rd113_res);
	hw_uint<16> f11_rd114_res = f11_rd114_select(f10, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f11_rd114_res);
	hw_uint<16> f11_rd115_res = f11_rd115_select(f10, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f11_rd115_res);
	hw_uint<16> f11_rd116_res = f11_rd116_select(f10, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f11_rd116_res);
	hw_uint<16> f11_rd117_res = f11_rd117_select(f10, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f11_rd117_res);
	hw_uint<16> f11_rd118_res = f11_rd118_select(f10, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f11_rd118_res);
	hw_uint<16> f11_rd119_res = f11_rd119_select(f10, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f11_rd119_res);
	hw_uint<16> f11_rd120_res = f11_rd120_select(f10, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f11_rd120_res);
	hw_uint<16> f11_rd121_res = f11_rd121_select(f10, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f11_rd121_res);
	hw_uint<16> f11_rd122_res = f11_rd122_select(f10, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f11_rd122_res);
	hw_uint<16> f11_rd123_res = f11_rd123_select(f10, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f11_rd123_res);
	hw_uint<16> f11_rd124_res = f11_rd124_select(f10, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f11_rd124_res);
	hw_uint<16> f11_rd125_res = f11_rd125_select(f10, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f11_rd125_res);
	hw_uint<16> f11_rd126_res = f11_rd126_select(f10, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f11_rd126_res);
	hw_uint<16> f11_rd127_res = f11_rd127_select(f10, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f11_rd127_res);
	hw_uint<16> f11_rd128_res = f11_rd128_select(f10, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f11_rd128_res);
	hw_uint<16> f11_rd129_res = f11_rd129_select(f10, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f11_rd129_res);
	hw_uint<16> f11_rd130_res = f11_rd130_select(f10, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f11_rd130_res);
	hw_uint<16> f11_rd131_res = f11_rd131_select(f10, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f11_rd131_res);
	hw_uint<16> f11_rd132_res = f11_rd132_select(f10, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f11_rd132_res);
	hw_uint<16> f11_rd133_res = f11_rd133_select(f10, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f11_rd133_res);
	hw_uint<16> f11_rd134_res = f11_rd134_select(f10, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f11_rd134_res);
	hw_uint<16> f11_rd135_res = f11_rd135_select(f10, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f11_rd135_res);
	hw_uint<16> f11_rd136_res = f11_rd136_select(f10, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f11_rd136_res);
	hw_uint<16> f11_rd137_res = f11_rd137_select(f10, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f11_rd137_res);
	hw_uint<16> f11_rd138_res = f11_rd138_select(f10, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f11_rd138_res);
	hw_uint<16> f11_rd139_res = f11_rd139_select(f10, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f11_rd139_res);
	hw_uint<16> f11_rd140_res = f11_rd140_select(f10, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f11_rd140_res);
	hw_uint<16> f11_rd141_res = f11_rd141_select(f10, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f11_rd141_res);
	hw_uint<16> f11_rd142_res = f11_rd142_select(f10, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f11_rd142_res);
	hw_uint<16> f11_rd143_res = f11_rd143_select(f10, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f11_rd143_res);
	hw_uint<16> f11_rd144_res = f11_rd144_select(f10, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f11_rd144_res);
	hw_uint<16> f11_rd145_res = f11_rd145_select(f10, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f11_rd145_res);
	hw_uint<16> f11_rd146_res = f11_rd146_select(f10, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f11_rd146_res);
	hw_uint<16> f11_rd147_res = f11_rd147_select(f10, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f11_rd147_res);
	hw_uint<16> f11_rd148_res = f11_rd148_select(f10, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f11_rd148_res);
	hw_uint<16> f11_rd149_res = f11_rd149_select(f10, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f11_rd149_res);
	hw_uint<16> f11_rd150_res = f11_rd150_select(f10, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f11_rd150_res);
	hw_uint<16> f11_rd151_res = f11_rd151_select(f10, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f11_rd151_res);
	hw_uint<16> f11_rd152_res = f11_rd152_select(f10, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f11_rd152_res);
	hw_uint<16> f11_rd153_res = f11_rd153_select(f10, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f11_rd153_res);
	hw_uint<16> f11_rd154_res = f11_rd154_select(f10, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f11_rd154_res);
	hw_uint<16> f11_rd155_res = f11_rd155_select(f10, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f11_rd155_res);
	hw_uint<16> f11_rd156_res = f11_rd156_select(f10, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f11_rd156_res);
	hw_uint<16> f11_rd157_res = f11_rd157_select(f10, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f11_rd157_res);
	hw_uint<16> f11_rd158_res = f11_rd158_select(f10, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f11_rd158_res);
	hw_uint<16> f11_rd159_res = f11_rd159_select(f10, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f11_rd159_res);
	return result;
}

struct f11_f11_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-64, 1984], [-3, 1081]}
	// Capacity: 134
	// # of read delays: 5
  // 0, 1, 66, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 65> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_67() {
		return f6;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_133() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-63, 1953], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-54, 1962], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-53, 1963], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-52, 1964], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-51, 1965], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-50, 1966], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1967], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-48, 1968], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-47, 1969], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-46, 1970], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-45, 1971], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-62, 1954], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-44, 1972], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-43, 1973], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-42, 1974], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-41, 1975], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-40, 1976], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-39, 1977], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-38, 1978], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-37, 1979], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-36, 1980], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-35, 1981], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-61, 1955], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-34, 1982], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-65, 1983], [-2, 1082]}
	// Capacity: 134
	// # of read delays: 5
  // 0, 1, 67, 68, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_68() {
		return f6;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_133() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-60, 1956], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-59, 1957], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-58, 1958], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-57, 1959], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-56, 1960], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_f11_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-55, 1961], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f11_cache {
  // # of banks: 32
  f11_f11_update_0_write0_merged_banks_5_cache f11_f11_update_0_write0_merged_banks_5;
  f11_f11_update_0_write1_merged_banks_5_cache f11_f11_update_0_write1_merged_banks_5;
  f11_f11_update_0_write10_merged_banks_5_cache f11_f11_update_0_write10_merged_banks_5;
  f11_f11_update_0_write11_merged_banks_5_cache f11_f11_update_0_write11_merged_banks_5;
  f11_f11_update_0_write12_merged_banks_5_cache f11_f11_update_0_write12_merged_banks_5;
  f11_f11_update_0_write13_merged_banks_5_cache f11_f11_update_0_write13_merged_banks_5;
  f11_f11_update_0_write14_merged_banks_5_cache f11_f11_update_0_write14_merged_banks_5;
  f11_f11_update_0_write15_merged_banks_5_cache f11_f11_update_0_write15_merged_banks_5;
  f11_f11_update_0_write16_merged_banks_5_cache f11_f11_update_0_write16_merged_banks_5;
  f11_f11_update_0_write17_merged_banks_5_cache f11_f11_update_0_write17_merged_banks_5;
  f11_f11_update_0_write18_merged_banks_5_cache f11_f11_update_0_write18_merged_banks_5;
  f11_f11_update_0_write19_merged_banks_5_cache f11_f11_update_0_write19_merged_banks_5;
  f11_f11_update_0_write2_merged_banks_5_cache f11_f11_update_0_write2_merged_banks_5;
  f11_f11_update_0_write20_merged_banks_5_cache f11_f11_update_0_write20_merged_banks_5;
  f11_f11_update_0_write21_merged_banks_5_cache f11_f11_update_0_write21_merged_banks_5;
  f11_f11_update_0_write22_merged_banks_5_cache f11_f11_update_0_write22_merged_banks_5;
  f11_f11_update_0_write23_merged_banks_5_cache f11_f11_update_0_write23_merged_banks_5;
  f11_f11_update_0_write24_merged_banks_5_cache f11_f11_update_0_write24_merged_banks_5;
  f11_f11_update_0_write25_merged_banks_5_cache f11_f11_update_0_write25_merged_banks_5;
  f11_f11_update_0_write26_merged_banks_5_cache f11_f11_update_0_write26_merged_banks_5;
  f11_f11_update_0_write27_merged_banks_5_cache f11_f11_update_0_write27_merged_banks_5;
  f11_f11_update_0_write28_merged_banks_5_cache f11_f11_update_0_write28_merged_banks_5;
  f11_f11_update_0_write29_merged_banks_5_cache f11_f11_update_0_write29_merged_banks_5;
  f11_f11_update_0_write3_merged_banks_5_cache f11_f11_update_0_write3_merged_banks_5;
  f11_f11_update_0_write30_merged_banks_5_cache f11_f11_update_0_write30_merged_banks_5;
  f11_f11_update_0_write31_merged_banks_5_cache f11_f11_update_0_write31_merged_banks_5;
  f11_f11_update_0_write4_merged_banks_5_cache f11_f11_update_0_write4_merged_banks_5;
  f11_f11_update_0_write5_merged_banks_5_cache f11_f11_update_0_write5_merged_banks_5;
  f11_f11_update_0_write6_merged_banks_5_cache f11_f11_update_0_write6_merged_banks_5;
  f11_f11_update_0_write7_merged_banks_5_cache f11_f11_update_0_write7_merged_banks_5;
  f11_f11_update_0_write8_merged_banks_5_cache f11_f11_update_0_write8_merged_banks_5;
  f11_f11_update_0_write9_merged_banks_5_cache f11_f11_update_0_write9_merged_banks_5;
};



inline void f11_f11_update_0_write0_write(hw_uint<16>& f11_f11_update_0_write0, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write0_merged_banks_5.push(f11_f11_update_0_write0);
}

inline void f11_f11_update_0_write1_write(hw_uint<16>& f11_f11_update_0_write1, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write1_merged_banks_5.push(f11_f11_update_0_write1);
}

inline void f11_f11_update_0_write10_write(hw_uint<16>& f11_f11_update_0_write10, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write10_merged_banks_5.push(f11_f11_update_0_write10);
}

inline void f11_f11_update_0_write11_write(hw_uint<16>& f11_f11_update_0_write11, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write11_merged_banks_5.push(f11_f11_update_0_write11);
}

inline void f11_f11_update_0_write12_write(hw_uint<16>& f11_f11_update_0_write12, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write12_merged_banks_5.push(f11_f11_update_0_write12);
}

inline void f11_f11_update_0_write13_write(hw_uint<16>& f11_f11_update_0_write13, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write13_merged_banks_5.push(f11_f11_update_0_write13);
}

inline void f11_f11_update_0_write14_write(hw_uint<16>& f11_f11_update_0_write14, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write14_merged_banks_5.push(f11_f11_update_0_write14);
}

inline void f11_f11_update_0_write15_write(hw_uint<16>& f11_f11_update_0_write15, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write15_merged_banks_5.push(f11_f11_update_0_write15);
}

inline void f11_f11_update_0_write16_write(hw_uint<16>& f11_f11_update_0_write16, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write16_merged_banks_5.push(f11_f11_update_0_write16);
}

inline void f11_f11_update_0_write17_write(hw_uint<16>& f11_f11_update_0_write17, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write17_merged_banks_5.push(f11_f11_update_0_write17);
}

inline void f11_f11_update_0_write18_write(hw_uint<16>& f11_f11_update_0_write18, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write18_merged_banks_5.push(f11_f11_update_0_write18);
}

inline void f11_f11_update_0_write19_write(hw_uint<16>& f11_f11_update_0_write19, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write19_merged_banks_5.push(f11_f11_update_0_write19);
}

inline void f11_f11_update_0_write2_write(hw_uint<16>& f11_f11_update_0_write2, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write2_merged_banks_5.push(f11_f11_update_0_write2);
}

inline void f11_f11_update_0_write20_write(hw_uint<16>& f11_f11_update_0_write20, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write20_merged_banks_5.push(f11_f11_update_0_write20);
}

inline void f11_f11_update_0_write21_write(hw_uint<16>& f11_f11_update_0_write21, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write21_merged_banks_5.push(f11_f11_update_0_write21);
}

inline void f11_f11_update_0_write22_write(hw_uint<16>& f11_f11_update_0_write22, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write22_merged_banks_5.push(f11_f11_update_0_write22);
}

inline void f11_f11_update_0_write23_write(hw_uint<16>& f11_f11_update_0_write23, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write23_merged_banks_5.push(f11_f11_update_0_write23);
}

inline void f11_f11_update_0_write24_write(hw_uint<16>& f11_f11_update_0_write24, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write24_merged_banks_5.push(f11_f11_update_0_write24);
}

inline void f11_f11_update_0_write25_write(hw_uint<16>& f11_f11_update_0_write25, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write25_merged_banks_5.push(f11_f11_update_0_write25);
}

inline void f11_f11_update_0_write26_write(hw_uint<16>& f11_f11_update_0_write26, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write26_merged_banks_5.push(f11_f11_update_0_write26);
}

inline void f11_f11_update_0_write27_write(hw_uint<16>& f11_f11_update_0_write27, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write27_merged_banks_5.push(f11_f11_update_0_write27);
}

inline void f11_f11_update_0_write28_write(hw_uint<16>& f11_f11_update_0_write28, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write28_merged_banks_5.push(f11_f11_update_0_write28);
}

inline void f11_f11_update_0_write29_write(hw_uint<16>& f11_f11_update_0_write29, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write29_merged_banks_5.push(f11_f11_update_0_write29);
}

inline void f11_f11_update_0_write3_write(hw_uint<16>& f11_f11_update_0_write3, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write3_merged_banks_5.push(f11_f11_update_0_write3);
}

inline void f11_f11_update_0_write30_write(hw_uint<16>& f11_f11_update_0_write30, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write30_merged_banks_5.push(f11_f11_update_0_write30);
}

inline void f11_f11_update_0_write31_write(hw_uint<16>& f11_f11_update_0_write31, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write31_merged_banks_5.push(f11_f11_update_0_write31);
}

inline void f11_f11_update_0_write4_write(hw_uint<16>& f11_f11_update_0_write4, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write4_merged_banks_5.push(f11_f11_update_0_write4);
}

inline void f11_f11_update_0_write5_write(hw_uint<16>& f11_f11_update_0_write5, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write5_merged_banks_5.push(f11_f11_update_0_write5);
}

inline void f11_f11_update_0_write6_write(hw_uint<16>& f11_f11_update_0_write6, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write6_merged_banks_5.push(f11_f11_update_0_write6);
}

inline void f11_f11_update_0_write7_write(hw_uint<16>& f11_f11_update_0_write7, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write7_merged_banks_5.push(f11_f11_update_0_write7);
}

inline void f11_f11_update_0_write8_write(hw_uint<16>& f11_f11_update_0_write8, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write8_merged_banks_5.push(f11_f11_update_0_write8);
}

inline void f11_f11_update_0_write9_write(hw_uint<16>& f11_f11_update_0_write9, f11_cache& f11, int d0, int d1, int dynamic_address) {
  f11.f11_f11_update_0_write9_merged_banks_5.push(f11_f11_update_0_write9);
}

inline hw_uint<16> f12_rd0_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd0 read pattern: { f12_update_0[d0, d1] -> f11[-1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write31 = f11.f11_f11_update_0_write31_merged_banks_5.peek_68();
  return value_f11_f11_update_0_write31;
  return 0;
}

inline hw_uint<16> f12_rd1_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd1 read pattern: { f12_update_0[d0, d1] -> f11[32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd10_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd10 read pattern: { f12_update_0[d0, d1] -> f11[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd100_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd100 read pattern: { f12_update_0[d0, d1] -> f11[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write19 = f11.f11_f11_update_0_write19_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write19;
  return 0;
}

inline hw_uint<16> f12_rd101_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd101 read pattern: { f12_update_0[d0, d1] -> f11[20 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write20 = f11.f11_f11_update_0_write20_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write20;
  return 0;
}

inline hw_uint<16> f12_rd102_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd102 read pattern: { f12_update_0[d0, d1] -> f11[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write20 = f11.f11_f11_update_0_write20_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write20;
  return 0;
}

inline hw_uint<16> f12_rd103_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd103 read pattern: { f12_update_0[d0, d1] -> f11[20 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write20 = f11.f11_f11_update_0_write20_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write20;
  return 0;
}

inline hw_uint<16> f12_rd104_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd104 read pattern: { f12_update_0[d0, d1] -> f11[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write21 = f11.f11_f11_update_0_write21_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write21;
  return 0;
}

inline hw_uint<16> f12_rd105_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd105 read pattern: { f12_update_0[d0, d1] -> f11[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write20 = f11.f11_f11_update_0_write20_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write20;
  return 0;
}

inline hw_uint<16> f12_rd106_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd106 read pattern: { f12_update_0[d0, d1] -> f11[21 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write21 = f11.f11_f11_update_0_write21_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write21;
  return 0;
}

inline hw_uint<16> f12_rd107_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd107 read pattern: { f12_update_0[d0, d1] -> f11[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write21 = f11.f11_f11_update_0_write21_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write21;
  return 0;
}

inline hw_uint<16> f12_rd108_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd108 read pattern: { f12_update_0[d0, d1] -> f11[21 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write21 = f11.f11_f11_update_0_write21_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write21;
  return 0;
}

inline hw_uint<16> f12_rd109_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd109 read pattern: { f12_update_0[d0, d1] -> f11[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write22 = f11.f11_f11_update_0_write22_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write22;
  return 0;
}

inline hw_uint<16> f12_rd11_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd11 read pattern: { f12_update_0[d0, d1] -> f11[2 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd110_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd110 read pattern: { f12_update_0[d0, d1] -> f11[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write21 = f11.f11_f11_update_0_write21_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write21;
  return 0;
}

inline hw_uint<16> f12_rd111_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd111 read pattern: { f12_update_0[d0, d1] -> f11[22 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write22 = f11.f11_f11_update_0_write22_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write22;
  return 0;
}

inline hw_uint<16> f12_rd112_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd112 read pattern: { f12_update_0[d0, d1] -> f11[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write22 = f11.f11_f11_update_0_write22_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write22;
  return 0;
}

inline hw_uint<16> f12_rd113_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd113 read pattern: { f12_update_0[d0, d1] -> f11[22 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write22 = f11.f11_f11_update_0_write22_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write22;
  return 0;
}

inline hw_uint<16> f12_rd114_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd114 read pattern: { f12_update_0[d0, d1] -> f11[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write23 = f11.f11_f11_update_0_write23_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write23;
  return 0;
}

inline hw_uint<16> f12_rd115_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd115 read pattern: { f12_update_0[d0, d1] -> f11[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write22 = f11.f11_f11_update_0_write22_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write22;
  return 0;
}

inline hw_uint<16> f12_rd116_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd116 read pattern: { f12_update_0[d0, d1] -> f11[23 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write23 = f11.f11_f11_update_0_write23_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write23;
  return 0;
}

inline hw_uint<16> f12_rd117_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd117 read pattern: { f12_update_0[d0, d1] -> f11[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write23 = f11.f11_f11_update_0_write23_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write23;
  return 0;
}

inline hw_uint<16> f12_rd118_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd118 read pattern: { f12_update_0[d0, d1] -> f11[23 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write23 = f11.f11_f11_update_0_write23_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write23;
  return 0;
}

inline hw_uint<16> f12_rd119_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd119 read pattern: { f12_update_0[d0, d1] -> f11[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write24 = f11.f11_f11_update_0_write24_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write24;
  return 0;
}

inline hw_uint<16> f12_rd12_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd12 read pattern: { f12_update_0[d0, d1] -> f11[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd120_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd120 read pattern: { f12_update_0[d0, d1] -> f11[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write23 = f11.f11_f11_update_0_write23_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write23;
  return 0;
}

inline hw_uint<16> f12_rd121_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd121 read pattern: { f12_update_0[d0, d1] -> f11[24 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write24 = f11.f11_f11_update_0_write24_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write24;
  return 0;
}

inline hw_uint<16> f12_rd122_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd122 read pattern: { f12_update_0[d0, d1] -> f11[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write24 = f11.f11_f11_update_0_write24_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write24;
  return 0;
}

inline hw_uint<16> f12_rd123_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd123 read pattern: { f12_update_0[d0, d1] -> f11[24 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write24 = f11.f11_f11_update_0_write24_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write24;
  return 0;
}

inline hw_uint<16> f12_rd124_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd124 read pattern: { f12_update_0[d0, d1] -> f11[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write25 = f11.f11_f11_update_0_write25_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write25;
  return 0;
}

inline hw_uint<16> f12_rd125_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd125 read pattern: { f12_update_0[d0, d1] -> f11[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write24 = f11.f11_f11_update_0_write24_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write24;
  return 0;
}

inline hw_uint<16> f12_rd126_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd126 read pattern: { f12_update_0[d0, d1] -> f11[25 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write25 = f11.f11_f11_update_0_write25_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write25;
  return 0;
}

inline hw_uint<16> f12_rd127_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd127 read pattern: { f12_update_0[d0, d1] -> f11[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write25 = f11.f11_f11_update_0_write25_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write25;
  return 0;
}

inline hw_uint<16> f12_rd128_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd128 read pattern: { f12_update_0[d0, d1] -> f11[25 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write25 = f11.f11_f11_update_0_write25_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write25;
  return 0;
}

inline hw_uint<16> f12_rd129_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd129 read pattern: { f12_update_0[d0, d1] -> f11[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write26 = f11.f11_f11_update_0_write26_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write26;
  return 0;
}

inline hw_uint<16> f12_rd13_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd13 read pattern: { f12_update_0[d0, d1] -> f11[2 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd130_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd130 read pattern: { f12_update_0[d0, d1] -> f11[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write25 = f11.f11_f11_update_0_write25_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write25;
  return 0;
}

inline hw_uint<16> f12_rd131_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd131 read pattern: { f12_update_0[d0, d1] -> f11[26 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write26 = f11.f11_f11_update_0_write26_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write26;
  return 0;
}

inline hw_uint<16> f12_rd132_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd132 read pattern: { f12_update_0[d0, d1] -> f11[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write26 = f11.f11_f11_update_0_write26_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write26;
  return 0;
}

inline hw_uint<16> f12_rd133_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd133 read pattern: { f12_update_0[d0, d1] -> f11[26 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write26 = f11.f11_f11_update_0_write26_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write26;
  return 0;
}

inline hw_uint<16> f12_rd134_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd134 read pattern: { f12_update_0[d0, d1] -> f11[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write27 = f11.f11_f11_update_0_write27_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write27;
  return 0;
}

inline hw_uint<16> f12_rd135_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd135 read pattern: { f12_update_0[d0, d1] -> f11[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write26 = f11.f11_f11_update_0_write26_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write26;
  return 0;
}

inline hw_uint<16> f12_rd136_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd136 read pattern: { f12_update_0[d0, d1] -> f11[27 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write27 = f11.f11_f11_update_0_write27_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write27;
  return 0;
}

inline hw_uint<16> f12_rd137_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd137 read pattern: { f12_update_0[d0, d1] -> f11[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write27 = f11.f11_f11_update_0_write27_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write27;
  return 0;
}

inline hw_uint<16> f12_rd138_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd138 read pattern: { f12_update_0[d0, d1] -> f11[27 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write27 = f11.f11_f11_update_0_write27_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write27;
  return 0;
}

inline hw_uint<16> f12_rd139_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd139 read pattern: { f12_update_0[d0, d1] -> f11[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write28 = f11.f11_f11_update_0_write28_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write28;
  return 0;
}

inline hw_uint<16> f12_rd14_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd14 read pattern: { f12_update_0[d0, d1] -> f11[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd140_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd140 read pattern: { f12_update_0[d0, d1] -> f11[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write27 = f11.f11_f11_update_0_write27_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write27;
  return 0;
}

inline hw_uint<16> f12_rd141_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd141 read pattern: { f12_update_0[d0, d1] -> f11[28 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write28 = f11.f11_f11_update_0_write28_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write28;
  return 0;
}

inline hw_uint<16> f12_rd142_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd142 read pattern: { f12_update_0[d0, d1] -> f11[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write28 = f11.f11_f11_update_0_write28_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write28;
  return 0;
}

inline hw_uint<16> f12_rd143_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd143 read pattern: { f12_update_0[d0, d1] -> f11[28 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write28 = f11.f11_f11_update_0_write28_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write28;
  return 0;
}

inline hw_uint<16> f12_rd144_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd144 read pattern: { f12_update_0[d0, d1] -> f11[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write29 = f11.f11_f11_update_0_write29_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write29;
  return 0;
}

inline hw_uint<16> f12_rd145_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd145 read pattern: { f12_update_0[d0, d1] -> f11[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write28 = f11.f11_f11_update_0_write28_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write28;
  return 0;
}

inline hw_uint<16> f12_rd146_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd146 read pattern: { f12_update_0[d0, d1] -> f11[29 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write29 = f11.f11_f11_update_0_write29_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write29;
  return 0;
}

inline hw_uint<16> f12_rd147_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd147 read pattern: { f12_update_0[d0, d1] -> f11[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write29 = f11.f11_f11_update_0_write29_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write29;
  return 0;
}

inline hw_uint<16> f12_rd148_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd148 read pattern: { f12_update_0[d0, d1] -> f11[29 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write29 = f11.f11_f11_update_0_write29_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write29;
  return 0;
}

inline hw_uint<16> f12_rd149_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd149 read pattern: { f12_update_0[d0, d1] -> f11[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write30 = f11.f11_f11_update_0_write30_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write30;
  return 0;
}

inline hw_uint<16> f12_rd15_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd15 read pattern: { f12_update_0[d0, d1] -> f11[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd150_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd150 read pattern: { f12_update_0[d0, d1] -> f11[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write29 = f11.f11_f11_update_0_write29_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write29;
  return 0;
}

inline hw_uint<16> f12_rd151_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd151 read pattern: { f12_update_0[d0, d1] -> f11[30 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write30 = f11.f11_f11_update_0_write30_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write30;
  return 0;
}

inline hw_uint<16> f12_rd152_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd152 read pattern: { f12_update_0[d0, d1] -> f11[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write30 = f11.f11_f11_update_0_write30_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write30;
  return 0;
}

inline hw_uint<16> f12_rd153_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd153 read pattern: { f12_update_0[d0, d1] -> f11[30 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write30 = f11.f11_f11_update_0_write30_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write30;
  return 0;
}

inline hw_uint<16> f12_rd154_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd154 read pattern: { f12_update_0[d0, d1] -> f11[31 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write31 = f11.f11_f11_update_0_write31_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write31;
  return 0;
}

inline hw_uint<16> f12_rd155_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd155 read pattern: { f12_update_0[d0, d1] -> f11[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write30 = f11.f11_f11_update_0_write30_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write30;
  return 0;
}

inline hw_uint<16> f12_rd156_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd156 read pattern: { f12_update_0[d0, d1] -> f11[31 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write31 = f11.f11_f11_update_0_write31_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write31;
  return 0;
}

inline hw_uint<16> f12_rd157_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd157 read pattern: { f12_update_0[d0, d1] -> f11[31 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write31 = f11.f11_f11_update_0_write31_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write31;
  return 0;
}

inline hw_uint<16> f12_rd158_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd158 read pattern: { f12_update_0[d0, d1] -> f11[31 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write31 = f11.f11_f11_update_0_write31_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write31;
  return 0;
}

inline hw_uint<16> f12_rd159_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd159 read pattern: { f12_update_0[d0, d1] -> f11[32 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_66();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd16_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd16 read pattern: { f12_update_0[d0, d1] -> f11[3 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd17_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd17 read pattern: { f12_update_0[d0, d1] -> f11[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd18_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd18 read pattern: { f12_update_0[d0, d1] -> f11[3 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd19_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd19 read pattern: { f12_update_0[d0, d1] -> f11[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd2_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd2 read pattern: { f12_update_0[d0, d1] -> f11[32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd20_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd20 read pattern: { f12_update_0[d0, d1] -> f11[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write3 = f11.f11_f11_update_0_write3_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write3;
  return 0;
}

inline hw_uint<16> f12_rd21_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd21 read pattern: { f12_update_0[d0, d1] -> f11[4 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd22_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd22 read pattern: { f12_update_0[d0, d1] -> f11[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd23_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd23 read pattern: { f12_update_0[d0, d1] -> f11[4 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd24_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd24 read pattern: { f12_update_0[d0, d1] -> f11[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd25_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd25 read pattern: { f12_update_0[d0, d1] -> f11[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write4 = f11.f11_f11_update_0_write4_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write4;
  return 0;
}

inline hw_uint<16> f12_rd26_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd26 read pattern: { f12_update_0[d0, d1] -> f11[5 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd27_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd27 read pattern: { f12_update_0[d0, d1] -> f11[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd28_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd28 read pattern: { f12_update_0[d0, d1] -> f11[5 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd29_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd29 read pattern: { f12_update_0[d0, d1] -> f11[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd3_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd3 read pattern: { f12_update_0[d0, d1] -> f11[32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd30_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd30 read pattern: { f12_update_0[d0, d1] -> f11[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write5 = f11.f11_f11_update_0_write5_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write5;
  return 0;
}

inline hw_uint<16> f12_rd31_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd31 read pattern: { f12_update_0[d0, d1] -> f11[6 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd32_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd32 read pattern: { f12_update_0[d0, d1] -> f11[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd33_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd33 read pattern: { f12_update_0[d0, d1] -> f11[6 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd34_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd34 read pattern: { f12_update_0[d0, d1] -> f11[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd35_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd35 read pattern: { f12_update_0[d0, d1] -> f11[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write6 = f11.f11_f11_update_0_write6_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write6;
  return 0;
}

inline hw_uint<16> f12_rd36_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd36 read pattern: { f12_update_0[d0, d1] -> f11[7 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd37_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd37 read pattern: { f12_update_0[d0, d1] -> f11[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd38_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd38 read pattern: { f12_update_0[d0, d1] -> f11[7 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd39_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd39 read pattern: { f12_update_0[d0, d1] -> f11[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd4_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd4 read pattern: { f12_update_0[d0, d1] -> f11[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd40_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd40 read pattern: { f12_update_0[d0, d1] -> f11[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write7 = f11.f11_f11_update_0_write7_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write7;
  return 0;
}

inline hw_uint<16> f12_rd41_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd41 read pattern: { f12_update_0[d0, d1] -> f11[8 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd42_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd42 read pattern: { f12_update_0[d0, d1] -> f11[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd43_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd43 read pattern: { f12_update_0[d0, d1] -> f11[8 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd44_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd44 read pattern: { f12_update_0[d0, d1] -> f11[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd45_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd45 read pattern: { f12_update_0[d0, d1] -> f11[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write8 = f11.f11_f11_update_0_write8_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write8;
  return 0;
}

inline hw_uint<16> f12_rd46_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd46 read pattern: { f12_update_0[d0, d1] -> f11[9 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd47_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd47 read pattern: { f12_update_0[d0, d1] -> f11[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd48_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd48 read pattern: { f12_update_0[d0, d1] -> f11[9 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd49_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd49 read pattern: { f12_update_0[d0, d1] -> f11[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd5_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd5 read pattern: { f12_update_0[d0, d1] -> f11[32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write0 = f11.f11_f11_update_0_write0_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write0;
  return 0;
}

inline hw_uint<16> f12_rd50_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd50 read pattern: { f12_update_0[d0, d1] -> f11[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write9 = f11.f11_f11_update_0_write9_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write9;
  return 0;
}

inline hw_uint<16> f12_rd51_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd51 read pattern: { f12_update_0[d0, d1] -> f11[10 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd52_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd52 read pattern: { f12_update_0[d0, d1] -> f11[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd53_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd53 read pattern: { f12_update_0[d0, d1] -> f11[10 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd54_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd54 read pattern: { f12_update_0[d0, d1] -> f11[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd55_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd55 read pattern: { f12_update_0[d0, d1] -> f11[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write10 = f11.f11_f11_update_0_write10_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write10;
  return 0;
}

inline hw_uint<16> f12_rd56_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd56 read pattern: { f12_update_0[d0, d1] -> f11[11 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd57_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd57 read pattern: { f12_update_0[d0, d1] -> f11[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd58_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd58 read pattern: { f12_update_0[d0, d1] -> f11[11 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd59_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd59 read pattern: { f12_update_0[d0, d1] -> f11[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd6_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd6 read pattern: { f12_update_0[d0, d1] -> f11[1 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd60_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd60 read pattern: { f12_update_0[d0, d1] -> f11[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write11 = f11.f11_f11_update_0_write11_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write11;
  return 0;
}

inline hw_uint<16> f12_rd61_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd61 read pattern: { f12_update_0[d0, d1] -> f11[12 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd62_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd62 read pattern: { f12_update_0[d0, d1] -> f11[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd63_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd63 read pattern: { f12_update_0[d0, d1] -> f11[12 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd64_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd64 read pattern: { f12_update_0[d0, d1] -> f11[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd65_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd65 read pattern: { f12_update_0[d0, d1] -> f11[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write12 = f11.f11_f11_update_0_write12_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write12;
  return 0;
}

inline hw_uint<16> f12_rd66_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd66 read pattern: { f12_update_0[d0, d1] -> f11[13 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd67_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd67 read pattern: { f12_update_0[d0, d1] -> f11[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd68_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd68 read pattern: { f12_update_0[d0, d1] -> f11[13 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd69_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd69 read pattern: { f12_update_0[d0, d1] -> f11[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd7_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd7 read pattern: { f12_update_0[d0, d1] -> f11[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd70_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd70 read pattern: { f12_update_0[d0, d1] -> f11[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write13 = f11.f11_f11_update_0_write13_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write13;
  return 0;
}

inline hw_uint<16> f12_rd71_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd71 read pattern: { f12_update_0[d0, d1] -> f11[14 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd72_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd72 read pattern: { f12_update_0[d0, d1] -> f11[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd73_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd73 read pattern: { f12_update_0[d0, d1] -> f11[14 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd74_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd74 read pattern: { f12_update_0[d0, d1] -> f11[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd75_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd75 read pattern: { f12_update_0[d0, d1] -> f11[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write14 = f11.f11_f11_update_0_write14_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write14;
  return 0;
}

inline hw_uint<16> f12_rd76_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd76 read pattern: { f12_update_0[d0, d1] -> f11[15 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd77_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd77 read pattern: { f12_update_0[d0, d1] -> f11[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd78_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd78 read pattern: { f12_update_0[d0, d1] -> f11[15 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd79_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd79 read pattern: { f12_update_0[d0, d1] -> f11[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write16 = f11.f11_f11_update_0_write16_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write16;
  return 0;
}

inline hw_uint<16> f12_rd8_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd8 read pattern: { f12_update_0[d0, d1] -> f11[1 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write1 = f11.f11_f11_update_0_write1_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write1;
  return 0;
}

inline hw_uint<16> f12_rd80_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd80 read pattern: { f12_update_0[d0, d1] -> f11[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write15 = f11.f11_f11_update_0_write15_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write15;
  return 0;
}

inline hw_uint<16> f12_rd81_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd81 read pattern: { f12_update_0[d0, d1] -> f11[16 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write16 = f11.f11_f11_update_0_write16_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write16;
  return 0;
}

inline hw_uint<16> f12_rd82_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd82 read pattern: { f12_update_0[d0, d1] -> f11[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write16 = f11.f11_f11_update_0_write16_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write16;
  return 0;
}

inline hw_uint<16> f12_rd83_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd83 read pattern: { f12_update_0[d0, d1] -> f11[16 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write16 = f11.f11_f11_update_0_write16_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write16;
  return 0;
}

inline hw_uint<16> f12_rd84_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd84 read pattern: { f12_update_0[d0, d1] -> f11[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write17 = f11.f11_f11_update_0_write17_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write17;
  return 0;
}

inline hw_uint<16> f12_rd85_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd85 read pattern: { f12_update_0[d0, d1] -> f11[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write16 = f11.f11_f11_update_0_write16_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write16;
  return 0;
}

inline hw_uint<16> f12_rd86_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd86 read pattern: { f12_update_0[d0, d1] -> f11[17 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write17 = f11.f11_f11_update_0_write17_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write17;
  return 0;
}

inline hw_uint<16> f12_rd87_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd87 read pattern: { f12_update_0[d0, d1] -> f11[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write17 = f11.f11_f11_update_0_write17_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write17;
  return 0;
}

inline hw_uint<16> f12_rd88_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd88 read pattern: { f12_update_0[d0, d1] -> f11[17 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write17 = f11.f11_f11_update_0_write17_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write17;
  return 0;
}

inline hw_uint<16> f12_rd89_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd89 read pattern: { f12_update_0[d0, d1] -> f11[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write18 = f11.f11_f11_update_0_write18_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write18;
  return 0;
}

inline hw_uint<16> f12_rd9_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd9 read pattern: { f12_update_0[d0, d1] -> f11[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write2 = f11.f11_f11_update_0_write2_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write2;
  return 0;
}

inline hw_uint<16> f12_rd90_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd90 read pattern: { f12_update_0[d0, d1] -> f11[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write17 = f11.f11_f11_update_0_write17_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write17;
  return 0;
}

inline hw_uint<16> f12_rd91_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd91 read pattern: { f12_update_0[d0, d1] -> f11[18 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write18 = f11.f11_f11_update_0_write18_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write18;
  return 0;
}

inline hw_uint<16> f12_rd92_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd92 read pattern: { f12_update_0[d0, d1] -> f11[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write18 = f11.f11_f11_update_0_write18_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write18;
  return 0;
}

inline hw_uint<16> f12_rd93_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd93 read pattern: { f12_update_0[d0, d1] -> f11[18 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write18 = f11.f11_f11_update_0_write18_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write18;
  return 0;
}

inline hw_uint<16> f12_rd94_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd94 read pattern: { f12_update_0[d0, d1] -> f11[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write19 = f11.f11_f11_update_0_write19_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write19;
  return 0;
}

inline hw_uint<16> f12_rd95_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd95 read pattern: { f12_update_0[d0, d1] -> f11[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write18 = f11.f11_f11_update_0_write18_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write18;
  return 0;
}

inline hw_uint<16> f12_rd96_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd96 read pattern: { f12_update_0[d0, d1] -> f11[19 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write19 = f11.f11_f11_update_0_write19_merged_banks_5.peek_133();
  return value_f11_f11_update_0_write19;
  return 0;
}

inline hw_uint<16> f12_rd97_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd97 read pattern: { f12_update_0[d0, d1] -> f11[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write19 = f11.f11_f11_update_0_write19_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write19;
  return 0;
}

inline hw_uint<16> f12_rd98_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd98 read pattern: { f12_update_0[d0, d1] -> f11[19 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write19 = f11.f11_f11_update_0_write19_merged_banks_5.peek_1();
  return value_f11_f11_update_0_write19;
  return 0;
}

inline hw_uint<16> f12_rd99_select(f11_cache& f11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f12_rd99 read pattern: { f12_update_0[d0, d1] -> f11[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f11_f11_update_0_write20 = f11.f11_f11_update_0_write20_merged_banks_5.peek_67();
  return value_f11_f11_update_0_write20;
  return 0;
}

// # of bundles = 2
// f11_update_0_write
//	f11_f11_update_0_write0
//	f11_f11_update_0_write1
//	f11_f11_update_0_write2
//	f11_f11_update_0_write3
//	f11_f11_update_0_write4
//	f11_f11_update_0_write5
//	f11_f11_update_0_write6
//	f11_f11_update_0_write7
//	f11_f11_update_0_write8
//	f11_f11_update_0_write9
//	f11_f11_update_0_write10
//	f11_f11_update_0_write11
//	f11_f11_update_0_write12
//	f11_f11_update_0_write13
//	f11_f11_update_0_write14
//	f11_f11_update_0_write15
//	f11_f11_update_0_write16
//	f11_f11_update_0_write17
//	f11_f11_update_0_write18
//	f11_f11_update_0_write19
//	f11_f11_update_0_write20
//	f11_f11_update_0_write21
//	f11_f11_update_0_write22
//	f11_f11_update_0_write23
//	f11_f11_update_0_write24
//	f11_f11_update_0_write25
//	f11_f11_update_0_write26
//	f11_f11_update_0_write27
//	f11_f11_update_0_write28
//	f11_f11_update_0_write29
//	f11_f11_update_0_write30
//	f11_f11_update_0_write31
inline void f11_f11_update_0_write_bundle_write(hw_uint<512>& f11_update_0_write, f11_cache& f11, int d0, int d1, int dynamic_address) {
	hw_uint<16> f11_f11_update_0_write0_res = f11_update_0_write.extract<0, 15>();
	f11_f11_update_0_write0_write(f11_f11_update_0_write0_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write1_res = f11_update_0_write.extract<16, 31>();
	f11_f11_update_0_write1_write(f11_f11_update_0_write1_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write2_res = f11_update_0_write.extract<32, 47>();
	f11_f11_update_0_write2_write(f11_f11_update_0_write2_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write3_res = f11_update_0_write.extract<48, 63>();
	f11_f11_update_0_write3_write(f11_f11_update_0_write3_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write4_res = f11_update_0_write.extract<64, 79>();
	f11_f11_update_0_write4_write(f11_f11_update_0_write4_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write5_res = f11_update_0_write.extract<80, 95>();
	f11_f11_update_0_write5_write(f11_f11_update_0_write5_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write6_res = f11_update_0_write.extract<96, 111>();
	f11_f11_update_0_write6_write(f11_f11_update_0_write6_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write7_res = f11_update_0_write.extract<112, 127>();
	f11_f11_update_0_write7_write(f11_f11_update_0_write7_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write8_res = f11_update_0_write.extract<128, 143>();
	f11_f11_update_0_write8_write(f11_f11_update_0_write8_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write9_res = f11_update_0_write.extract<144, 159>();
	f11_f11_update_0_write9_write(f11_f11_update_0_write9_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write10_res = f11_update_0_write.extract<160, 175>();
	f11_f11_update_0_write10_write(f11_f11_update_0_write10_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write11_res = f11_update_0_write.extract<176, 191>();
	f11_f11_update_0_write11_write(f11_f11_update_0_write11_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write12_res = f11_update_0_write.extract<192, 207>();
	f11_f11_update_0_write12_write(f11_f11_update_0_write12_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write13_res = f11_update_0_write.extract<208, 223>();
	f11_f11_update_0_write13_write(f11_f11_update_0_write13_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write14_res = f11_update_0_write.extract<224, 239>();
	f11_f11_update_0_write14_write(f11_f11_update_0_write14_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write15_res = f11_update_0_write.extract<240, 255>();
	f11_f11_update_0_write15_write(f11_f11_update_0_write15_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write16_res = f11_update_0_write.extract<256, 271>();
	f11_f11_update_0_write16_write(f11_f11_update_0_write16_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write17_res = f11_update_0_write.extract<272, 287>();
	f11_f11_update_0_write17_write(f11_f11_update_0_write17_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write18_res = f11_update_0_write.extract<288, 303>();
	f11_f11_update_0_write18_write(f11_f11_update_0_write18_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write19_res = f11_update_0_write.extract<304, 319>();
	f11_f11_update_0_write19_write(f11_f11_update_0_write19_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write20_res = f11_update_0_write.extract<320, 335>();
	f11_f11_update_0_write20_write(f11_f11_update_0_write20_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write21_res = f11_update_0_write.extract<336, 351>();
	f11_f11_update_0_write21_write(f11_f11_update_0_write21_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write22_res = f11_update_0_write.extract<352, 367>();
	f11_f11_update_0_write22_write(f11_f11_update_0_write22_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write23_res = f11_update_0_write.extract<368, 383>();
	f11_f11_update_0_write23_write(f11_f11_update_0_write23_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write24_res = f11_update_0_write.extract<384, 399>();
	f11_f11_update_0_write24_write(f11_f11_update_0_write24_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write25_res = f11_update_0_write.extract<400, 415>();
	f11_f11_update_0_write25_write(f11_f11_update_0_write25_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write26_res = f11_update_0_write.extract<416, 431>();
	f11_f11_update_0_write26_write(f11_f11_update_0_write26_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write27_res = f11_update_0_write.extract<432, 447>();
	f11_f11_update_0_write27_write(f11_f11_update_0_write27_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write28_res = f11_update_0_write.extract<448, 463>();
	f11_f11_update_0_write28_write(f11_f11_update_0_write28_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write29_res = f11_update_0_write.extract<464, 479>();
	f11_f11_update_0_write29_write(f11_f11_update_0_write29_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write30_res = f11_update_0_write.extract<480, 495>();
	f11_f11_update_0_write30_write(f11_f11_update_0_write30_res, f11, d0, d1, dynamic_address);
	hw_uint<16> f11_f11_update_0_write31_res = f11_update_0_write.extract<496, 511>();
	f11_f11_update_0_write31_write(f11_f11_update_0_write31_res, f11, d0, d1, dynamic_address);
}

// f12_update_0_read
//	f12_rd0
//	f12_rd1
//	f12_rd2
//	f12_rd3
//	f12_rd4
//	f12_rd5
//	f12_rd6
//	f12_rd7
//	f12_rd8
//	f12_rd9
//	f12_rd10
//	f12_rd11
//	f12_rd12
//	f12_rd13
//	f12_rd14
//	f12_rd15
//	f12_rd16
//	f12_rd17
//	f12_rd18
//	f12_rd19
//	f12_rd20
//	f12_rd21
//	f12_rd22
//	f12_rd23
//	f12_rd24
//	f12_rd25
//	f12_rd26
//	f12_rd27
//	f12_rd28
//	f12_rd29
//	f12_rd30
//	f12_rd31
//	f12_rd32
//	f12_rd33
//	f12_rd34
//	f12_rd35
//	f12_rd36
//	f12_rd37
//	f12_rd38
//	f12_rd39
//	f12_rd40
//	f12_rd41
//	f12_rd42
//	f12_rd43
//	f12_rd44
//	f12_rd45
//	f12_rd46
//	f12_rd47
//	f12_rd48
//	f12_rd49
//	f12_rd50
//	f12_rd51
//	f12_rd52
//	f12_rd53
//	f12_rd54
//	f12_rd55
//	f12_rd56
//	f12_rd57
//	f12_rd58
//	f12_rd59
//	f12_rd60
//	f12_rd61
//	f12_rd62
//	f12_rd63
//	f12_rd64
//	f12_rd65
//	f12_rd66
//	f12_rd67
//	f12_rd68
//	f12_rd69
//	f12_rd70
//	f12_rd71
//	f12_rd72
//	f12_rd73
//	f12_rd74
//	f12_rd75
//	f12_rd76
//	f12_rd77
//	f12_rd78
//	f12_rd79
//	f12_rd80
//	f12_rd81
//	f12_rd82
//	f12_rd83
//	f12_rd84
//	f12_rd85
//	f12_rd86
//	f12_rd87
//	f12_rd88
//	f12_rd89
//	f12_rd90
//	f12_rd91
//	f12_rd92
//	f12_rd93
//	f12_rd94
//	f12_rd95
//	f12_rd96
//	f12_rd97
//	f12_rd98
//	f12_rd99
//	f12_rd100
//	f12_rd101
//	f12_rd102
//	f12_rd103
//	f12_rd104
//	f12_rd105
//	f12_rd106
//	f12_rd107
//	f12_rd108
//	f12_rd109
//	f12_rd110
//	f12_rd111
//	f12_rd112
//	f12_rd113
//	f12_rd114
//	f12_rd115
//	f12_rd116
//	f12_rd117
//	f12_rd118
//	f12_rd119
//	f12_rd120
//	f12_rd121
//	f12_rd122
//	f12_rd123
//	f12_rd124
//	f12_rd125
//	f12_rd126
//	f12_rd127
//	f12_rd128
//	f12_rd129
//	f12_rd130
//	f12_rd131
//	f12_rd132
//	f12_rd133
//	f12_rd134
//	f12_rd135
//	f12_rd136
//	f12_rd137
//	f12_rd138
//	f12_rd139
//	f12_rd140
//	f12_rd141
//	f12_rd142
//	f12_rd143
//	f12_rd144
//	f12_rd145
//	f12_rd146
//	f12_rd147
//	f12_rd148
//	f12_rd149
//	f12_rd150
//	f12_rd151
//	f12_rd152
//	f12_rd153
//	f12_rd154
//	f12_rd155
//	f12_rd156
//	f12_rd157
//	f12_rd158
//	f12_rd159
inline hw_uint<2560> f11_f12_update_0_read_bundle_read(f11_cache& f11, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f12_rd0
    // f12_rd1
    // f12_rd2
    // f12_rd3
    // f12_rd4
    // f12_rd5
    // f12_rd6
    // f12_rd7
    // f12_rd8
    // f12_rd9
    // f12_rd10
    // f12_rd11
    // f12_rd12
    // f12_rd13
    // f12_rd14
    // f12_rd15
    // f12_rd16
    // f12_rd17
    // f12_rd18
    // f12_rd19
    // f12_rd20
    // f12_rd21
    // f12_rd22
    // f12_rd23
    // f12_rd24
    // f12_rd25
    // f12_rd26
    // f12_rd27
    // f12_rd28
    // f12_rd29
    // f12_rd30
    // f12_rd31
    // f12_rd32
    // f12_rd33
    // f12_rd34
    // f12_rd35
    // f12_rd36
    // f12_rd37
    // f12_rd38
    // f12_rd39
    // f12_rd40
    // f12_rd41
    // f12_rd42
    // f12_rd43
    // f12_rd44
    // f12_rd45
    // f12_rd46
    // f12_rd47
    // f12_rd48
    // f12_rd49
    // f12_rd50
    // f12_rd51
    // f12_rd52
    // f12_rd53
    // f12_rd54
    // f12_rd55
    // f12_rd56
    // f12_rd57
    // f12_rd58
    // f12_rd59
    // f12_rd60
    // f12_rd61
    // f12_rd62
    // f12_rd63
    // f12_rd64
    // f12_rd65
    // f12_rd66
    // f12_rd67
    // f12_rd68
    // f12_rd69
    // f12_rd70
    // f12_rd71
    // f12_rd72
    // f12_rd73
    // f12_rd74
    // f12_rd75
    // f12_rd76
    // f12_rd77
    // f12_rd78
    // f12_rd79
    // f12_rd80
    // f12_rd81
    // f12_rd82
    // f12_rd83
    // f12_rd84
    // f12_rd85
    // f12_rd86
    // f12_rd87
    // f12_rd88
    // f12_rd89
    // f12_rd90
    // f12_rd91
    // f12_rd92
    // f12_rd93
    // f12_rd94
    // f12_rd95
    // f12_rd96
    // f12_rd97
    // f12_rd98
    // f12_rd99
    // f12_rd100
    // f12_rd101
    // f12_rd102
    // f12_rd103
    // f12_rd104
    // f12_rd105
    // f12_rd106
    // f12_rd107
    // f12_rd108
    // f12_rd109
    // f12_rd110
    // f12_rd111
    // f12_rd112
    // f12_rd113
    // f12_rd114
    // f12_rd115
    // f12_rd116
    // f12_rd117
    // f12_rd118
    // f12_rd119
    // f12_rd120
    // f12_rd121
    // f12_rd122
    // f12_rd123
    // f12_rd124
    // f12_rd125
    // f12_rd126
    // f12_rd127
    // f12_rd128
    // f12_rd129
    // f12_rd130
    // f12_rd131
    // f12_rd132
    // f12_rd133
    // f12_rd134
    // f12_rd135
    // f12_rd136
    // f12_rd137
    // f12_rd138
    // f12_rd139
    // f12_rd140
    // f12_rd141
    // f12_rd142
    // f12_rd143
    // f12_rd144
    // f12_rd145
    // f12_rd146
    // f12_rd147
    // f12_rd148
    // f12_rd149
    // f12_rd150
    // f12_rd151
    // f12_rd152
    // f12_rd153
    // f12_rd154
    // f12_rd155
    // f12_rd156
    // f12_rd157
    // f12_rd158
    // f12_rd159

	hw_uint<2560> result;
	hw_uint<16> f12_rd0_res = f12_rd0_select(f11, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f12_rd0_res);
	hw_uint<16> f12_rd1_res = f12_rd1_select(f11, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f12_rd1_res);
	hw_uint<16> f12_rd2_res = f12_rd2_select(f11, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f12_rd2_res);
	hw_uint<16> f12_rd3_res = f12_rd3_select(f11, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f12_rd3_res);
	hw_uint<16> f12_rd4_res = f12_rd4_select(f11, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f12_rd4_res);
	hw_uint<16> f12_rd5_res = f12_rd5_select(f11, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f12_rd5_res);
	hw_uint<16> f12_rd6_res = f12_rd6_select(f11, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f12_rd6_res);
	hw_uint<16> f12_rd7_res = f12_rd7_select(f11, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f12_rd7_res);
	hw_uint<16> f12_rd8_res = f12_rd8_select(f11, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f12_rd8_res);
	hw_uint<16> f12_rd9_res = f12_rd9_select(f11, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f12_rd9_res);
	hw_uint<16> f12_rd10_res = f12_rd10_select(f11, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f12_rd10_res);
	hw_uint<16> f12_rd11_res = f12_rd11_select(f11, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f12_rd11_res);
	hw_uint<16> f12_rd12_res = f12_rd12_select(f11, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f12_rd12_res);
	hw_uint<16> f12_rd13_res = f12_rd13_select(f11, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f12_rd13_res);
	hw_uint<16> f12_rd14_res = f12_rd14_select(f11, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f12_rd14_res);
	hw_uint<16> f12_rd15_res = f12_rd15_select(f11, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f12_rd15_res);
	hw_uint<16> f12_rd16_res = f12_rd16_select(f11, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f12_rd16_res);
	hw_uint<16> f12_rd17_res = f12_rd17_select(f11, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f12_rd17_res);
	hw_uint<16> f12_rd18_res = f12_rd18_select(f11, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f12_rd18_res);
	hw_uint<16> f12_rd19_res = f12_rd19_select(f11, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f12_rd19_res);
	hw_uint<16> f12_rd20_res = f12_rd20_select(f11, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f12_rd20_res);
	hw_uint<16> f12_rd21_res = f12_rd21_select(f11, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f12_rd21_res);
	hw_uint<16> f12_rd22_res = f12_rd22_select(f11, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f12_rd22_res);
	hw_uint<16> f12_rd23_res = f12_rd23_select(f11, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f12_rd23_res);
	hw_uint<16> f12_rd24_res = f12_rd24_select(f11, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f12_rd24_res);
	hw_uint<16> f12_rd25_res = f12_rd25_select(f11, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f12_rd25_res);
	hw_uint<16> f12_rd26_res = f12_rd26_select(f11, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f12_rd26_res);
	hw_uint<16> f12_rd27_res = f12_rd27_select(f11, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f12_rd27_res);
	hw_uint<16> f12_rd28_res = f12_rd28_select(f11, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f12_rd28_res);
	hw_uint<16> f12_rd29_res = f12_rd29_select(f11, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f12_rd29_res);
	hw_uint<16> f12_rd30_res = f12_rd30_select(f11, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f12_rd30_res);
	hw_uint<16> f12_rd31_res = f12_rd31_select(f11, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f12_rd31_res);
	hw_uint<16> f12_rd32_res = f12_rd32_select(f11, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f12_rd32_res);
	hw_uint<16> f12_rd33_res = f12_rd33_select(f11, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f12_rd33_res);
	hw_uint<16> f12_rd34_res = f12_rd34_select(f11, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f12_rd34_res);
	hw_uint<16> f12_rd35_res = f12_rd35_select(f11, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f12_rd35_res);
	hw_uint<16> f12_rd36_res = f12_rd36_select(f11, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f12_rd36_res);
	hw_uint<16> f12_rd37_res = f12_rd37_select(f11, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f12_rd37_res);
	hw_uint<16> f12_rd38_res = f12_rd38_select(f11, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f12_rd38_res);
	hw_uint<16> f12_rd39_res = f12_rd39_select(f11, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f12_rd39_res);
	hw_uint<16> f12_rd40_res = f12_rd40_select(f11, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f12_rd40_res);
	hw_uint<16> f12_rd41_res = f12_rd41_select(f11, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f12_rd41_res);
	hw_uint<16> f12_rd42_res = f12_rd42_select(f11, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f12_rd42_res);
	hw_uint<16> f12_rd43_res = f12_rd43_select(f11, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f12_rd43_res);
	hw_uint<16> f12_rd44_res = f12_rd44_select(f11, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f12_rd44_res);
	hw_uint<16> f12_rd45_res = f12_rd45_select(f11, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f12_rd45_res);
	hw_uint<16> f12_rd46_res = f12_rd46_select(f11, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f12_rd46_res);
	hw_uint<16> f12_rd47_res = f12_rd47_select(f11, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f12_rd47_res);
	hw_uint<16> f12_rd48_res = f12_rd48_select(f11, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f12_rd48_res);
	hw_uint<16> f12_rd49_res = f12_rd49_select(f11, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f12_rd49_res);
	hw_uint<16> f12_rd50_res = f12_rd50_select(f11, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f12_rd50_res);
	hw_uint<16> f12_rd51_res = f12_rd51_select(f11, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f12_rd51_res);
	hw_uint<16> f12_rd52_res = f12_rd52_select(f11, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f12_rd52_res);
	hw_uint<16> f12_rd53_res = f12_rd53_select(f11, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f12_rd53_res);
	hw_uint<16> f12_rd54_res = f12_rd54_select(f11, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f12_rd54_res);
	hw_uint<16> f12_rd55_res = f12_rd55_select(f11, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f12_rd55_res);
	hw_uint<16> f12_rd56_res = f12_rd56_select(f11, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f12_rd56_res);
	hw_uint<16> f12_rd57_res = f12_rd57_select(f11, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f12_rd57_res);
	hw_uint<16> f12_rd58_res = f12_rd58_select(f11, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f12_rd58_res);
	hw_uint<16> f12_rd59_res = f12_rd59_select(f11, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f12_rd59_res);
	hw_uint<16> f12_rd60_res = f12_rd60_select(f11, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f12_rd60_res);
	hw_uint<16> f12_rd61_res = f12_rd61_select(f11, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f12_rd61_res);
	hw_uint<16> f12_rd62_res = f12_rd62_select(f11, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f12_rd62_res);
	hw_uint<16> f12_rd63_res = f12_rd63_select(f11, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f12_rd63_res);
	hw_uint<16> f12_rd64_res = f12_rd64_select(f11, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f12_rd64_res);
	hw_uint<16> f12_rd65_res = f12_rd65_select(f11, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f12_rd65_res);
	hw_uint<16> f12_rd66_res = f12_rd66_select(f11, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f12_rd66_res);
	hw_uint<16> f12_rd67_res = f12_rd67_select(f11, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f12_rd67_res);
	hw_uint<16> f12_rd68_res = f12_rd68_select(f11, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f12_rd68_res);
	hw_uint<16> f12_rd69_res = f12_rd69_select(f11, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f12_rd69_res);
	hw_uint<16> f12_rd70_res = f12_rd70_select(f11, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f12_rd70_res);
	hw_uint<16> f12_rd71_res = f12_rd71_select(f11, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f12_rd71_res);
	hw_uint<16> f12_rd72_res = f12_rd72_select(f11, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f12_rd72_res);
	hw_uint<16> f12_rd73_res = f12_rd73_select(f11, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f12_rd73_res);
	hw_uint<16> f12_rd74_res = f12_rd74_select(f11, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f12_rd74_res);
	hw_uint<16> f12_rd75_res = f12_rd75_select(f11, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f12_rd75_res);
	hw_uint<16> f12_rd76_res = f12_rd76_select(f11, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f12_rd76_res);
	hw_uint<16> f12_rd77_res = f12_rd77_select(f11, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f12_rd77_res);
	hw_uint<16> f12_rd78_res = f12_rd78_select(f11, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f12_rd78_res);
	hw_uint<16> f12_rd79_res = f12_rd79_select(f11, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f12_rd79_res);
	hw_uint<16> f12_rd80_res = f12_rd80_select(f11, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f12_rd80_res);
	hw_uint<16> f12_rd81_res = f12_rd81_select(f11, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f12_rd81_res);
	hw_uint<16> f12_rd82_res = f12_rd82_select(f11, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f12_rd82_res);
	hw_uint<16> f12_rd83_res = f12_rd83_select(f11, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f12_rd83_res);
	hw_uint<16> f12_rd84_res = f12_rd84_select(f11, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f12_rd84_res);
	hw_uint<16> f12_rd85_res = f12_rd85_select(f11, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f12_rd85_res);
	hw_uint<16> f12_rd86_res = f12_rd86_select(f11, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f12_rd86_res);
	hw_uint<16> f12_rd87_res = f12_rd87_select(f11, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f12_rd87_res);
	hw_uint<16> f12_rd88_res = f12_rd88_select(f11, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f12_rd88_res);
	hw_uint<16> f12_rd89_res = f12_rd89_select(f11, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f12_rd89_res);
	hw_uint<16> f12_rd90_res = f12_rd90_select(f11, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f12_rd90_res);
	hw_uint<16> f12_rd91_res = f12_rd91_select(f11, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f12_rd91_res);
	hw_uint<16> f12_rd92_res = f12_rd92_select(f11, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f12_rd92_res);
	hw_uint<16> f12_rd93_res = f12_rd93_select(f11, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f12_rd93_res);
	hw_uint<16> f12_rd94_res = f12_rd94_select(f11, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f12_rd94_res);
	hw_uint<16> f12_rd95_res = f12_rd95_select(f11, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f12_rd95_res);
	hw_uint<16> f12_rd96_res = f12_rd96_select(f11, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f12_rd96_res);
	hw_uint<16> f12_rd97_res = f12_rd97_select(f11, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f12_rd97_res);
	hw_uint<16> f12_rd98_res = f12_rd98_select(f11, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f12_rd98_res);
	hw_uint<16> f12_rd99_res = f12_rd99_select(f11, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f12_rd99_res);
	hw_uint<16> f12_rd100_res = f12_rd100_select(f11, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f12_rd100_res);
	hw_uint<16> f12_rd101_res = f12_rd101_select(f11, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f12_rd101_res);
	hw_uint<16> f12_rd102_res = f12_rd102_select(f11, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f12_rd102_res);
	hw_uint<16> f12_rd103_res = f12_rd103_select(f11, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f12_rd103_res);
	hw_uint<16> f12_rd104_res = f12_rd104_select(f11, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f12_rd104_res);
	hw_uint<16> f12_rd105_res = f12_rd105_select(f11, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f12_rd105_res);
	hw_uint<16> f12_rd106_res = f12_rd106_select(f11, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f12_rd106_res);
	hw_uint<16> f12_rd107_res = f12_rd107_select(f11, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f12_rd107_res);
	hw_uint<16> f12_rd108_res = f12_rd108_select(f11, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f12_rd108_res);
	hw_uint<16> f12_rd109_res = f12_rd109_select(f11, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f12_rd109_res);
	hw_uint<16> f12_rd110_res = f12_rd110_select(f11, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f12_rd110_res);
	hw_uint<16> f12_rd111_res = f12_rd111_select(f11, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f12_rd111_res);
	hw_uint<16> f12_rd112_res = f12_rd112_select(f11, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f12_rd112_res);
	hw_uint<16> f12_rd113_res = f12_rd113_select(f11, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f12_rd113_res);
	hw_uint<16> f12_rd114_res = f12_rd114_select(f11, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f12_rd114_res);
	hw_uint<16> f12_rd115_res = f12_rd115_select(f11, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f12_rd115_res);
	hw_uint<16> f12_rd116_res = f12_rd116_select(f11, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f12_rd116_res);
	hw_uint<16> f12_rd117_res = f12_rd117_select(f11, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f12_rd117_res);
	hw_uint<16> f12_rd118_res = f12_rd118_select(f11, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f12_rd118_res);
	hw_uint<16> f12_rd119_res = f12_rd119_select(f11, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f12_rd119_res);
	hw_uint<16> f12_rd120_res = f12_rd120_select(f11, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f12_rd120_res);
	hw_uint<16> f12_rd121_res = f12_rd121_select(f11, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f12_rd121_res);
	hw_uint<16> f12_rd122_res = f12_rd122_select(f11, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f12_rd122_res);
	hw_uint<16> f12_rd123_res = f12_rd123_select(f11, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f12_rd123_res);
	hw_uint<16> f12_rd124_res = f12_rd124_select(f11, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f12_rd124_res);
	hw_uint<16> f12_rd125_res = f12_rd125_select(f11, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f12_rd125_res);
	hw_uint<16> f12_rd126_res = f12_rd126_select(f11, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f12_rd126_res);
	hw_uint<16> f12_rd127_res = f12_rd127_select(f11, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f12_rd127_res);
	hw_uint<16> f12_rd128_res = f12_rd128_select(f11, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f12_rd128_res);
	hw_uint<16> f12_rd129_res = f12_rd129_select(f11, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f12_rd129_res);
	hw_uint<16> f12_rd130_res = f12_rd130_select(f11, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f12_rd130_res);
	hw_uint<16> f12_rd131_res = f12_rd131_select(f11, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f12_rd131_res);
	hw_uint<16> f12_rd132_res = f12_rd132_select(f11, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f12_rd132_res);
	hw_uint<16> f12_rd133_res = f12_rd133_select(f11, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f12_rd133_res);
	hw_uint<16> f12_rd134_res = f12_rd134_select(f11, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f12_rd134_res);
	hw_uint<16> f12_rd135_res = f12_rd135_select(f11, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f12_rd135_res);
	hw_uint<16> f12_rd136_res = f12_rd136_select(f11, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f12_rd136_res);
	hw_uint<16> f12_rd137_res = f12_rd137_select(f11, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f12_rd137_res);
	hw_uint<16> f12_rd138_res = f12_rd138_select(f11, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f12_rd138_res);
	hw_uint<16> f12_rd139_res = f12_rd139_select(f11, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f12_rd139_res);
	hw_uint<16> f12_rd140_res = f12_rd140_select(f11, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f12_rd140_res);
	hw_uint<16> f12_rd141_res = f12_rd141_select(f11, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f12_rd141_res);
	hw_uint<16> f12_rd142_res = f12_rd142_select(f11, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f12_rd142_res);
	hw_uint<16> f12_rd143_res = f12_rd143_select(f11, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f12_rd143_res);
	hw_uint<16> f12_rd144_res = f12_rd144_select(f11, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f12_rd144_res);
	hw_uint<16> f12_rd145_res = f12_rd145_select(f11, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f12_rd145_res);
	hw_uint<16> f12_rd146_res = f12_rd146_select(f11, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f12_rd146_res);
	hw_uint<16> f12_rd147_res = f12_rd147_select(f11, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f12_rd147_res);
	hw_uint<16> f12_rd148_res = f12_rd148_select(f11, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f12_rd148_res);
	hw_uint<16> f12_rd149_res = f12_rd149_select(f11, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f12_rd149_res);
	hw_uint<16> f12_rd150_res = f12_rd150_select(f11, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f12_rd150_res);
	hw_uint<16> f12_rd151_res = f12_rd151_select(f11, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f12_rd151_res);
	hw_uint<16> f12_rd152_res = f12_rd152_select(f11, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f12_rd152_res);
	hw_uint<16> f12_rd153_res = f12_rd153_select(f11, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f12_rd153_res);
	hw_uint<16> f12_rd154_res = f12_rd154_select(f11, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f12_rd154_res);
	hw_uint<16> f12_rd155_res = f12_rd155_select(f11, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f12_rd155_res);
	hw_uint<16> f12_rd156_res = f12_rd156_select(f11, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f12_rd156_res);
	hw_uint<16> f12_rd157_res = f12_rd157_select(f11, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f12_rd157_res);
	hw_uint<16> f12_rd158_res = f12_rd158_select(f11, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f12_rd158_res);
	hw_uint<16> f12_rd159_res = f12_rd159_select(f11, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f12_rd159_res);
	return result;
}

struct f12_f12_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1952], [-2, 1080]}
	// Capacity: 130
	// # of read delays: 5
  // 0, 1, 64, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 63> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
		return f6;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_129() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1921], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1930], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1931], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1932], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1933], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1934], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1935], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-16, 1936], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-15, 1937], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-14, 1938], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-13, 1939], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1922], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-12, 1940], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-11, 1941], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-10, 1942], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-9, 1943], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-8, 1944], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-7, 1945], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-6, 1946], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-5, 1947], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-4, 1948], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-3, 1949], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1923], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-2, 1950], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-33, 1951], [-1, 1081]}
	// Capacity: 130
	// # of read delays: 5
  // 0, 1, 65, 66, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 62> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_129() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1924], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1925], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1926], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1927], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1928], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_f12_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1929], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f12_cache {
  // # of banks: 32
  f12_f12_update_0_write0_merged_banks_5_cache f12_f12_update_0_write0_merged_banks_5;
  f12_f12_update_0_write1_merged_banks_5_cache f12_f12_update_0_write1_merged_banks_5;
  f12_f12_update_0_write10_merged_banks_5_cache f12_f12_update_0_write10_merged_banks_5;
  f12_f12_update_0_write11_merged_banks_5_cache f12_f12_update_0_write11_merged_banks_5;
  f12_f12_update_0_write12_merged_banks_5_cache f12_f12_update_0_write12_merged_banks_5;
  f12_f12_update_0_write13_merged_banks_5_cache f12_f12_update_0_write13_merged_banks_5;
  f12_f12_update_0_write14_merged_banks_5_cache f12_f12_update_0_write14_merged_banks_5;
  f12_f12_update_0_write15_merged_banks_5_cache f12_f12_update_0_write15_merged_banks_5;
  f12_f12_update_0_write16_merged_banks_5_cache f12_f12_update_0_write16_merged_banks_5;
  f12_f12_update_0_write17_merged_banks_5_cache f12_f12_update_0_write17_merged_banks_5;
  f12_f12_update_0_write18_merged_banks_5_cache f12_f12_update_0_write18_merged_banks_5;
  f12_f12_update_0_write19_merged_banks_5_cache f12_f12_update_0_write19_merged_banks_5;
  f12_f12_update_0_write2_merged_banks_5_cache f12_f12_update_0_write2_merged_banks_5;
  f12_f12_update_0_write20_merged_banks_5_cache f12_f12_update_0_write20_merged_banks_5;
  f12_f12_update_0_write21_merged_banks_5_cache f12_f12_update_0_write21_merged_banks_5;
  f12_f12_update_0_write22_merged_banks_5_cache f12_f12_update_0_write22_merged_banks_5;
  f12_f12_update_0_write23_merged_banks_5_cache f12_f12_update_0_write23_merged_banks_5;
  f12_f12_update_0_write24_merged_banks_5_cache f12_f12_update_0_write24_merged_banks_5;
  f12_f12_update_0_write25_merged_banks_5_cache f12_f12_update_0_write25_merged_banks_5;
  f12_f12_update_0_write26_merged_banks_5_cache f12_f12_update_0_write26_merged_banks_5;
  f12_f12_update_0_write27_merged_banks_5_cache f12_f12_update_0_write27_merged_banks_5;
  f12_f12_update_0_write28_merged_banks_5_cache f12_f12_update_0_write28_merged_banks_5;
  f12_f12_update_0_write29_merged_banks_5_cache f12_f12_update_0_write29_merged_banks_5;
  f12_f12_update_0_write3_merged_banks_5_cache f12_f12_update_0_write3_merged_banks_5;
  f12_f12_update_0_write30_merged_banks_5_cache f12_f12_update_0_write30_merged_banks_5;
  f12_f12_update_0_write31_merged_banks_5_cache f12_f12_update_0_write31_merged_banks_5;
  f12_f12_update_0_write4_merged_banks_5_cache f12_f12_update_0_write4_merged_banks_5;
  f12_f12_update_0_write5_merged_banks_5_cache f12_f12_update_0_write5_merged_banks_5;
  f12_f12_update_0_write6_merged_banks_5_cache f12_f12_update_0_write6_merged_banks_5;
  f12_f12_update_0_write7_merged_banks_5_cache f12_f12_update_0_write7_merged_banks_5;
  f12_f12_update_0_write8_merged_banks_5_cache f12_f12_update_0_write8_merged_banks_5;
  f12_f12_update_0_write9_merged_banks_5_cache f12_f12_update_0_write9_merged_banks_5;
};



inline void f12_f12_update_0_write0_write(hw_uint<16>& f12_f12_update_0_write0, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write0_merged_banks_5.push(f12_f12_update_0_write0);
}

inline void f12_f12_update_0_write1_write(hw_uint<16>& f12_f12_update_0_write1, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write1_merged_banks_5.push(f12_f12_update_0_write1);
}

inline void f12_f12_update_0_write10_write(hw_uint<16>& f12_f12_update_0_write10, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write10_merged_banks_5.push(f12_f12_update_0_write10);
}

inline void f12_f12_update_0_write11_write(hw_uint<16>& f12_f12_update_0_write11, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write11_merged_banks_5.push(f12_f12_update_0_write11);
}

inline void f12_f12_update_0_write12_write(hw_uint<16>& f12_f12_update_0_write12, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write12_merged_banks_5.push(f12_f12_update_0_write12);
}

inline void f12_f12_update_0_write13_write(hw_uint<16>& f12_f12_update_0_write13, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write13_merged_banks_5.push(f12_f12_update_0_write13);
}

inline void f12_f12_update_0_write14_write(hw_uint<16>& f12_f12_update_0_write14, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write14_merged_banks_5.push(f12_f12_update_0_write14);
}

inline void f12_f12_update_0_write15_write(hw_uint<16>& f12_f12_update_0_write15, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write15_merged_banks_5.push(f12_f12_update_0_write15);
}

inline void f12_f12_update_0_write16_write(hw_uint<16>& f12_f12_update_0_write16, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write16_merged_banks_5.push(f12_f12_update_0_write16);
}

inline void f12_f12_update_0_write17_write(hw_uint<16>& f12_f12_update_0_write17, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write17_merged_banks_5.push(f12_f12_update_0_write17);
}

inline void f12_f12_update_0_write18_write(hw_uint<16>& f12_f12_update_0_write18, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write18_merged_banks_5.push(f12_f12_update_0_write18);
}

inline void f12_f12_update_0_write19_write(hw_uint<16>& f12_f12_update_0_write19, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write19_merged_banks_5.push(f12_f12_update_0_write19);
}

inline void f12_f12_update_0_write2_write(hw_uint<16>& f12_f12_update_0_write2, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write2_merged_banks_5.push(f12_f12_update_0_write2);
}

inline void f12_f12_update_0_write20_write(hw_uint<16>& f12_f12_update_0_write20, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write20_merged_banks_5.push(f12_f12_update_0_write20);
}

inline void f12_f12_update_0_write21_write(hw_uint<16>& f12_f12_update_0_write21, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write21_merged_banks_5.push(f12_f12_update_0_write21);
}

inline void f12_f12_update_0_write22_write(hw_uint<16>& f12_f12_update_0_write22, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write22_merged_banks_5.push(f12_f12_update_0_write22);
}

inline void f12_f12_update_0_write23_write(hw_uint<16>& f12_f12_update_0_write23, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write23_merged_banks_5.push(f12_f12_update_0_write23);
}

inline void f12_f12_update_0_write24_write(hw_uint<16>& f12_f12_update_0_write24, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write24_merged_banks_5.push(f12_f12_update_0_write24);
}

inline void f12_f12_update_0_write25_write(hw_uint<16>& f12_f12_update_0_write25, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write25_merged_banks_5.push(f12_f12_update_0_write25);
}

inline void f12_f12_update_0_write26_write(hw_uint<16>& f12_f12_update_0_write26, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write26_merged_banks_5.push(f12_f12_update_0_write26);
}

inline void f12_f12_update_0_write27_write(hw_uint<16>& f12_f12_update_0_write27, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write27_merged_banks_5.push(f12_f12_update_0_write27);
}

inline void f12_f12_update_0_write28_write(hw_uint<16>& f12_f12_update_0_write28, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write28_merged_banks_5.push(f12_f12_update_0_write28);
}

inline void f12_f12_update_0_write29_write(hw_uint<16>& f12_f12_update_0_write29, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write29_merged_banks_5.push(f12_f12_update_0_write29);
}

inline void f12_f12_update_0_write3_write(hw_uint<16>& f12_f12_update_0_write3, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write3_merged_banks_5.push(f12_f12_update_0_write3);
}

inline void f12_f12_update_0_write30_write(hw_uint<16>& f12_f12_update_0_write30, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write30_merged_banks_5.push(f12_f12_update_0_write30);
}

inline void f12_f12_update_0_write31_write(hw_uint<16>& f12_f12_update_0_write31, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write31_merged_banks_5.push(f12_f12_update_0_write31);
}

inline void f12_f12_update_0_write4_write(hw_uint<16>& f12_f12_update_0_write4, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write4_merged_banks_5.push(f12_f12_update_0_write4);
}

inline void f12_f12_update_0_write5_write(hw_uint<16>& f12_f12_update_0_write5, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write5_merged_banks_5.push(f12_f12_update_0_write5);
}

inline void f12_f12_update_0_write6_write(hw_uint<16>& f12_f12_update_0_write6, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write6_merged_banks_5.push(f12_f12_update_0_write6);
}

inline void f12_f12_update_0_write7_write(hw_uint<16>& f12_f12_update_0_write7, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write7_merged_banks_5.push(f12_f12_update_0_write7);
}

inline void f12_f12_update_0_write8_write(hw_uint<16>& f12_f12_update_0_write8, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write8_merged_banks_5.push(f12_f12_update_0_write8);
}

inline void f12_f12_update_0_write9_write(hw_uint<16>& f12_f12_update_0_write9, f12_cache& f12, int d0, int d1, int dynamic_address) {
  f12.f12_f12_update_0_write9_merged_banks_5.push(f12_f12_update_0_write9);
}

inline hw_uint<16> f13_rd0_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd0 read pattern: { f13_update_0[d0, d1] -> f12[-1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write31 = f12.f12_f12_update_0_write31_merged_banks_5.peek_66();
  return value_f12_f12_update_0_write31;
  return 0;
}

inline hw_uint<16> f13_rd1_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd1 read pattern: { f13_update_0[d0, d1] -> f12[32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd10_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd10 read pattern: { f13_update_0[d0, d1] -> f12[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd100_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd100 read pattern: { f13_update_0[d0, d1] -> f12[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write19 = f12.f12_f12_update_0_write19_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write19;
  return 0;
}

inline hw_uint<16> f13_rd101_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd101 read pattern: { f13_update_0[d0, d1] -> f12[20 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write20 = f12.f12_f12_update_0_write20_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write20;
  return 0;
}

inline hw_uint<16> f13_rd102_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd102 read pattern: { f13_update_0[d0, d1] -> f12[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write20 = f12.f12_f12_update_0_write20_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write20;
  return 0;
}

inline hw_uint<16> f13_rd103_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd103 read pattern: { f13_update_0[d0, d1] -> f12[20 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write20 = f12.f12_f12_update_0_write20_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write20;
  return 0;
}

inline hw_uint<16> f13_rd104_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd104 read pattern: { f13_update_0[d0, d1] -> f12[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write21 = f12.f12_f12_update_0_write21_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write21;
  return 0;
}

inline hw_uint<16> f13_rd105_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd105 read pattern: { f13_update_0[d0, d1] -> f12[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write20 = f12.f12_f12_update_0_write20_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write20;
  return 0;
}

inline hw_uint<16> f13_rd106_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd106 read pattern: { f13_update_0[d0, d1] -> f12[21 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write21 = f12.f12_f12_update_0_write21_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write21;
  return 0;
}

inline hw_uint<16> f13_rd107_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd107 read pattern: { f13_update_0[d0, d1] -> f12[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write21 = f12.f12_f12_update_0_write21_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write21;
  return 0;
}

inline hw_uint<16> f13_rd108_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd108 read pattern: { f13_update_0[d0, d1] -> f12[21 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write21 = f12.f12_f12_update_0_write21_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write21;
  return 0;
}

inline hw_uint<16> f13_rd109_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd109 read pattern: { f13_update_0[d0, d1] -> f12[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write22 = f12.f12_f12_update_0_write22_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write22;
  return 0;
}

inline hw_uint<16> f13_rd11_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd11 read pattern: { f13_update_0[d0, d1] -> f12[2 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd110_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd110 read pattern: { f13_update_0[d0, d1] -> f12[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write21 = f12.f12_f12_update_0_write21_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write21;
  return 0;
}

inline hw_uint<16> f13_rd111_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd111 read pattern: { f13_update_0[d0, d1] -> f12[22 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write22 = f12.f12_f12_update_0_write22_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write22;
  return 0;
}

inline hw_uint<16> f13_rd112_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd112 read pattern: { f13_update_0[d0, d1] -> f12[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write22 = f12.f12_f12_update_0_write22_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write22;
  return 0;
}

inline hw_uint<16> f13_rd113_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd113 read pattern: { f13_update_0[d0, d1] -> f12[22 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write22 = f12.f12_f12_update_0_write22_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write22;
  return 0;
}

inline hw_uint<16> f13_rd114_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd114 read pattern: { f13_update_0[d0, d1] -> f12[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write23 = f12.f12_f12_update_0_write23_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write23;
  return 0;
}

inline hw_uint<16> f13_rd115_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd115 read pattern: { f13_update_0[d0, d1] -> f12[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write22 = f12.f12_f12_update_0_write22_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write22;
  return 0;
}

inline hw_uint<16> f13_rd116_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd116 read pattern: { f13_update_0[d0, d1] -> f12[23 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write23 = f12.f12_f12_update_0_write23_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write23;
  return 0;
}

inline hw_uint<16> f13_rd117_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd117 read pattern: { f13_update_0[d0, d1] -> f12[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write23 = f12.f12_f12_update_0_write23_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write23;
  return 0;
}

inline hw_uint<16> f13_rd118_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd118 read pattern: { f13_update_0[d0, d1] -> f12[23 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write23 = f12.f12_f12_update_0_write23_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write23;
  return 0;
}

inline hw_uint<16> f13_rd119_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd119 read pattern: { f13_update_0[d0, d1] -> f12[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write24 = f12.f12_f12_update_0_write24_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write24;
  return 0;
}

inline hw_uint<16> f13_rd12_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd12 read pattern: { f13_update_0[d0, d1] -> f12[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd120_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd120 read pattern: { f13_update_0[d0, d1] -> f12[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write23 = f12.f12_f12_update_0_write23_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write23;
  return 0;
}

inline hw_uint<16> f13_rd121_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd121 read pattern: { f13_update_0[d0, d1] -> f12[24 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write24 = f12.f12_f12_update_0_write24_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write24;
  return 0;
}

inline hw_uint<16> f13_rd122_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd122 read pattern: { f13_update_0[d0, d1] -> f12[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write24 = f12.f12_f12_update_0_write24_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write24;
  return 0;
}

inline hw_uint<16> f13_rd123_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd123 read pattern: { f13_update_0[d0, d1] -> f12[24 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write24 = f12.f12_f12_update_0_write24_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write24;
  return 0;
}

inline hw_uint<16> f13_rd124_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd124 read pattern: { f13_update_0[d0, d1] -> f12[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write25 = f12.f12_f12_update_0_write25_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write25;
  return 0;
}

inline hw_uint<16> f13_rd125_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd125 read pattern: { f13_update_0[d0, d1] -> f12[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write24 = f12.f12_f12_update_0_write24_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write24;
  return 0;
}

inline hw_uint<16> f13_rd126_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd126 read pattern: { f13_update_0[d0, d1] -> f12[25 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write25 = f12.f12_f12_update_0_write25_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write25;
  return 0;
}

inline hw_uint<16> f13_rd127_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd127 read pattern: { f13_update_0[d0, d1] -> f12[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write25 = f12.f12_f12_update_0_write25_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write25;
  return 0;
}

inline hw_uint<16> f13_rd128_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd128 read pattern: { f13_update_0[d0, d1] -> f12[25 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write25 = f12.f12_f12_update_0_write25_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write25;
  return 0;
}

inline hw_uint<16> f13_rd129_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd129 read pattern: { f13_update_0[d0, d1] -> f12[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write26 = f12.f12_f12_update_0_write26_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write26;
  return 0;
}

inline hw_uint<16> f13_rd13_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd13 read pattern: { f13_update_0[d0, d1] -> f12[2 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd130_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd130 read pattern: { f13_update_0[d0, d1] -> f12[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write25 = f12.f12_f12_update_0_write25_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write25;
  return 0;
}

inline hw_uint<16> f13_rd131_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd131 read pattern: { f13_update_0[d0, d1] -> f12[26 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write26 = f12.f12_f12_update_0_write26_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write26;
  return 0;
}

inline hw_uint<16> f13_rd132_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd132 read pattern: { f13_update_0[d0, d1] -> f12[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write26 = f12.f12_f12_update_0_write26_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write26;
  return 0;
}

inline hw_uint<16> f13_rd133_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd133 read pattern: { f13_update_0[d0, d1] -> f12[26 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write26 = f12.f12_f12_update_0_write26_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write26;
  return 0;
}

inline hw_uint<16> f13_rd134_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd134 read pattern: { f13_update_0[d0, d1] -> f12[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write27 = f12.f12_f12_update_0_write27_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write27;
  return 0;
}

inline hw_uint<16> f13_rd135_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd135 read pattern: { f13_update_0[d0, d1] -> f12[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write26 = f12.f12_f12_update_0_write26_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write26;
  return 0;
}

inline hw_uint<16> f13_rd136_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd136 read pattern: { f13_update_0[d0, d1] -> f12[27 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write27 = f12.f12_f12_update_0_write27_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write27;
  return 0;
}

inline hw_uint<16> f13_rd137_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd137 read pattern: { f13_update_0[d0, d1] -> f12[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write27 = f12.f12_f12_update_0_write27_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write27;
  return 0;
}

inline hw_uint<16> f13_rd138_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd138 read pattern: { f13_update_0[d0, d1] -> f12[27 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write27 = f12.f12_f12_update_0_write27_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write27;
  return 0;
}

inline hw_uint<16> f13_rd139_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd139 read pattern: { f13_update_0[d0, d1] -> f12[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write28 = f12.f12_f12_update_0_write28_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write28;
  return 0;
}

inline hw_uint<16> f13_rd14_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd14 read pattern: { f13_update_0[d0, d1] -> f12[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd140_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd140 read pattern: { f13_update_0[d0, d1] -> f12[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write27 = f12.f12_f12_update_0_write27_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write27;
  return 0;
}

inline hw_uint<16> f13_rd141_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd141 read pattern: { f13_update_0[d0, d1] -> f12[28 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write28 = f12.f12_f12_update_0_write28_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write28;
  return 0;
}

inline hw_uint<16> f13_rd142_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd142 read pattern: { f13_update_0[d0, d1] -> f12[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write28 = f12.f12_f12_update_0_write28_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write28;
  return 0;
}

inline hw_uint<16> f13_rd143_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd143 read pattern: { f13_update_0[d0, d1] -> f12[28 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write28 = f12.f12_f12_update_0_write28_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write28;
  return 0;
}

inline hw_uint<16> f13_rd144_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd144 read pattern: { f13_update_0[d0, d1] -> f12[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write29 = f12.f12_f12_update_0_write29_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write29;
  return 0;
}

inline hw_uint<16> f13_rd145_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd145 read pattern: { f13_update_0[d0, d1] -> f12[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write28 = f12.f12_f12_update_0_write28_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write28;
  return 0;
}

inline hw_uint<16> f13_rd146_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd146 read pattern: { f13_update_0[d0, d1] -> f12[29 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write29 = f12.f12_f12_update_0_write29_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write29;
  return 0;
}

inline hw_uint<16> f13_rd147_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd147 read pattern: { f13_update_0[d0, d1] -> f12[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write29 = f12.f12_f12_update_0_write29_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write29;
  return 0;
}

inline hw_uint<16> f13_rd148_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd148 read pattern: { f13_update_0[d0, d1] -> f12[29 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write29 = f12.f12_f12_update_0_write29_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write29;
  return 0;
}

inline hw_uint<16> f13_rd149_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd149 read pattern: { f13_update_0[d0, d1] -> f12[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write30 = f12.f12_f12_update_0_write30_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write30;
  return 0;
}

inline hw_uint<16> f13_rd15_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd15 read pattern: { f13_update_0[d0, d1] -> f12[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd150_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd150 read pattern: { f13_update_0[d0, d1] -> f12[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write29 = f12.f12_f12_update_0_write29_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write29;
  return 0;
}

inline hw_uint<16> f13_rd151_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd151 read pattern: { f13_update_0[d0, d1] -> f12[30 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write30 = f12.f12_f12_update_0_write30_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write30;
  return 0;
}

inline hw_uint<16> f13_rd152_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd152 read pattern: { f13_update_0[d0, d1] -> f12[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write30 = f12.f12_f12_update_0_write30_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write30;
  return 0;
}

inline hw_uint<16> f13_rd153_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd153 read pattern: { f13_update_0[d0, d1] -> f12[30 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write30 = f12.f12_f12_update_0_write30_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write30;
  return 0;
}

inline hw_uint<16> f13_rd154_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd154 read pattern: { f13_update_0[d0, d1] -> f12[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write31 = f12.f12_f12_update_0_write31_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write31;
  return 0;
}

inline hw_uint<16> f13_rd155_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd155 read pattern: { f13_update_0[d0, d1] -> f12[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write30 = f12.f12_f12_update_0_write30_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write30;
  return 0;
}

inline hw_uint<16> f13_rd156_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd156 read pattern: { f13_update_0[d0, d1] -> f12[31 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write31 = f12.f12_f12_update_0_write31_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write31;
  return 0;
}

inline hw_uint<16> f13_rd157_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd157 read pattern: { f13_update_0[d0, d1] -> f12[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write31 = f12.f12_f12_update_0_write31_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write31;
  return 0;
}

inline hw_uint<16> f13_rd158_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd158 read pattern: { f13_update_0[d0, d1] -> f12[31 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write31 = f12.f12_f12_update_0_write31_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write31;
  return 0;
}

inline hw_uint<16> f13_rd159_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd159 read pattern: { f13_update_0[d0, d1] -> f12[32 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_64();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd16_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd16 read pattern: { f13_update_0[d0, d1] -> f12[3 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd17_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd17 read pattern: { f13_update_0[d0, d1] -> f12[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd18_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd18 read pattern: { f13_update_0[d0, d1] -> f12[3 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd19_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd19 read pattern: { f13_update_0[d0, d1] -> f12[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd2_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd2 read pattern: { f13_update_0[d0, d1] -> f12[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd20_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd20 read pattern: { f13_update_0[d0, d1] -> f12[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write3 = f12.f12_f12_update_0_write3_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write3;
  return 0;
}

inline hw_uint<16> f13_rd21_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd21 read pattern: { f13_update_0[d0, d1] -> f12[4 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd22_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd22 read pattern: { f13_update_0[d0, d1] -> f12[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd23_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd23 read pattern: { f13_update_0[d0, d1] -> f12[4 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd24_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd24 read pattern: { f13_update_0[d0, d1] -> f12[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd25_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd25 read pattern: { f13_update_0[d0, d1] -> f12[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write4 = f12.f12_f12_update_0_write4_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write4;
  return 0;
}

inline hw_uint<16> f13_rd26_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd26 read pattern: { f13_update_0[d0, d1] -> f12[5 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd27_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd27 read pattern: { f13_update_0[d0, d1] -> f12[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd28_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd28 read pattern: { f13_update_0[d0, d1] -> f12[5 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd29_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd29 read pattern: { f13_update_0[d0, d1] -> f12[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd3_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd3 read pattern: { f13_update_0[d0, d1] -> f12[32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd30_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd30 read pattern: { f13_update_0[d0, d1] -> f12[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write5 = f12.f12_f12_update_0_write5_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write5;
  return 0;
}

inline hw_uint<16> f13_rd31_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd31 read pattern: { f13_update_0[d0, d1] -> f12[6 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd32_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd32 read pattern: { f13_update_0[d0, d1] -> f12[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd33_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd33 read pattern: { f13_update_0[d0, d1] -> f12[6 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd34_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd34 read pattern: { f13_update_0[d0, d1] -> f12[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd35_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd35 read pattern: { f13_update_0[d0, d1] -> f12[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write6 = f12.f12_f12_update_0_write6_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write6;
  return 0;
}

inline hw_uint<16> f13_rd36_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd36 read pattern: { f13_update_0[d0, d1] -> f12[7 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd37_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd37 read pattern: { f13_update_0[d0, d1] -> f12[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd38_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd38 read pattern: { f13_update_0[d0, d1] -> f12[7 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd39_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd39 read pattern: { f13_update_0[d0, d1] -> f12[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd4_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd4 read pattern: { f13_update_0[d0, d1] -> f12[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd40_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd40 read pattern: { f13_update_0[d0, d1] -> f12[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write7 = f12.f12_f12_update_0_write7_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write7;
  return 0;
}

inline hw_uint<16> f13_rd41_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd41 read pattern: { f13_update_0[d0, d1] -> f12[8 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd42_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd42 read pattern: { f13_update_0[d0, d1] -> f12[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd43_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd43 read pattern: { f13_update_0[d0, d1] -> f12[8 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd44_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd44 read pattern: { f13_update_0[d0, d1] -> f12[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd45_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd45 read pattern: { f13_update_0[d0, d1] -> f12[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write8 = f12.f12_f12_update_0_write8_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write8;
  return 0;
}

inline hw_uint<16> f13_rd46_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd46 read pattern: { f13_update_0[d0, d1] -> f12[9 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd47_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd47 read pattern: { f13_update_0[d0, d1] -> f12[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd48_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd48 read pattern: { f13_update_0[d0, d1] -> f12[9 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd49_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd49 read pattern: { f13_update_0[d0, d1] -> f12[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd5_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd5 read pattern: { f13_update_0[d0, d1] -> f12[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write0 = f12.f12_f12_update_0_write0_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write0;
  return 0;
}

inline hw_uint<16> f13_rd50_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd50 read pattern: { f13_update_0[d0, d1] -> f12[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write9 = f12.f12_f12_update_0_write9_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write9;
  return 0;
}

inline hw_uint<16> f13_rd51_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd51 read pattern: { f13_update_0[d0, d1] -> f12[10 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd52_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd52 read pattern: { f13_update_0[d0, d1] -> f12[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd53_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd53 read pattern: { f13_update_0[d0, d1] -> f12[10 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd54_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd54 read pattern: { f13_update_0[d0, d1] -> f12[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd55_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd55 read pattern: { f13_update_0[d0, d1] -> f12[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write10 = f12.f12_f12_update_0_write10_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write10;
  return 0;
}

inline hw_uint<16> f13_rd56_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd56 read pattern: { f13_update_0[d0, d1] -> f12[11 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd57_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd57 read pattern: { f13_update_0[d0, d1] -> f12[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd58_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd58 read pattern: { f13_update_0[d0, d1] -> f12[11 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd59_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd59 read pattern: { f13_update_0[d0, d1] -> f12[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd6_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd6 read pattern: { f13_update_0[d0, d1] -> f12[1 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd60_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd60 read pattern: { f13_update_0[d0, d1] -> f12[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write11 = f12.f12_f12_update_0_write11_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write11;
  return 0;
}

inline hw_uint<16> f13_rd61_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd61 read pattern: { f13_update_0[d0, d1] -> f12[12 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd62_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd62 read pattern: { f13_update_0[d0, d1] -> f12[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd63_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd63 read pattern: { f13_update_0[d0, d1] -> f12[12 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd64_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd64 read pattern: { f13_update_0[d0, d1] -> f12[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd65_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd65 read pattern: { f13_update_0[d0, d1] -> f12[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write12 = f12.f12_f12_update_0_write12_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write12;
  return 0;
}

inline hw_uint<16> f13_rd66_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd66 read pattern: { f13_update_0[d0, d1] -> f12[13 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd67_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd67 read pattern: { f13_update_0[d0, d1] -> f12[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd68_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd68 read pattern: { f13_update_0[d0, d1] -> f12[13 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd69_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd69 read pattern: { f13_update_0[d0, d1] -> f12[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd7_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd7 read pattern: { f13_update_0[d0, d1] -> f12[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd70_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd70 read pattern: { f13_update_0[d0, d1] -> f12[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write13 = f12.f12_f12_update_0_write13_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write13;
  return 0;
}

inline hw_uint<16> f13_rd71_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd71 read pattern: { f13_update_0[d0, d1] -> f12[14 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd72_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd72 read pattern: { f13_update_0[d0, d1] -> f12[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd73_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd73 read pattern: { f13_update_0[d0, d1] -> f12[14 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd74_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd74 read pattern: { f13_update_0[d0, d1] -> f12[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd75_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd75 read pattern: { f13_update_0[d0, d1] -> f12[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write14 = f12.f12_f12_update_0_write14_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write14;
  return 0;
}

inline hw_uint<16> f13_rd76_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd76 read pattern: { f13_update_0[d0, d1] -> f12[15 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd77_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd77 read pattern: { f13_update_0[d0, d1] -> f12[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd78_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd78 read pattern: { f13_update_0[d0, d1] -> f12[15 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd79_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd79 read pattern: { f13_update_0[d0, d1] -> f12[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write16 = f12.f12_f12_update_0_write16_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write16;
  return 0;
}

inline hw_uint<16> f13_rd8_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd8 read pattern: { f13_update_0[d0, d1] -> f12[1 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write1 = f12.f12_f12_update_0_write1_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write1;
  return 0;
}

inline hw_uint<16> f13_rd80_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd80 read pattern: { f13_update_0[d0, d1] -> f12[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write15 = f12.f12_f12_update_0_write15_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write15;
  return 0;
}

inline hw_uint<16> f13_rd81_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd81 read pattern: { f13_update_0[d0, d1] -> f12[16 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write16 = f12.f12_f12_update_0_write16_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write16;
  return 0;
}

inline hw_uint<16> f13_rd82_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd82 read pattern: { f13_update_0[d0, d1] -> f12[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write16 = f12.f12_f12_update_0_write16_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write16;
  return 0;
}

inline hw_uint<16> f13_rd83_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd83 read pattern: { f13_update_0[d0, d1] -> f12[16 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write16 = f12.f12_f12_update_0_write16_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write16;
  return 0;
}

inline hw_uint<16> f13_rd84_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd84 read pattern: { f13_update_0[d0, d1] -> f12[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write17 = f12.f12_f12_update_0_write17_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write17;
  return 0;
}

inline hw_uint<16> f13_rd85_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd85 read pattern: { f13_update_0[d0, d1] -> f12[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write16 = f12.f12_f12_update_0_write16_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write16;
  return 0;
}

inline hw_uint<16> f13_rd86_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd86 read pattern: { f13_update_0[d0, d1] -> f12[17 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write17 = f12.f12_f12_update_0_write17_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write17;
  return 0;
}

inline hw_uint<16> f13_rd87_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd87 read pattern: { f13_update_0[d0, d1] -> f12[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write17 = f12.f12_f12_update_0_write17_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write17;
  return 0;
}

inline hw_uint<16> f13_rd88_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd88 read pattern: { f13_update_0[d0, d1] -> f12[17 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write17 = f12.f12_f12_update_0_write17_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write17;
  return 0;
}

inline hw_uint<16> f13_rd89_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd89 read pattern: { f13_update_0[d0, d1] -> f12[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write18 = f12.f12_f12_update_0_write18_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write18;
  return 0;
}

inline hw_uint<16> f13_rd9_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd9 read pattern: { f13_update_0[d0, d1] -> f12[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write2 = f12.f12_f12_update_0_write2_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write2;
  return 0;
}

inline hw_uint<16> f13_rd90_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd90 read pattern: { f13_update_0[d0, d1] -> f12[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write17 = f12.f12_f12_update_0_write17_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write17;
  return 0;
}

inline hw_uint<16> f13_rd91_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd91 read pattern: { f13_update_0[d0, d1] -> f12[18 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write18 = f12.f12_f12_update_0_write18_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write18;
  return 0;
}

inline hw_uint<16> f13_rd92_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd92 read pattern: { f13_update_0[d0, d1] -> f12[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write18 = f12.f12_f12_update_0_write18_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write18;
  return 0;
}

inline hw_uint<16> f13_rd93_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd93 read pattern: { f13_update_0[d0, d1] -> f12[18 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write18 = f12.f12_f12_update_0_write18_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write18;
  return 0;
}

inline hw_uint<16> f13_rd94_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd94 read pattern: { f13_update_0[d0, d1] -> f12[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write19 = f12.f12_f12_update_0_write19_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write19;
  return 0;
}

inline hw_uint<16> f13_rd95_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd95 read pattern: { f13_update_0[d0, d1] -> f12[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write18 = f12.f12_f12_update_0_write18_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write18;
  return 0;
}

inline hw_uint<16> f13_rd96_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd96 read pattern: { f13_update_0[d0, d1] -> f12[19 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write19 = f12.f12_f12_update_0_write19_merged_banks_5.peek_129();
  return value_f12_f12_update_0_write19;
  return 0;
}

inline hw_uint<16> f13_rd97_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd97 read pattern: { f13_update_0[d0, d1] -> f12[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write19 = f12.f12_f12_update_0_write19_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write19;
  return 0;
}

inline hw_uint<16> f13_rd98_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd98 read pattern: { f13_update_0[d0, d1] -> f12[19 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write19 = f12.f12_f12_update_0_write19_merged_banks_5.peek_1();
  return value_f12_f12_update_0_write19;
  return 0;
}

inline hw_uint<16> f13_rd99_select(f12_cache& f12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f13_rd99 read pattern: { f13_update_0[d0, d1] -> f12[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f12_f12_update_0_write20 = f12.f12_f12_update_0_write20_merged_banks_5.peek_65();
  return value_f12_f12_update_0_write20;
  return 0;
}

// # of bundles = 2
// f12_update_0_write
//	f12_f12_update_0_write0
//	f12_f12_update_0_write1
//	f12_f12_update_0_write2
//	f12_f12_update_0_write3
//	f12_f12_update_0_write4
//	f12_f12_update_0_write5
//	f12_f12_update_0_write6
//	f12_f12_update_0_write7
//	f12_f12_update_0_write8
//	f12_f12_update_0_write9
//	f12_f12_update_0_write10
//	f12_f12_update_0_write11
//	f12_f12_update_0_write12
//	f12_f12_update_0_write13
//	f12_f12_update_0_write14
//	f12_f12_update_0_write15
//	f12_f12_update_0_write16
//	f12_f12_update_0_write17
//	f12_f12_update_0_write18
//	f12_f12_update_0_write19
//	f12_f12_update_0_write20
//	f12_f12_update_0_write21
//	f12_f12_update_0_write22
//	f12_f12_update_0_write23
//	f12_f12_update_0_write24
//	f12_f12_update_0_write25
//	f12_f12_update_0_write26
//	f12_f12_update_0_write27
//	f12_f12_update_0_write28
//	f12_f12_update_0_write29
//	f12_f12_update_0_write30
//	f12_f12_update_0_write31
inline void f12_f12_update_0_write_bundle_write(hw_uint<512>& f12_update_0_write, f12_cache& f12, int d0, int d1, int dynamic_address) {
	hw_uint<16> f12_f12_update_0_write0_res = f12_update_0_write.extract<0, 15>();
	f12_f12_update_0_write0_write(f12_f12_update_0_write0_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write1_res = f12_update_0_write.extract<16, 31>();
	f12_f12_update_0_write1_write(f12_f12_update_0_write1_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write2_res = f12_update_0_write.extract<32, 47>();
	f12_f12_update_0_write2_write(f12_f12_update_0_write2_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write3_res = f12_update_0_write.extract<48, 63>();
	f12_f12_update_0_write3_write(f12_f12_update_0_write3_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write4_res = f12_update_0_write.extract<64, 79>();
	f12_f12_update_0_write4_write(f12_f12_update_0_write4_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write5_res = f12_update_0_write.extract<80, 95>();
	f12_f12_update_0_write5_write(f12_f12_update_0_write5_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write6_res = f12_update_0_write.extract<96, 111>();
	f12_f12_update_0_write6_write(f12_f12_update_0_write6_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write7_res = f12_update_0_write.extract<112, 127>();
	f12_f12_update_0_write7_write(f12_f12_update_0_write7_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write8_res = f12_update_0_write.extract<128, 143>();
	f12_f12_update_0_write8_write(f12_f12_update_0_write8_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write9_res = f12_update_0_write.extract<144, 159>();
	f12_f12_update_0_write9_write(f12_f12_update_0_write9_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write10_res = f12_update_0_write.extract<160, 175>();
	f12_f12_update_0_write10_write(f12_f12_update_0_write10_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write11_res = f12_update_0_write.extract<176, 191>();
	f12_f12_update_0_write11_write(f12_f12_update_0_write11_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write12_res = f12_update_0_write.extract<192, 207>();
	f12_f12_update_0_write12_write(f12_f12_update_0_write12_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write13_res = f12_update_0_write.extract<208, 223>();
	f12_f12_update_0_write13_write(f12_f12_update_0_write13_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write14_res = f12_update_0_write.extract<224, 239>();
	f12_f12_update_0_write14_write(f12_f12_update_0_write14_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write15_res = f12_update_0_write.extract<240, 255>();
	f12_f12_update_0_write15_write(f12_f12_update_0_write15_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write16_res = f12_update_0_write.extract<256, 271>();
	f12_f12_update_0_write16_write(f12_f12_update_0_write16_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write17_res = f12_update_0_write.extract<272, 287>();
	f12_f12_update_0_write17_write(f12_f12_update_0_write17_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write18_res = f12_update_0_write.extract<288, 303>();
	f12_f12_update_0_write18_write(f12_f12_update_0_write18_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write19_res = f12_update_0_write.extract<304, 319>();
	f12_f12_update_0_write19_write(f12_f12_update_0_write19_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write20_res = f12_update_0_write.extract<320, 335>();
	f12_f12_update_0_write20_write(f12_f12_update_0_write20_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write21_res = f12_update_0_write.extract<336, 351>();
	f12_f12_update_0_write21_write(f12_f12_update_0_write21_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write22_res = f12_update_0_write.extract<352, 367>();
	f12_f12_update_0_write22_write(f12_f12_update_0_write22_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write23_res = f12_update_0_write.extract<368, 383>();
	f12_f12_update_0_write23_write(f12_f12_update_0_write23_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write24_res = f12_update_0_write.extract<384, 399>();
	f12_f12_update_0_write24_write(f12_f12_update_0_write24_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write25_res = f12_update_0_write.extract<400, 415>();
	f12_f12_update_0_write25_write(f12_f12_update_0_write25_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write26_res = f12_update_0_write.extract<416, 431>();
	f12_f12_update_0_write26_write(f12_f12_update_0_write26_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write27_res = f12_update_0_write.extract<432, 447>();
	f12_f12_update_0_write27_write(f12_f12_update_0_write27_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write28_res = f12_update_0_write.extract<448, 463>();
	f12_f12_update_0_write28_write(f12_f12_update_0_write28_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write29_res = f12_update_0_write.extract<464, 479>();
	f12_f12_update_0_write29_write(f12_f12_update_0_write29_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write30_res = f12_update_0_write.extract<480, 495>();
	f12_f12_update_0_write30_write(f12_f12_update_0_write30_res, f12, d0, d1, dynamic_address);
	hw_uint<16> f12_f12_update_0_write31_res = f12_update_0_write.extract<496, 511>();
	f12_f12_update_0_write31_write(f12_f12_update_0_write31_res, f12, d0, d1, dynamic_address);
}

// f13_update_0_read
//	f13_rd0
//	f13_rd1
//	f13_rd2
//	f13_rd3
//	f13_rd4
//	f13_rd5
//	f13_rd6
//	f13_rd7
//	f13_rd8
//	f13_rd9
//	f13_rd10
//	f13_rd11
//	f13_rd12
//	f13_rd13
//	f13_rd14
//	f13_rd15
//	f13_rd16
//	f13_rd17
//	f13_rd18
//	f13_rd19
//	f13_rd20
//	f13_rd21
//	f13_rd22
//	f13_rd23
//	f13_rd24
//	f13_rd25
//	f13_rd26
//	f13_rd27
//	f13_rd28
//	f13_rd29
//	f13_rd30
//	f13_rd31
//	f13_rd32
//	f13_rd33
//	f13_rd34
//	f13_rd35
//	f13_rd36
//	f13_rd37
//	f13_rd38
//	f13_rd39
//	f13_rd40
//	f13_rd41
//	f13_rd42
//	f13_rd43
//	f13_rd44
//	f13_rd45
//	f13_rd46
//	f13_rd47
//	f13_rd48
//	f13_rd49
//	f13_rd50
//	f13_rd51
//	f13_rd52
//	f13_rd53
//	f13_rd54
//	f13_rd55
//	f13_rd56
//	f13_rd57
//	f13_rd58
//	f13_rd59
//	f13_rd60
//	f13_rd61
//	f13_rd62
//	f13_rd63
//	f13_rd64
//	f13_rd65
//	f13_rd66
//	f13_rd67
//	f13_rd68
//	f13_rd69
//	f13_rd70
//	f13_rd71
//	f13_rd72
//	f13_rd73
//	f13_rd74
//	f13_rd75
//	f13_rd76
//	f13_rd77
//	f13_rd78
//	f13_rd79
//	f13_rd80
//	f13_rd81
//	f13_rd82
//	f13_rd83
//	f13_rd84
//	f13_rd85
//	f13_rd86
//	f13_rd87
//	f13_rd88
//	f13_rd89
//	f13_rd90
//	f13_rd91
//	f13_rd92
//	f13_rd93
//	f13_rd94
//	f13_rd95
//	f13_rd96
//	f13_rd97
//	f13_rd98
//	f13_rd99
//	f13_rd100
//	f13_rd101
//	f13_rd102
//	f13_rd103
//	f13_rd104
//	f13_rd105
//	f13_rd106
//	f13_rd107
//	f13_rd108
//	f13_rd109
//	f13_rd110
//	f13_rd111
//	f13_rd112
//	f13_rd113
//	f13_rd114
//	f13_rd115
//	f13_rd116
//	f13_rd117
//	f13_rd118
//	f13_rd119
//	f13_rd120
//	f13_rd121
//	f13_rd122
//	f13_rd123
//	f13_rd124
//	f13_rd125
//	f13_rd126
//	f13_rd127
//	f13_rd128
//	f13_rd129
//	f13_rd130
//	f13_rd131
//	f13_rd132
//	f13_rd133
//	f13_rd134
//	f13_rd135
//	f13_rd136
//	f13_rd137
//	f13_rd138
//	f13_rd139
//	f13_rd140
//	f13_rd141
//	f13_rd142
//	f13_rd143
//	f13_rd144
//	f13_rd145
//	f13_rd146
//	f13_rd147
//	f13_rd148
//	f13_rd149
//	f13_rd150
//	f13_rd151
//	f13_rd152
//	f13_rd153
//	f13_rd154
//	f13_rd155
//	f13_rd156
//	f13_rd157
//	f13_rd158
//	f13_rd159
inline hw_uint<2560> f12_f13_update_0_read_bundle_read(f12_cache& f12, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f13_rd0
    // f13_rd1
    // f13_rd2
    // f13_rd3
    // f13_rd4
    // f13_rd5
    // f13_rd6
    // f13_rd7
    // f13_rd8
    // f13_rd9
    // f13_rd10
    // f13_rd11
    // f13_rd12
    // f13_rd13
    // f13_rd14
    // f13_rd15
    // f13_rd16
    // f13_rd17
    // f13_rd18
    // f13_rd19
    // f13_rd20
    // f13_rd21
    // f13_rd22
    // f13_rd23
    // f13_rd24
    // f13_rd25
    // f13_rd26
    // f13_rd27
    // f13_rd28
    // f13_rd29
    // f13_rd30
    // f13_rd31
    // f13_rd32
    // f13_rd33
    // f13_rd34
    // f13_rd35
    // f13_rd36
    // f13_rd37
    // f13_rd38
    // f13_rd39
    // f13_rd40
    // f13_rd41
    // f13_rd42
    // f13_rd43
    // f13_rd44
    // f13_rd45
    // f13_rd46
    // f13_rd47
    // f13_rd48
    // f13_rd49
    // f13_rd50
    // f13_rd51
    // f13_rd52
    // f13_rd53
    // f13_rd54
    // f13_rd55
    // f13_rd56
    // f13_rd57
    // f13_rd58
    // f13_rd59
    // f13_rd60
    // f13_rd61
    // f13_rd62
    // f13_rd63
    // f13_rd64
    // f13_rd65
    // f13_rd66
    // f13_rd67
    // f13_rd68
    // f13_rd69
    // f13_rd70
    // f13_rd71
    // f13_rd72
    // f13_rd73
    // f13_rd74
    // f13_rd75
    // f13_rd76
    // f13_rd77
    // f13_rd78
    // f13_rd79
    // f13_rd80
    // f13_rd81
    // f13_rd82
    // f13_rd83
    // f13_rd84
    // f13_rd85
    // f13_rd86
    // f13_rd87
    // f13_rd88
    // f13_rd89
    // f13_rd90
    // f13_rd91
    // f13_rd92
    // f13_rd93
    // f13_rd94
    // f13_rd95
    // f13_rd96
    // f13_rd97
    // f13_rd98
    // f13_rd99
    // f13_rd100
    // f13_rd101
    // f13_rd102
    // f13_rd103
    // f13_rd104
    // f13_rd105
    // f13_rd106
    // f13_rd107
    // f13_rd108
    // f13_rd109
    // f13_rd110
    // f13_rd111
    // f13_rd112
    // f13_rd113
    // f13_rd114
    // f13_rd115
    // f13_rd116
    // f13_rd117
    // f13_rd118
    // f13_rd119
    // f13_rd120
    // f13_rd121
    // f13_rd122
    // f13_rd123
    // f13_rd124
    // f13_rd125
    // f13_rd126
    // f13_rd127
    // f13_rd128
    // f13_rd129
    // f13_rd130
    // f13_rd131
    // f13_rd132
    // f13_rd133
    // f13_rd134
    // f13_rd135
    // f13_rd136
    // f13_rd137
    // f13_rd138
    // f13_rd139
    // f13_rd140
    // f13_rd141
    // f13_rd142
    // f13_rd143
    // f13_rd144
    // f13_rd145
    // f13_rd146
    // f13_rd147
    // f13_rd148
    // f13_rd149
    // f13_rd150
    // f13_rd151
    // f13_rd152
    // f13_rd153
    // f13_rd154
    // f13_rd155
    // f13_rd156
    // f13_rd157
    // f13_rd158
    // f13_rd159

	hw_uint<2560> result;
	hw_uint<16> f13_rd0_res = f13_rd0_select(f12, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f13_rd0_res);
	hw_uint<16> f13_rd1_res = f13_rd1_select(f12, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f13_rd1_res);
	hw_uint<16> f13_rd2_res = f13_rd2_select(f12, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f13_rd2_res);
	hw_uint<16> f13_rd3_res = f13_rd3_select(f12, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f13_rd3_res);
	hw_uint<16> f13_rd4_res = f13_rd4_select(f12, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f13_rd4_res);
	hw_uint<16> f13_rd5_res = f13_rd5_select(f12, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f13_rd5_res);
	hw_uint<16> f13_rd6_res = f13_rd6_select(f12, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f13_rd6_res);
	hw_uint<16> f13_rd7_res = f13_rd7_select(f12, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f13_rd7_res);
	hw_uint<16> f13_rd8_res = f13_rd8_select(f12, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f13_rd8_res);
	hw_uint<16> f13_rd9_res = f13_rd9_select(f12, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f13_rd9_res);
	hw_uint<16> f13_rd10_res = f13_rd10_select(f12, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f13_rd10_res);
	hw_uint<16> f13_rd11_res = f13_rd11_select(f12, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f13_rd11_res);
	hw_uint<16> f13_rd12_res = f13_rd12_select(f12, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f13_rd12_res);
	hw_uint<16> f13_rd13_res = f13_rd13_select(f12, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f13_rd13_res);
	hw_uint<16> f13_rd14_res = f13_rd14_select(f12, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f13_rd14_res);
	hw_uint<16> f13_rd15_res = f13_rd15_select(f12, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f13_rd15_res);
	hw_uint<16> f13_rd16_res = f13_rd16_select(f12, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f13_rd16_res);
	hw_uint<16> f13_rd17_res = f13_rd17_select(f12, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f13_rd17_res);
	hw_uint<16> f13_rd18_res = f13_rd18_select(f12, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f13_rd18_res);
	hw_uint<16> f13_rd19_res = f13_rd19_select(f12, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f13_rd19_res);
	hw_uint<16> f13_rd20_res = f13_rd20_select(f12, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f13_rd20_res);
	hw_uint<16> f13_rd21_res = f13_rd21_select(f12, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f13_rd21_res);
	hw_uint<16> f13_rd22_res = f13_rd22_select(f12, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f13_rd22_res);
	hw_uint<16> f13_rd23_res = f13_rd23_select(f12, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f13_rd23_res);
	hw_uint<16> f13_rd24_res = f13_rd24_select(f12, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f13_rd24_res);
	hw_uint<16> f13_rd25_res = f13_rd25_select(f12, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f13_rd25_res);
	hw_uint<16> f13_rd26_res = f13_rd26_select(f12, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f13_rd26_res);
	hw_uint<16> f13_rd27_res = f13_rd27_select(f12, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f13_rd27_res);
	hw_uint<16> f13_rd28_res = f13_rd28_select(f12, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f13_rd28_res);
	hw_uint<16> f13_rd29_res = f13_rd29_select(f12, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f13_rd29_res);
	hw_uint<16> f13_rd30_res = f13_rd30_select(f12, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f13_rd30_res);
	hw_uint<16> f13_rd31_res = f13_rd31_select(f12, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f13_rd31_res);
	hw_uint<16> f13_rd32_res = f13_rd32_select(f12, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f13_rd32_res);
	hw_uint<16> f13_rd33_res = f13_rd33_select(f12, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f13_rd33_res);
	hw_uint<16> f13_rd34_res = f13_rd34_select(f12, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f13_rd34_res);
	hw_uint<16> f13_rd35_res = f13_rd35_select(f12, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f13_rd35_res);
	hw_uint<16> f13_rd36_res = f13_rd36_select(f12, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f13_rd36_res);
	hw_uint<16> f13_rd37_res = f13_rd37_select(f12, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f13_rd37_res);
	hw_uint<16> f13_rd38_res = f13_rd38_select(f12, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f13_rd38_res);
	hw_uint<16> f13_rd39_res = f13_rd39_select(f12, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f13_rd39_res);
	hw_uint<16> f13_rd40_res = f13_rd40_select(f12, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f13_rd40_res);
	hw_uint<16> f13_rd41_res = f13_rd41_select(f12, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f13_rd41_res);
	hw_uint<16> f13_rd42_res = f13_rd42_select(f12, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f13_rd42_res);
	hw_uint<16> f13_rd43_res = f13_rd43_select(f12, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f13_rd43_res);
	hw_uint<16> f13_rd44_res = f13_rd44_select(f12, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f13_rd44_res);
	hw_uint<16> f13_rd45_res = f13_rd45_select(f12, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f13_rd45_res);
	hw_uint<16> f13_rd46_res = f13_rd46_select(f12, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f13_rd46_res);
	hw_uint<16> f13_rd47_res = f13_rd47_select(f12, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f13_rd47_res);
	hw_uint<16> f13_rd48_res = f13_rd48_select(f12, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f13_rd48_res);
	hw_uint<16> f13_rd49_res = f13_rd49_select(f12, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f13_rd49_res);
	hw_uint<16> f13_rd50_res = f13_rd50_select(f12, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f13_rd50_res);
	hw_uint<16> f13_rd51_res = f13_rd51_select(f12, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f13_rd51_res);
	hw_uint<16> f13_rd52_res = f13_rd52_select(f12, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f13_rd52_res);
	hw_uint<16> f13_rd53_res = f13_rd53_select(f12, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f13_rd53_res);
	hw_uint<16> f13_rd54_res = f13_rd54_select(f12, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f13_rd54_res);
	hw_uint<16> f13_rd55_res = f13_rd55_select(f12, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f13_rd55_res);
	hw_uint<16> f13_rd56_res = f13_rd56_select(f12, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f13_rd56_res);
	hw_uint<16> f13_rd57_res = f13_rd57_select(f12, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f13_rd57_res);
	hw_uint<16> f13_rd58_res = f13_rd58_select(f12, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f13_rd58_res);
	hw_uint<16> f13_rd59_res = f13_rd59_select(f12, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f13_rd59_res);
	hw_uint<16> f13_rd60_res = f13_rd60_select(f12, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f13_rd60_res);
	hw_uint<16> f13_rd61_res = f13_rd61_select(f12, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f13_rd61_res);
	hw_uint<16> f13_rd62_res = f13_rd62_select(f12, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f13_rd62_res);
	hw_uint<16> f13_rd63_res = f13_rd63_select(f12, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f13_rd63_res);
	hw_uint<16> f13_rd64_res = f13_rd64_select(f12, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f13_rd64_res);
	hw_uint<16> f13_rd65_res = f13_rd65_select(f12, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f13_rd65_res);
	hw_uint<16> f13_rd66_res = f13_rd66_select(f12, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f13_rd66_res);
	hw_uint<16> f13_rd67_res = f13_rd67_select(f12, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f13_rd67_res);
	hw_uint<16> f13_rd68_res = f13_rd68_select(f12, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f13_rd68_res);
	hw_uint<16> f13_rd69_res = f13_rd69_select(f12, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f13_rd69_res);
	hw_uint<16> f13_rd70_res = f13_rd70_select(f12, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f13_rd70_res);
	hw_uint<16> f13_rd71_res = f13_rd71_select(f12, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f13_rd71_res);
	hw_uint<16> f13_rd72_res = f13_rd72_select(f12, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f13_rd72_res);
	hw_uint<16> f13_rd73_res = f13_rd73_select(f12, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f13_rd73_res);
	hw_uint<16> f13_rd74_res = f13_rd74_select(f12, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f13_rd74_res);
	hw_uint<16> f13_rd75_res = f13_rd75_select(f12, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f13_rd75_res);
	hw_uint<16> f13_rd76_res = f13_rd76_select(f12, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f13_rd76_res);
	hw_uint<16> f13_rd77_res = f13_rd77_select(f12, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f13_rd77_res);
	hw_uint<16> f13_rd78_res = f13_rd78_select(f12, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f13_rd78_res);
	hw_uint<16> f13_rd79_res = f13_rd79_select(f12, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f13_rd79_res);
	hw_uint<16> f13_rd80_res = f13_rd80_select(f12, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f13_rd80_res);
	hw_uint<16> f13_rd81_res = f13_rd81_select(f12, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f13_rd81_res);
	hw_uint<16> f13_rd82_res = f13_rd82_select(f12, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f13_rd82_res);
	hw_uint<16> f13_rd83_res = f13_rd83_select(f12, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f13_rd83_res);
	hw_uint<16> f13_rd84_res = f13_rd84_select(f12, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f13_rd84_res);
	hw_uint<16> f13_rd85_res = f13_rd85_select(f12, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f13_rd85_res);
	hw_uint<16> f13_rd86_res = f13_rd86_select(f12, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f13_rd86_res);
	hw_uint<16> f13_rd87_res = f13_rd87_select(f12, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f13_rd87_res);
	hw_uint<16> f13_rd88_res = f13_rd88_select(f12, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f13_rd88_res);
	hw_uint<16> f13_rd89_res = f13_rd89_select(f12, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f13_rd89_res);
	hw_uint<16> f13_rd90_res = f13_rd90_select(f12, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f13_rd90_res);
	hw_uint<16> f13_rd91_res = f13_rd91_select(f12, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f13_rd91_res);
	hw_uint<16> f13_rd92_res = f13_rd92_select(f12, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f13_rd92_res);
	hw_uint<16> f13_rd93_res = f13_rd93_select(f12, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f13_rd93_res);
	hw_uint<16> f13_rd94_res = f13_rd94_select(f12, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f13_rd94_res);
	hw_uint<16> f13_rd95_res = f13_rd95_select(f12, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f13_rd95_res);
	hw_uint<16> f13_rd96_res = f13_rd96_select(f12, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f13_rd96_res);
	hw_uint<16> f13_rd97_res = f13_rd97_select(f12, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f13_rd97_res);
	hw_uint<16> f13_rd98_res = f13_rd98_select(f12, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f13_rd98_res);
	hw_uint<16> f13_rd99_res = f13_rd99_select(f12, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f13_rd99_res);
	hw_uint<16> f13_rd100_res = f13_rd100_select(f12, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f13_rd100_res);
	hw_uint<16> f13_rd101_res = f13_rd101_select(f12, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f13_rd101_res);
	hw_uint<16> f13_rd102_res = f13_rd102_select(f12, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f13_rd102_res);
	hw_uint<16> f13_rd103_res = f13_rd103_select(f12, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f13_rd103_res);
	hw_uint<16> f13_rd104_res = f13_rd104_select(f12, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f13_rd104_res);
	hw_uint<16> f13_rd105_res = f13_rd105_select(f12, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f13_rd105_res);
	hw_uint<16> f13_rd106_res = f13_rd106_select(f12, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f13_rd106_res);
	hw_uint<16> f13_rd107_res = f13_rd107_select(f12, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f13_rd107_res);
	hw_uint<16> f13_rd108_res = f13_rd108_select(f12, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f13_rd108_res);
	hw_uint<16> f13_rd109_res = f13_rd109_select(f12, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f13_rd109_res);
	hw_uint<16> f13_rd110_res = f13_rd110_select(f12, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f13_rd110_res);
	hw_uint<16> f13_rd111_res = f13_rd111_select(f12, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f13_rd111_res);
	hw_uint<16> f13_rd112_res = f13_rd112_select(f12, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f13_rd112_res);
	hw_uint<16> f13_rd113_res = f13_rd113_select(f12, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f13_rd113_res);
	hw_uint<16> f13_rd114_res = f13_rd114_select(f12, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f13_rd114_res);
	hw_uint<16> f13_rd115_res = f13_rd115_select(f12, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f13_rd115_res);
	hw_uint<16> f13_rd116_res = f13_rd116_select(f12, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f13_rd116_res);
	hw_uint<16> f13_rd117_res = f13_rd117_select(f12, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f13_rd117_res);
	hw_uint<16> f13_rd118_res = f13_rd118_select(f12, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f13_rd118_res);
	hw_uint<16> f13_rd119_res = f13_rd119_select(f12, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f13_rd119_res);
	hw_uint<16> f13_rd120_res = f13_rd120_select(f12, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f13_rd120_res);
	hw_uint<16> f13_rd121_res = f13_rd121_select(f12, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f13_rd121_res);
	hw_uint<16> f13_rd122_res = f13_rd122_select(f12, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f13_rd122_res);
	hw_uint<16> f13_rd123_res = f13_rd123_select(f12, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f13_rd123_res);
	hw_uint<16> f13_rd124_res = f13_rd124_select(f12, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f13_rd124_res);
	hw_uint<16> f13_rd125_res = f13_rd125_select(f12, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f13_rd125_res);
	hw_uint<16> f13_rd126_res = f13_rd126_select(f12, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f13_rd126_res);
	hw_uint<16> f13_rd127_res = f13_rd127_select(f12, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f13_rd127_res);
	hw_uint<16> f13_rd128_res = f13_rd128_select(f12, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f13_rd128_res);
	hw_uint<16> f13_rd129_res = f13_rd129_select(f12, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f13_rd129_res);
	hw_uint<16> f13_rd130_res = f13_rd130_select(f12, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f13_rd130_res);
	hw_uint<16> f13_rd131_res = f13_rd131_select(f12, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f13_rd131_res);
	hw_uint<16> f13_rd132_res = f13_rd132_select(f12, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f13_rd132_res);
	hw_uint<16> f13_rd133_res = f13_rd133_select(f12, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f13_rd133_res);
	hw_uint<16> f13_rd134_res = f13_rd134_select(f12, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f13_rd134_res);
	hw_uint<16> f13_rd135_res = f13_rd135_select(f12, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f13_rd135_res);
	hw_uint<16> f13_rd136_res = f13_rd136_select(f12, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f13_rd136_res);
	hw_uint<16> f13_rd137_res = f13_rd137_select(f12, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f13_rd137_res);
	hw_uint<16> f13_rd138_res = f13_rd138_select(f12, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f13_rd138_res);
	hw_uint<16> f13_rd139_res = f13_rd139_select(f12, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f13_rd139_res);
	hw_uint<16> f13_rd140_res = f13_rd140_select(f12, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f13_rd140_res);
	hw_uint<16> f13_rd141_res = f13_rd141_select(f12, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f13_rd141_res);
	hw_uint<16> f13_rd142_res = f13_rd142_select(f12, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f13_rd142_res);
	hw_uint<16> f13_rd143_res = f13_rd143_select(f12, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f13_rd143_res);
	hw_uint<16> f13_rd144_res = f13_rd144_select(f12, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f13_rd144_res);
	hw_uint<16> f13_rd145_res = f13_rd145_select(f12, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f13_rd145_res);
	hw_uint<16> f13_rd146_res = f13_rd146_select(f12, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f13_rd146_res);
	hw_uint<16> f13_rd147_res = f13_rd147_select(f12, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f13_rd147_res);
	hw_uint<16> f13_rd148_res = f13_rd148_select(f12, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f13_rd148_res);
	hw_uint<16> f13_rd149_res = f13_rd149_select(f12, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f13_rd149_res);
	hw_uint<16> f13_rd150_res = f13_rd150_select(f12, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f13_rd150_res);
	hw_uint<16> f13_rd151_res = f13_rd151_select(f12, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f13_rd151_res);
	hw_uint<16> f13_rd152_res = f13_rd152_select(f12, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f13_rd152_res);
	hw_uint<16> f13_rd153_res = f13_rd153_select(f12, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f13_rd153_res);
	hw_uint<16> f13_rd154_res = f13_rd154_select(f12, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f13_rd154_res);
	hw_uint<16> f13_rd155_res = f13_rd155_select(f12, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f13_rd155_res);
	hw_uint<16> f13_rd156_res = f13_rd156_select(f12, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f13_rd156_res);
	hw_uint<16> f13_rd157_res = f13_rd157_select(f12, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f13_rd157_res);
	hw_uint<16> f13_rd158_res = f13_rd158_select(f12, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f13_rd158_res);
	hw_uint<16> f13_rd159_res = f13_rd159_select(f12, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f13_rd159_res);
	return result;
}

struct f13_f13_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 5
  // 0, 1, 62, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 61> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_125() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 1889], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1898], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1899], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1900], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1901], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1902], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[15, 1903], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[16, 1904], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[17, 1905], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[18, 1906], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[19, 1907], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 1890], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[20, 1908], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[21, 1909], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[22, 1910], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[23, 1911], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[24, 1912], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[25, 1913], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[26, 1914], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[27, 1915], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[28, 1916], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[29, 1917], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 1891], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[30, 1918], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 126
	// # of read delays: 5
  // 0, 1, 63, 64, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_125() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 1892], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 1893], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 1894], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 1895], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1896], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_f13_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1897], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f13_cache {
  // # of banks: 32
  f13_f13_update_0_write0_merged_banks_5_cache f13_f13_update_0_write0_merged_banks_5;
  f13_f13_update_0_write1_merged_banks_5_cache f13_f13_update_0_write1_merged_banks_5;
  f13_f13_update_0_write10_merged_banks_5_cache f13_f13_update_0_write10_merged_banks_5;
  f13_f13_update_0_write11_merged_banks_5_cache f13_f13_update_0_write11_merged_banks_5;
  f13_f13_update_0_write12_merged_banks_5_cache f13_f13_update_0_write12_merged_banks_5;
  f13_f13_update_0_write13_merged_banks_5_cache f13_f13_update_0_write13_merged_banks_5;
  f13_f13_update_0_write14_merged_banks_5_cache f13_f13_update_0_write14_merged_banks_5;
  f13_f13_update_0_write15_merged_banks_5_cache f13_f13_update_0_write15_merged_banks_5;
  f13_f13_update_0_write16_merged_banks_5_cache f13_f13_update_0_write16_merged_banks_5;
  f13_f13_update_0_write17_merged_banks_5_cache f13_f13_update_0_write17_merged_banks_5;
  f13_f13_update_0_write18_merged_banks_5_cache f13_f13_update_0_write18_merged_banks_5;
  f13_f13_update_0_write19_merged_banks_5_cache f13_f13_update_0_write19_merged_banks_5;
  f13_f13_update_0_write2_merged_banks_5_cache f13_f13_update_0_write2_merged_banks_5;
  f13_f13_update_0_write20_merged_banks_5_cache f13_f13_update_0_write20_merged_banks_5;
  f13_f13_update_0_write21_merged_banks_5_cache f13_f13_update_0_write21_merged_banks_5;
  f13_f13_update_0_write22_merged_banks_5_cache f13_f13_update_0_write22_merged_banks_5;
  f13_f13_update_0_write23_merged_banks_5_cache f13_f13_update_0_write23_merged_banks_5;
  f13_f13_update_0_write24_merged_banks_5_cache f13_f13_update_0_write24_merged_banks_5;
  f13_f13_update_0_write25_merged_banks_5_cache f13_f13_update_0_write25_merged_banks_5;
  f13_f13_update_0_write26_merged_banks_5_cache f13_f13_update_0_write26_merged_banks_5;
  f13_f13_update_0_write27_merged_banks_5_cache f13_f13_update_0_write27_merged_banks_5;
  f13_f13_update_0_write28_merged_banks_5_cache f13_f13_update_0_write28_merged_banks_5;
  f13_f13_update_0_write29_merged_banks_5_cache f13_f13_update_0_write29_merged_banks_5;
  f13_f13_update_0_write3_merged_banks_5_cache f13_f13_update_0_write3_merged_banks_5;
  f13_f13_update_0_write30_merged_banks_5_cache f13_f13_update_0_write30_merged_banks_5;
  f13_f13_update_0_write31_merged_banks_5_cache f13_f13_update_0_write31_merged_banks_5;
  f13_f13_update_0_write4_merged_banks_5_cache f13_f13_update_0_write4_merged_banks_5;
  f13_f13_update_0_write5_merged_banks_5_cache f13_f13_update_0_write5_merged_banks_5;
  f13_f13_update_0_write6_merged_banks_5_cache f13_f13_update_0_write6_merged_banks_5;
  f13_f13_update_0_write7_merged_banks_5_cache f13_f13_update_0_write7_merged_banks_5;
  f13_f13_update_0_write8_merged_banks_5_cache f13_f13_update_0_write8_merged_banks_5;
  f13_f13_update_0_write9_merged_banks_5_cache f13_f13_update_0_write9_merged_banks_5;
};



inline void f13_f13_update_0_write0_write(hw_uint<16>& f13_f13_update_0_write0, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write0_merged_banks_5.push(f13_f13_update_0_write0);
}

inline void f13_f13_update_0_write1_write(hw_uint<16>& f13_f13_update_0_write1, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write1_merged_banks_5.push(f13_f13_update_0_write1);
}

inline void f13_f13_update_0_write10_write(hw_uint<16>& f13_f13_update_0_write10, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write10_merged_banks_5.push(f13_f13_update_0_write10);
}

inline void f13_f13_update_0_write11_write(hw_uint<16>& f13_f13_update_0_write11, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write11_merged_banks_5.push(f13_f13_update_0_write11);
}

inline void f13_f13_update_0_write12_write(hw_uint<16>& f13_f13_update_0_write12, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write12_merged_banks_5.push(f13_f13_update_0_write12);
}

inline void f13_f13_update_0_write13_write(hw_uint<16>& f13_f13_update_0_write13, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write13_merged_banks_5.push(f13_f13_update_0_write13);
}

inline void f13_f13_update_0_write14_write(hw_uint<16>& f13_f13_update_0_write14, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write14_merged_banks_5.push(f13_f13_update_0_write14);
}

inline void f13_f13_update_0_write15_write(hw_uint<16>& f13_f13_update_0_write15, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write15_merged_banks_5.push(f13_f13_update_0_write15);
}

inline void f13_f13_update_0_write16_write(hw_uint<16>& f13_f13_update_0_write16, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write16_merged_banks_5.push(f13_f13_update_0_write16);
}

inline void f13_f13_update_0_write17_write(hw_uint<16>& f13_f13_update_0_write17, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write17_merged_banks_5.push(f13_f13_update_0_write17);
}

inline void f13_f13_update_0_write18_write(hw_uint<16>& f13_f13_update_0_write18, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write18_merged_banks_5.push(f13_f13_update_0_write18);
}

inline void f13_f13_update_0_write19_write(hw_uint<16>& f13_f13_update_0_write19, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write19_merged_banks_5.push(f13_f13_update_0_write19);
}

inline void f13_f13_update_0_write2_write(hw_uint<16>& f13_f13_update_0_write2, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write2_merged_banks_5.push(f13_f13_update_0_write2);
}

inline void f13_f13_update_0_write20_write(hw_uint<16>& f13_f13_update_0_write20, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write20_merged_banks_5.push(f13_f13_update_0_write20);
}

inline void f13_f13_update_0_write21_write(hw_uint<16>& f13_f13_update_0_write21, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write21_merged_banks_5.push(f13_f13_update_0_write21);
}

inline void f13_f13_update_0_write22_write(hw_uint<16>& f13_f13_update_0_write22, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write22_merged_banks_5.push(f13_f13_update_0_write22);
}

inline void f13_f13_update_0_write23_write(hw_uint<16>& f13_f13_update_0_write23, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write23_merged_banks_5.push(f13_f13_update_0_write23);
}

inline void f13_f13_update_0_write24_write(hw_uint<16>& f13_f13_update_0_write24, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write24_merged_banks_5.push(f13_f13_update_0_write24);
}

inline void f13_f13_update_0_write25_write(hw_uint<16>& f13_f13_update_0_write25, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write25_merged_banks_5.push(f13_f13_update_0_write25);
}

inline void f13_f13_update_0_write26_write(hw_uint<16>& f13_f13_update_0_write26, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write26_merged_banks_5.push(f13_f13_update_0_write26);
}

inline void f13_f13_update_0_write27_write(hw_uint<16>& f13_f13_update_0_write27, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write27_merged_banks_5.push(f13_f13_update_0_write27);
}

inline void f13_f13_update_0_write28_write(hw_uint<16>& f13_f13_update_0_write28, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write28_merged_banks_5.push(f13_f13_update_0_write28);
}

inline void f13_f13_update_0_write29_write(hw_uint<16>& f13_f13_update_0_write29, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write29_merged_banks_5.push(f13_f13_update_0_write29);
}

inline void f13_f13_update_0_write3_write(hw_uint<16>& f13_f13_update_0_write3, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write3_merged_banks_5.push(f13_f13_update_0_write3);
}

inline void f13_f13_update_0_write30_write(hw_uint<16>& f13_f13_update_0_write30, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write30_merged_banks_5.push(f13_f13_update_0_write30);
}

inline void f13_f13_update_0_write31_write(hw_uint<16>& f13_f13_update_0_write31, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write31_merged_banks_5.push(f13_f13_update_0_write31);
}

inline void f13_f13_update_0_write4_write(hw_uint<16>& f13_f13_update_0_write4, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write4_merged_banks_5.push(f13_f13_update_0_write4);
}

inline void f13_f13_update_0_write5_write(hw_uint<16>& f13_f13_update_0_write5, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write5_merged_banks_5.push(f13_f13_update_0_write5);
}

inline void f13_f13_update_0_write6_write(hw_uint<16>& f13_f13_update_0_write6, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write6_merged_banks_5.push(f13_f13_update_0_write6);
}

inline void f13_f13_update_0_write7_write(hw_uint<16>& f13_f13_update_0_write7, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write7_merged_banks_5.push(f13_f13_update_0_write7);
}

inline void f13_f13_update_0_write8_write(hw_uint<16>& f13_f13_update_0_write8, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write8_merged_banks_5.push(f13_f13_update_0_write8);
}

inline void f13_f13_update_0_write9_write(hw_uint<16>& f13_f13_update_0_write9, f13_cache& f13, int d0, int d1, int dynamic_address) {
  f13.f13_f13_update_0_write9_merged_banks_5.push(f13_f13_update_0_write9);
}

inline hw_uint<16> f14_rd0_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd0 read pattern: { f14_update_0[d0, d1] -> f13[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write31 = f13.f13_f13_update_0_write31_merged_banks_5.peek_64();
  return value_f13_f13_update_0_write31;
  return 0;
}

inline hw_uint<16> f14_rd1_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd1 read pattern: { f14_update_0[d0, d1] -> f13[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd10_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd10 read pattern: { f14_update_0[d0, d1] -> f13[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd100_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd100 read pattern: { f14_update_0[d0, d1] -> f13[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write19 = f13.f13_f13_update_0_write19_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write19;
  return 0;
}

inline hw_uint<16> f14_rd101_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd101 read pattern: { f14_update_0[d0, d1] -> f13[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write20 = f13.f13_f13_update_0_write20_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write20;
  return 0;
}

inline hw_uint<16> f14_rd102_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd102 read pattern: { f14_update_0[d0, d1] -> f13[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write20 = f13.f13_f13_update_0_write20_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write20;
  return 0;
}

inline hw_uint<16> f14_rd103_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd103 read pattern: { f14_update_0[d0, d1] -> f13[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write20 = f13.f13_f13_update_0_write20_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write20;
  return 0;
}

inline hw_uint<16> f14_rd104_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd104 read pattern: { f14_update_0[d0, d1] -> f13[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write21 = f13.f13_f13_update_0_write21_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write21;
  return 0;
}

inline hw_uint<16> f14_rd105_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd105 read pattern: { f14_update_0[d0, d1] -> f13[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write20 = f13.f13_f13_update_0_write20_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write20;
  return 0;
}

inline hw_uint<16> f14_rd106_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd106 read pattern: { f14_update_0[d0, d1] -> f13[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write21 = f13.f13_f13_update_0_write21_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write21;
  return 0;
}

inline hw_uint<16> f14_rd107_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd107 read pattern: { f14_update_0[d0, d1] -> f13[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write21 = f13.f13_f13_update_0_write21_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write21;
  return 0;
}

inline hw_uint<16> f14_rd108_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd108 read pattern: { f14_update_0[d0, d1] -> f13[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write21 = f13.f13_f13_update_0_write21_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write21;
  return 0;
}

inline hw_uint<16> f14_rd109_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd109 read pattern: { f14_update_0[d0, d1] -> f13[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write22 = f13.f13_f13_update_0_write22_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write22;
  return 0;
}

inline hw_uint<16> f14_rd11_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd11 read pattern: { f14_update_0[d0, d1] -> f13[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd110_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd110 read pattern: { f14_update_0[d0, d1] -> f13[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write21 = f13.f13_f13_update_0_write21_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write21;
  return 0;
}

inline hw_uint<16> f14_rd111_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd111 read pattern: { f14_update_0[d0, d1] -> f13[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write22 = f13.f13_f13_update_0_write22_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write22;
  return 0;
}

inline hw_uint<16> f14_rd112_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd112 read pattern: { f14_update_0[d0, d1] -> f13[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write22 = f13.f13_f13_update_0_write22_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write22;
  return 0;
}

inline hw_uint<16> f14_rd113_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd113 read pattern: { f14_update_0[d0, d1] -> f13[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write22 = f13.f13_f13_update_0_write22_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write22;
  return 0;
}

inline hw_uint<16> f14_rd114_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd114 read pattern: { f14_update_0[d0, d1] -> f13[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write23 = f13.f13_f13_update_0_write23_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write23;
  return 0;
}

inline hw_uint<16> f14_rd115_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd115 read pattern: { f14_update_0[d0, d1] -> f13[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write22 = f13.f13_f13_update_0_write22_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write22;
  return 0;
}

inline hw_uint<16> f14_rd116_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd116 read pattern: { f14_update_0[d0, d1] -> f13[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write23 = f13.f13_f13_update_0_write23_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write23;
  return 0;
}

inline hw_uint<16> f14_rd117_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd117 read pattern: { f14_update_0[d0, d1] -> f13[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write23 = f13.f13_f13_update_0_write23_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write23;
  return 0;
}

inline hw_uint<16> f14_rd118_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd118 read pattern: { f14_update_0[d0, d1] -> f13[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write23 = f13.f13_f13_update_0_write23_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write23;
  return 0;
}

inline hw_uint<16> f14_rd119_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd119 read pattern: { f14_update_0[d0, d1] -> f13[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write24 = f13.f13_f13_update_0_write24_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write24;
  return 0;
}

inline hw_uint<16> f14_rd12_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd12 read pattern: { f14_update_0[d0, d1] -> f13[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd120_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd120 read pattern: { f14_update_0[d0, d1] -> f13[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write23 = f13.f13_f13_update_0_write23_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write23;
  return 0;
}

inline hw_uint<16> f14_rd121_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd121 read pattern: { f14_update_0[d0, d1] -> f13[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write24 = f13.f13_f13_update_0_write24_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write24;
  return 0;
}

inline hw_uint<16> f14_rd122_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd122 read pattern: { f14_update_0[d0, d1] -> f13[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write24 = f13.f13_f13_update_0_write24_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write24;
  return 0;
}

inline hw_uint<16> f14_rd123_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd123 read pattern: { f14_update_0[d0, d1] -> f13[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write24 = f13.f13_f13_update_0_write24_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write24;
  return 0;
}

inline hw_uint<16> f14_rd124_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd124 read pattern: { f14_update_0[d0, d1] -> f13[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write25 = f13.f13_f13_update_0_write25_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write25;
  return 0;
}

inline hw_uint<16> f14_rd125_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd125 read pattern: { f14_update_0[d0, d1] -> f13[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write24 = f13.f13_f13_update_0_write24_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write24;
  return 0;
}

inline hw_uint<16> f14_rd126_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd126 read pattern: { f14_update_0[d0, d1] -> f13[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write25 = f13.f13_f13_update_0_write25_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write25;
  return 0;
}

inline hw_uint<16> f14_rd127_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd127 read pattern: { f14_update_0[d0, d1] -> f13[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write25 = f13.f13_f13_update_0_write25_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write25;
  return 0;
}

inline hw_uint<16> f14_rd128_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd128 read pattern: { f14_update_0[d0, d1] -> f13[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write25 = f13.f13_f13_update_0_write25_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write25;
  return 0;
}

inline hw_uint<16> f14_rd129_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd129 read pattern: { f14_update_0[d0, d1] -> f13[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write26 = f13.f13_f13_update_0_write26_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write26;
  return 0;
}

inline hw_uint<16> f14_rd13_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd13 read pattern: { f14_update_0[d0, d1] -> f13[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd130_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd130 read pattern: { f14_update_0[d0, d1] -> f13[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write25 = f13.f13_f13_update_0_write25_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write25;
  return 0;
}

inline hw_uint<16> f14_rd131_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd131 read pattern: { f14_update_0[d0, d1] -> f13[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write26 = f13.f13_f13_update_0_write26_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write26;
  return 0;
}

inline hw_uint<16> f14_rd132_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd132 read pattern: { f14_update_0[d0, d1] -> f13[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write26 = f13.f13_f13_update_0_write26_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write26;
  return 0;
}

inline hw_uint<16> f14_rd133_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd133 read pattern: { f14_update_0[d0, d1] -> f13[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write26 = f13.f13_f13_update_0_write26_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write26;
  return 0;
}

inline hw_uint<16> f14_rd134_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd134 read pattern: { f14_update_0[d0, d1] -> f13[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write27 = f13.f13_f13_update_0_write27_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write27;
  return 0;
}

inline hw_uint<16> f14_rd135_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd135 read pattern: { f14_update_0[d0, d1] -> f13[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write26 = f13.f13_f13_update_0_write26_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write26;
  return 0;
}

inline hw_uint<16> f14_rd136_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd136 read pattern: { f14_update_0[d0, d1] -> f13[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write27 = f13.f13_f13_update_0_write27_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write27;
  return 0;
}

inline hw_uint<16> f14_rd137_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd137 read pattern: { f14_update_0[d0, d1] -> f13[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write27 = f13.f13_f13_update_0_write27_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write27;
  return 0;
}

inline hw_uint<16> f14_rd138_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd138 read pattern: { f14_update_0[d0, d1] -> f13[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write27 = f13.f13_f13_update_0_write27_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write27;
  return 0;
}

inline hw_uint<16> f14_rd139_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd139 read pattern: { f14_update_0[d0, d1] -> f13[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write28 = f13.f13_f13_update_0_write28_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write28;
  return 0;
}

inline hw_uint<16> f14_rd14_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd14 read pattern: { f14_update_0[d0, d1] -> f13[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd140_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd140 read pattern: { f14_update_0[d0, d1] -> f13[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write27 = f13.f13_f13_update_0_write27_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write27;
  return 0;
}

inline hw_uint<16> f14_rd141_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd141 read pattern: { f14_update_0[d0, d1] -> f13[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write28 = f13.f13_f13_update_0_write28_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write28;
  return 0;
}

inline hw_uint<16> f14_rd142_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd142 read pattern: { f14_update_0[d0, d1] -> f13[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write28 = f13.f13_f13_update_0_write28_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write28;
  return 0;
}

inline hw_uint<16> f14_rd143_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd143 read pattern: { f14_update_0[d0, d1] -> f13[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write28 = f13.f13_f13_update_0_write28_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write28;
  return 0;
}

inline hw_uint<16> f14_rd144_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd144 read pattern: { f14_update_0[d0, d1] -> f13[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write29 = f13.f13_f13_update_0_write29_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write29;
  return 0;
}

inline hw_uint<16> f14_rd145_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd145 read pattern: { f14_update_0[d0, d1] -> f13[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write28 = f13.f13_f13_update_0_write28_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write28;
  return 0;
}

inline hw_uint<16> f14_rd146_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd146 read pattern: { f14_update_0[d0, d1] -> f13[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write29 = f13.f13_f13_update_0_write29_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write29;
  return 0;
}

inline hw_uint<16> f14_rd147_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd147 read pattern: { f14_update_0[d0, d1] -> f13[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write29 = f13.f13_f13_update_0_write29_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write29;
  return 0;
}

inline hw_uint<16> f14_rd148_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd148 read pattern: { f14_update_0[d0, d1] -> f13[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write29 = f13.f13_f13_update_0_write29_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write29;
  return 0;
}

inline hw_uint<16> f14_rd149_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd149 read pattern: { f14_update_0[d0, d1] -> f13[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write30 = f13.f13_f13_update_0_write30_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write30;
  return 0;
}

inline hw_uint<16> f14_rd15_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd15 read pattern: { f14_update_0[d0, d1] -> f13[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd150_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd150 read pattern: { f14_update_0[d0, d1] -> f13[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write29 = f13.f13_f13_update_0_write29_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write29;
  return 0;
}

inline hw_uint<16> f14_rd151_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd151 read pattern: { f14_update_0[d0, d1] -> f13[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write30 = f13.f13_f13_update_0_write30_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write30;
  return 0;
}

inline hw_uint<16> f14_rd152_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd152 read pattern: { f14_update_0[d0, d1] -> f13[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write30 = f13.f13_f13_update_0_write30_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write30;
  return 0;
}

inline hw_uint<16> f14_rd153_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd153 read pattern: { f14_update_0[d0, d1] -> f13[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write30 = f13.f13_f13_update_0_write30_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write30;
  return 0;
}

inline hw_uint<16> f14_rd154_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd154 read pattern: { f14_update_0[d0, d1] -> f13[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write31 = f13.f13_f13_update_0_write31_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write31;
  return 0;
}

inline hw_uint<16> f14_rd155_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd155 read pattern: { f14_update_0[d0, d1] -> f13[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write30 = f13.f13_f13_update_0_write30_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write30;
  return 0;
}

inline hw_uint<16> f14_rd156_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd156 read pattern: { f14_update_0[d0, d1] -> f13[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write31 = f13.f13_f13_update_0_write31_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write31;
  return 0;
}

inline hw_uint<16> f14_rd157_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd157 read pattern: { f14_update_0[d0, d1] -> f13[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write31 = f13.f13_f13_update_0_write31_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write31;
  return 0;
}

inline hw_uint<16> f14_rd158_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd158 read pattern: { f14_update_0[d0, d1] -> f13[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write31 = f13.f13_f13_update_0_write31_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write31;
  return 0;
}

inline hw_uint<16> f14_rd159_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd159 read pattern: { f14_update_0[d0, d1] -> f13[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_62();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd16_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd16 read pattern: { f14_update_0[d0, d1] -> f13[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd17_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd17 read pattern: { f14_update_0[d0, d1] -> f13[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd18_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd18 read pattern: { f14_update_0[d0, d1] -> f13[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd19_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd19 read pattern: { f14_update_0[d0, d1] -> f13[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd2_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd2 read pattern: { f14_update_0[d0, d1] -> f13[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd20_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd20 read pattern: { f14_update_0[d0, d1] -> f13[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write3 = f13.f13_f13_update_0_write3_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write3;
  return 0;
}

inline hw_uint<16> f14_rd21_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd21 read pattern: { f14_update_0[d0, d1] -> f13[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd22_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd22 read pattern: { f14_update_0[d0, d1] -> f13[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd23_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd23 read pattern: { f14_update_0[d0, d1] -> f13[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd24_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd24 read pattern: { f14_update_0[d0, d1] -> f13[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd25_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd25 read pattern: { f14_update_0[d0, d1] -> f13[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write4 = f13.f13_f13_update_0_write4_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write4;
  return 0;
}

inline hw_uint<16> f14_rd26_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd26 read pattern: { f14_update_0[d0, d1] -> f13[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd27_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd27 read pattern: { f14_update_0[d0, d1] -> f13[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd28_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd28 read pattern: { f14_update_0[d0, d1] -> f13[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd29_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd29 read pattern: { f14_update_0[d0, d1] -> f13[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd3_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd3 read pattern: { f14_update_0[d0, d1] -> f13[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd30_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd30 read pattern: { f14_update_0[d0, d1] -> f13[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write5 = f13.f13_f13_update_0_write5_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write5;
  return 0;
}

inline hw_uint<16> f14_rd31_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd31 read pattern: { f14_update_0[d0, d1] -> f13[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd32_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd32 read pattern: { f14_update_0[d0, d1] -> f13[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd33_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd33 read pattern: { f14_update_0[d0, d1] -> f13[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd34_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd34 read pattern: { f14_update_0[d0, d1] -> f13[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd35_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd35 read pattern: { f14_update_0[d0, d1] -> f13[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write6 = f13.f13_f13_update_0_write6_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write6;
  return 0;
}

inline hw_uint<16> f14_rd36_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd36 read pattern: { f14_update_0[d0, d1] -> f13[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd37_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd37 read pattern: { f14_update_0[d0, d1] -> f13[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd38_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd38 read pattern: { f14_update_0[d0, d1] -> f13[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd39_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd39 read pattern: { f14_update_0[d0, d1] -> f13[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd4_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd4 read pattern: { f14_update_0[d0, d1] -> f13[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd40_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd40 read pattern: { f14_update_0[d0, d1] -> f13[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write7 = f13.f13_f13_update_0_write7_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write7;
  return 0;
}

inline hw_uint<16> f14_rd41_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd41 read pattern: { f14_update_0[d0, d1] -> f13[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd42_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd42 read pattern: { f14_update_0[d0, d1] -> f13[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd43_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd43 read pattern: { f14_update_0[d0, d1] -> f13[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd44_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd44 read pattern: { f14_update_0[d0, d1] -> f13[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd45_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd45 read pattern: { f14_update_0[d0, d1] -> f13[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write8 = f13.f13_f13_update_0_write8_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write8;
  return 0;
}

inline hw_uint<16> f14_rd46_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd46 read pattern: { f14_update_0[d0, d1] -> f13[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd47_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd47 read pattern: { f14_update_0[d0, d1] -> f13[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd48_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd48 read pattern: { f14_update_0[d0, d1] -> f13[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd49_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd49 read pattern: { f14_update_0[d0, d1] -> f13[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd5_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd5 read pattern: { f14_update_0[d0, d1] -> f13[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write0 = f13.f13_f13_update_0_write0_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write0;
  return 0;
}

inline hw_uint<16> f14_rd50_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd50 read pattern: { f14_update_0[d0, d1] -> f13[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write9 = f13.f13_f13_update_0_write9_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write9;
  return 0;
}

inline hw_uint<16> f14_rd51_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd51 read pattern: { f14_update_0[d0, d1] -> f13[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd52_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd52 read pattern: { f14_update_0[d0, d1] -> f13[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd53_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd53 read pattern: { f14_update_0[d0, d1] -> f13[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd54_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd54 read pattern: { f14_update_0[d0, d1] -> f13[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd55_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd55 read pattern: { f14_update_0[d0, d1] -> f13[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write10 = f13.f13_f13_update_0_write10_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write10;
  return 0;
}

inline hw_uint<16> f14_rd56_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd56 read pattern: { f14_update_0[d0, d1] -> f13[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd57_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd57 read pattern: { f14_update_0[d0, d1] -> f13[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd58_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd58 read pattern: { f14_update_0[d0, d1] -> f13[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd59_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd59 read pattern: { f14_update_0[d0, d1] -> f13[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd6_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd6 read pattern: { f14_update_0[d0, d1] -> f13[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd60_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd60 read pattern: { f14_update_0[d0, d1] -> f13[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write11 = f13.f13_f13_update_0_write11_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write11;
  return 0;
}

inline hw_uint<16> f14_rd61_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd61 read pattern: { f14_update_0[d0, d1] -> f13[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd62_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd62 read pattern: { f14_update_0[d0, d1] -> f13[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd63_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd63 read pattern: { f14_update_0[d0, d1] -> f13[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd64_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd64 read pattern: { f14_update_0[d0, d1] -> f13[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd65_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd65 read pattern: { f14_update_0[d0, d1] -> f13[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write12 = f13.f13_f13_update_0_write12_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write12;
  return 0;
}

inline hw_uint<16> f14_rd66_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd66 read pattern: { f14_update_0[d0, d1] -> f13[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd67_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd67 read pattern: { f14_update_0[d0, d1] -> f13[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd68_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd68 read pattern: { f14_update_0[d0, d1] -> f13[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd69_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd69 read pattern: { f14_update_0[d0, d1] -> f13[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd7_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd7 read pattern: { f14_update_0[d0, d1] -> f13[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd70_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd70 read pattern: { f14_update_0[d0, d1] -> f13[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write13 = f13.f13_f13_update_0_write13_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write13;
  return 0;
}

inline hw_uint<16> f14_rd71_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd71 read pattern: { f14_update_0[d0, d1] -> f13[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd72_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd72 read pattern: { f14_update_0[d0, d1] -> f13[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd73_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd73 read pattern: { f14_update_0[d0, d1] -> f13[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd74_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd74 read pattern: { f14_update_0[d0, d1] -> f13[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd75_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd75 read pattern: { f14_update_0[d0, d1] -> f13[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write14 = f13.f13_f13_update_0_write14_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write14;
  return 0;
}

inline hw_uint<16> f14_rd76_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd76 read pattern: { f14_update_0[d0, d1] -> f13[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd77_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd77 read pattern: { f14_update_0[d0, d1] -> f13[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd78_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd78 read pattern: { f14_update_0[d0, d1] -> f13[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd79_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd79 read pattern: { f14_update_0[d0, d1] -> f13[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write16 = f13.f13_f13_update_0_write16_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write16;
  return 0;
}

inline hw_uint<16> f14_rd8_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd8 read pattern: { f14_update_0[d0, d1] -> f13[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write1 = f13.f13_f13_update_0_write1_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write1;
  return 0;
}

inline hw_uint<16> f14_rd80_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd80 read pattern: { f14_update_0[d0, d1] -> f13[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write15 = f13.f13_f13_update_0_write15_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write15;
  return 0;
}

inline hw_uint<16> f14_rd81_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd81 read pattern: { f14_update_0[d0, d1] -> f13[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write16 = f13.f13_f13_update_0_write16_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write16;
  return 0;
}

inline hw_uint<16> f14_rd82_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd82 read pattern: { f14_update_0[d0, d1] -> f13[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write16 = f13.f13_f13_update_0_write16_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write16;
  return 0;
}

inline hw_uint<16> f14_rd83_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd83 read pattern: { f14_update_0[d0, d1] -> f13[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write16 = f13.f13_f13_update_0_write16_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write16;
  return 0;
}

inline hw_uint<16> f14_rd84_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd84 read pattern: { f14_update_0[d0, d1] -> f13[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write17 = f13.f13_f13_update_0_write17_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write17;
  return 0;
}

inline hw_uint<16> f14_rd85_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd85 read pattern: { f14_update_0[d0, d1] -> f13[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write16 = f13.f13_f13_update_0_write16_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write16;
  return 0;
}

inline hw_uint<16> f14_rd86_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd86 read pattern: { f14_update_0[d0, d1] -> f13[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write17 = f13.f13_f13_update_0_write17_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write17;
  return 0;
}

inline hw_uint<16> f14_rd87_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd87 read pattern: { f14_update_0[d0, d1] -> f13[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write17 = f13.f13_f13_update_0_write17_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write17;
  return 0;
}

inline hw_uint<16> f14_rd88_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd88 read pattern: { f14_update_0[d0, d1] -> f13[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write17 = f13.f13_f13_update_0_write17_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write17;
  return 0;
}

inline hw_uint<16> f14_rd89_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd89 read pattern: { f14_update_0[d0, d1] -> f13[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write18 = f13.f13_f13_update_0_write18_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write18;
  return 0;
}

inline hw_uint<16> f14_rd9_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd9 read pattern: { f14_update_0[d0, d1] -> f13[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write2 = f13.f13_f13_update_0_write2_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write2;
  return 0;
}

inline hw_uint<16> f14_rd90_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd90 read pattern: { f14_update_0[d0, d1] -> f13[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write17 = f13.f13_f13_update_0_write17_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write17;
  return 0;
}

inline hw_uint<16> f14_rd91_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd91 read pattern: { f14_update_0[d0, d1] -> f13[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write18 = f13.f13_f13_update_0_write18_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write18;
  return 0;
}

inline hw_uint<16> f14_rd92_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd92 read pattern: { f14_update_0[d0, d1] -> f13[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write18 = f13.f13_f13_update_0_write18_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write18;
  return 0;
}

inline hw_uint<16> f14_rd93_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd93 read pattern: { f14_update_0[d0, d1] -> f13[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write18 = f13.f13_f13_update_0_write18_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write18;
  return 0;
}

inline hw_uint<16> f14_rd94_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd94 read pattern: { f14_update_0[d0, d1] -> f13[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write19 = f13.f13_f13_update_0_write19_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write19;
  return 0;
}

inline hw_uint<16> f14_rd95_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd95 read pattern: { f14_update_0[d0, d1] -> f13[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write18 = f13.f13_f13_update_0_write18_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write18;
  return 0;
}

inline hw_uint<16> f14_rd96_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd96 read pattern: { f14_update_0[d0, d1] -> f13[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write19 = f13.f13_f13_update_0_write19_merged_banks_5.peek_125();
  return value_f13_f13_update_0_write19;
  return 0;
}

inline hw_uint<16> f14_rd97_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd97 read pattern: { f14_update_0[d0, d1] -> f13[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write19 = f13.f13_f13_update_0_write19_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write19;
  return 0;
}

inline hw_uint<16> f14_rd98_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd98 read pattern: { f14_update_0[d0, d1] -> f13[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write19 = f13.f13_f13_update_0_write19_merged_banks_5.peek_1();
  return value_f13_f13_update_0_write19;
  return 0;
}

inline hw_uint<16> f14_rd99_select(f13_cache& f13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f14_rd99 read pattern: { f14_update_0[d0, d1] -> f13[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f13_f13_update_0_write20 = f13.f13_f13_update_0_write20_merged_banks_5.peek_63();
  return value_f13_f13_update_0_write20;
  return 0;
}

// # of bundles = 2
// f13_update_0_write
//	f13_f13_update_0_write0
//	f13_f13_update_0_write1
//	f13_f13_update_0_write2
//	f13_f13_update_0_write3
//	f13_f13_update_0_write4
//	f13_f13_update_0_write5
//	f13_f13_update_0_write6
//	f13_f13_update_0_write7
//	f13_f13_update_0_write8
//	f13_f13_update_0_write9
//	f13_f13_update_0_write10
//	f13_f13_update_0_write11
//	f13_f13_update_0_write12
//	f13_f13_update_0_write13
//	f13_f13_update_0_write14
//	f13_f13_update_0_write15
//	f13_f13_update_0_write16
//	f13_f13_update_0_write17
//	f13_f13_update_0_write18
//	f13_f13_update_0_write19
//	f13_f13_update_0_write20
//	f13_f13_update_0_write21
//	f13_f13_update_0_write22
//	f13_f13_update_0_write23
//	f13_f13_update_0_write24
//	f13_f13_update_0_write25
//	f13_f13_update_0_write26
//	f13_f13_update_0_write27
//	f13_f13_update_0_write28
//	f13_f13_update_0_write29
//	f13_f13_update_0_write30
//	f13_f13_update_0_write31
inline void f13_f13_update_0_write_bundle_write(hw_uint<512>& f13_update_0_write, f13_cache& f13, int d0, int d1, int dynamic_address) {
	hw_uint<16> f13_f13_update_0_write0_res = f13_update_0_write.extract<0, 15>();
	f13_f13_update_0_write0_write(f13_f13_update_0_write0_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write1_res = f13_update_0_write.extract<16, 31>();
	f13_f13_update_0_write1_write(f13_f13_update_0_write1_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write2_res = f13_update_0_write.extract<32, 47>();
	f13_f13_update_0_write2_write(f13_f13_update_0_write2_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write3_res = f13_update_0_write.extract<48, 63>();
	f13_f13_update_0_write3_write(f13_f13_update_0_write3_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write4_res = f13_update_0_write.extract<64, 79>();
	f13_f13_update_0_write4_write(f13_f13_update_0_write4_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write5_res = f13_update_0_write.extract<80, 95>();
	f13_f13_update_0_write5_write(f13_f13_update_0_write5_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write6_res = f13_update_0_write.extract<96, 111>();
	f13_f13_update_0_write6_write(f13_f13_update_0_write6_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write7_res = f13_update_0_write.extract<112, 127>();
	f13_f13_update_0_write7_write(f13_f13_update_0_write7_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write8_res = f13_update_0_write.extract<128, 143>();
	f13_f13_update_0_write8_write(f13_f13_update_0_write8_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write9_res = f13_update_0_write.extract<144, 159>();
	f13_f13_update_0_write9_write(f13_f13_update_0_write9_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write10_res = f13_update_0_write.extract<160, 175>();
	f13_f13_update_0_write10_write(f13_f13_update_0_write10_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write11_res = f13_update_0_write.extract<176, 191>();
	f13_f13_update_0_write11_write(f13_f13_update_0_write11_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write12_res = f13_update_0_write.extract<192, 207>();
	f13_f13_update_0_write12_write(f13_f13_update_0_write12_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write13_res = f13_update_0_write.extract<208, 223>();
	f13_f13_update_0_write13_write(f13_f13_update_0_write13_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write14_res = f13_update_0_write.extract<224, 239>();
	f13_f13_update_0_write14_write(f13_f13_update_0_write14_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write15_res = f13_update_0_write.extract<240, 255>();
	f13_f13_update_0_write15_write(f13_f13_update_0_write15_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write16_res = f13_update_0_write.extract<256, 271>();
	f13_f13_update_0_write16_write(f13_f13_update_0_write16_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write17_res = f13_update_0_write.extract<272, 287>();
	f13_f13_update_0_write17_write(f13_f13_update_0_write17_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write18_res = f13_update_0_write.extract<288, 303>();
	f13_f13_update_0_write18_write(f13_f13_update_0_write18_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write19_res = f13_update_0_write.extract<304, 319>();
	f13_f13_update_0_write19_write(f13_f13_update_0_write19_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write20_res = f13_update_0_write.extract<320, 335>();
	f13_f13_update_0_write20_write(f13_f13_update_0_write20_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write21_res = f13_update_0_write.extract<336, 351>();
	f13_f13_update_0_write21_write(f13_f13_update_0_write21_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write22_res = f13_update_0_write.extract<352, 367>();
	f13_f13_update_0_write22_write(f13_f13_update_0_write22_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write23_res = f13_update_0_write.extract<368, 383>();
	f13_f13_update_0_write23_write(f13_f13_update_0_write23_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write24_res = f13_update_0_write.extract<384, 399>();
	f13_f13_update_0_write24_write(f13_f13_update_0_write24_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write25_res = f13_update_0_write.extract<400, 415>();
	f13_f13_update_0_write25_write(f13_f13_update_0_write25_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write26_res = f13_update_0_write.extract<416, 431>();
	f13_f13_update_0_write26_write(f13_f13_update_0_write26_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write27_res = f13_update_0_write.extract<432, 447>();
	f13_f13_update_0_write27_write(f13_f13_update_0_write27_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write28_res = f13_update_0_write.extract<448, 463>();
	f13_f13_update_0_write28_write(f13_f13_update_0_write28_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write29_res = f13_update_0_write.extract<464, 479>();
	f13_f13_update_0_write29_write(f13_f13_update_0_write29_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write30_res = f13_update_0_write.extract<480, 495>();
	f13_f13_update_0_write30_write(f13_f13_update_0_write30_res, f13, d0, d1, dynamic_address);
	hw_uint<16> f13_f13_update_0_write31_res = f13_update_0_write.extract<496, 511>();
	f13_f13_update_0_write31_write(f13_f13_update_0_write31_res, f13, d0, d1, dynamic_address);
}

// f14_update_0_read
//	f14_rd0
//	f14_rd1
//	f14_rd2
//	f14_rd3
//	f14_rd4
//	f14_rd5
//	f14_rd6
//	f14_rd7
//	f14_rd8
//	f14_rd9
//	f14_rd10
//	f14_rd11
//	f14_rd12
//	f14_rd13
//	f14_rd14
//	f14_rd15
//	f14_rd16
//	f14_rd17
//	f14_rd18
//	f14_rd19
//	f14_rd20
//	f14_rd21
//	f14_rd22
//	f14_rd23
//	f14_rd24
//	f14_rd25
//	f14_rd26
//	f14_rd27
//	f14_rd28
//	f14_rd29
//	f14_rd30
//	f14_rd31
//	f14_rd32
//	f14_rd33
//	f14_rd34
//	f14_rd35
//	f14_rd36
//	f14_rd37
//	f14_rd38
//	f14_rd39
//	f14_rd40
//	f14_rd41
//	f14_rd42
//	f14_rd43
//	f14_rd44
//	f14_rd45
//	f14_rd46
//	f14_rd47
//	f14_rd48
//	f14_rd49
//	f14_rd50
//	f14_rd51
//	f14_rd52
//	f14_rd53
//	f14_rd54
//	f14_rd55
//	f14_rd56
//	f14_rd57
//	f14_rd58
//	f14_rd59
//	f14_rd60
//	f14_rd61
//	f14_rd62
//	f14_rd63
//	f14_rd64
//	f14_rd65
//	f14_rd66
//	f14_rd67
//	f14_rd68
//	f14_rd69
//	f14_rd70
//	f14_rd71
//	f14_rd72
//	f14_rd73
//	f14_rd74
//	f14_rd75
//	f14_rd76
//	f14_rd77
//	f14_rd78
//	f14_rd79
//	f14_rd80
//	f14_rd81
//	f14_rd82
//	f14_rd83
//	f14_rd84
//	f14_rd85
//	f14_rd86
//	f14_rd87
//	f14_rd88
//	f14_rd89
//	f14_rd90
//	f14_rd91
//	f14_rd92
//	f14_rd93
//	f14_rd94
//	f14_rd95
//	f14_rd96
//	f14_rd97
//	f14_rd98
//	f14_rd99
//	f14_rd100
//	f14_rd101
//	f14_rd102
//	f14_rd103
//	f14_rd104
//	f14_rd105
//	f14_rd106
//	f14_rd107
//	f14_rd108
//	f14_rd109
//	f14_rd110
//	f14_rd111
//	f14_rd112
//	f14_rd113
//	f14_rd114
//	f14_rd115
//	f14_rd116
//	f14_rd117
//	f14_rd118
//	f14_rd119
//	f14_rd120
//	f14_rd121
//	f14_rd122
//	f14_rd123
//	f14_rd124
//	f14_rd125
//	f14_rd126
//	f14_rd127
//	f14_rd128
//	f14_rd129
//	f14_rd130
//	f14_rd131
//	f14_rd132
//	f14_rd133
//	f14_rd134
//	f14_rd135
//	f14_rd136
//	f14_rd137
//	f14_rd138
//	f14_rd139
//	f14_rd140
//	f14_rd141
//	f14_rd142
//	f14_rd143
//	f14_rd144
//	f14_rd145
//	f14_rd146
//	f14_rd147
//	f14_rd148
//	f14_rd149
//	f14_rd150
//	f14_rd151
//	f14_rd152
//	f14_rd153
//	f14_rd154
//	f14_rd155
//	f14_rd156
//	f14_rd157
//	f14_rd158
//	f14_rd159
inline hw_uint<2560> f13_f14_update_0_read_bundle_read(f13_cache& f13, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f14_rd0
    // f14_rd1
    // f14_rd2
    // f14_rd3
    // f14_rd4
    // f14_rd5
    // f14_rd6
    // f14_rd7
    // f14_rd8
    // f14_rd9
    // f14_rd10
    // f14_rd11
    // f14_rd12
    // f14_rd13
    // f14_rd14
    // f14_rd15
    // f14_rd16
    // f14_rd17
    // f14_rd18
    // f14_rd19
    // f14_rd20
    // f14_rd21
    // f14_rd22
    // f14_rd23
    // f14_rd24
    // f14_rd25
    // f14_rd26
    // f14_rd27
    // f14_rd28
    // f14_rd29
    // f14_rd30
    // f14_rd31
    // f14_rd32
    // f14_rd33
    // f14_rd34
    // f14_rd35
    // f14_rd36
    // f14_rd37
    // f14_rd38
    // f14_rd39
    // f14_rd40
    // f14_rd41
    // f14_rd42
    // f14_rd43
    // f14_rd44
    // f14_rd45
    // f14_rd46
    // f14_rd47
    // f14_rd48
    // f14_rd49
    // f14_rd50
    // f14_rd51
    // f14_rd52
    // f14_rd53
    // f14_rd54
    // f14_rd55
    // f14_rd56
    // f14_rd57
    // f14_rd58
    // f14_rd59
    // f14_rd60
    // f14_rd61
    // f14_rd62
    // f14_rd63
    // f14_rd64
    // f14_rd65
    // f14_rd66
    // f14_rd67
    // f14_rd68
    // f14_rd69
    // f14_rd70
    // f14_rd71
    // f14_rd72
    // f14_rd73
    // f14_rd74
    // f14_rd75
    // f14_rd76
    // f14_rd77
    // f14_rd78
    // f14_rd79
    // f14_rd80
    // f14_rd81
    // f14_rd82
    // f14_rd83
    // f14_rd84
    // f14_rd85
    // f14_rd86
    // f14_rd87
    // f14_rd88
    // f14_rd89
    // f14_rd90
    // f14_rd91
    // f14_rd92
    // f14_rd93
    // f14_rd94
    // f14_rd95
    // f14_rd96
    // f14_rd97
    // f14_rd98
    // f14_rd99
    // f14_rd100
    // f14_rd101
    // f14_rd102
    // f14_rd103
    // f14_rd104
    // f14_rd105
    // f14_rd106
    // f14_rd107
    // f14_rd108
    // f14_rd109
    // f14_rd110
    // f14_rd111
    // f14_rd112
    // f14_rd113
    // f14_rd114
    // f14_rd115
    // f14_rd116
    // f14_rd117
    // f14_rd118
    // f14_rd119
    // f14_rd120
    // f14_rd121
    // f14_rd122
    // f14_rd123
    // f14_rd124
    // f14_rd125
    // f14_rd126
    // f14_rd127
    // f14_rd128
    // f14_rd129
    // f14_rd130
    // f14_rd131
    // f14_rd132
    // f14_rd133
    // f14_rd134
    // f14_rd135
    // f14_rd136
    // f14_rd137
    // f14_rd138
    // f14_rd139
    // f14_rd140
    // f14_rd141
    // f14_rd142
    // f14_rd143
    // f14_rd144
    // f14_rd145
    // f14_rd146
    // f14_rd147
    // f14_rd148
    // f14_rd149
    // f14_rd150
    // f14_rd151
    // f14_rd152
    // f14_rd153
    // f14_rd154
    // f14_rd155
    // f14_rd156
    // f14_rd157
    // f14_rd158
    // f14_rd159

	hw_uint<2560> result;
	hw_uint<16> f14_rd0_res = f14_rd0_select(f13, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f14_rd0_res);
	hw_uint<16> f14_rd1_res = f14_rd1_select(f13, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f14_rd1_res);
	hw_uint<16> f14_rd2_res = f14_rd2_select(f13, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f14_rd2_res);
	hw_uint<16> f14_rd3_res = f14_rd3_select(f13, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f14_rd3_res);
	hw_uint<16> f14_rd4_res = f14_rd4_select(f13, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f14_rd4_res);
	hw_uint<16> f14_rd5_res = f14_rd5_select(f13, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f14_rd5_res);
	hw_uint<16> f14_rd6_res = f14_rd6_select(f13, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f14_rd6_res);
	hw_uint<16> f14_rd7_res = f14_rd7_select(f13, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f14_rd7_res);
	hw_uint<16> f14_rd8_res = f14_rd8_select(f13, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f14_rd8_res);
	hw_uint<16> f14_rd9_res = f14_rd9_select(f13, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f14_rd9_res);
	hw_uint<16> f14_rd10_res = f14_rd10_select(f13, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f14_rd10_res);
	hw_uint<16> f14_rd11_res = f14_rd11_select(f13, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f14_rd11_res);
	hw_uint<16> f14_rd12_res = f14_rd12_select(f13, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f14_rd12_res);
	hw_uint<16> f14_rd13_res = f14_rd13_select(f13, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f14_rd13_res);
	hw_uint<16> f14_rd14_res = f14_rd14_select(f13, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f14_rd14_res);
	hw_uint<16> f14_rd15_res = f14_rd15_select(f13, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f14_rd15_res);
	hw_uint<16> f14_rd16_res = f14_rd16_select(f13, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f14_rd16_res);
	hw_uint<16> f14_rd17_res = f14_rd17_select(f13, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f14_rd17_res);
	hw_uint<16> f14_rd18_res = f14_rd18_select(f13, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f14_rd18_res);
	hw_uint<16> f14_rd19_res = f14_rd19_select(f13, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f14_rd19_res);
	hw_uint<16> f14_rd20_res = f14_rd20_select(f13, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f14_rd20_res);
	hw_uint<16> f14_rd21_res = f14_rd21_select(f13, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f14_rd21_res);
	hw_uint<16> f14_rd22_res = f14_rd22_select(f13, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f14_rd22_res);
	hw_uint<16> f14_rd23_res = f14_rd23_select(f13, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f14_rd23_res);
	hw_uint<16> f14_rd24_res = f14_rd24_select(f13, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f14_rd24_res);
	hw_uint<16> f14_rd25_res = f14_rd25_select(f13, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f14_rd25_res);
	hw_uint<16> f14_rd26_res = f14_rd26_select(f13, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f14_rd26_res);
	hw_uint<16> f14_rd27_res = f14_rd27_select(f13, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f14_rd27_res);
	hw_uint<16> f14_rd28_res = f14_rd28_select(f13, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f14_rd28_res);
	hw_uint<16> f14_rd29_res = f14_rd29_select(f13, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f14_rd29_res);
	hw_uint<16> f14_rd30_res = f14_rd30_select(f13, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f14_rd30_res);
	hw_uint<16> f14_rd31_res = f14_rd31_select(f13, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f14_rd31_res);
	hw_uint<16> f14_rd32_res = f14_rd32_select(f13, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f14_rd32_res);
	hw_uint<16> f14_rd33_res = f14_rd33_select(f13, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f14_rd33_res);
	hw_uint<16> f14_rd34_res = f14_rd34_select(f13, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f14_rd34_res);
	hw_uint<16> f14_rd35_res = f14_rd35_select(f13, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f14_rd35_res);
	hw_uint<16> f14_rd36_res = f14_rd36_select(f13, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f14_rd36_res);
	hw_uint<16> f14_rd37_res = f14_rd37_select(f13, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f14_rd37_res);
	hw_uint<16> f14_rd38_res = f14_rd38_select(f13, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f14_rd38_res);
	hw_uint<16> f14_rd39_res = f14_rd39_select(f13, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f14_rd39_res);
	hw_uint<16> f14_rd40_res = f14_rd40_select(f13, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f14_rd40_res);
	hw_uint<16> f14_rd41_res = f14_rd41_select(f13, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f14_rd41_res);
	hw_uint<16> f14_rd42_res = f14_rd42_select(f13, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f14_rd42_res);
	hw_uint<16> f14_rd43_res = f14_rd43_select(f13, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f14_rd43_res);
	hw_uint<16> f14_rd44_res = f14_rd44_select(f13, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f14_rd44_res);
	hw_uint<16> f14_rd45_res = f14_rd45_select(f13, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f14_rd45_res);
	hw_uint<16> f14_rd46_res = f14_rd46_select(f13, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f14_rd46_res);
	hw_uint<16> f14_rd47_res = f14_rd47_select(f13, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f14_rd47_res);
	hw_uint<16> f14_rd48_res = f14_rd48_select(f13, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f14_rd48_res);
	hw_uint<16> f14_rd49_res = f14_rd49_select(f13, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f14_rd49_res);
	hw_uint<16> f14_rd50_res = f14_rd50_select(f13, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f14_rd50_res);
	hw_uint<16> f14_rd51_res = f14_rd51_select(f13, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f14_rd51_res);
	hw_uint<16> f14_rd52_res = f14_rd52_select(f13, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f14_rd52_res);
	hw_uint<16> f14_rd53_res = f14_rd53_select(f13, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f14_rd53_res);
	hw_uint<16> f14_rd54_res = f14_rd54_select(f13, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f14_rd54_res);
	hw_uint<16> f14_rd55_res = f14_rd55_select(f13, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f14_rd55_res);
	hw_uint<16> f14_rd56_res = f14_rd56_select(f13, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f14_rd56_res);
	hw_uint<16> f14_rd57_res = f14_rd57_select(f13, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f14_rd57_res);
	hw_uint<16> f14_rd58_res = f14_rd58_select(f13, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f14_rd58_res);
	hw_uint<16> f14_rd59_res = f14_rd59_select(f13, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f14_rd59_res);
	hw_uint<16> f14_rd60_res = f14_rd60_select(f13, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f14_rd60_res);
	hw_uint<16> f14_rd61_res = f14_rd61_select(f13, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f14_rd61_res);
	hw_uint<16> f14_rd62_res = f14_rd62_select(f13, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f14_rd62_res);
	hw_uint<16> f14_rd63_res = f14_rd63_select(f13, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f14_rd63_res);
	hw_uint<16> f14_rd64_res = f14_rd64_select(f13, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f14_rd64_res);
	hw_uint<16> f14_rd65_res = f14_rd65_select(f13, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f14_rd65_res);
	hw_uint<16> f14_rd66_res = f14_rd66_select(f13, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f14_rd66_res);
	hw_uint<16> f14_rd67_res = f14_rd67_select(f13, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f14_rd67_res);
	hw_uint<16> f14_rd68_res = f14_rd68_select(f13, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f14_rd68_res);
	hw_uint<16> f14_rd69_res = f14_rd69_select(f13, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f14_rd69_res);
	hw_uint<16> f14_rd70_res = f14_rd70_select(f13, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f14_rd70_res);
	hw_uint<16> f14_rd71_res = f14_rd71_select(f13, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f14_rd71_res);
	hw_uint<16> f14_rd72_res = f14_rd72_select(f13, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f14_rd72_res);
	hw_uint<16> f14_rd73_res = f14_rd73_select(f13, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f14_rd73_res);
	hw_uint<16> f14_rd74_res = f14_rd74_select(f13, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f14_rd74_res);
	hw_uint<16> f14_rd75_res = f14_rd75_select(f13, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f14_rd75_res);
	hw_uint<16> f14_rd76_res = f14_rd76_select(f13, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f14_rd76_res);
	hw_uint<16> f14_rd77_res = f14_rd77_select(f13, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f14_rd77_res);
	hw_uint<16> f14_rd78_res = f14_rd78_select(f13, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f14_rd78_res);
	hw_uint<16> f14_rd79_res = f14_rd79_select(f13, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f14_rd79_res);
	hw_uint<16> f14_rd80_res = f14_rd80_select(f13, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f14_rd80_res);
	hw_uint<16> f14_rd81_res = f14_rd81_select(f13, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f14_rd81_res);
	hw_uint<16> f14_rd82_res = f14_rd82_select(f13, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f14_rd82_res);
	hw_uint<16> f14_rd83_res = f14_rd83_select(f13, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f14_rd83_res);
	hw_uint<16> f14_rd84_res = f14_rd84_select(f13, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f14_rd84_res);
	hw_uint<16> f14_rd85_res = f14_rd85_select(f13, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f14_rd85_res);
	hw_uint<16> f14_rd86_res = f14_rd86_select(f13, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f14_rd86_res);
	hw_uint<16> f14_rd87_res = f14_rd87_select(f13, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f14_rd87_res);
	hw_uint<16> f14_rd88_res = f14_rd88_select(f13, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f14_rd88_res);
	hw_uint<16> f14_rd89_res = f14_rd89_select(f13, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f14_rd89_res);
	hw_uint<16> f14_rd90_res = f14_rd90_select(f13, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f14_rd90_res);
	hw_uint<16> f14_rd91_res = f14_rd91_select(f13, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f14_rd91_res);
	hw_uint<16> f14_rd92_res = f14_rd92_select(f13, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f14_rd92_res);
	hw_uint<16> f14_rd93_res = f14_rd93_select(f13, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f14_rd93_res);
	hw_uint<16> f14_rd94_res = f14_rd94_select(f13, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f14_rd94_res);
	hw_uint<16> f14_rd95_res = f14_rd95_select(f13, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f14_rd95_res);
	hw_uint<16> f14_rd96_res = f14_rd96_select(f13, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f14_rd96_res);
	hw_uint<16> f14_rd97_res = f14_rd97_select(f13, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f14_rd97_res);
	hw_uint<16> f14_rd98_res = f14_rd98_select(f13, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f14_rd98_res);
	hw_uint<16> f14_rd99_res = f14_rd99_select(f13, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f14_rd99_res);
	hw_uint<16> f14_rd100_res = f14_rd100_select(f13, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f14_rd100_res);
	hw_uint<16> f14_rd101_res = f14_rd101_select(f13, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f14_rd101_res);
	hw_uint<16> f14_rd102_res = f14_rd102_select(f13, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f14_rd102_res);
	hw_uint<16> f14_rd103_res = f14_rd103_select(f13, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f14_rd103_res);
	hw_uint<16> f14_rd104_res = f14_rd104_select(f13, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f14_rd104_res);
	hw_uint<16> f14_rd105_res = f14_rd105_select(f13, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f14_rd105_res);
	hw_uint<16> f14_rd106_res = f14_rd106_select(f13, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f14_rd106_res);
	hw_uint<16> f14_rd107_res = f14_rd107_select(f13, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f14_rd107_res);
	hw_uint<16> f14_rd108_res = f14_rd108_select(f13, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f14_rd108_res);
	hw_uint<16> f14_rd109_res = f14_rd109_select(f13, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f14_rd109_res);
	hw_uint<16> f14_rd110_res = f14_rd110_select(f13, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f14_rd110_res);
	hw_uint<16> f14_rd111_res = f14_rd111_select(f13, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f14_rd111_res);
	hw_uint<16> f14_rd112_res = f14_rd112_select(f13, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f14_rd112_res);
	hw_uint<16> f14_rd113_res = f14_rd113_select(f13, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f14_rd113_res);
	hw_uint<16> f14_rd114_res = f14_rd114_select(f13, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f14_rd114_res);
	hw_uint<16> f14_rd115_res = f14_rd115_select(f13, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f14_rd115_res);
	hw_uint<16> f14_rd116_res = f14_rd116_select(f13, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f14_rd116_res);
	hw_uint<16> f14_rd117_res = f14_rd117_select(f13, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f14_rd117_res);
	hw_uint<16> f14_rd118_res = f14_rd118_select(f13, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f14_rd118_res);
	hw_uint<16> f14_rd119_res = f14_rd119_select(f13, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f14_rd119_res);
	hw_uint<16> f14_rd120_res = f14_rd120_select(f13, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f14_rd120_res);
	hw_uint<16> f14_rd121_res = f14_rd121_select(f13, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f14_rd121_res);
	hw_uint<16> f14_rd122_res = f14_rd122_select(f13, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f14_rd122_res);
	hw_uint<16> f14_rd123_res = f14_rd123_select(f13, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f14_rd123_res);
	hw_uint<16> f14_rd124_res = f14_rd124_select(f13, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f14_rd124_res);
	hw_uint<16> f14_rd125_res = f14_rd125_select(f13, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f14_rd125_res);
	hw_uint<16> f14_rd126_res = f14_rd126_select(f13, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f14_rd126_res);
	hw_uint<16> f14_rd127_res = f14_rd127_select(f13, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f14_rd127_res);
	hw_uint<16> f14_rd128_res = f14_rd128_select(f13, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f14_rd128_res);
	hw_uint<16> f14_rd129_res = f14_rd129_select(f13, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f14_rd129_res);
	hw_uint<16> f14_rd130_res = f14_rd130_select(f13, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f14_rd130_res);
	hw_uint<16> f14_rd131_res = f14_rd131_select(f13, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f14_rd131_res);
	hw_uint<16> f14_rd132_res = f14_rd132_select(f13, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f14_rd132_res);
	hw_uint<16> f14_rd133_res = f14_rd133_select(f13, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f14_rd133_res);
	hw_uint<16> f14_rd134_res = f14_rd134_select(f13, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f14_rd134_res);
	hw_uint<16> f14_rd135_res = f14_rd135_select(f13, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f14_rd135_res);
	hw_uint<16> f14_rd136_res = f14_rd136_select(f13, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f14_rd136_res);
	hw_uint<16> f14_rd137_res = f14_rd137_select(f13, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f14_rd137_res);
	hw_uint<16> f14_rd138_res = f14_rd138_select(f13, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f14_rd138_res);
	hw_uint<16> f14_rd139_res = f14_rd139_select(f13, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f14_rd139_res);
	hw_uint<16> f14_rd140_res = f14_rd140_select(f13, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f14_rd140_res);
	hw_uint<16> f14_rd141_res = f14_rd141_select(f13, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f14_rd141_res);
	hw_uint<16> f14_rd142_res = f14_rd142_select(f13, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f14_rd142_res);
	hw_uint<16> f14_rd143_res = f14_rd143_select(f13, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f14_rd143_res);
	hw_uint<16> f14_rd144_res = f14_rd144_select(f13, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f14_rd144_res);
	hw_uint<16> f14_rd145_res = f14_rd145_select(f13, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f14_rd145_res);
	hw_uint<16> f14_rd146_res = f14_rd146_select(f13, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f14_rd146_res);
	hw_uint<16> f14_rd147_res = f14_rd147_select(f13, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f14_rd147_res);
	hw_uint<16> f14_rd148_res = f14_rd148_select(f13, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f14_rd148_res);
	hw_uint<16> f14_rd149_res = f14_rd149_select(f13, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f14_rd149_res);
	hw_uint<16> f14_rd150_res = f14_rd150_select(f13, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f14_rd150_res);
	hw_uint<16> f14_rd151_res = f14_rd151_select(f13, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f14_rd151_res);
	hw_uint<16> f14_rd152_res = f14_rd152_select(f13, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f14_rd152_res);
	hw_uint<16> f14_rd153_res = f14_rd153_select(f13, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f14_rd153_res);
	hw_uint<16> f14_rd154_res = f14_rd154_select(f13, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f14_rd154_res);
	hw_uint<16> f14_rd155_res = f14_rd155_select(f13, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f14_rd155_res);
	hw_uint<16> f14_rd156_res = f14_rd156_select(f13, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f14_rd156_res);
	hw_uint<16> f14_rd157_res = f14_rd157_select(f13, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f14_rd157_res);
	hw_uint<16> f14_rd158_res = f14_rd158_select(f13, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f14_rd158_res);
	hw_uint<16> f14_rd159_res = f14_rd159_select(f13, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f14_rd159_res);
	return result;
}

struct f14_f14_update_0_write0_to_final_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write1_to_final_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write10_to_final_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write11_to_final_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write12_to_final_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write13_to_final_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write14_to_final_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write15_to_final_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write16_to_final_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write17_to_final_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write18_to_final_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write19_to_final_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write2_to_final_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write20_to_final_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write21_to_final_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write22_to_final_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write23_to_final_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write24_to_final_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write25_to_final_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write26_to_final_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write27_to_final_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write28_to_final_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write29_to_final_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write3_to_final_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write30_to_final_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write31_to_final_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write4_to_final_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write5_to_final_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write6_to_final_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write7_to_final_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write8_to_final_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_f14_update_0_write9_to_final_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f14_cache {
  // # of banks: 32
  f14_f14_update_0_write0_to_final_rd0_cache f14_f14_update_0_write0_to_final_rd0;
  f14_f14_update_0_write1_to_final_rd1_cache f14_f14_update_0_write1_to_final_rd1;
  f14_f14_update_0_write10_to_final_rd10_cache f14_f14_update_0_write10_to_final_rd10;
  f14_f14_update_0_write11_to_final_rd11_cache f14_f14_update_0_write11_to_final_rd11;
  f14_f14_update_0_write12_to_final_rd12_cache f14_f14_update_0_write12_to_final_rd12;
  f14_f14_update_0_write13_to_final_rd13_cache f14_f14_update_0_write13_to_final_rd13;
  f14_f14_update_0_write14_to_final_rd14_cache f14_f14_update_0_write14_to_final_rd14;
  f14_f14_update_0_write15_to_final_rd15_cache f14_f14_update_0_write15_to_final_rd15;
  f14_f14_update_0_write16_to_final_rd16_cache f14_f14_update_0_write16_to_final_rd16;
  f14_f14_update_0_write17_to_final_rd17_cache f14_f14_update_0_write17_to_final_rd17;
  f14_f14_update_0_write18_to_final_rd18_cache f14_f14_update_0_write18_to_final_rd18;
  f14_f14_update_0_write19_to_final_rd19_cache f14_f14_update_0_write19_to_final_rd19;
  f14_f14_update_0_write2_to_final_rd2_cache f14_f14_update_0_write2_to_final_rd2;
  f14_f14_update_0_write20_to_final_rd20_cache f14_f14_update_0_write20_to_final_rd20;
  f14_f14_update_0_write21_to_final_rd21_cache f14_f14_update_0_write21_to_final_rd21;
  f14_f14_update_0_write22_to_final_rd22_cache f14_f14_update_0_write22_to_final_rd22;
  f14_f14_update_0_write23_to_final_rd23_cache f14_f14_update_0_write23_to_final_rd23;
  f14_f14_update_0_write24_to_final_rd24_cache f14_f14_update_0_write24_to_final_rd24;
  f14_f14_update_0_write25_to_final_rd25_cache f14_f14_update_0_write25_to_final_rd25;
  f14_f14_update_0_write26_to_final_rd26_cache f14_f14_update_0_write26_to_final_rd26;
  f14_f14_update_0_write27_to_final_rd27_cache f14_f14_update_0_write27_to_final_rd27;
  f14_f14_update_0_write28_to_final_rd28_cache f14_f14_update_0_write28_to_final_rd28;
  f14_f14_update_0_write29_to_final_rd29_cache f14_f14_update_0_write29_to_final_rd29;
  f14_f14_update_0_write3_to_final_rd3_cache f14_f14_update_0_write3_to_final_rd3;
  f14_f14_update_0_write30_to_final_rd30_cache f14_f14_update_0_write30_to_final_rd30;
  f14_f14_update_0_write31_to_final_rd31_cache f14_f14_update_0_write31_to_final_rd31;
  f14_f14_update_0_write4_to_final_rd4_cache f14_f14_update_0_write4_to_final_rd4;
  f14_f14_update_0_write5_to_final_rd5_cache f14_f14_update_0_write5_to_final_rd5;
  f14_f14_update_0_write6_to_final_rd6_cache f14_f14_update_0_write6_to_final_rd6;
  f14_f14_update_0_write7_to_final_rd7_cache f14_f14_update_0_write7_to_final_rd7;
  f14_f14_update_0_write8_to_final_rd8_cache f14_f14_update_0_write8_to_final_rd8;
  f14_f14_update_0_write9_to_final_rd9_cache f14_f14_update_0_write9_to_final_rd9;
};



inline void f14_f14_update_0_write0_write(hw_uint<16>& f14_f14_update_0_write0, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write0_to_final_rd0.push(f14_f14_update_0_write0);
}

inline void f14_f14_update_0_write1_write(hw_uint<16>& f14_f14_update_0_write1, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write1_to_final_rd1.push(f14_f14_update_0_write1);
}

inline void f14_f14_update_0_write10_write(hw_uint<16>& f14_f14_update_0_write10, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write10_to_final_rd10.push(f14_f14_update_0_write10);
}

inline void f14_f14_update_0_write11_write(hw_uint<16>& f14_f14_update_0_write11, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write11_to_final_rd11.push(f14_f14_update_0_write11);
}

inline void f14_f14_update_0_write12_write(hw_uint<16>& f14_f14_update_0_write12, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write12_to_final_rd12.push(f14_f14_update_0_write12);
}

inline void f14_f14_update_0_write13_write(hw_uint<16>& f14_f14_update_0_write13, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write13_to_final_rd13.push(f14_f14_update_0_write13);
}

inline void f14_f14_update_0_write14_write(hw_uint<16>& f14_f14_update_0_write14, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write14_to_final_rd14.push(f14_f14_update_0_write14);
}

inline void f14_f14_update_0_write15_write(hw_uint<16>& f14_f14_update_0_write15, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write15_to_final_rd15.push(f14_f14_update_0_write15);
}

inline void f14_f14_update_0_write16_write(hw_uint<16>& f14_f14_update_0_write16, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write16_to_final_rd16.push(f14_f14_update_0_write16);
}

inline void f14_f14_update_0_write17_write(hw_uint<16>& f14_f14_update_0_write17, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write17_to_final_rd17.push(f14_f14_update_0_write17);
}

inline void f14_f14_update_0_write18_write(hw_uint<16>& f14_f14_update_0_write18, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write18_to_final_rd18.push(f14_f14_update_0_write18);
}

inline void f14_f14_update_0_write19_write(hw_uint<16>& f14_f14_update_0_write19, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write19_to_final_rd19.push(f14_f14_update_0_write19);
}

inline void f14_f14_update_0_write2_write(hw_uint<16>& f14_f14_update_0_write2, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write2_to_final_rd2.push(f14_f14_update_0_write2);
}

inline void f14_f14_update_0_write20_write(hw_uint<16>& f14_f14_update_0_write20, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write20_to_final_rd20.push(f14_f14_update_0_write20);
}

inline void f14_f14_update_0_write21_write(hw_uint<16>& f14_f14_update_0_write21, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write21_to_final_rd21.push(f14_f14_update_0_write21);
}

inline void f14_f14_update_0_write22_write(hw_uint<16>& f14_f14_update_0_write22, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write22_to_final_rd22.push(f14_f14_update_0_write22);
}

inline void f14_f14_update_0_write23_write(hw_uint<16>& f14_f14_update_0_write23, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write23_to_final_rd23.push(f14_f14_update_0_write23);
}

inline void f14_f14_update_0_write24_write(hw_uint<16>& f14_f14_update_0_write24, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write24_to_final_rd24.push(f14_f14_update_0_write24);
}

inline void f14_f14_update_0_write25_write(hw_uint<16>& f14_f14_update_0_write25, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write25_to_final_rd25.push(f14_f14_update_0_write25);
}

inline void f14_f14_update_0_write26_write(hw_uint<16>& f14_f14_update_0_write26, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write26_to_final_rd26.push(f14_f14_update_0_write26);
}

inline void f14_f14_update_0_write27_write(hw_uint<16>& f14_f14_update_0_write27, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write27_to_final_rd27.push(f14_f14_update_0_write27);
}

inline void f14_f14_update_0_write28_write(hw_uint<16>& f14_f14_update_0_write28, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write28_to_final_rd28.push(f14_f14_update_0_write28);
}

inline void f14_f14_update_0_write29_write(hw_uint<16>& f14_f14_update_0_write29, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write29_to_final_rd29.push(f14_f14_update_0_write29);
}

inline void f14_f14_update_0_write3_write(hw_uint<16>& f14_f14_update_0_write3, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write3_to_final_rd3.push(f14_f14_update_0_write3);
}

inline void f14_f14_update_0_write30_write(hw_uint<16>& f14_f14_update_0_write30, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write30_to_final_rd30.push(f14_f14_update_0_write30);
}

inline void f14_f14_update_0_write31_write(hw_uint<16>& f14_f14_update_0_write31, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write31_to_final_rd31.push(f14_f14_update_0_write31);
}

inline void f14_f14_update_0_write4_write(hw_uint<16>& f14_f14_update_0_write4, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write4_to_final_rd4.push(f14_f14_update_0_write4);
}

inline void f14_f14_update_0_write5_write(hw_uint<16>& f14_f14_update_0_write5, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write5_to_final_rd5.push(f14_f14_update_0_write5);
}

inline void f14_f14_update_0_write6_write(hw_uint<16>& f14_f14_update_0_write6, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write6_to_final_rd6.push(f14_f14_update_0_write6);
}

inline void f14_f14_update_0_write7_write(hw_uint<16>& f14_f14_update_0_write7, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write7_to_final_rd7.push(f14_f14_update_0_write7);
}

inline void f14_f14_update_0_write8_write(hw_uint<16>& f14_f14_update_0_write8, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write8_to_final_rd8.push(f14_f14_update_0_write8);
}

inline void f14_f14_update_0_write9_write(hw_uint<16>& f14_f14_update_0_write9, f14_cache& f14, int d0, int d1, int dynamic_address) {
  f14.f14_f14_update_0_write9_to_final_rd9.push(f14_f14_update_0_write9);
}

inline hw_uint<16> final_rd0_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd0 read pattern: { final_update_0[d0, d1] -> f14[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write0 = f14.f14_f14_update_0_write0_to_final_rd0.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write0;
  return 0;
}

inline hw_uint<16> final_rd1_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd1 read pattern: { final_update_0[d0, d1] -> f14[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write1 = f14.f14_f14_update_0_write1_to_final_rd1.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write1;
  return 0;
}

inline hw_uint<16> final_rd10_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd10 read pattern: { final_update_0[d0, d1] -> f14[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write10 = f14.f14_f14_update_0_write10_to_final_rd10.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write10;
  return 0;
}

inline hw_uint<16> final_rd11_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd11 read pattern: { final_update_0[d0, d1] -> f14[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write11 = f14.f14_f14_update_0_write11_to_final_rd11.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write11;
  return 0;
}

inline hw_uint<16> final_rd12_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd12 read pattern: { final_update_0[d0, d1] -> f14[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write12 = f14.f14_f14_update_0_write12_to_final_rd12.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write12;
  return 0;
}

inline hw_uint<16> final_rd13_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd13 read pattern: { final_update_0[d0, d1] -> f14[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write13 = f14.f14_f14_update_0_write13_to_final_rd13.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write13;
  return 0;
}

inline hw_uint<16> final_rd14_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd14 read pattern: { final_update_0[d0, d1] -> f14[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write14 = f14.f14_f14_update_0_write14_to_final_rd14.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write14;
  return 0;
}

inline hw_uint<16> final_rd15_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd15 read pattern: { final_update_0[d0, d1] -> f14[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write15 = f14.f14_f14_update_0_write15_to_final_rd15.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write15;
  return 0;
}

inline hw_uint<16> final_rd16_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd16 read pattern: { final_update_0[d0, d1] -> f14[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write16 = f14.f14_f14_update_0_write16_to_final_rd16.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write16;
  return 0;
}

inline hw_uint<16> final_rd17_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd17 read pattern: { final_update_0[d0, d1] -> f14[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write17 = f14.f14_f14_update_0_write17_to_final_rd17.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write17;
  return 0;
}

inline hw_uint<16> final_rd18_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd18 read pattern: { final_update_0[d0, d1] -> f14[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write18 = f14.f14_f14_update_0_write18_to_final_rd18.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write18;
  return 0;
}

inline hw_uint<16> final_rd19_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd19 read pattern: { final_update_0[d0, d1] -> f14[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write19 = f14.f14_f14_update_0_write19_to_final_rd19.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write19;
  return 0;
}

inline hw_uint<16> final_rd2_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd2 read pattern: { final_update_0[d0, d1] -> f14[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write2 = f14.f14_f14_update_0_write2_to_final_rd2.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write2;
  return 0;
}

inline hw_uint<16> final_rd20_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd20 read pattern: { final_update_0[d0, d1] -> f14[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write20 = f14.f14_f14_update_0_write20_to_final_rd20.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write20;
  return 0;
}

inline hw_uint<16> final_rd21_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd21 read pattern: { final_update_0[d0, d1] -> f14[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write21 = f14.f14_f14_update_0_write21_to_final_rd21.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write21;
  return 0;
}

inline hw_uint<16> final_rd22_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd22 read pattern: { final_update_0[d0, d1] -> f14[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write22 = f14.f14_f14_update_0_write22_to_final_rd22.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write22;
  return 0;
}

inline hw_uint<16> final_rd23_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd23 read pattern: { final_update_0[d0, d1] -> f14[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write23 = f14.f14_f14_update_0_write23_to_final_rd23.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write23;
  return 0;
}

inline hw_uint<16> final_rd24_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd24 read pattern: { final_update_0[d0, d1] -> f14[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write24 = f14.f14_f14_update_0_write24_to_final_rd24.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write24;
  return 0;
}

inline hw_uint<16> final_rd25_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd25 read pattern: { final_update_0[d0, d1] -> f14[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write25 = f14.f14_f14_update_0_write25_to_final_rd25.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write25;
  return 0;
}

inline hw_uint<16> final_rd26_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd26 read pattern: { final_update_0[d0, d1] -> f14[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write26 = f14.f14_f14_update_0_write26_to_final_rd26.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write26;
  return 0;
}

inline hw_uint<16> final_rd27_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd27 read pattern: { final_update_0[d0, d1] -> f14[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write27 = f14.f14_f14_update_0_write27_to_final_rd27.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write27;
  return 0;
}

inline hw_uint<16> final_rd28_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd28 read pattern: { final_update_0[d0, d1] -> f14[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write28 = f14.f14_f14_update_0_write28_to_final_rd28.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write28;
  return 0;
}

inline hw_uint<16> final_rd29_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd29 read pattern: { final_update_0[d0, d1] -> f14[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write29 = f14.f14_f14_update_0_write29_to_final_rd29.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write29;
  return 0;
}

inline hw_uint<16> final_rd3_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd3 read pattern: { final_update_0[d0, d1] -> f14[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write3 = f14.f14_f14_update_0_write3_to_final_rd3.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write3;
  return 0;
}

inline hw_uint<16> final_rd30_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd30 read pattern: { final_update_0[d0, d1] -> f14[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write30 = f14.f14_f14_update_0_write30_to_final_rd30.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write30;
  return 0;
}

inline hw_uint<16> final_rd31_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd31 read pattern: { final_update_0[d0, d1] -> f14[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write31 = f14.f14_f14_update_0_write31_to_final_rd31.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write31;
  return 0;
}

inline hw_uint<16> final_rd4_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd4 read pattern: { final_update_0[d0, d1] -> f14[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write4 = f14.f14_f14_update_0_write4_to_final_rd4.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write4;
  return 0;
}

inline hw_uint<16> final_rd5_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd5 read pattern: { final_update_0[d0, d1] -> f14[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write5 = f14.f14_f14_update_0_write5_to_final_rd5.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write5;
  return 0;
}

inline hw_uint<16> final_rd6_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd6 read pattern: { final_update_0[d0, d1] -> f14[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write6 = f14.f14_f14_update_0_write6_to_final_rd6.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write6;
  return 0;
}

inline hw_uint<16> final_rd7_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd7 read pattern: { final_update_0[d0, d1] -> f14[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write7 = f14.f14_f14_update_0_write7_to_final_rd7.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write7;
  return 0;
}

inline hw_uint<16> final_rd8_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd8 read pattern: { final_update_0[d0, d1] -> f14[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write8 = f14.f14_f14_update_0_write8_to_final_rd8.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write8;
  return 0;
}

inline hw_uint<16> final_rd9_select(f14_cache& f14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd9 read pattern: { final_update_0[d0, d1] -> f14[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f14_f14_update_0_write9 = f14.f14_f14_update_0_write9_to_final_rd9.peek(/* one reader or all rams */ 0);
  return value_f14_f14_update_0_write9;
  return 0;
}

// # of bundles = 2
// f14_update_0_write
//	f14_f14_update_0_write0
//	f14_f14_update_0_write1
//	f14_f14_update_0_write2
//	f14_f14_update_0_write3
//	f14_f14_update_0_write4
//	f14_f14_update_0_write5
//	f14_f14_update_0_write6
//	f14_f14_update_0_write7
//	f14_f14_update_0_write8
//	f14_f14_update_0_write9
//	f14_f14_update_0_write10
//	f14_f14_update_0_write11
//	f14_f14_update_0_write12
//	f14_f14_update_0_write13
//	f14_f14_update_0_write14
//	f14_f14_update_0_write15
//	f14_f14_update_0_write16
//	f14_f14_update_0_write17
//	f14_f14_update_0_write18
//	f14_f14_update_0_write19
//	f14_f14_update_0_write20
//	f14_f14_update_0_write21
//	f14_f14_update_0_write22
//	f14_f14_update_0_write23
//	f14_f14_update_0_write24
//	f14_f14_update_0_write25
//	f14_f14_update_0_write26
//	f14_f14_update_0_write27
//	f14_f14_update_0_write28
//	f14_f14_update_0_write29
//	f14_f14_update_0_write30
//	f14_f14_update_0_write31
inline void f14_f14_update_0_write_bundle_write(hw_uint<512>& f14_update_0_write, f14_cache& f14, int d0, int d1, int dynamic_address) {
	hw_uint<16> f14_f14_update_0_write0_res = f14_update_0_write.extract<0, 15>();
	f14_f14_update_0_write0_write(f14_f14_update_0_write0_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write1_res = f14_update_0_write.extract<16, 31>();
	f14_f14_update_0_write1_write(f14_f14_update_0_write1_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write2_res = f14_update_0_write.extract<32, 47>();
	f14_f14_update_0_write2_write(f14_f14_update_0_write2_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write3_res = f14_update_0_write.extract<48, 63>();
	f14_f14_update_0_write3_write(f14_f14_update_0_write3_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write4_res = f14_update_0_write.extract<64, 79>();
	f14_f14_update_0_write4_write(f14_f14_update_0_write4_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write5_res = f14_update_0_write.extract<80, 95>();
	f14_f14_update_0_write5_write(f14_f14_update_0_write5_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write6_res = f14_update_0_write.extract<96, 111>();
	f14_f14_update_0_write6_write(f14_f14_update_0_write6_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write7_res = f14_update_0_write.extract<112, 127>();
	f14_f14_update_0_write7_write(f14_f14_update_0_write7_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write8_res = f14_update_0_write.extract<128, 143>();
	f14_f14_update_0_write8_write(f14_f14_update_0_write8_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write9_res = f14_update_0_write.extract<144, 159>();
	f14_f14_update_0_write9_write(f14_f14_update_0_write9_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write10_res = f14_update_0_write.extract<160, 175>();
	f14_f14_update_0_write10_write(f14_f14_update_0_write10_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write11_res = f14_update_0_write.extract<176, 191>();
	f14_f14_update_0_write11_write(f14_f14_update_0_write11_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write12_res = f14_update_0_write.extract<192, 207>();
	f14_f14_update_0_write12_write(f14_f14_update_0_write12_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write13_res = f14_update_0_write.extract<208, 223>();
	f14_f14_update_0_write13_write(f14_f14_update_0_write13_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write14_res = f14_update_0_write.extract<224, 239>();
	f14_f14_update_0_write14_write(f14_f14_update_0_write14_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write15_res = f14_update_0_write.extract<240, 255>();
	f14_f14_update_0_write15_write(f14_f14_update_0_write15_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write16_res = f14_update_0_write.extract<256, 271>();
	f14_f14_update_0_write16_write(f14_f14_update_0_write16_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write17_res = f14_update_0_write.extract<272, 287>();
	f14_f14_update_0_write17_write(f14_f14_update_0_write17_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write18_res = f14_update_0_write.extract<288, 303>();
	f14_f14_update_0_write18_write(f14_f14_update_0_write18_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write19_res = f14_update_0_write.extract<304, 319>();
	f14_f14_update_0_write19_write(f14_f14_update_0_write19_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write20_res = f14_update_0_write.extract<320, 335>();
	f14_f14_update_0_write20_write(f14_f14_update_0_write20_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write21_res = f14_update_0_write.extract<336, 351>();
	f14_f14_update_0_write21_write(f14_f14_update_0_write21_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write22_res = f14_update_0_write.extract<352, 367>();
	f14_f14_update_0_write22_write(f14_f14_update_0_write22_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write23_res = f14_update_0_write.extract<368, 383>();
	f14_f14_update_0_write23_write(f14_f14_update_0_write23_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write24_res = f14_update_0_write.extract<384, 399>();
	f14_f14_update_0_write24_write(f14_f14_update_0_write24_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write25_res = f14_update_0_write.extract<400, 415>();
	f14_f14_update_0_write25_write(f14_f14_update_0_write25_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write26_res = f14_update_0_write.extract<416, 431>();
	f14_f14_update_0_write26_write(f14_f14_update_0_write26_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write27_res = f14_update_0_write.extract<432, 447>();
	f14_f14_update_0_write27_write(f14_f14_update_0_write27_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write28_res = f14_update_0_write.extract<448, 463>();
	f14_f14_update_0_write28_write(f14_f14_update_0_write28_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write29_res = f14_update_0_write.extract<464, 479>();
	f14_f14_update_0_write29_write(f14_f14_update_0_write29_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write30_res = f14_update_0_write.extract<480, 495>();
	f14_f14_update_0_write30_write(f14_f14_update_0_write30_res, f14, d0, d1, dynamic_address);
	hw_uint<16> f14_f14_update_0_write31_res = f14_update_0_write.extract<496, 511>();
	f14_f14_update_0_write31_write(f14_f14_update_0_write31_res, f14, d0, d1, dynamic_address);
}

// final_update_0_read
//	final_rd0
//	final_rd1
//	final_rd2
//	final_rd3
//	final_rd4
//	final_rd5
//	final_rd6
//	final_rd7
//	final_rd8
//	final_rd9
//	final_rd10
//	final_rd11
//	final_rd12
//	final_rd13
//	final_rd14
//	final_rd15
//	final_rd16
//	final_rd17
//	final_rd18
//	final_rd19
//	final_rd20
//	final_rd21
//	final_rd22
//	final_rd23
//	final_rd24
//	final_rd25
//	final_rd26
//	final_rd27
//	final_rd28
//	final_rd29
//	final_rd30
//	final_rd31
inline hw_uint<512> f14_final_update_0_read_bundle_read(f14_cache& f14, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // final_rd0
    // final_rd1
    // final_rd2
    // final_rd3
    // final_rd4
    // final_rd5
    // final_rd6
    // final_rd7
    // final_rd8
    // final_rd9
    // final_rd10
    // final_rd11
    // final_rd12
    // final_rd13
    // final_rd14
    // final_rd15
    // final_rd16
    // final_rd17
    // final_rd18
    // final_rd19
    // final_rd20
    // final_rd21
    // final_rd22
    // final_rd23
    // final_rd24
    // final_rd25
    // final_rd26
    // final_rd27
    // final_rd28
    // final_rd29
    // final_rd30
    // final_rd31

	hw_uint<512> result;
	hw_uint<16> final_rd0_res = final_rd0_select(f14, d0, d1, dynamic_address);
	set_at<0, 512>(result, final_rd0_res);
	hw_uint<16> final_rd1_res = final_rd1_select(f14, d0, d1, dynamic_address);
	set_at<16, 512>(result, final_rd1_res);
	hw_uint<16> final_rd2_res = final_rd2_select(f14, d0, d1, dynamic_address);
	set_at<32, 512>(result, final_rd2_res);
	hw_uint<16> final_rd3_res = final_rd3_select(f14, d0, d1, dynamic_address);
	set_at<48, 512>(result, final_rd3_res);
	hw_uint<16> final_rd4_res = final_rd4_select(f14, d0, d1, dynamic_address);
	set_at<64, 512>(result, final_rd4_res);
	hw_uint<16> final_rd5_res = final_rd5_select(f14, d0, d1, dynamic_address);
	set_at<80, 512>(result, final_rd5_res);
	hw_uint<16> final_rd6_res = final_rd6_select(f14, d0, d1, dynamic_address);
	set_at<96, 512>(result, final_rd6_res);
	hw_uint<16> final_rd7_res = final_rd7_select(f14, d0, d1, dynamic_address);
	set_at<112, 512>(result, final_rd7_res);
	hw_uint<16> final_rd8_res = final_rd8_select(f14, d0, d1, dynamic_address);
	set_at<128, 512>(result, final_rd8_res);
	hw_uint<16> final_rd9_res = final_rd9_select(f14, d0, d1, dynamic_address);
	set_at<144, 512>(result, final_rd9_res);
	hw_uint<16> final_rd10_res = final_rd10_select(f14, d0, d1, dynamic_address);
	set_at<160, 512>(result, final_rd10_res);
	hw_uint<16> final_rd11_res = final_rd11_select(f14, d0, d1, dynamic_address);
	set_at<176, 512>(result, final_rd11_res);
	hw_uint<16> final_rd12_res = final_rd12_select(f14, d0, d1, dynamic_address);
	set_at<192, 512>(result, final_rd12_res);
	hw_uint<16> final_rd13_res = final_rd13_select(f14, d0, d1, dynamic_address);
	set_at<208, 512>(result, final_rd13_res);
	hw_uint<16> final_rd14_res = final_rd14_select(f14, d0, d1, dynamic_address);
	set_at<224, 512>(result, final_rd14_res);
	hw_uint<16> final_rd15_res = final_rd15_select(f14, d0, d1, dynamic_address);
	set_at<240, 512>(result, final_rd15_res);
	hw_uint<16> final_rd16_res = final_rd16_select(f14, d0, d1, dynamic_address);
	set_at<256, 512>(result, final_rd16_res);
	hw_uint<16> final_rd17_res = final_rd17_select(f14, d0, d1, dynamic_address);
	set_at<272, 512>(result, final_rd17_res);
	hw_uint<16> final_rd18_res = final_rd18_select(f14, d0, d1, dynamic_address);
	set_at<288, 512>(result, final_rd18_res);
	hw_uint<16> final_rd19_res = final_rd19_select(f14, d0, d1, dynamic_address);
	set_at<304, 512>(result, final_rd19_res);
	hw_uint<16> final_rd20_res = final_rd20_select(f14, d0, d1, dynamic_address);
	set_at<320, 512>(result, final_rd20_res);
	hw_uint<16> final_rd21_res = final_rd21_select(f14, d0, d1, dynamic_address);
	set_at<336, 512>(result, final_rd21_res);
	hw_uint<16> final_rd22_res = final_rd22_select(f14, d0, d1, dynamic_address);
	set_at<352, 512>(result, final_rd22_res);
	hw_uint<16> final_rd23_res = final_rd23_select(f14, d0, d1, dynamic_address);
	set_at<368, 512>(result, final_rd23_res);
	hw_uint<16> final_rd24_res = final_rd24_select(f14, d0, d1, dynamic_address);
	set_at<384, 512>(result, final_rd24_res);
	hw_uint<16> final_rd25_res = final_rd25_select(f14, d0, d1, dynamic_address);
	set_at<400, 512>(result, final_rd25_res);
	hw_uint<16> final_rd26_res = final_rd26_select(f14, d0, d1, dynamic_address);
	set_at<416, 512>(result, final_rd26_res);
	hw_uint<16> final_rd27_res = final_rd27_select(f14, d0, d1, dynamic_address);
	set_at<432, 512>(result, final_rd27_res);
	hw_uint<16> final_rd28_res = final_rd28_select(f14, d0, d1, dynamic_address);
	set_at<448, 512>(result, final_rd28_res);
	hw_uint<16> final_rd29_res = final_rd29_select(f14, d0, d1, dynamic_address);
	set_at<464, 512>(result, final_rd29_res);
	hw_uint<16> final_rd30_res = final_rd30_select(f14, d0, d1, dynamic_address);
	set_at<480, 512>(result, final_rd30_res);
	hw_uint<16> final_rd31_res = final_rd31_select(f14, d0, d1, dynamic_address);
	set_at<496, 512>(result, final_rd31_res);
	return result;
}

struct f20_f20_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-96, 2016], [-4, 1082]}
	// Capacity: 138
	// # of read delays: 5
  // 0, 1, 68, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 67> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}

	inline hw_uint<16> peek_69() {
		return f6;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_137() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-95, 1985], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-86, 1994], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-85, 1995], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-84, 1996], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-83, 1997], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-82, 1998], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-81, 1999], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-80, 2000], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-79, 2001], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-78, 2002], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-77, 2003], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-94, 1986], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-76, 2004], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-75, 2005], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-74, 2006], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-73, 2007], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-72, 2008], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-71, 2009], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-70, 2010], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-69, 2011], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-68, 2012], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-67, 2013], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-93, 1987], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-66, 2014], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-97, 2015], [-3, 1083]}
	// Capacity: 138
	// # of read delays: 5
  // 0, 1, 69, 70, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 66> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_70() {
		return f6;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_137() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-92, 1988], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-91, 1989], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-90, 1990], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-89, 1991], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-88, 1992], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_f20_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-87, 1993], [-4, 1083]}
	// Capacity: 138
	// # of read delays: 4
  // 0, 1, 69, 137
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 67> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_137() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f20_cache {
  // # of banks: 32
  f20_f20_update_0_write0_merged_banks_5_cache f20_f20_update_0_write0_merged_banks_5;
  f20_f20_update_0_write1_merged_banks_5_cache f20_f20_update_0_write1_merged_banks_5;
  f20_f20_update_0_write10_merged_banks_5_cache f20_f20_update_0_write10_merged_banks_5;
  f20_f20_update_0_write11_merged_banks_5_cache f20_f20_update_0_write11_merged_banks_5;
  f20_f20_update_0_write12_merged_banks_5_cache f20_f20_update_0_write12_merged_banks_5;
  f20_f20_update_0_write13_merged_banks_5_cache f20_f20_update_0_write13_merged_banks_5;
  f20_f20_update_0_write14_merged_banks_5_cache f20_f20_update_0_write14_merged_banks_5;
  f20_f20_update_0_write15_merged_banks_5_cache f20_f20_update_0_write15_merged_banks_5;
  f20_f20_update_0_write16_merged_banks_5_cache f20_f20_update_0_write16_merged_banks_5;
  f20_f20_update_0_write17_merged_banks_5_cache f20_f20_update_0_write17_merged_banks_5;
  f20_f20_update_0_write18_merged_banks_5_cache f20_f20_update_0_write18_merged_banks_5;
  f20_f20_update_0_write19_merged_banks_5_cache f20_f20_update_0_write19_merged_banks_5;
  f20_f20_update_0_write2_merged_banks_5_cache f20_f20_update_0_write2_merged_banks_5;
  f20_f20_update_0_write20_merged_banks_5_cache f20_f20_update_0_write20_merged_banks_5;
  f20_f20_update_0_write21_merged_banks_5_cache f20_f20_update_0_write21_merged_banks_5;
  f20_f20_update_0_write22_merged_banks_5_cache f20_f20_update_0_write22_merged_banks_5;
  f20_f20_update_0_write23_merged_banks_5_cache f20_f20_update_0_write23_merged_banks_5;
  f20_f20_update_0_write24_merged_banks_5_cache f20_f20_update_0_write24_merged_banks_5;
  f20_f20_update_0_write25_merged_banks_5_cache f20_f20_update_0_write25_merged_banks_5;
  f20_f20_update_0_write26_merged_banks_5_cache f20_f20_update_0_write26_merged_banks_5;
  f20_f20_update_0_write27_merged_banks_5_cache f20_f20_update_0_write27_merged_banks_5;
  f20_f20_update_0_write28_merged_banks_5_cache f20_f20_update_0_write28_merged_banks_5;
  f20_f20_update_0_write29_merged_banks_5_cache f20_f20_update_0_write29_merged_banks_5;
  f20_f20_update_0_write3_merged_banks_5_cache f20_f20_update_0_write3_merged_banks_5;
  f20_f20_update_0_write30_merged_banks_5_cache f20_f20_update_0_write30_merged_banks_5;
  f20_f20_update_0_write31_merged_banks_5_cache f20_f20_update_0_write31_merged_banks_5;
  f20_f20_update_0_write4_merged_banks_5_cache f20_f20_update_0_write4_merged_banks_5;
  f20_f20_update_0_write5_merged_banks_5_cache f20_f20_update_0_write5_merged_banks_5;
  f20_f20_update_0_write6_merged_banks_5_cache f20_f20_update_0_write6_merged_banks_5;
  f20_f20_update_0_write7_merged_banks_5_cache f20_f20_update_0_write7_merged_banks_5;
  f20_f20_update_0_write8_merged_banks_5_cache f20_f20_update_0_write8_merged_banks_5;
  f20_f20_update_0_write9_merged_banks_5_cache f20_f20_update_0_write9_merged_banks_5;
};



inline void f20_f20_update_0_write0_write(hw_uint<16>& f20_f20_update_0_write0, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write0_merged_banks_5.push(f20_f20_update_0_write0);
}

inline void f20_f20_update_0_write1_write(hw_uint<16>& f20_f20_update_0_write1, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write1_merged_banks_5.push(f20_f20_update_0_write1);
}

inline void f20_f20_update_0_write10_write(hw_uint<16>& f20_f20_update_0_write10, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write10_merged_banks_5.push(f20_f20_update_0_write10);
}

inline void f20_f20_update_0_write11_write(hw_uint<16>& f20_f20_update_0_write11, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write11_merged_banks_5.push(f20_f20_update_0_write11);
}

inline void f20_f20_update_0_write12_write(hw_uint<16>& f20_f20_update_0_write12, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write12_merged_banks_5.push(f20_f20_update_0_write12);
}

inline void f20_f20_update_0_write13_write(hw_uint<16>& f20_f20_update_0_write13, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write13_merged_banks_5.push(f20_f20_update_0_write13);
}

inline void f20_f20_update_0_write14_write(hw_uint<16>& f20_f20_update_0_write14, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write14_merged_banks_5.push(f20_f20_update_0_write14);
}

inline void f20_f20_update_0_write15_write(hw_uint<16>& f20_f20_update_0_write15, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write15_merged_banks_5.push(f20_f20_update_0_write15);
}

inline void f20_f20_update_0_write16_write(hw_uint<16>& f20_f20_update_0_write16, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write16_merged_banks_5.push(f20_f20_update_0_write16);
}

inline void f20_f20_update_0_write17_write(hw_uint<16>& f20_f20_update_0_write17, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write17_merged_banks_5.push(f20_f20_update_0_write17);
}

inline void f20_f20_update_0_write18_write(hw_uint<16>& f20_f20_update_0_write18, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write18_merged_banks_5.push(f20_f20_update_0_write18);
}

inline void f20_f20_update_0_write19_write(hw_uint<16>& f20_f20_update_0_write19, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write19_merged_banks_5.push(f20_f20_update_0_write19);
}

inline void f20_f20_update_0_write2_write(hw_uint<16>& f20_f20_update_0_write2, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write2_merged_banks_5.push(f20_f20_update_0_write2);
}

inline void f20_f20_update_0_write20_write(hw_uint<16>& f20_f20_update_0_write20, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write20_merged_banks_5.push(f20_f20_update_0_write20);
}

inline void f20_f20_update_0_write21_write(hw_uint<16>& f20_f20_update_0_write21, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write21_merged_banks_5.push(f20_f20_update_0_write21);
}

inline void f20_f20_update_0_write22_write(hw_uint<16>& f20_f20_update_0_write22, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write22_merged_banks_5.push(f20_f20_update_0_write22);
}

inline void f20_f20_update_0_write23_write(hw_uint<16>& f20_f20_update_0_write23, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write23_merged_banks_5.push(f20_f20_update_0_write23);
}

inline void f20_f20_update_0_write24_write(hw_uint<16>& f20_f20_update_0_write24, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write24_merged_banks_5.push(f20_f20_update_0_write24);
}

inline void f20_f20_update_0_write25_write(hw_uint<16>& f20_f20_update_0_write25, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write25_merged_banks_5.push(f20_f20_update_0_write25);
}

inline void f20_f20_update_0_write26_write(hw_uint<16>& f20_f20_update_0_write26, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write26_merged_banks_5.push(f20_f20_update_0_write26);
}

inline void f20_f20_update_0_write27_write(hw_uint<16>& f20_f20_update_0_write27, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write27_merged_banks_5.push(f20_f20_update_0_write27);
}

inline void f20_f20_update_0_write28_write(hw_uint<16>& f20_f20_update_0_write28, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write28_merged_banks_5.push(f20_f20_update_0_write28);
}

inline void f20_f20_update_0_write29_write(hw_uint<16>& f20_f20_update_0_write29, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write29_merged_banks_5.push(f20_f20_update_0_write29);
}

inline void f20_f20_update_0_write3_write(hw_uint<16>& f20_f20_update_0_write3, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write3_merged_banks_5.push(f20_f20_update_0_write3);
}

inline void f20_f20_update_0_write30_write(hw_uint<16>& f20_f20_update_0_write30, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write30_merged_banks_5.push(f20_f20_update_0_write30);
}

inline void f20_f20_update_0_write31_write(hw_uint<16>& f20_f20_update_0_write31, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write31_merged_banks_5.push(f20_f20_update_0_write31);
}

inline void f20_f20_update_0_write4_write(hw_uint<16>& f20_f20_update_0_write4, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write4_merged_banks_5.push(f20_f20_update_0_write4);
}

inline void f20_f20_update_0_write5_write(hw_uint<16>& f20_f20_update_0_write5, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write5_merged_banks_5.push(f20_f20_update_0_write5);
}

inline void f20_f20_update_0_write6_write(hw_uint<16>& f20_f20_update_0_write6, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write6_merged_banks_5.push(f20_f20_update_0_write6);
}

inline void f20_f20_update_0_write7_write(hw_uint<16>& f20_f20_update_0_write7, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write7_merged_banks_5.push(f20_f20_update_0_write7);
}

inline void f20_f20_update_0_write8_write(hw_uint<16>& f20_f20_update_0_write8, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write8_merged_banks_5.push(f20_f20_update_0_write8);
}

inline void f20_f20_update_0_write9_write(hw_uint<16>& f20_f20_update_0_write9, f20_cache& f20, int d0, int d1, int dynamic_address) {
  f20.f20_f20_update_0_write9_merged_banks_5.push(f20_f20_update_0_write9);
}

inline hw_uint<16> f21_rd0_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd0 read pattern: { f21_update_0[d0, d1] -> f20[-1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write31 = f20.f20_f20_update_0_write31_merged_banks_5.peek_70();
  return value_f20_f20_update_0_write31;
  return 0;
}

inline hw_uint<16> f21_rd1_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd1 read pattern: { f21_update_0[d0, d1] -> f20[32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd10_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd10 read pattern: { f21_update_0[d0, d1] -> f20[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd100_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd100 read pattern: { f21_update_0[d0, d1] -> f20[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write19 = f20.f20_f20_update_0_write19_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write19;
  return 0;
}

inline hw_uint<16> f21_rd101_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd101 read pattern: { f21_update_0[d0, d1] -> f20[20 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write20 = f20.f20_f20_update_0_write20_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write20;
  return 0;
}

inline hw_uint<16> f21_rd102_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd102 read pattern: { f21_update_0[d0, d1] -> f20[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write20 = f20.f20_f20_update_0_write20_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write20;
  return 0;
}

inline hw_uint<16> f21_rd103_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd103 read pattern: { f21_update_0[d0, d1] -> f20[20 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write20 = f20.f20_f20_update_0_write20_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write20;
  return 0;
}

inline hw_uint<16> f21_rd104_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd104 read pattern: { f21_update_0[d0, d1] -> f20[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write21 = f20.f20_f20_update_0_write21_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write21;
  return 0;
}

inline hw_uint<16> f21_rd105_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd105 read pattern: { f21_update_0[d0, d1] -> f20[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write20 = f20.f20_f20_update_0_write20_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write20;
  return 0;
}

inline hw_uint<16> f21_rd106_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd106 read pattern: { f21_update_0[d0, d1] -> f20[21 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write21 = f20.f20_f20_update_0_write21_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write21;
  return 0;
}

inline hw_uint<16> f21_rd107_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd107 read pattern: { f21_update_0[d0, d1] -> f20[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write21 = f20.f20_f20_update_0_write21_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write21;
  return 0;
}

inline hw_uint<16> f21_rd108_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd108 read pattern: { f21_update_0[d0, d1] -> f20[21 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write21 = f20.f20_f20_update_0_write21_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write21;
  return 0;
}

inline hw_uint<16> f21_rd109_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd109 read pattern: { f21_update_0[d0, d1] -> f20[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write22 = f20.f20_f20_update_0_write22_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write22;
  return 0;
}

inline hw_uint<16> f21_rd11_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd11 read pattern: { f21_update_0[d0, d1] -> f20[2 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd110_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd110 read pattern: { f21_update_0[d0, d1] -> f20[21 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write21 = f20.f20_f20_update_0_write21_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write21;
  return 0;
}

inline hw_uint<16> f21_rd111_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd111 read pattern: { f21_update_0[d0, d1] -> f20[22 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write22 = f20.f20_f20_update_0_write22_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write22;
  return 0;
}

inline hw_uint<16> f21_rd112_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd112 read pattern: { f21_update_0[d0, d1] -> f20[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write22 = f20.f20_f20_update_0_write22_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write22;
  return 0;
}

inline hw_uint<16> f21_rd113_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd113 read pattern: { f21_update_0[d0, d1] -> f20[22 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write22 = f20.f20_f20_update_0_write22_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write22;
  return 0;
}

inline hw_uint<16> f21_rd114_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd114 read pattern: { f21_update_0[d0, d1] -> f20[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write23 = f20.f20_f20_update_0_write23_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write23;
  return 0;
}

inline hw_uint<16> f21_rd115_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd115 read pattern: { f21_update_0[d0, d1] -> f20[22 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write22 = f20.f20_f20_update_0_write22_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write22;
  return 0;
}

inline hw_uint<16> f21_rd116_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd116 read pattern: { f21_update_0[d0, d1] -> f20[23 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write23 = f20.f20_f20_update_0_write23_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write23;
  return 0;
}

inline hw_uint<16> f21_rd117_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd117 read pattern: { f21_update_0[d0, d1] -> f20[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write23 = f20.f20_f20_update_0_write23_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write23;
  return 0;
}

inline hw_uint<16> f21_rd118_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd118 read pattern: { f21_update_0[d0, d1] -> f20[23 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write23 = f20.f20_f20_update_0_write23_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write23;
  return 0;
}

inline hw_uint<16> f21_rd119_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd119 read pattern: { f21_update_0[d0, d1] -> f20[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write24 = f20.f20_f20_update_0_write24_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write24;
  return 0;
}

inline hw_uint<16> f21_rd12_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd12 read pattern: { f21_update_0[d0, d1] -> f20[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd120_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd120 read pattern: { f21_update_0[d0, d1] -> f20[23 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write23 = f20.f20_f20_update_0_write23_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write23;
  return 0;
}

inline hw_uint<16> f21_rd121_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd121 read pattern: { f21_update_0[d0, d1] -> f20[24 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write24 = f20.f20_f20_update_0_write24_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write24;
  return 0;
}

inline hw_uint<16> f21_rd122_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd122 read pattern: { f21_update_0[d0, d1] -> f20[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write24 = f20.f20_f20_update_0_write24_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write24;
  return 0;
}

inline hw_uint<16> f21_rd123_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd123 read pattern: { f21_update_0[d0, d1] -> f20[24 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write24 = f20.f20_f20_update_0_write24_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write24;
  return 0;
}

inline hw_uint<16> f21_rd124_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd124 read pattern: { f21_update_0[d0, d1] -> f20[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write25 = f20.f20_f20_update_0_write25_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write25;
  return 0;
}

inline hw_uint<16> f21_rd125_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd125 read pattern: { f21_update_0[d0, d1] -> f20[24 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write24 = f20.f20_f20_update_0_write24_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write24;
  return 0;
}

inline hw_uint<16> f21_rd126_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd126 read pattern: { f21_update_0[d0, d1] -> f20[25 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write25 = f20.f20_f20_update_0_write25_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write25;
  return 0;
}

inline hw_uint<16> f21_rd127_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd127 read pattern: { f21_update_0[d0, d1] -> f20[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write25 = f20.f20_f20_update_0_write25_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write25;
  return 0;
}

inline hw_uint<16> f21_rd128_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd128 read pattern: { f21_update_0[d0, d1] -> f20[25 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write25 = f20.f20_f20_update_0_write25_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write25;
  return 0;
}

inline hw_uint<16> f21_rd129_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd129 read pattern: { f21_update_0[d0, d1] -> f20[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write26 = f20.f20_f20_update_0_write26_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write26;
  return 0;
}

inline hw_uint<16> f21_rd13_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd13 read pattern: { f21_update_0[d0, d1] -> f20[2 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd130_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd130 read pattern: { f21_update_0[d0, d1] -> f20[25 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write25 = f20.f20_f20_update_0_write25_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write25;
  return 0;
}

inline hw_uint<16> f21_rd131_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd131 read pattern: { f21_update_0[d0, d1] -> f20[26 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write26 = f20.f20_f20_update_0_write26_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write26;
  return 0;
}

inline hw_uint<16> f21_rd132_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd132 read pattern: { f21_update_0[d0, d1] -> f20[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write26 = f20.f20_f20_update_0_write26_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write26;
  return 0;
}

inline hw_uint<16> f21_rd133_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd133 read pattern: { f21_update_0[d0, d1] -> f20[26 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write26 = f20.f20_f20_update_0_write26_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write26;
  return 0;
}

inline hw_uint<16> f21_rd134_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd134 read pattern: { f21_update_0[d0, d1] -> f20[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write27 = f20.f20_f20_update_0_write27_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write27;
  return 0;
}

inline hw_uint<16> f21_rd135_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd135 read pattern: { f21_update_0[d0, d1] -> f20[26 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write26 = f20.f20_f20_update_0_write26_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write26;
  return 0;
}

inline hw_uint<16> f21_rd136_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd136 read pattern: { f21_update_0[d0, d1] -> f20[27 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write27 = f20.f20_f20_update_0_write27_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write27;
  return 0;
}

inline hw_uint<16> f21_rd137_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd137 read pattern: { f21_update_0[d0, d1] -> f20[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write27 = f20.f20_f20_update_0_write27_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write27;
  return 0;
}

inline hw_uint<16> f21_rd138_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd138 read pattern: { f21_update_0[d0, d1] -> f20[27 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write27 = f20.f20_f20_update_0_write27_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write27;
  return 0;
}

inline hw_uint<16> f21_rd139_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd139 read pattern: { f21_update_0[d0, d1] -> f20[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write28 = f20.f20_f20_update_0_write28_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write28;
  return 0;
}

inline hw_uint<16> f21_rd14_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd14 read pattern: { f21_update_0[d0, d1] -> f20[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd140_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd140 read pattern: { f21_update_0[d0, d1] -> f20[27 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write27 = f20.f20_f20_update_0_write27_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write27;
  return 0;
}

inline hw_uint<16> f21_rd141_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd141 read pattern: { f21_update_0[d0, d1] -> f20[28 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write28 = f20.f20_f20_update_0_write28_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write28;
  return 0;
}

inline hw_uint<16> f21_rd142_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd142 read pattern: { f21_update_0[d0, d1] -> f20[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write28 = f20.f20_f20_update_0_write28_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write28;
  return 0;
}

inline hw_uint<16> f21_rd143_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd143 read pattern: { f21_update_0[d0, d1] -> f20[28 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write28 = f20.f20_f20_update_0_write28_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write28;
  return 0;
}

inline hw_uint<16> f21_rd144_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd144 read pattern: { f21_update_0[d0, d1] -> f20[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write29 = f20.f20_f20_update_0_write29_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write29;
  return 0;
}

inline hw_uint<16> f21_rd145_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd145 read pattern: { f21_update_0[d0, d1] -> f20[28 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write28 = f20.f20_f20_update_0_write28_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write28;
  return 0;
}

inline hw_uint<16> f21_rd146_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd146 read pattern: { f21_update_0[d0, d1] -> f20[29 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write29 = f20.f20_f20_update_0_write29_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write29;
  return 0;
}

inline hw_uint<16> f21_rd147_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd147 read pattern: { f21_update_0[d0, d1] -> f20[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write29 = f20.f20_f20_update_0_write29_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write29;
  return 0;
}

inline hw_uint<16> f21_rd148_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd148 read pattern: { f21_update_0[d0, d1] -> f20[29 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write29 = f20.f20_f20_update_0_write29_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write29;
  return 0;
}

inline hw_uint<16> f21_rd149_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd149 read pattern: { f21_update_0[d0, d1] -> f20[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write30 = f20.f20_f20_update_0_write30_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write30;
  return 0;
}

inline hw_uint<16> f21_rd15_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd15 read pattern: { f21_update_0[d0, d1] -> f20[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd150_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd150 read pattern: { f21_update_0[d0, d1] -> f20[29 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write29 = f20.f20_f20_update_0_write29_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write29;
  return 0;
}

inline hw_uint<16> f21_rd151_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd151 read pattern: { f21_update_0[d0, d1] -> f20[30 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write30 = f20.f20_f20_update_0_write30_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write30;
  return 0;
}

inline hw_uint<16> f21_rd152_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd152 read pattern: { f21_update_0[d0, d1] -> f20[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write30 = f20.f20_f20_update_0_write30_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write30;
  return 0;
}

inline hw_uint<16> f21_rd153_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd153 read pattern: { f21_update_0[d0, d1] -> f20[30 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write30 = f20.f20_f20_update_0_write30_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write30;
  return 0;
}

inline hw_uint<16> f21_rd154_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd154 read pattern: { f21_update_0[d0, d1] -> f20[31 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write31 = f20.f20_f20_update_0_write31_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write31;
  return 0;
}

inline hw_uint<16> f21_rd155_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd155 read pattern: { f21_update_0[d0, d1] -> f20[30 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write30 = f20.f20_f20_update_0_write30_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write30;
  return 0;
}

inline hw_uint<16> f21_rd156_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd156 read pattern: { f21_update_0[d0, d1] -> f20[31 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write31 = f20.f20_f20_update_0_write31_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write31;
  return 0;
}

inline hw_uint<16> f21_rd157_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd157 read pattern: { f21_update_0[d0, d1] -> f20[31 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write31 = f20.f20_f20_update_0_write31_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write31;
  return 0;
}

inline hw_uint<16> f21_rd158_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd158 read pattern: { f21_update_0[d0, d1] -> f20[31 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write31 = f20.f20_f20_update_0_write31_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write31;
  return 0;
}

inline hw_uint<16> f21_rd159_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd159 read pattern: { f21_update_0[d0, d1] -> f20[32 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_68();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd16_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd16 read pattern: { f21_update_0[d0, d1] -> f20[3 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd17_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd17 read pattern: { f21_update_0[d0, d1] -> f20[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd18_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd18 read pattern: { f21_update_0[d0, d1] -> f20[3 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd19_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd19 read pattern: { f21_update_0[d0, d1] -> f20[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd2_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd2 read pattern: { f21_update_0[d0, d1] -> f20[32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd20_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd20 read pattern: { f21_update_0[d0, d1] -> f20[3 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write3 = f20.f20_f20_update_0_write3_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write3;
  return 0;
}

inline hw_uint<16> f21_rd21_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd21 read pattern: { f21_update_0[d0, d1] -> f20[4 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd22_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd22 read pattern: { f21_update_0[d0, d1] -> f20[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd23_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd23 read pattern: { f21_update_0[d0, d1] -> f20[4 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd24_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd24 read pattern: { f21_update_0[d0, d1] -> f20[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd25_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd25 read pattern: { f21_update_0[d0, d1] -> f20[4 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write4 = f20.f20_f20_update_0_write4_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write4;
  return 0;
}

inline hw_uint<16> f21_rd26_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd26 read pattern: { f21_update_0[d0, d1] -> f20[5 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd27_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd27 read pattern: { f21_update_0[d0, d1] -> f20[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd28_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd28 read pattern: { f21_update_0[d0, d1] -> f20[5 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd29_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd29 read pattern: { f21_update_0[d0, d1] -> f20[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd3_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd3 read pattern: { f21_update_0[d0, d1] -> f20[32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd30_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd30 read pattern: { f21_update_0[d0, d1] -> f20[5 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write5 = f20.f20_f20_update_0_write5_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write5;
  return 0;
}

inline hw_uint<16> f21_rd31_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd31 read pattern: { f21_update_0[d0, d1] -> f20[6 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd32_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd32 read pattern: { f21_update_0[d0, d1] -> f20[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd33_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd33 read pattern: { f21_update_0[d0, d1] -> f20[6 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd34_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd34 read pattern: { f21_update_0[d0, d1] -> f20[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd35_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd35 read pattern: { f21_update_0[d0, d1] -> f20[6 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write6 = f20.f20_f20_update_0_write6_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write6;
  return 0;
}

inline hw_uint<16> f21_rd36_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd36 read pattern: { f21_update_0[d0, d1] -> f20[7 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd37_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd37 read pattern: { f21_update_0[d0, d1] -> f20[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd38_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd38 read pattern: { f21_update_0[d0, d1] -> f20[7 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd39_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd39 read pattern: { f21_update_0[d0, d1] -> f20[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd4_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd4 read pattern: { f21_update_0[d0, d1] -> f20[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd40_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd40 read pattern: { f21_update_0[d0, d1] -> f20[7 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write7 = f20.f20_f20_update_0_write7_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write7;
  return 0;
}

inline hw_uint<16> f21_rd41_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd41 read pattern: { f21_update_0[d0, d1] -> f20[8 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd42_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd42 read pattern: { f21_update_0[d0, d1] -> f20[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd43_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd43 read pattern: { f21_update_0[d0, d1] -> f20[8 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd44_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd44 read pattern: { f21_update_0[d0, d1] -> f20[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd45_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd45 read pattern: { f21_update_0[d0, d1] -> f20[8 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write8 = f20.f20_f20_update_0_write8_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write8;
  return 0;
}

inline hw_uint<16> f21_rd46_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd46 read pattern: { f21_update_0[d0, d1] -> f20[9 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd47_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd47 read pattern: { f21_update_0[d0, d1] -> f20[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd48_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd48 read pattern: { f21_update_0[d0, d1] -> f20[9 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd49_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd49 read pattern: { f21_update_0[d0, d1] -> f20[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd5_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd5 read pattern: { f21_update_0[d0, d1] -> f20[32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write0 = f20.f20_f20_update_0_write0_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write0;
  return 0;
}

inline hw_uint<16> f21_rd50_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd50 read pattern: { f21_update_0[d0, d1] -> f20[9 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write9 = f20.f20_f20_update_0_write9_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write9;
  return 0;
}

inline hw_uint<16> f21_rd51_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd51 read pattern: { f21_update_0[d0, d1] -> f20[10 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd52_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd52 read pattern: { f21_update_0[d0, d1] -> f20[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd53_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd53 read pattern: { f21_update_0[d0, d1] -> f20[10 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd54_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd54 read pattern: { f21_update_0[d0, d1] -> f20[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd55_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd55 read pattern: { f21_update_0[d0, d1] -> f20[10 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write10 = f20.f20_f20_update_0_write10_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write10;
  return 0;
}

inline hw_uint<16> f21_rd56_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd56 read pattern: { f21_update_0[d0, d1] -> f20[11 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd57_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd57 read pattern: { f21_update_0[d0, d1] -> f20[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd58_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd58 read pattern: { f21_update_0[d0, d1] -> f20[11 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd59_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd59 read pattern: { f21_update_0[d0, d1] -> f20[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd6_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd6 read pattern: { f21_update_0[d0, d1] -> f20[1 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd60_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd60 read pattern: { f21_update_0[d0, d1] -> f20[11 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write11 = f20.f20_f20_update_0_write11_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write11;
  return 0;
}

inline hw_uint<16> f21_rd61_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd61 read pattern: { f21_update_0[d0, d1] -> f20[12 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd62_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd62 read pattern: { f21_update_0[d0, d1] -> f20[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd63_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd63 read pattern: { f21_update_0[d0, d1] -> f20[12 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd64_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd64 read pattern: { f21_update_0[d0, d1] -> f20[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd65_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd65 read pattern: { f21_update_0[d0, d1] -> f20[12 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write12 = f20.f20_f20_update_0_write12_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write12;
  return 0;
}

inline hw_uint<16> f21_rd66_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd66 read pattern: { f21_update_0[d0, d1] -> f20[13 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd67_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd67 read pattern: { f21_update_0[d0, d1] -> f20[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd68_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd68 read pattern: { f21_update_0[d0, d1] -> f20[13 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd69_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd69 read pattern: { f21_update_0[d0, d1] -> f20[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd7_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd7 read pattern: { f21_update_0[d0, d1] -> f20[1 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd70_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd70 read pattern: { f21_update_0[d0, d1] -> f20[13 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write13 = f20.f20_f20_update_0_write13_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write13;
  return 0;
}

inline hw_uint<16> f21_rd71_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd71 read pattern: { f21_update_0[d0, d1] -> f20[14 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd72_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd72 read pattern: { f21_update_0[d0, d1] -> f20[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd73_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd73 read pattern: { f21_update_0[d0, d1] -> f20[14 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd74_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd74 read pattern: { f21_update_0[d0, d1] -> f20[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd75_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd75 read pattern: { f21_update_0[d0, d1] -> f20[14 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write14 = f20.f20_f20_update_0_write14_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write14;
  return 0;
}

inline hw_uint<16> f21_rd76_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd76 read pattern: { f21_update_0[d0, d1] -> f20[15 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd77_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd77 read pattern: { f21_update_0[d0, d1] -> f20[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd78_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd78 read pattern: { f21_update_0[d0, d1] -> f20[15 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd79_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd79 read pattern: { f21_update_0[d0, d1] -> f20[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write16 = f20.f20_f20_update_0_write16_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write16;
  return 0;
}

inline hw_uint<16> f21_rd8_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd8 read pattern: { f21_update_0[d0, d1] -> f20[1 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write1 = f20.f20_f20_update_0_write1_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write1;
  return 0;
}

inline hw_uint<16> f21_rd80_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd80 read pattern: { f21_update_0[d0, d1] -> f20[15 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write15 = f20.f20_f20_update_0_write15_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write15;
  return 0;
}

inline hw_uint<16> f21_rd81_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd81 read pattern: { f21_update_0[d0, d1] -> f20[16 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write16 = f20.f20_f20_update_0_write16_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write16;
  return 0;
}

inline hw_uint<16> f21_rd82_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd82 read pattern: { f21_update_0[d0, d1] -> f20[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write16 = f20.f20_f20_update_0_write16_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write16;
  return 0;
}

inline hw_uint<16> f21_rd83_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd83 read pattern: { f21_update_0[d0, d1] -> f20[16 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write16 = f20.f20_f20_update_0_write16_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write16;
  return 0;
}

inline hw_uint<16> f21_rd84_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd84 read pattern: { f21_update_0[d0, d1] -> f20[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write17 = f20.f20_f20_update_0_write17_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write17;
  return 0;
}

inline hw_uint<16> f21_rd85_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd85 read pattern: { f21_update_0[d0, d1] -> f20[16 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write16 = f20.f20_f20_update_0_write16_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write16;
  return 0;
}

inline hw_uint<16> f21_rd86_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd86 read pattern: { f21_update_0[d0, d1] -> f20[17 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write17 = f20.f20_f20_update_0_write17_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write17;
  return 0;
}

inline hw_uint<16> f21_rd87_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd87 read pattern: { f21_update_0[d0, d1] -> f20[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write17 = f20.f20_f20_update_0_write17_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write17;
  return 0;
}

inline hw_uint<16> f21_rd88_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd88 read pattern: { f21_update_0[d0, d1] -> f20[17 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write17 = f20.f20_f20_update_0_write17_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write17;
  return 0;
}

inline hw_uint<16> f21_rd89_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd89 read pattern: { f21_update_0[d0, d1] -> f20[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write18 = f20.f20_f20_update_0_write18_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write18;
  return 0;
}

inline hw_uint<16> f21_rd9_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd9 read pattern: { f21_update_0[d0, d1] -> f20[2 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write2 = f20.f20_f20_update_0_write2_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write2;
  return 0;
}

inline hw_uint<16> f21_rd90_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd90 read pattern: { f21_update_0[d0, d1] -> f20[17 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write17 = f20.f20_f20_update_0_write17_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write17;
  return 0;
}

inline hw_uint<16> f21_rd91_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd91 read pattern: { f21_update_0[d0, d1] -> f20[18 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write18 = f20.f20_f20_update_0_write18_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write18;
  return 0;
}

inline hw_uint<16> f21_rd92_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd92 read pattern: { f21_update_0[d0, d1] -> f20[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write18 = f20.f20_f20_update_0_write18_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write18;
  return 0;
}

inline hw_uint<16> f21_rd93_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd93 read pattern: { f21_update_0[d0, d1] -> f20[18 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write18 = f20.f20_f20_update_0_write18_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write18;
  return 0;
}

inline hw_uint<16> f21_rd94_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd94 read pattern: { f21_update_0[d0, d1] -> f20[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write19 = f20.f20_f20_update_0_write19_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write19;
  return 0;
}

inline hw_uint<16> f21_rd95_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd95 read pattern: { f21_update_0[d0, d1] -> f20[18 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write18 = f20.f20_f20_update_0_write18_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write18;
  return 0;
}

inline hw_uint<16> f21_rd96_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd96 read pattern: { f21_update_0[d0, d1] -> f20[19 + 32d0, -1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write19 = f20.f20_f20_update_0_write19_merged_banks_5.peek_137();
  return value_f20_f20_update_0_write19;
  return 0;
}

inline hw_uint<16> f21_rd97_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd97 read pattern: { f21_update_0[d0, d1] -> f20[19 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write19 = f20.f20_f20_update_0_write19_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write19;
  return 0;
}

inline hw_uint<16> f21_rd98_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd98 read pattern: { f21_update_0[d0, d1] -> f20[19 + 32d0, 1 + d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write19 = f20.f20_f20_update_0_write19_merged_banks_5.peek_1();
  return value_f20_f20_update_0_write19;
  return 0;
}

inline hw_uint<16> f21_rd99_select(f20_cache& f20, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f21_rd99 read pattern: { f21_update_0[d0, d1] -> f20[20 + 32d0, d1] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Read schedule : { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  // Write schedule: { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  auto value_f20_f20_update_0_write20 = f20.f20_f20_update_0_write20_merged_banks_5.peek_69();
  return value_f20_f20_update_0_write20;
  return 0;
}

// # of bundles = 2
// f20_update_0_write
//	f20_f20_update_0_write0
//	f20_f20_update_0_write1
//	f20_f20_update_0_write2
//	f20_f20_update_0_write3
//	f20_f20_update_0_write4
//	f20_f20_update_0_write5
//	f20_f20_update_0_write6
//	f20_f20_update_0_write7
//	f20_f20_update_0_write8
//	f20_f20_update_0_write9
//	f20_f20_update_0_write10
//	f20_f20_update_0_write11
//	f20_f20_update_0_write12
//	f20_f20_update_0_write13
//	f20_f20_update_0_write14
//	f20_f20_update_0_write15
//	f20_f20_update_0_write16
//	f20_f20_update_0_write17
//	f20_f20_update_0_write18
//	f20_f20_update_0_write19
//	f20_f20_update_0_write20
//	f20_f20_update_0_write21
//	f20_f20_update_0_write22
//	f20_f20_update_0_write23
//	f20_f20_update_0_write24
//	f20_f20_update_0_write25
//	f20_f20_update_0_write26
//	f20_f20_update_0_write27
//	f20_f20_update_0_write28
//	f20_f20_update_0_write29
//	f20_f20_update_0_write30
//	f20_f20_update_0_write31
inline void f20_f20_update_0_write_bundle_write(hw_uint<512>& f20_update_0_write, f20_cache& f20, int d0, int d1, int dynamic_address) {
	hw_uint<16> f20_f20_update_0_write0_res = f20_update_0_write.extract<0, 15>();
	f20_f20_update_0_write0_write(f20_f20_update_0_write0_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write1_res = f20_update_0_write.extract<16, 31>();
	f20_f20_update_0_write1_write(f20_f20_update_0_write1_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write2_res = f20_update_0_write.extract<32, 47>();
	f20_f20_update_0_write2_write(f20_f20_update_0_write2_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write3_res = f20_update_0_write.extract<48, 63>();
	f20_f20_update_0_write3_write(f20_f20_update_0_write3_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write4_res = f20_update_0_write.extract<64, 79>();
	f20_f20_update_0_write4_write(f20_f20_update_0_write4_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write5_res = f20_update_0_write.extract<80, 95>();
	f20_f20_update_0_write5_write(f20_f20_update_0_write5_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write6_res = f20_update_0_write.extract<96, 111>();
	f20_f20_update_0_write6_write(f20_f20_update_0_write6_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write7_res = f20_update_0_write.extract<112, 127>();
	f20_f20_update_0_write7_write(f20_f20_update_0_write7_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write8_res = f20_update_0_write.extract<128, 143>();
	f20_f20_update_0_write8_write(f20_f20_update_0_write8_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write9_res = f20_update_0_write.extract<144, 159>();
	f20_f20_update_0_write9_write(f20_f20_update_0_write9_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write10_res = f20_update_0_write.extract<160, 175>();
	f20_f20_update_0_write10_write(f20_f20_update_0_write10_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write11_res = f20_update_0_write.extract<176, 191>();
	f20_f20_update_0_write11_write(f20_f20_update_0_write11_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write12_res = f20_update_0_write.extract<192, 207>();
	f20_f20_update_0_write12_write(f20_f20_update_0_write12_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write13_res = f20_update_0_write.extract<208, 223>();
	f20_f20_update_0_write13_write(f20_f20_update_0_write13_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write14_res = f20_update_0_write.extract<224, 239>();
	f20_f20_update_0_write14_write(f20_f20_update_0_write14_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write15_res = f20_update_0_write.extract<240, 255>();
	f20_f20_update_0_write15_write(f20_f20_update_0_write15_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write16_res = f20_update_0_write.extract<256, 271>();
	f20_f20_update_0_write16_write(f20_f20_update_0_write16_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write17_res = f20_update_0_write.extract<272, 287>();
	f20_f20_update_0_write17_write(f20_f20_update_0_write17_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write18_res = f20_update_0_write.extract<288, 303>();
	f20_f20_update_0_write18_write(f20_f20_update_0_write18_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write19_res = f20_update_0_write.extract<304, 319>();
	f20_f20_update_0_write19_write(f20_f20_update_0_write19_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write20_res = f20_update_0_write.extract<320, 335>();
	f20_f20_update_0_write20_write(f20_f20_update_0_write20_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write21_res = f20_update_0_write.extract<336, 351>();
	f20_f20_update_0_write21_write(f20_f20_update_0_write21_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write22_res = f20_update_0_write.extract<352, 367>();
	f20_f20_update_0_write22_write(f20_f20_update_0_write22_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write23_res = f20_update_0_write.extract<368, 383>();
	f20_f20_update_0_write23_write(f20_f20_update_0_write23_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write24_res = f20_update_0_write.extract<384, 399>();
	f20_f20_update_0_write24_write(f20_f20_update_0_write24_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write25_res = f20_update_0_write.extract<400, 415>();
	f20_f20_update_0_write25_write(f20_f20_update_0_write25_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write26_res = f20_update_0_write.extract<416, 431>();
	f20_f20_update_0_write26_write(f20_f20_update_0_write26_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write27_res = f20_update_0_write.extract<432, 447>();
	f20_f20_update_0_write27_write(f20_f20_update_0_write27_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write28_res = f20_update_0_write.extract<448, 463>();
	f20_f20_update_0_write28_write(f20_f20_update_0_write28_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write29_res = f20_update_0_write.extract<464, 479>();
	f20_f20_update_0_write29_write(f20_f20_update_0_write29_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write30_res = f20_update_0_write.extract<480, 495>();
	f20_f20_update_0_write30_write(f20_f20_update_0_write30_res, f20, d0, d1, dynamic_address);
	hw_uint<16> f20_f20_update_0_write31_res = f20_update_0_write.extract<496, 511>();
	f20_f20_update_0_write31_write(f20_f20_update_0_write31_res, f20, d0, d1, dynamic_address);
}

// f21_update_0_read
//	f21_rd0
//	f21_rd1
//	f21_rd2
//	f21_rd3
//	f21_rd4
//	f21_rd5
//	f21_rd6
//	f21_rd7
//	f21_rd8
//	f21_rd9
//	f21_rd10
//	f21_rd11
//	f21_rd12
//	f21_rd13
//	f21_rd14
//	f21_rd15
//	f21_rd16
//	f21_rd17
//	f21_rd18
//	f21_rd19
//	f21_rd20
//	f21_rd21
//	f21_rd22
//	f21_rd23
//	f21_rd24
//	f21_rd25
//	f21_rd26
//	f21_rd27
//	f21_rd28
//	f21_rd29
//	f21_rd30
//	f21_rd31
//	f21_rd32
//	f21_rd33
//	f21_rd34
//	f21_rd35
//	f21_rd36
//	f21_rd37
//	f21_rd38
//	f21_rd39
//	f21_rd40
//	f21_rd41
//	f21_rd42
//	f21_rd43
//	f21_rd44
//	f21_rd45
//	f21_rd46
//	f21_rd47
//	f21_rd48
//	f21_rd49
//	f21_rd50
//	f21_rd51
//	f21_rd52
//	f21_rd53
//	f21_rd54
//	f21_rd55
//	f21_rd56
//	f21_rd57
//	f21_rd58
//	f21_rd59
//	f21_rd60
//	f21_rd61
//	f21_rd62
//	f21_rd63
//	f21_rd64
//	f21_rd65
//	f21_rd66
//	f21_rd67
//	f21_rd68
//	f21_rd69
//	f21_rd70
//	f21_rd71
//	f21_rd72
//	f21_rd73
//	f21_rd74
//	f21_rd75
//	f21_rd76
//	f21_rd77
//	f21_rd78
//	f21_rd79
//	f21_rd80
//	f21_rd81
//	f21_rd82
//	f21_rd83
//	f21_rd84
//	f21_rd85
//	f21_rd86
//	f21_rd87
//	f21_rd88
//	f21_rd89
//	f21_rd90
//	f21_rd91
//	f21_rd92
//	f21_rd93
//	f21_rd94
//	f21_rd95
//	f21_rd96
//	f21_rd97
//	f21_rd98
//	f21_rd99
//	f21_rd100
//	f21_rd101
//	f21_rd102
//	f21_rd103
//	f21_rd104
//	f21_rd105
//	f21_rd106
//	f21_rd107
//	f21_rd108
//	f21_rd109
//	f21_rd110
//	f21_rd111
//	f21_rd112
//	f21_rd113
//	f21_rd114
//	f21_rd115
//	f21_rd116
//	f21_rd117
//	f21_rd118
//	f21_rd119
//	f21_rd120
//	f21_rd121
//	f21_rd122
//	f21_rd123
//	f21_rd124
//	f21_rd125
//	f21_rd126
//	f21_rd127
//	f21_rd128
//	f21_rd129
//	f21_rd130
//	f21_rd131
//	f21_rd132
//	f21_rd133
//	f21_rd134
//	f21_rd135
//	f21_rd136
//	f21_rd137
//	f21_rd138
//	f21_rd139
//	f21_rd140
//	f21_rd141
//	f21_rd142
//	f21_rd143
//	f21_rd144
//	f21_rd145
//	f21_rd146
//	f21_rd147
//	f21_rd148
//	f21_rd149
//	f21_rd150
//	f21_rd151
//	f21_rd152
//	f21_rd153
//	f21_rd154
//	f21_rd155
//	f21_rd156
//	f21_rd157
//	f21_rd158
//	f21_rd159
inline hw_uint<2560> f20_f21_update_0_read_bundle_read(f20_cache& f20, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f21_rd0
    // f21_rd1
    // f21_rd2
    // f21_rd3
    // f21_rd4
    // f21_rd5
    // f21_rd6
    // f21_rd7
    // f21_rd8
    // f21_rd9
    // f21_rd10
    // f21_rd11
    // f21_rd12
    // f21_rd13
    // f21_rd14
    // f21_rd15
    // f21_rd16
    // f21_rd17
    // f21_rd18
    // f21_rd19
    // f21_rd20
    // f21_rd21
    // f21_rd22
    // f21_rd23
    // f21_rd24
    // f21_rd25
    // f21_rd26
    // f21_rd27
    // f21_rd28
    // f21_rd29
    // f21_rd30
    // f21_rd31
    // f21_rd32
    // f21_rd33
    // f21_rd34
    // f21_rd35
    // f21_rd36
    // f21_rd37
    // f21_rd38
    // f21_rd39
    // f21_rd40
    // f21_rd41
    // f21_rd42
    // f21_rd43
    // f21_rd44
    // f21_rd45
    // f21_rd46
    // f21_rd47
    // f21_rd48
    // f21_rd49
    // f21_rd50
    // f21_rd51
    // f21_rd52
    // f21_rd53
    // f21_rd54
    // f21_rd55
    // f21_rd56
    // f21_rd57
    // f21_rd58
    // f21_rd59
    // f21_rd60
    // f21_rd61
    // f21_rd62
    // f21_rd63
    // f21_rd64
    // f21_rd65
    // f21_rd66
    // f21_rd67
    // f21_rd68
    // f21_rd69
    // f21_rd70
    // f21_rd71
    // f21_rd72
    // f21_rd73
    // f21_rd74
    // f21_rd75
    // f21_rd76
    // f21_rd77
    // f21_rd78
    // f21_rd79
    // f21_rd80
    // f21_rd81
    // f21_rd82
    // f21_rd83
    // f21_rd84
    // f21_rd85
    // f21_rd86
    // f21_rd87
    // f21_rd88
    // f21_rd89
    // f21_rd90
    // f21_rd91
    // f21_rd92
    // f21_rd93
    // f21_rd94
    // f21_rd95
    // f21_rd96
    // f21_rd97
    // f21_rd98
    // f21_rd99
    // f21_rd100
    // f21_rd101
    // f21_rd102
    // f21_rd103
    // f21_rd104
    // f21_rd105
    // f21_rd106
    // f21_rd107
    // f21_rd108
    // f21_rd109
    // f21_rd110
    // f21_rd111
    // f21_rd112
    // f21_rd113
    // f21_rd114
    // f21_rd115
    // f21_rd116
    // f21_rd117
    // f21_rd118
    // f21_rd119
    // f21_rd120
    // f21_rd121
    // f21_rd122
    // f21_rd123
    // f21_rd124
    // f21_rd125
    // f21_rd126
    // f21_rd127
    // f21_rd128
    // f21_rd129
    // f21_rd130
    // f21_rd131
    // f21_rd132
    // f21_rd133
    // f21_rd134
    // f21_rd135
    // f21_rd136
    // f21_rd137
    // f21_rd138
    // f21_rd139
    // f21_rd140
    // f21_rd141
    // f21_rd142
    // f21_rd143
    // f21_rd144
    // f21_rd145
    // f21_rd146
    // f21_rd147
    // f21_rd148
    // f21_rd149
    // f21_rd150
    // f21_rd151
    // f21_rd152
    // f21_rd153
    // f21_rd154
    // f21_rd155
    // f21_rd156
    // f21_rd157
    // f21_rd158
    // f21_rd159

	hw_uint<2560> result;
	hw_uint<16> f21_rd0_res = f21_rd0_select(f20, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f21_rd0_res);
	hw_uint<16> f21_rd1_res = f21_rd1_select(f20, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f21_rd1_res);
	hw_uint<16> f21_rd2_res = f21_rd2_select(f20, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f21_rd2_res);
	hw_uint<16> f21_rd3_res = f21_rd3_select(f20, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f21_rd3_res);
	hw_uint<16> f21_rd4_res = f21_rd4_select(f20, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f21_rd4_res);
	hw_uint<16> f21_rd5_res = f21_rd5_select(f20, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f21_rd5_res);
	hw_uint<16> f21_rd6_res = f21_rd6_select(f20, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f21_rd6_res);
	hw_uint<16> f21_rd7_res = f21_rd7_select(f20, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f21_rd7_res);
	hw_uint<16> f21_rd8_res = f21_rd8_select(f20, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f21_rd8_res);
	hw_uint<16> f21_rd9_res = f21_rd9_select(f20, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f21_rd9_res);
	hw_uint<16> f21_rd10_res = f21_rd10_select(f20, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f21_rd10_res);
	hw_uint<16> f21_rd11_res = f21_rd11_select(f20, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f21_rd11_res);
	hw_uint<16> f21_rd12_res = f21_rd12_select(f20, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f21_rd12_res);
	hw_uint<16> f21_rd13_res = f21_rd13_select(f20, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f21_rd13_res);
	hw_uint<16> f21_rd14_res = f21_rd14_select(f20, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f21_rd14_res);
	hw_uint<16> f21_rd15_res = f21_rd15_select(f20, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f21_rd15_res);
	hw_uint<16> f21_rd16_res = f21_rd16_select(f20, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f21_rd16_res);
	hw_uint<16> f21_rd17_res = f21_rd17_select(f20, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f21_rd17_res);
	hw_uint<16> f21_rd18_res = f21_rd18_select(f20, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f21_rd18_res);
	hw_uint<16> f21_rd19_res = f21_rd19_select(f20, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f21_rd19_res);
	hw_uint<16> f21_rd20_res = f21_rd20_select(f20, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f21_rd20_res);
	hw_uint<16> f21_rd21_res = f21_rd21_select(f20, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f21_rd21_res);
	hw_uint<16> f21_rd22_res = f21_rd22_select(f20, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f21_rd22_res);
	hw_uint<16> f21_rd23_res = f21_rd23_select(f20, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f21_rd23_res);
	hw_uint<16> f21_rd24_res = f21_rd24_select(f20, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f21_rd24_res);
	hw_uint<16> f21_rd25_res = f21_rd25_select(f20, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f21_rd25_res);
	hw_uint<16> f21_rd26_res = f21_rd26_select(f20, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f21_rd26_res);
	hw_uint<16> f21_rd27_res = f21_rd27_select(f20, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f21_rd27_res);
	hw_uint<16> f21_rd28_res = f21_rd28_select(f20, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f21_rd28_res);
	hw_uint<16> f21_rd29_res = f21_rd29_select(f20, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f21_rd29_res);
	hw_uint<16> f21_rd30_res = f21_rd30_select(f20, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f21_rd30_res);
	hw_uint<16> f21_rd31_res = f21_rd31_select(f20, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f21_rd31_res);
	hw_uint<16> f21_rd32_res = f21_rd32_select(f20, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f21_rd32_res);
	hw_uint<16> f21_rd33_res = f21_rd33_select(f20, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f21_rd33_res);
	hw_uint<16> f21_rd34_res = f21_rd34_select(f20, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f21_rd34_res);
	hw_uint<16> f21_rd35_res = f21_rd35_select(f20, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f21_rd35_res);
	hw_uint<16> f21_rd36_res = f21_rd36_select(f20, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f21_rd36_res);
	hw_uint<16> f21_rd37_res = f21_rd37_select(f20, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f21_rd37_res);
	hw_uint<16> f21_rd38_res = f21_rd38_select(f20, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f21_rd38_res);
	hw_uint<16> f21_rd39_res = f21_rd39_select(f20, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f21_rd39_res);
	hw_uint<16> f21_rd40_res = f21_rd40_select(f20, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f21_rd40_res);
	hw_uint<16> f21_rd41_res = f21_rd41_select(f20, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f21_rd41_res);
	hw_uint<16> f21_rd42_res = f21_rd42_select(f20, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f21_rd42_res);
	hw_uint<16> f21_rd43_res = f21_rd43_select(f20, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f21_rd43_res);
	hw_uint<16> f21_rd44_res = f21_rd44_select(f20, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f21_rd44_res);
	hw_uint<16> f21_rd45_res = f21_rd45_select(f20, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f21_rd45_res);
	hw_uint<16> f21_rd46_res = f21_rd46_select(f20, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f21_rd46_res);
	hw_uint<16> f21_rd47_res = f21_rd47_select(f20, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f21_rd47_res);
	hw_uint<16> f21_rd48_res = f21_rd48_select(f20, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f21_rd48_res);
	hw_uint<16> f21_rd49_res = f21_rd49_select(f20, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f21_rd49_res);
	hw_uint<16> f21_rd50_res = f21_rd50_select(f20, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f21_rd50_res);
	hw_uint<16> f21_rd51_res = f21_rd51_select(f20, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f21_rd51_res);
	hw_uint<16> f21_rd52_res = f21_rd52_select(f20, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f21_rd52_res);
	hw_uint<16> f21_rd53_res = f21_rd53_select(f20, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f21_rd53_res);
	hw_uint<16> f21_rd54_res = f21_rd54_select(f20, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f21_rd54_res);
	hw_uint<16> f21_rd55_res = f21_rd55_select(f20, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f21_rd55_res);
	hw_uint<16> f21_rd56_res = f21_rd56_select(f20, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f21_rd56_res);
	hw_uint<16> f21_rd57_res = f21_rd57_select(f20, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f21_rd57_res);
	hw_uint<16> f21_rd58_res = f21_rd58_select(f20, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f21_rd58_res);
	hw_uint<16> f21_rd59_res = f21_rd59_select(f20, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f21_rd59_res);
	hw_uint<16> f21_rd60_res = f21_rd60_select(f20, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f21_rd60_res);
	hw_uint<16> f21_rd61_res = f21_rd61_select(f20, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f21_rd61_res);
	hw_uint<16> f21_rd62_res = f21_rd62_select(f20, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f21_rd62_res);
	hw_uint<16> f21_rd63_res = f21_rd63_select(f20, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f21_rd63_res);
	hw_uint<16> f21_rd64_res = f21_rd64_select(f20, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f21_rd64_res);
	hw_uint<16> f21_rd65_res = f21_rd65_select(f20, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f21_rd65_res);
	hw_uint<16> f21_rd66_res = f21_rd66_select(f20, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f21_rd66_res);
	hw_uint<16> f21_rd67_res = f21_rd67_select(f20, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f21_rd67_res);
	hw_uint<16> f21_rd68_res = f21_rd68_select(f20, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f21_rd68_res);
	hw_uint<16> f21_rd69_res = f21_rd69_select(f20, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f21_rd69_res);
	hw_uint<16> f21_rd70_res = f21_rd70_select(f20, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f21_rd70_res);
	hw_uint<16> f21_rd71_res = f21_rd71_select(f20, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f21_rd71_res);
	hw_uint<16> f21_rd72_res = f21_rd72_select(f20, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f21_rd72_res);
	hw_uint<16> f21_rd73_res = f21_rd73_select(f20, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f21_rd73_res);
	hw_uint<16> f21_rd74_res = f21_rd74_select(f20, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f21_rd74_res);
	hw_uint<16> f21_rd75_res = f21_rd75_select(f20, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f21_rd75_res);
	hw_uint<16> f21_rd76_res = f21_rd76_select(f20, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f21_rd76_res);
	hw_uint<16> f21_rd77_res = f21_rd77_select(f20, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f21_rd77_res);
	hw_uint<16> f21_rd78_res = f21_rd78_select(f20, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f21_rd78_res);
	hw_uint<16> f21_rd79_res = f21_rd79_select(f20, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f21_rd79_res);
	hw_uint<16> f21_rd80_res = f21_rd80_select(f20, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f21_rd80_res);
	hw_uint<16> f21_rd81_res = f21_rd81_select(f20, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f21_rd81_res);
	hw_uint<16> f21_rd82_res = f21_rd82_select(f20, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f21_rd82_res);
	hw_uint<16> f21_rd83_res = f21_rd83_select(f20, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f21_rd83_res);
	hw_uint<16> f21_rd84_res = f21_rd84_select(f20, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f21_rd84_res);
	hw_uint<16> f21_rd85_res = f21_rd85_select(f20, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f21_rd85_res);
	hw_uint<16> f21_rd86_res = f21_rd86_select(f20, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f21_rd86_res);
	hw_uint<16> f21_rd87_res = f21_rd87_select(f20, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f21_rd87_res);
	hw_uint<16> f21_rd88_res = f21_rd88_select(f20, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f21_rd88_res);
	hw_uint<16> f21_rd89_res = f21_rd89_select(f20, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f21_rd89_res);
	hw_uint<16> f21_rd90_res = f21_rd90_select(f20, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f21_rd90_res);
	hw_uint<16> f21_rd91_res = f21_rd91_select(f20, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f21_rd91_res);
	hw_uint<16> f21_rd92_res = f21_rd92_select(f20, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f21_rd92_res);
	hw_uint<16> f21_rd93_res = f21_rd93_select(f20, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f21_rd93_res);
	hw_uint<16> f21_rd94_res = f21_rd94_select(f20, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f21_rd94_res);
	hw_uint<16> f21_rd95_res = f21_rd95_select(f20, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f21_rd95_res);
	hw_uint<16> f21_rd96_res = f21_rd96_select(f20, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f21_rd96_res);
	hw_uint<16> f21_rd97_res = f21_rd97_select(f20, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f21_rd97_res);
	hw_uint<16> f21_rd98_res = f21_rd98_select(f20, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f21_rd98_res);
	hw_uint<16> f21_rd99_res = f21_rd99_select(f20, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f21_rd99_res);
	hw_uint<16> f21_rd100_res = f21_rd100_select(f20, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f21_rd100_res);
	hw_uint<16> f21_rd101_res = f21_rd101_select(f20, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f21_rd101_res);
	hw_uint<16> f21_rd102_res = f21_rd102_select(f20, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f21_rd102_res);
	hw_uint<16> f21_rd103_res = f21_rd103_select(f20, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f21_rd103_res);
	hw_uint<16> f21_rd104_res = f21_rd104_select(f20, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f21_rd104_res);
	hw_uint<16> f21_rd105_res = f21_rd105_select(f20, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f21_rd105_res);
	hw_uint<16> f21_rd106_res = f21_rd106_select(f20, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f21_rd106_res);
	hw_uint<16> f21_rd107_res = f21_rd107_select(f20, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f21_rd107_res);
	hw_uint<16> f21_rd108_res = f21_rd108_select(f20, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f21_rd108_res);
	hw_uint<16> f21_rd109_res = f21_rd109_select(f20, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f21_rd109_res);
	hw_uint<16> f21_rd110_res = f21_rd110_select(f20, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f21_rd110_res);
	hw_uint<16> f21_rd111_res = f21_rd111_select(f20, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f21_rd111_res);
	hw_uint<16> f21_rd112_res = f21_rd112_select(f20, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f21_rd112_res);
	hw_uint<16> f21_rd113_res = f21_rd113_select(f20, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f21_rd113_res);
	hw_uint<16> f21_rd114_res = f21_rd114_select(f20, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f21_rd114_res);
	hw_uint<16> f21_rd115_res = f21_rd115_select(f20, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f21_rd115_res);
	hw_uint<16> f21_rd116_res = f21_rd116_select(f20, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f21_rd116_res);
	hw_uint<16> f21_rd117_res = f21_rd117_select(f20, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f21_rd117_res);
	hw_uint<16> f21_rd118_res = f21_rd118_select(f20, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f21_rd118_res);
	hw_uint<16> f21_rd119_res = f21_rd119_select(f20, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f21_rd119_res);
	hw_uint<16> f21_rd120_res = f21_rd120_select(f20, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f21_rd120_res);
	hw_uint<16> f21_rd121_res = f21_rd121_select(f20, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f21_rd121_res);
	hw_uint<16> f21_rd122_res = f21_rd122_select(f20, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f21_rd122_res);
	hw_uint<16> f21_rd123_res = f21_rd123_select(f20, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f21_rd123_res);
	hw_uint<16> f21_rd124_res = f21_rd124_select(f20, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f21_rd124_res);
	hw_uint<16> f21_rd125_res = f21_rd125_select(f20, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f21_rd125_res);
	hw_uint<16> f21_rd126_res = f21_rd126_select(f20, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f21_rd126_res);
	hw_uint<16> f21_rd127_res = f21_rd127_select(f20, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f21_rd127_res);
	hw_uint<16> f21_rd128_res = f21_rd128_select(f20, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f21_rd128_res);
	hw_uint<16> f21_rd129_res = f21_rd129_select(f20, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f21_rd129_res);
	hw_uint<16> f21_rd130_res = f21_rd130_select(f20, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f21_rd130_res);
	hw_uint<16> f21_rd131_res = f21_rd131_select(f20, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f21_rd131_res);
	hw_uint<16> f21_rd132_res = f21_rd132_select(f20, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f21_rd132_res);
	hw_uint<16> f21_rd133_res = f21_rd133_select(f20, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f21_rd133_res);
	hw_uint<16> f21_rd134_res = f21_rd134_select(f20, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f21_rd134_res);
	hw_uint<16> f21_rd135_res = f21_rd135_select(f20, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f21_rd135_res);
	hw_uint<16> f21_rd136_res = f21_rd136_select(f20, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f21_rd136_res);
	hw_uint<16> f21_rd137_res = f21_rd137_select(f20, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f21_rd137_res);
	hw_uint<16> f21_rd138_res = f21_rd138_select(f20, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f21_rd138_res);
	hw_uint<16> f21_rd139_res = f21_rd139_select(f20, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f21_rd139_res);
	hw_uint<16> f21_rd140_res = f21_rd140_select(f20, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f21_rd140_res);
	hw_uint<16> f21_rd141_res = f21_rd141_select(f20, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f21_rd141_res);
	hw_uint<16> f21_rd142_res = f21_rd142_select(f20, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f21_rd142_res);
	hw_uint<16> f21_rd143_res = f21_rd143_select(f20, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f21_rd143_res);
	hw_uint<16> f21_rd144_res = f21_rd144_select(f20, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f21_rd144_res);
	hw_uint<16> f21_rd145_res = f21_rd145_select(f20, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f21_rd145_res);
	hw_uint<16> f21_rd146_res = f21_rd146_select(f20, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f21_rd146_res);
	hw_uint<16> f21_rd147_res = f21_rd147_select(f20, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f21_rd147_res);
	hw_uint<16> f21_rd148_res = f21_rd148_select(f20, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f21_rd148_res);
	hw_uint<16> f21_rd149_res = f21_rd149_select(f20, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f21_rd149_res);
	hw_uint<16> f21_rd150_res = f21_rd150_select(f20, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f21_rd150_res);
	hw_uint<16> f21_rd151_res = f21_rd151_select(f20, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f21_rd151_res);
	hw_uint<16> f21_rd152_res = f21_rd152_select(f20, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f21_rd152_res);
	hw_uint<16> f21_rd153_res = f21_rd153_select(f20, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f21_rd153_res);
	hw_uint<16> f21_rd154_res = f21_rd154_select(f20, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f21_rd154_res);
	hw_uint<16> f21_rd155_res = f21_rd155_select(f20, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f21_rd155_res);
	hw_uint<16> f21_rd156_res = f21_rd156_select(f20, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f21_rd156_res);
	hw_uint<16> f21_rd157_res = f21_rd157_select(f20, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f21_rd157_res);
	hw_uint<16> f21_rd158_res = f21_rd158_select(f20, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f21_rd158_res);
	hw_uint<16> f21_rd159_res = f21_rd159_select(f20, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f21_rd159_res);
	return result;
}

struct f21_f21_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-64, 1984], [-3, 1081]}
	// Capacity: 134
	// # of read delays: 5
  // 0, 1, 66, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 65> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_67() {
		return f6;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_133() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-63, 1953], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-54, 1962], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-53, 1963], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-52, 1964], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-51, 1965], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-50, 1966], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1967], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-48, 1968], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-47, 1969], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-46, 1970], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-45, 1971], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-62, 1954], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-44, 1972], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-43, 1973], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-42, 1974], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-41, 1975], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-40, 1976], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-39, 1977], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-38, 1978], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-37, 1979], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-36, 1980], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-35, 1981], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-61, 1955], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-34, 1982], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-65, 1983], [-2, 1082]}
	// Capacity: 134
	// # of read delays: 5
  // 0, 1, 67, 68, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_68() {
		return f6;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_133() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-60, 1956], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-59, 1957], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-58, 1958], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-57, 1959], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-56, 1960], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_f21_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-55, 1961], [-3, 1082]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 67, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 65> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f21_cache {
  // # of banks: 32
  f21_f21_update_0_write0_merged_banks_5_cache f21_f21_update_0_write0_merged_banks_5;
  f21_f21_update_0_write1_merged_banks_5_cache f21_f21_update_0_write1_merged_banks_5;
  f21_f21_update_0_write10_merged_banks_5_cache f21_f21_update_0_write10_merged_banks_5;
  f21_f21_update_0_write11_merged_banks_5_cache f21_f21_update_0_write11_merged_banks_5;
  f21_f21_update_0_write12_merged_banks_5_cache f21_f21_update_0_write12_merged_banks_5;
  f21_f21_update_0_write13_merged_banks_5_cache f21_f21_update_0_write13_merged_banks_5;
  f21_f21_update_0_write14_merged_banks_5_cache f21_f21_update_0_write14_merged_banks_5;
  f21_f21_update_0_write15_merged_banks_5_cache f21_f21_update_0_write15_merged_banks_5;
  f21_f21_update_0_write16_merged_banks_5_cache f21_f21_update_0_write16_merged_banks_5;
  f21_f21_update_0_write17_merged_banks_5_cache f21_f21_update_0_write17_merged_banks_5;
  f21_f21_update_0_write18_merged_banks_5_cache f21_f21_update_0_write18_merged_banks_5;
  f21_f21_update_0_write19_merged_banks_5_cache f21_f21_update_0_write19_merged_banks_5;
  f21_f21_update_0_write2_merged_banks_5_cache f21_f21_update_0_write2_merged_banks_5;
  f21_f21_update_0_write20_merged_banks_5_cache f21_f21_update_0_write20_merged_banks_5;
  f21_f21_update_0_write21_merged_banks_5_cache f21_f21_update_0_write21_merged_banks_5;
  f21_f21_update_0_write22_merged_banks_5_cache f21_f21_update_0_write22_merged_banks_5;
  f21_f21_update_0_write23_merged_banks_5_cache f21_f21_update_0_write23_merged_banks_5;
  f21_f21_update_0_write24_merged_banks_5_cache f21_f21_update_0_write24_merged_banks_5;
  f21_f21_update_0_write25_merged_banks_5_cache f21_f21_update_0_write25_merged_banks_5;
  f21_f21_update_0_write26_merged_banks_5_cache f21_f21_update_0_write26_merged_banks_5;
  f21_f21_update_0_write27_merged_banks_5_cache f21_f21_update_0_write27_merged_banks_5;
  f21_f21_update_0_write28_merged_banks_5_cache f21_f21_update_0_write28_merged_banks_5;
  f21_f21_update_0_write29_merged_banks_5_cache f21_f21_update_0_write29_merged_banks_5;
  f21_f21_update_0_write3_merged_banks_5_cache f21_f21_update_0_write3_merged_banks_5;
  f21_f21_update_0_write30_merged_banks_5_cache f21_f21_update_0_write30_merged_banks_5;
  f21_f21_update_0_write31_merged_banks_5_cache f21_f21_update_0_write31_merged_banks_5;
  f21_f21_update_0_write4_merged_banks_5_cache f21_f21_update_0_write4_merged_banks_5;
  f21_f21_update_0_write5_merged_banks_5_cache f21_f21_update_0_write5_merged_banks_5;
  f21_f21_update_0_write6_merged_banks_5_cache f21_f21_update_0_write6_merged_banks_5;
  f21_f21_update_0_write7_merged_banks_5_cache f21_f21_update_0_write7_merged_banks_5;
  f21_f21_update_0_write8_merged_banks_5_cache f21_f21_update_0_write8_merged_banks_5;
  f21_f21_update_0_write9_merged_banks_5_cache f21_f21_update_0_write9_merged_banks_5;
};



inline void f21_f21_update_0_write0_write(hw_uint<16>& f21_f21_update_0_write0, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write0_merged_banks_5.push(f21_f21_update_0_write0);
}

inline void f21_f21_update_0_write1_write(hw_uint<16>& f21_f21_update_0_write1, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write1_merged_banks_5.push(f21_f21_update_0_write1);
}

inline void f21_f21_update_0_write10_write(hw_uint<16>& f21_f21_update_0_write10, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write10_merged_banks_5.push(f21_f21_update_0_write10);
}

inline void f21_f21_update_0_write11_write(hw_uint<16>& f21_f21_update_0_write11, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write11_merged_banks_5.push(f21_f21_update_0_write11);
}

inline void f21_f21_update_0_write12_write(hw_uint<16>& f21_f21_update_0_write12, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write12_merged_banks_5.push(f21_f21_update_0_write12);
}

inline void f21_f21_update_0_write13_write(hw_uint<16>& f21_f21_update_0_write13, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write13_merged_banks_5.push(f21_f21_update_0_write13);
}

inline void f21_f21_update_0_write14_write(hw_uint<16>& f21_f21_update_0_write14, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write14_merged_banks_5.push(f21_f21_update_0_write14);
}

inline void f21_f21_update_0_write15_write(hw_uint<16>& f21_f21_update_0_write15, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write15_merged_banks_5.push(f21_f21_update_0_write15);
}

inline void f21_f21_update_0_write16_write(hw_uint<16>& f21_f21_update_0_write16, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write16_merged_banks_5.push(f21_f21_update_0_write16);
}

inline void f21_f21_update_0_write17_write(hw_uint<16>& f21_f21_update_0_write17, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write17_merged_banks_5.push(f21_f21_update_0_write17);
}

inline void f21_f21_update_0_write18_write(hw_uint<16>& f21_f21_update_0_write18, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write18_merged_banks_5.push(f21_f21_update_0_write18);
}

inline void f21_f21_update_0_write19_write(hw_uint<16>& f21_f21_update_0_write19, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write19_merged_banks_5.push(f21_f21_update_0_write19);
}

inline void f21_f21_update_0_write2_write(hw_uint<16>& f21_f21_update_0_write2, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write2_merged_banks_5.push(f21_f21_update_0_write2);
}

inline void f21_f21_update_0_write20_write(hw_uint<16>& f21_f21_update_0_write20, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write20_merged_banks_5.push(f21_f21_update_0_write20);
}

inline void f21_f21_update_0_write21_write(hw_uint<16>& f21_f21_update_0_write21, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write21_merged_banks_5.push(f21_f21_update_0_write21);
}

inline void f21_f21_update_0_write22_write(hw_uint<16>& f21_f21_update_0_write22, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write22_merged_banks_5.push(f21_f21_update_0_write22);
}

inline void f21_f21_update_0_write23_write(hw_uint<16>& f21_f21_update_0_write23, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write23_merged_banks_5.push(f21_f21_update_0_write23);
}

inline void f21_f21_update_0_write24_write(hw_uint<16>& f21_f21_update_0_write24, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write24_merged_banks_5.push(f21_f21_update_0_write24);
}

inline void f21_f21_update_0_write25_write(hw_uint<16>& f21_f21_update_0_write25, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write25_merged_banks_5.push(f21_f21_update_0_write25);
}

inline void f21_f21_update_0_write26_write(hw_uint<16>& f21_f21_update_0_write26, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write26_merged_banks_5.push(f21_f21_update_0_write26);
}

inline void f21_f21_update_0_write27_write(hw_uint<16>& f21_f21_update_0_write27, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write27_merged_banks_5.push(f21_f21_update_0_write27);
}

inline void f21_f21_update_0_write28_write(hw_uint<16>& f21_f21_update_0_write28, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write28_merged_banks_5.push(f21_f21_update_0_write28);
}

inline void f21_f21_update_0_write29_write(hw_uint<16>& f21_f21_update_0_write29, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write29_merged_banks_5.push(f21_f21_update_0_write29);
}

inline void f21_f21_update_0_write3_write(hw_uint<16>& f21_f21_update_0_write3, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write3_merged_banks_5.push(f21_f21_update_0_write3);
}

inline void f21_f21_update_0_write30_write(hw_uint<16>& f21_f21_update_0_write30, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write30_merged_banks_5.push(f21_f21_update_0_write30);
}

inline void f21_f21_update_0_write31_write(hw_uint<16>& f21_f21_update_0_write31, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write31_merged_banks_5.push(f21_f21_update_0_write31);
}

inline void f21_f21_update_0_write4_write(hw_uint<16>& f21_f21_update_0_write4, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write4_merged_banks_5.push(f21_f21_update_0_write4);
}

inline void f21_f21_update_0_write5_write(hw_uint<16>& f21_f21_update_0_write5, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write5_merged_banks_5.push(f21_f21_update_0_write5);
}

inline void f21_f21_update_0_write6_write(hw_uint<16>& f21_f21_update_0_write6, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write6_merged_banks_5.push(f21_f21_update_0_write6);
}

inline void f21_f21_update_0_write7_write(hw_uint<16>& f21_f21_update_0_write7, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write7_merged_banks_5.push(f21_f21_update_0_write7);
}

inline void f21_f21_update_0_write8_write(hw_uint<16>& f21_f21_update_0_write8, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write8_merged_banks_5.push(f21_f21_update_0_write8);
}

inline void f21_f21_update_0_write9_write(hw_uint<16>& f21_f21_update_0_write9, f21_cache& f21, int d0, int d1, int dynamic_address) {
  f21.f21_f21_update_0_write9_merged_banks_5.push(f21_f21_update_0_write9);
}

inline hw_uint<16> f22_rd0_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd0 read pattern: { f22_update_0[d0, d1] -> f21[-1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write31 = f21.f21_f21_update_0_write31_merged_banks_5.peek_68();
  return value_f21_f21_update_0_write31;
  return 0;
}

inline hw_uint<16> f22_rd1_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd1 read pattern: { f22_update_0[d0, d1] -> f21[32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd10_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd10 read pattern: { f22_update_0[d0, d1] -> f21[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd100_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd100 read pattern: { f22_update_0[d0, d1] -> f21[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write19 = f21.f21_f21_update_0_write19_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write19;
  return 0;
}

inline hw_uint<16> f22_rd101_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd101 read pattern: { f22_update_0[d0, d1] -> f21[20 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write20 = f21.f21_f21_update_0_write20_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write20;
  return 0;
}

inline hw_uint<16> f22_rd102_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd102 read pattern: { f22_update_0[d0, d1] -> f21[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write20 = f21.f21_f21_update_0_write20_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write20;
  return 0;
}

inline hw_uint<16> f22_rd103_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd103 read pattern: { f22_update_0[d0, d1] -> f21[20 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write20 = f21.f21_f21_update_0_write20_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write20;
  return 0;
}

inline hw_uint<16> f22_rd104_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd104 read pattern: { f22_update_0[d0, d1] -> f21[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write21 = f21.f21_f21_update_0_write21_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write21;
  return 0;
}

inline hw_uint<16> f22_rd105_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd105 read pattern: { f22_update_0[d0, d1] -> f21[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write20 = f21.f21_f21_update_0_write20_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write20;
  return 0;
}

inline hw_uint<16> f22_rd106_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd106 read pattern: { f22_update_0[d0, d1] -> f21[21 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write21 = f21.f21_f21_update_0_write21_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write21;
  return 0;
}

inline hw_uint<16> f22_rd107_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd107 read pattern: { f22_update_0[d0, d1] -> f21[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write21 = f21.f21_f21_update_0_write21_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write21;
  return 0;
}

inline hw_uint<16> f22_rd108_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd108 read pattern: { f22_update_0[d0, d1] -> f21[21 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write21 = f21.f21_f21_update_0_write21_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write21;
  return 0;
}

inline hw_uint<16> f22_rd109_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd109 read pattern: { f22_update_0[d0, d1] -> f21[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write22 = f21.f21_f21_update_0_write22_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write22;
  return 0;
}

inline hw_uint<16> f22_rd11_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd11 read pattern: { f22_update_0[d0, d1] -> f21[2 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd110_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd110 read pattern: { f22_update_0[d0, d1] -> f21[21 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write21 = f21.f21_f21_update_0_write21_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write21;
  return 0;
}

inline hw_uint<16> f22_rd111_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd111 read pattern: { f22_update_0[d0, d1] -> f21[22 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write22 = f21.f21_f21_update_0_write22_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write22;
  return 0;
}

inline hw_uint<16> f22_rd112_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd112 read pattern: { f22_update_0[d0, d1] -> f21[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write22 = f21.f21_f21_update_0_write22_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write22;
  return 0;
}

inline hw_uint<16> f22_rd113_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd113 read pattern: { f22_update_0[d0, d1] -> f21[22 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write22 = f21.f21_f21_update_0_write22_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write22;
  return 0;
}

inline hw_uint<16> f22_rd114_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd114 read pattern: { f22_update_0[d0, d1] -> f21[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write23 = f21.f21_f21_update_0_write23_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write23;
  return 0;
}

inline hw_uint<16> f22_rd115_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd115 read pattern: { f22_update_0[d0, d1] -> f21[22 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write22 = f21.f21_f21_update_0_write22_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write22;
  return 0;
}

inline hw_uint<16> f22_rd116_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd116 read pattern: { f22_update_0[d0, d1] -> f21[23 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write23 = f21.f21_f21_update_0_write23_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write23;
  return 0;
}

inline hw_uint<16> f22_rd117_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd117 read pattern: { f22_update_0[d0, d1] -> f21[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write23 = f21.f21_f21_update_0_write23_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write23;
  return 0;
}

inline hw_uint<16> f22_rd118_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd118 read pattern: { f22_update_0[d0, d1] -> f21[23 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write23 = f21.f21_f21_update_0_write23_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write23;
  return 0;
}

inline hw_uint<16> f22_rd119_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd119 read pattern: { f22_update_0[d0, d1] -> f21[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write24 = f21.f21_f21_update_0_write24_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write24;
  return 0;
}

inline hw_uint<16> f22_rd12_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd12 read pattern: { f22_update_0[d0, d1] -> f21[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd120_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd120 read pattern: { f22_update_0[d0, d1] -> f21[23 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write23 = f21.f21_f21_update_0_write23_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write23;
  return 0;
}

inline hw_uint<16> f22_rd121_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd121 read pattern: { f22_update_0[d0, d1] -> f21[24 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write24 = f21.f21_f21_update_0_write24_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write24;
  return 0;
}

inline hw_uint<16> f22_rd122_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd122 read pattern: { f22_update_0[d0, d1] -> f21[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write24 = f21.f21_f21_update_0_write24_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write24;
  return 0;
}

inline hw_uint<16> f22_rd123_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd123 read pattern: { f22_update_0[d0, d1] -> f21[24 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write24 = f21.f21_f21_update_0_write24_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write24;
  return 0;
}

inline hw_uint<16> f22_rd124_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd124 read pattern: { f22_update_0[d0, d1] -> f21[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write25 = f21.f21_f21_update_0_write25_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write25;
  return 0;
}

inline hw_uint<16> f22_rd125_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd125 read pattern: { f22_update_0[d0, d1] -> f21[24 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write24 = f21.f21_f21_update_0_write24_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write24;
  return 0;
}

inline hw_uint<16> f22_rd126_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd126 read pattern: { f22_update_0[d0, d1] -> f21[25 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write25 = f21.f21_f21_update_0_write25_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write25;
  return 0;
}

inline hw_uint<16> f22_rd127_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd127 read pattern: { f22_update_0[d0, d1] -> f21[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write25 = f21.f21_f21_update_0_write25_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write25;
  return 0;
}

inline hw_uint<16> f22_rd128_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd128 read pattern: { f22_update_0[d0, d1] -> f21[25 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write25 = f21.f21_f21_update_0_write25_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write25;
  return 0;
}

inline hw_uint<16> f22_rd129_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd129 read pattern: { f22_update_0[d0, d1] -> f21[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write26 = f21.f21_f21_update_0_write26_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write26;
  return 0;
}

inline hw_uint<16> f22_rd13_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd13 read pattern: { f22_update_0[d0, d1] -> f21[2 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd130_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd130 read pattern: { f22_update_0[d0, d1] -> f21[25 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write25 = f21.f21_f21_update_0_write25_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write25;
  return 0;
}

inline hw_uint<16> f22_rd131_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd131 read pattern: { f22_update_0[d0, d1] -> f21[26 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write26 = f21.f21_f21_update_0_write26_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write26;
  return 0;
}

inline hw_uint<16> f22_rd132_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd132 read pattern: { f22_update_0[d0, d1] -> f21[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write26 = f21.f21_f21_update_0_write26_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write26;
  return 0;
}

inline hw_uint<16> f22_rd133_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd133 read pattern: { f22_update_0[d0, d1] -> f21[26 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write26 = f21.f21_f21_update_0_write26_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write26;
  return 0;
}

inline hw_uint<16> f22_rd134_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd134 read pattern: { f22_update_0[d0, d1] -> f21[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write27 = f21.f21_f21_update_0_write27_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write27;
  return 0;
}

inline hw_uint<16> f22_rd135_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd135 read pattern: { f22_update_0[d0, d1] -> f21[26 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write26 = f21.f21_f21_update_0_write26_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write26;
  return 0;
}

inline hw_uint<16> f22_rd136_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd136 read pattern: { f22_update_0[d0, d1] -> f21[27 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write27 = f21.f21_f21_update_0_write27_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write27;
  return 0;
}

inline hw_uint<16> f22_rd137_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd137 read pattern: { f22_update_0[d0, d1] -> f21[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write27 = f21.f21_f21_update_0_write27_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write27;
  return 0;
}

inline hw_uint<16> f22_rd138_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd138 read pattern: { f22_update_0[d0, d1] -> f21[27 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write27 = f21.f21_f21_update_0_write27_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write27;
  return 0;
}

inline hw_uint<16> f22_rd139_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd139 read pattern: { f22_update_0[d0, d1] -> f21[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write28 = f21.f21_f21_update_0_write28_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write28;
  return 0;
}

inline hw_uint<16> f22_rd14_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd14 read pattern: { f22_update_0[d0, d1] -> f21[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd140_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd140 read pattern: { f22_update_0[d0, d1] -> f21[27 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write27 = f21.f21_f21_update_0_write27_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write27;
  return 0;
}

inline hw_uint<16> f22_rd141_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd141 read pattern: { f22_update_0[d0, d1] -> f21[28 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write28 = f21.f21_f21_update_0_write28_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write28;
  return 0;
}

inline hw_uint<16> f22_rd142_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd142 read pattern: { f22_update_0[d0, d1] -> f21[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write28 = f21.f21_f21_update_0_write28_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write28;
  return 0;
}

inline hw_uint<16> f22_rd143_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd143 read pattern: { f22_update_0[d0, d1] -> f21[28 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write28 = f21.f21_f21_update_0_write28_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write28;
  return 0;
}

inline hw_uint<16> f22_rd144_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd144 read pattern: { f22_update_0[d0, d1] -> f21[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write29 = f21.f21_f21_update_0_write29_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write29;
  return 0;
}

inline hw_uint<16> f22_rd145_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd145 read pattern: { f22_update_0[d0, d1] -> f21[28 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write28 = f21.f21_f21_update_0_write28_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write28;
  return 0;
}

inline hw_uint<16> f22_rd146_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd146 read pattern: { f22_update_0[d0, d1] -> f21[29 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write29 = f21.f21_f21_update_0_write29_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write29;
  return 0;
}

inline hw_uint<16> f22_rd147_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd147 read pattern: { f22_update_0[d0, d1] -> f21[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write29 = f21.f21_f21_update_0_write29_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write29;
  return 0;
}

inline hw_uint<16> f22_rd148_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd148 read pattern: { f22_update_0[d0, d1] -> f21[29 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write29 = f21.f21_f21_update_0_write29_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write29;
  return 0;
}

inline hw_uint<16> f22_rd149_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd149 read pattern: { f22_update_0[d0, d1] -> f21[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write30 = f21.f21_f21_update_0_write30_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write30;
  return 0;
}

inline hw_uint<16> f22_rd15_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd15 read pattern: { f22_update_0[d0, d1] -> f21[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd150_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd150 read pattern: { f22_update_0[d0, d1] -> f21[29 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write29 = f21.f21_f21_update_0_write29_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write29;
  return 0;
}

inline hw_uint<16> f22_rd151_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd151 read pattern: { f22_update_0[d0, d1] -> f21[30 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write30 = f21.f21_f21_update_0_write30_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write30;
  return 0;
}

inline hw_uint<16> f22_rd152_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd152 read pattern: { f22_update_0[d0, d1] -> f21[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write30 = f21.f21_f21_update_0_write30_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write30;
  return 0;
}

inline hw_uint<16> f22_rd153_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd153 read pattern: { f22_update_0[d0, d1] -> f21[30 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write30 = f21.f21_f21_update_0_write30_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write30;
  return 0;
}

inline hw_uint<16> f22_rd154_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd154 read pattern: { f22_update_0[d0, d1] -> f21[31 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write31 = f21.f21_f21_update_0_write31_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write31;
  return 0;
}

inline hw_uint<16> f22_rd155_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd155 read pattern: { f22_update_0[d0, d1] -> f21[30 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write30 = f21.f21_f21_update_0_write30_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write30;
  return 0;
}

inline hw_uint<16> f22_rd156_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd156 read pattern: { f22_update_0[d0, d1] -> f21[31 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write31 = f21.f21_f21_update_0_write31_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write31;
  return 0;
}

inline hw_uint<16> f22_rd157_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd157 read pattern: { f22_update_0[d0, d1] -> f21[31 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write31 = f21.f21_f21_update_0_write31_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write31;
  return 0;
}

inline hw_uint<16> f22_rd158_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd158 read pattern: { f22_update_0[d0, d1] -> f21[31 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write31 = f21.f21_f21_update_0_write31_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write31;
  return 0;
}

inline hw_uint<16> f22_rd159_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd159 read pattern: { f22_update_0[d0, d1] -> f21[32 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_66();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd16_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd16 read pattern: { f22_update_0[d0, d1] -> f21[3 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd17_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd17 read pattern: { f22_update_0[d0, d1] -> f21[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd18_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd18 read pattern: { f22_update_0[d0, d1] -> f21[3 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd19_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd19 read pattern: { f22_update_0[d0, d1] -> f21[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd2_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd2 read pattern: { f22_update_0[d0, d1] -> f21[32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd20_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd20 read pattern: { f22_update_0[d0, d1] -> f21[3 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write3 = f21.f21_f21_update_0_write3_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write3;
  return 0;
}

inline hw_uint<16> f22_rd21_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd21 read pattern: { f22_update_0[d0, d1] -> f21[4 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd22_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd22 read pattern: { f22_update_0[d0, d1] -> f21[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd23_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd23 read pattern: { f22_update_0[d0, d1] -> f21[4 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd24_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd24 read pattern: { f22_update_0[d0, d1] -> f21[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd25_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd25 read pattern: { f22_update_0[d0, d1] -> f21[4 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write4 = f21.f21_f21_update_0_write4_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write4;
  return 0;
}

inline hw_uint<16> f22_rd26_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd26 read pattern: { f22_update_0[d0, d1] -> f21[5 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd27_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd27 read pattern: { f22_update_0[d0, d1] -> f21[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd28_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd28 read pattern: { f22_update_0[d0, d1] -> f21[5 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd29_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd29 read pattern: { f22_update_0[d0, d1] -> f21[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd3_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd3 read pattern: { f22_update_0[d0, d1] -> f21[32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd30_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd30 read pattern: { f22_update_0[d0, d1] -> f21[5 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write5 = f21.f21_f21_update_0_write5_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write5;
  return 0;
}

inline hw_uint<16> f22_rd31_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd31 read pattern: { f22_update_0[d0, d1] -> f21[6 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd32_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd32 read pattern: { f22_update_0[d0, d1] -> f21[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd33_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd33 read pattern: { f22_update_0[d0, d1] -> f21[6 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd34_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd34 read pattern: { f22_update_0[d0, d1] -> f21[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd35_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd35 read pattern: { f22_update_0[d0, d1] -> f21[6 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write6 = f21.f21_f21_update_0_write6_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write6;
  return 0;
}

inline hw_uint<16> f22_rd36_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd36 read pattern: { f22_update_0[d0, d1] -> f21[7 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd37_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd37 read pattern: { f22_update_0[d0, d1] -> f21[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd38_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd38 read pattern: { f22_update_0[d0, d1] -> f21[7 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd39_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd39 read pattern: { f22_update_0[d0, d1] -> f21[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd4_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd4 read pattern: { f22_update_0[d0, d1] -> f21[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd40_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd40 read pattern: { f22_update_0[d0, d1] -> f21[7 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write7 = f21.f21_f21_update_0_write7_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write7;
  return 0;
}

inline hw_uint<16> f22_rd41_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd41 read pattern: { f22_update_0[d0, d1] -> f21[8 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd42_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd42 read pattern: { f22_update_0[d0, d1] -> f21[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd43_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd43 read pattern: { f22_update_0[d0, d1] -> f21[8 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd44_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd44 read pattern: { f22_update_0[d0, d1] -> f21[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd45_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd45 read pattern: { f22_update_0[d0, d1] -> f21[8 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write8 = f21.f21_f21_update_0_write8_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write8;
  return 0;
}

inline hw_uint<16> f22_rd46_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd46 read pattern: { f22_update_0[d0, d1] -> f21[9 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd47_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd47 read pattern: { f22_update_0[d0, d1] -> f21[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd48_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd48 read pattern: { f22_update_0[d0, d1] -> f21[9 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd49_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd49 read pattern: { f22_update_0[d0, d1] -> f21[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd5_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd5 read pattern: { f22_update_0[d0, d1] -> f21[32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write0 = f21.f21_f21_update_0_write0_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write0;
  return 0;
}

inline hw_uint<16> f22_rd50_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd50 read pattern: { f22_update_0[d0, d1] -> f21[9 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write9 = f21.f21_f21_update_0_write9_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write9;
  return 0;
}

inline hw_uint<16> f22_rd51_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd51 read pattern: { f22_update_0[d0, d1] -> f21[10 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd52_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd52 read pattern: { f22_update_0[d0, d1] -> f21[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd53_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd53 read pattern: { f22_update_0[d0, d1] -> f21[10 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd54_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd54 read pattern: { f22_update_0[d0, d1] -> f21[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd55_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd55 read pattern: { f22_update_0[d0, d1] -> f21[10 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write10 = f21.f21_f21_update_0_write10_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write10;
  return 0;
}

inline hw_uint<16> f22_rd56_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd56 read pattern: { f22_update_0[d0, d1] -> f21[11 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd57_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd57 read pattern: { f22_update_0[d0, d1] -> f21[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd58_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd58 read pattern: { f22_update_0[d0, d1] -> f21[11 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd59_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd59 read pattern: { f22_update_0[d0, d1] -> f21[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd6_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd6 read pattern: { f22_update_0[d0, d1] -> f21[1 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd60_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd60 read pattern: { f22_update_0[d0, d1] -> f21[11 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write11 = f21.f21_f21_update_0_write11_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write11;
  return 0;
}

inline hw_uint<16> f22_rd61_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd61 read pattern: { f22_update_0[d0, d1] -> f21[12 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd62_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd62 read pattern: { f22_update_0[d0, d1] -> f21[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd63_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd63 read pattern: { f22_update_0[d0, d1] -> f21[12 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd64_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd64 read pattern: { f22_update_0[d0, d1] -> f21[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd65_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd65 read pattern: { f22_update_0[d0, d1] -> f21[12 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write12 = f21.f21_f21_update_0_write12_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write12;
  return 0;
}

inline hw_uint<16> f22_rd66_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd66 read pattern: { f22_update_0[d0, d1] -> f21[13 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd67_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd67 read pattern: { f22_update_0[d0, d1] -> f21[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd68_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd68 read pattern: { f22_update_0[d0, d1] -> f21[13 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd69_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd69 read pattern: { f22_update_0[d0, d1] -> f21[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd7_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd7 read pattern: { f22_update_0[d0, d1] -> f21[1 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd70_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd70 read pattern: { f22_update_0[d0, d1] -> f21[13 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write13 = f21.f21_f21_update_0_write13_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write13;
  return 0;
}

inline hw_uint<16> f22_rd71_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd71 read pattern: { f22_update_0[d0, d1] -> f21[14 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd72_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd72 read pattern: { f22_update_0[d0, d1] -> f21[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd73_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd73 read pattern: { f22_update_0[d0, d1] -> f21[14 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd74_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd74 read pattern: { f22_update_0[d0, d1] -> f21[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd75_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd75 read pattern: { f22_update_0[d0, d1] -> f21[14 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write14 = f21.f21_f21_update_0_write14_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write14;
  return 0;
}

inline hw_uint<16> f22_rd76_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd76 read pattern: { f22_update_0[d0, d1] -> f21[15 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd77_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd77 read pattern: { f22_update_0[d0, d1] -> f21[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd78_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd78 read pattern: { f22_update_0[d0, d1] -> f21[15 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd79_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd79 read pattern: { f22_update_0[d0, d1] -> f21[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write16 = f21.f21_f21_update_0_write16_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write16;
  return 0;
}

inline hw_uint<16> f22_rd8_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd8 read pattern: { f22_update_0[d0, d1] -> f21[1 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write1 = f21.f21_f21_update_0_write1_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write1;
  return 0;
}

inline hw_uint<16> f22_rd80_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd80 read pattern: { f22_update_0[d0, d1] -> f21[15 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write15 = f21.f21_f21_update_0_write15_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write15;
  return 0;
}

inline hw_uint<16> f22_rd81_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd81 read pattern: { f22_update_0[d0, d1] -> f21[16 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write16 = f21.f21_f21_update_0_write16_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write16;
  return 0;
}

inline hw_uint<16> f22_rd82_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd82 read pattern: { f22_update_0[d0, d1] -> f21[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write16 = f21.f21_f21_update_0_write16_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write16;
  return 0;
}

inline hw_uint<16> f22_rd83_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd83 read pattern: { f22_update_0[d0, d1] -> f21[16 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write16 = f21.f21_f21_update_0_write16_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write16;
  return 0;
}

inline hw_uint<16> f22_rd84_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd84 read pattern: { f22_update_0[d0, d1] -> f21[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write17 = f21.f21_f21_update_0_write17_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write17;
  return 0;
}

inline hw_uint<16> f22_rd85_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd85 read pattern: { f22_update_0[d0, d1] -> f21[16 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write16 = f21.f21_f21_update_0_write16_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write16;
  return 0;
}

inline hw_uint<16> f22_rd86_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd86 read pattern: { f22_update_0[d0, d1] -> f21[17 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write17 = f21.f21_f21_update_0_write17_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write17;
  return 0;
}

inline hw_uint<16> f22_rd87_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd87 read pattern: { f22_update_0[d0, d1] -> f21[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write17 = f21.f21_f21_update_0_write17_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write17;
  return 0;
}

inline hw_uint<16> f22_rd88_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd88 read pattern: { f22_update_0[d0, d1] -> f21[17 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write17 = f21.f21_f21_update_0_write17_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write17;
  return 0;
}

inline hw_uint<16> f22_rd89_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd89 read pattern: { f22_update_0[d0, d1] -> f21[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write18 = f21.f21_f21_update_0_write18_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write18;
  return 0;
}

inline hw_uint<16> f22_rd9_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd9 read pattern: { f22_update_0[d0, d1] -> f21[2 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write2 = f21.f21_f21_update_0_write2_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write2;
  return 0;
}

inline hw_uint<16> f22_rd90_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd90 read pattern: { f22_update_0[d0, d1] -> f21[17 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write17 = f21.f21_f21_update_0_write17_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write17;
  return 0;
}

inline hw_uint<16> f22_rd91_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd91 read pattern: { f22_update_0[d0, d1] -> f21[18 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write18 = f21.f21_f21_update_0_write18_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write18;
  return 0;
}

inline hw_uint<16> f22_rd92_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd92 read pattern: { f22_update_0[d0, d1] -> f21[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write18 = f21.f21_f21_update_0_write18_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write18;
  return 0;
}

inline hw_uint<16> f22_rd93_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd93 read pattern: { f22_update_0[d0, d1] -> f21[18 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write18 = f21.f21_f21_update_0_write18_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write18;
  return 0;
}

inline hw_uint<16> f22_rd94_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd94 read pattern: { f22_update_0[d0, d1] -> f21[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write19 = f21.f21_f21_update_0_write19_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write19;
  return 0;
}

inline hw_uint<16> f22_rd95_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd95 read pattern: { f22_update_0[d0, d1] -> f21[18 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write18 = f21.f21_f21_update_0_write18_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write18;
  return 0;
}

inline hw_uint<16> f22_rd96_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd96 read pattern: { f22_update_0[d0, d1] -> f21[19 + 32d0, -1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write19 = f21.f21_f21_update_0_write19_merged_banks_5.peek_133();
  return value_f21_f21_update_0_write19;
  return 0;
}

inline hw_uint<16> f22_rd97_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd97 read pattern: { f22_update_0[d0, d1] -> f21[19 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write19 = f21.f21_f21_update_0_write19_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write19;
  return 0;
}

inline hw_uint<16> f22_rd98_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd98 read pattern: { f22_update_0[d0, d1] -> f21[19 + 32d0, 1 + d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write19 = f21.f21_f21_update_0_write19_merged_banks_5.peek_1();
  return value_f21_f21_update_0_write19;
  return 0;
}

inline hw_uint<16> f22_rd99_select(f21_cache& f21, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f22_rd99 read pattern: { f22_update_0[d0, d1] -> f21[20 + 32d0, d1] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Read schedule : { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  // Write schedule: { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
  auto value_f21_f21_update_0_write20 = f21.f21_f21_update_0_write20_merged_banks_5.peek_67();
  return value_f21_f21_update_0_write20;
  return 0;
}

// # of bundles = 2
// f21_update_0_write
//	f21_f21_update_0_write0
//	f21_f21_update_0_write1
//	f21_f21_update_0_write2
//	f21_f21_update_0_write3
//	f21_f21_update_0_write4
//	f21_f21_update_0_write5
//	f21_f21_update_0_write6
//	f21_f21_update_0_write7
//	f21_f21_update_0_write8
//	f21_f21_update_0_write9
//	f21_f21_update_0_write10
//	f21_f21_update_0_write11
//	f21_f21_update_0_write12
//	f21_f21_update_0_write13
//	f21_f21_update_0_write14
//	f21_f21_update_0_write15
//	f21_f21_update_0_write16
//	f21_f21_update_0_write17
//	f21_f21_update_0_write18
//	f21_f21_update_0_write19
//	f21_f21_update_0_write20
//	f21_f21_update_0_write21
//	f21_f21_update_0_write22
//	f21_f21_update_0_write23
//	f21_f21_update_0_write24
//	f21_f21_update_0_write25
//	f21_f21_update_0_write26
//	f21_f21_update_0_write27
//	f21_f21_update_0_write28
//	f21_f21_update_0_write29
//	f21_f21_update_0_write30
//	f21_f21_update_0_write31
inline void f21_f21_update_0_write_bundle_write(hw_uint<512>& f21_update_0_write, f21_cache& f21, int d0, int d1, int dynamic_address) {
	hw_uint<16> f21_f21_update_0_write0_res = f21_update_0_write.extract<0, 15>();
	f21_f21_update_0_write0_write(f21_f21_update_0_write0_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write1_res = f21_update_0_write.extract<16, 31>();
	f21_f21_update_0_write1_write(f21_f21_update_0_write1_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write2_res = f21_update_0_write.extract<32, 47>();
	f21_f21_update_0_write2_write(f21_f21_update_0_write2_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write3_res = f21_update_0_write.extract<48, 63>();
	f21_f21_update_0_write3_write(f21_f21_update_0_write3_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write4_res = f21_update_0_write.extract<64, 79>();
	f21_f21_update_0_write4_write(f21_f21_update_0_write4_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write5_res = f21_update_0_write.extract<80, 95>();
	f21_f21_update_0_write5_write(f21_f21_update_0_write5_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write6_res = f21_update_0_write.extract<96, 111>();
	f21_f21_update_0_write6_write(f21_f21_update_0_write6_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write7_res = f21_update_0_write.extract<112, 127>();
	f21_f21_update_0_write7_write(f21_f21_update_0_write7_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write8_res = f21_update_0_write.extract<128, 143>();
	f21_f21_update_0_write8_write(f21_f21_update_0_write8_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write9_res = f21_update_0_write.extract<144, 159>();
	f21_f21_update_0_write9_write(f21_f21_update_0_write9_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write10_res = f21_update_0_write.extract<160, 175>();
	f21_f21_update_0_write10_write(f21_f21_update_0_write10_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write11_res = f21_update_0_write.extract<176, 191>();
	f21_f21_update_0_write11_write(f21_f21_update_0_write11_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write12_res = f21_update_0_write.extract<192, 207>();
	f21_f21_update_0_write12_write(f21_f21_update_0_write12_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write13_res = f21_update_0_write.extract<208, 223>();
	f21_f21_update_0_write13_write(f21_f21_update_0_write13_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write14_res = f21_update_0_write.extract<224, 239>();
	f21_f21_update_0_write14_write(f21_f21_update_0_write14_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write15_res = f21_update_0_write.extract<240, 255>();
	f21_f21_update_0_write15_write(f21_f21_update_0_write15_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write16_res = f21_update_0_write.extract<256, 271>();
	f21_f21_update_0_write16_write(f21_f21_update_0_write16_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write17_res = f21_update_0_write.extract<272, 287>();
	f21_f21_update_0_write17_write(f21_f21_update_0_write17_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write18_res = f21_update_0_write.extract<288, 303>();
	f21_f21_update_0_write18_write(f21_f21_update_0_write18_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write19_res = f21_update_0_write.extract<304, 319>();
	f21_f21_update_0_write19_write(f21_f21_update_0_write19_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write20_res = f21_update_0_write.extract<320, 335>();
	f21_f21_update_0_write20_write(f21_f21_update_0_write20_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write21_res = f21_update_0_write.extract<336, 351>();
	f21_f21_update_0_write21_write(f21_f21_update_0_write21_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write22_res = f21_update_0_write.extract<352, 367>();
	f21_f21_update_0_write22_write(f21_f21_update_0_write22_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write23_res = f21_update_0_write.extract<368, 383>();
	f21_f21_update_0_write23_write(f21_f21_update_0_write23_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write24_res = f21_update_0_write.extract<384, 399>();
	f21_f21_update_0_write24_write(f21_f21_update_0_write24_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write25_res = f21_update_0_write.extract<400, 415>();
	f21_f21_update_0_write25_write(f21_f21_update_0_write25_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write26_res = f21_update_0_write.extract<416, 431>();
	f21_f21_update_0_write26_write(f21_f21_update_0_write26_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write27_res = f21_update_0_write.extract<432, 447>();
	f21_f21_update_0_write27_write(f21_f21_update_0_write27_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write28_res = f21_update_0_write.extract<448, 463>();
	f21_f21_update_0_write28_write(f21_f21_update_0_write28_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write29_res = f21_update_0_write.extract<464, 479>();
	f21_f21_update_0_write29_write(f21_f21_update_0_write29_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write30_res = f21_update_0_write.extract<480, 495>();
	f21_f21_update_0_write30_write(f21_f21_update_0_write30_res, f21, d0, d1, dynamic_address);
	hw_uint<16> f21_f21_update_0_write31_res = f21_update_0_write.extract<496, 511>();
	f21_f21_update_0_write31_write(f21_f21_update_0_write31_res, f21, d0, d1, dynamic_address);
}

// f22_update_0_read
//	f22_rd0
//	f22_rd1
//	f22_rd2
//	f22_rd3
//	f22_rd4
//	f22_rd5
//	f22_rd6
//	f22_rd7
//	f22_rd8
//	f22_rd9
//	f22_rd10
//	f22_rd11
//	f22_rd12
//	f22_rd13
//	f22_rd14
//	f22_rd15
//	f22_rd16
//	f22_rd17
//	f22_rd18
//	f22_rd19
//	f22_rd20
//	f22_rd21
//	f22_rd22
//	f22_rd23
//	f22_rd24
//	f22_rd25
//	f22_rd26
//	f22_rd27
//	f22_rd28
//	f22_rd29
//	f22_rd30
//	f22_rd31
//	f22_rd32
//	f22_rd33
//	f22_rd34
//	f22_rd35
//	f22_rd36
//	f22_rd37
//	f22_rd38
//	f22_rd39
//	f22_rd40
//	f22_rd41
//	f22_rd42
//	f22_rd43
//	f22_rd44
//	f22_rd45
//	f22_rd46
//	f22_rd47
//	f22_rd48
//	f22_rd49
//	f22_rd50
//	f22_rd51
//	f22_rd52
//	f22_rd53
//	f22_rd54
//	f22_rd55
//	f22_rd56
//	f22_rd57
//	f22_rd58
//	f22_rd59
//	f22_rd60
//	f22_rd61
//	f22_rd62
//	f22_rd63
//	f22_rd64
//	f22_rd65
//	f22_rd66
//	f22_rd67
//	f22_rd68
//	f22_rd69
//	f22_rd70
//	f22_rd71
//	f22_rd72
//	f22_rd73
//	f22_rd74
//	f22_rd75
//	f22_rd76
//	f22_rd77
//	f22_rd78
//	f22_rd79
//	f22_rd80
//	f22_rd81
//	f22_rd82
//	f22_rd83
//	f22_rd84
//	f22_rd85
//	f22_rd86
//	f22_rd87
//	f22_rd88
//	f22_rd89
//	f22_rd90
//	f22_rd91
//	f22_rd92
//	f22_rd93
//	f22_rd94
//	f22_rd95
//	f22_rd96
//	f22_rd97
//	f22_rd98
//	f22_rd99
//	f22_rd100
//	f22_rd101
//	f22_rd102
//	f22_rd103
//	f22_rd104
//	f22_rd105
//	f22_rd106
//	f22_rd107
//	f22_rd108
//	f22_rd109
//	f22_rd110
//	f22_rd111
//	f22_rd112
//	f22_rd113
//	f22_rd114
//	f22_rd115
//	f22_rd116
//	f22_rd117
//	f22_rd118
//	f22_rd119
//	f22_rd120
//	f22_rd121
//	f22_rd122
//	f22_rd123
//	f22_rd124
//	f22_rd125
//	f22_rd126
//	f22_rd127
//	f22_rd128
//	f22_rd129
//	f22_rd130
//	f22_rd131
//	f22_rd132
//	f22_rd133
//	f22_rd134
//	f22_rd135
//	f22_rd136
//	f22_rd137
//	f22_rd138
//	f22_rd139
//	f22_rd140
//	f22_rd141
//	f22_rd142
//	f22_rd143
//	f22_rd144
//	f22_rd145
//	f22_rd146
//	f22_rd147
//	f22_rd148
//	f22_rd149
//	f22_rd150
//	f22_rd151
//	f22_rd152
//	f22_rd153
//	f22_rd154
//	f22_rd155
//	f22_rd156
//	f22_rd157
//	f22_rd158
//	f22_rd159
inline hw_uint<2560> f21_f22_update_0_read_bundle_read(f21_cache& f21, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f22_rd0
    // f22_rd1
    // f22_rd2
    // f22_rd3
    // f22_rd4
    // f22_rd5
    // f22_rd6
    // f22_rd7
    // f22_rd8
    // f22_rd9
    // f22_rd10
    // f22_rd11
    // f22_rd12
    // f22_rd13
    // f22_rd14
    // f22_rd15
    // f22_rd16
    // f22_rd17
    // f22_rd18
    // f22_rd19
    // f22_rd20
    // f22_rd21
    // f22_rd22
    // f22_rd23
    // f22_rd24
    // f22_rd25
    // f22_rd26
    // f22_rd27
    // f22_rd28
    // f22_rd29
    // f22_rd30
    // f22_rd31
    // f22_rd32
    // f22_rd33
    // f22_rd34
    // f22_rd35
    // f22_rd36
    // f22_rd37
    // f22_rd38
    // f22_rd39
    // f22_rd40
    // f22_rd41
    // f22_rd42
    // f22_rd43
    // f22_rd44
    // f22_rd45
    // f22_rd46
    // f22_rd47
    // f22_rd48
    // f22_rd49
    // f22_rd50
    // f22_rd51
    // f22_rd52
    // f22_rd53
    // f22_rd54
    // f22_rd55
    // f22_rd56
    // f22_rd57
    // f22_rd58
    // f22_rd59
    // f22_rd60
    // f22_rd61
    // f22_rd62
    // f22_rd63
    // f22_rd64
    // f22_rd65
    // f22_rd66
    // f22_rd67
    // f22_rd68
    // f22_rd69
    // f22_rd70
    // f22_rd71
    // f22_rd72
    // f22_rd73
    // f22_rd74
    // f22_rd75
    // f22_rd76
    // f22_rd77
    // f22_rd78
    // f22_rd79
    // f22_rd80
    // f22_rd81
    // f22_rd82
    // f22_rd83
    // f22_rd84
    // f22_rd85
    // f22_rd86
    // f22_rd87
    // f22_rd88
    // f22_rd89
    // f22_rd90
    // f22_rd91
    // f22_rd92
    // f22_rd93
    // f22_rd94
    // f22_rd95
    // f22_rd96
    // f22_rd97
    // f22_rd98
    // f22_rd99
    // f22_rd100
    // f22_rd101
    // f22_rd102
    // f22_rd103
    // f22_rd104
    // f22_rd105
    // f22_rd106
    // f22_rd107
    // f22_rd108
    // f22_rd109
    // f22_rd110
    // f22_rd111
    // f22_rd112
    // f22_rd113
    // f22_rd114
    // f22_rd115
    // f22_rd116
    // f22_rd117
    // f22_rd118
    // f22_rd119
    // f22_rd120
    // f22_rd121
    // f22_rd122
    // f22_rd123
    // f22_rd124
    // f22_rd125
    // f22_rd126
    // f22_rd127
    // f22_rd128
    // f22_rd129
    // f22_rd130
    // f22_rd131
    // f22_rd132
    // f22_rd133
    // f22_rd134
    // f22_rd135
    // f22_rd136
    // f22_rd137
    // f22_rd138
    // f22_rd139
    // f22_rd140
    // f22_rd141
    // f22_rd142
    // f22_rd143
    // f22_rd144
    // f22_rd145
    // f22_rd146
    // f22_rd147
    // f22_rd148
    // f22_rd149
    // f22_rd150
    // f22_rd151
    // f22_rd152
    // f22_rd153
    // f22_rd154
    // f22_rd155
    // f22_rd156
    // f22_rd157
    // f22_rd158
    // f22_rd159

	hw_uint<2560> result;
	hw_uint<16> f22_rd0_res = f22_rd0_select(f21, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f22_rd0_res);
	hw_uint<16> f22_rd1_res = f22_rd1_select(f21, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f22_rd1_res);
	hw_uint<16> f22_rd2_res = f22_rd2_select(f21, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f22_rd2_res);
	hw_uint<16> f22_rd3_res = f22_rd3_select(f21, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f22_rd3_res);
	hw_uint<16> f22_rd4_res = f22_rd4_select(f21, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f22_rd4_res);
	hw_uint<16> f22_rd5_res = f22_rd5_select(f21, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f22_rd5_res);
	hw_uint<16> f22_rd6_res = f22_rd6_select(f21, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f22_rd6_res);
	hw_uint<16> f22_rd7_res = f22_rd7_select(f21, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f22_rd7_res);
	hw_uint<16> f22_rd8_res = f22_rd8_select(f21, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f22_rd8_res);
	hw_uint<16> f22_rd9_res = f22_rd9_select(f21, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f22_rd9_res);
	hw_uint<16> f22_rd10_res = f22_rd10_select(f21, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f22_rd10_res);
	hw_uint<16> f22_rd11_res = f22_rd11_select(f21, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f22_rd11_res);
	hw_uint<16> f22_rd12_res = f22_rd12_select(f21, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f22_rd12_res);
	hw_uint<16> f22_rd13_res = f22_rd13_select(f21, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f22_rd13_res);
	hw_uint<16> f22_rd14_res = f22_rd14_select(f21, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f22_rd14_res);
	hw_uint<16> f22_rd15_res = f22_rd15_select(f21, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f22_rd15_res);
	hw_uint<16> f22_rd16_res = f22_rd16_select(f21, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f22_rd16_res);
	hw_uint<16> f22_rd17_res = f22_rd17_select(f21, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f22_rd17_res);
	hw_uint<16> f22_rd18_res = f22_rd18_select(f21, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f22_rd18_res);
	hw_uint<16> f22_rd19_res = f22_rd19_select(f21, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f22_rd19_res);
	hw_uint<16> f22_rd20_res = f22_rd20_select(f21, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f22_rd20_res);
	hw_uint<16> f22_rd21_res = f22_rd21_select(f21, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f22_rd21_res);
	hw_uint<16> f22_rd22_res = f22_rd22_select(f21, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f22_rd22_res);
	hw_uint<16> f22_rd23_res = f22_rd23_select(f21, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f22_rd23_res);
	hw_uint<16> f22_rd24_res = f22_rd24_select(f21, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f22_rd24_res);
	hw_uint<16> f22_rd25_res = f22_rd25_select(f21, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f22_rd25_res);
	hw_uint<16> f22_rd26_res = f22_rd26_select(f21, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f22_rd26_res);
	hw_uint<16> f22_rd27_res = f22_rd27_select(f21, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f22_rd27_res);
	hw_uint<16> f22_rd28_res = f22_rd28_select(f21, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f22_rd28_res);
	hw_uint<16> f22_rd29_res = f22_rd29_select(f21, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f22_rd29_res);
	hw_uint<16> f22_rd30_res = f22_rd30_select(f21, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f22_rd30_res);
	hw_uint<16> f22_rd31_res = f22_rd31_select(f21, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f22_rd31_res);
	hw_uint<16> f22_rd32_res = f22_rd32_select(f21, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f22_rd32_res);
	hw_uint<16> f22_rd33_res = f22_rd33_select(f21, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f22_rd33_res);
	hw_uint<16> f22_rd34_res = f22_rd34_select(f21, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f22_rd34_res);
	hw_uint<16> f22_rd35_res = f22_rd35_select(f21, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f22_rd35_res);
	hw_uint<16> f22_rd36_res = f22_rd36_select(f21, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f22_rd36_res);
	hw_uint<16> f22_rd37_res = f22_rd37_select(f21, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f22_rd37_res);
	hw_uint<16> f22_rd38_res = f22_rd38_select(f21, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f22_rd38_res);
	hw_uint<16> f22_rd39_res = f22_rd39_select(f21, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f22_rd39_res);
	hw_uint<16> f22_rd40_res = f22_rd40_select(f21, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f22_rd40_res);
	hw_uint<16> f22_rd41_res = f22_rd41_select(f21, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f22_rd41_res);
	hw_uint<16> f22_rd42_res = f22_rd42_select(f21, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f22_rd42_res);
	hw_uint<16> f22_rd43_res = f22_rd43_select(f21, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f22_rd43_res);
	hw_uint<16> f22_rd44_res = f22_rd44_select(f21, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f22_rd44_res);
	hw_uint<16> f22_rd45_res = f22_rd45_select(f21, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f22_rd45_res);
	hw_uint<16> f22_rd46_res = f22_rd46_select(f21, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f22_rd46_res);
	hw_uint<16> f22_rd47_res = f22_rd47_select(f21, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f22_rd47_res);
	hw_uint<16> f22_rd48_res = f22_rd48_select(f21, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f22_rd48_res);
	hw_uint<16> f22_rd49_res = f22_rd49_select(f21, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f22_rd49_res);
	hw_uint<16> f22_rd50_res = f22_rd50_select(f21, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f22_rd50_res);
	hw_uint<16> f22_rd51_res = f22_rd51_select(f21, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f22_rd51_res);
	hw_uint<16> f22_rd52_res = f22_rd52_select(f21, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f22_rd52_res);
	hw_uint<16> f22_rd53_res = f22_rd53_select(f21, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f22_rd53_res);
	hw_uint<16> f22_rd54_res = f22_rd54_select(f21, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f22_rd54_res);
	hw_uint<16> f22_rd55_res = f22_rd55_select(f21, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f22_rd55_res);
	hw_uint<16> f22_rd56_res = f22_rd56_select(f21, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f22_rd56_res);
	hw_uint<16> f22_rd57_res = f22_rd57_select(f21, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f22_rd57_res);
	hw_uint<16> f22_rd58_res = f22_rd58_select(f21, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f22_rd58_res);
	hw_uint<16> f22_rd59_res = f22_rd59_select(f21, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f22_rd59_res);
	hw_uint<16> f22_rd60_res = f22_rd60_select(f21, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f22_rd60_res);
	hw_uint<16> f22_rd61_res = f22_rd61_select(f21, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f22_rd61_res);
	hw_uint<16> f22_rd62_res = f22_rd62_select(f21, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f22_rd62_res);
	hw_uint<16> f22_rd63_res = f22_rd63_select(f21, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f22_rd63_res);
	hw_uint<16> f22_rd64_res = f22_rd64_select(f21, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f22_rd64_res);
	hw_uint<16> f22_rd65_res = f22_rd65_select(f21, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f22_rd65_res);
	hw_uint<16> f22_rd66_res = f22_rd66_select(f21, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f22_rd66_res);
	hw_uint<16> f22_rd67_res = f22_rd67_select(f21, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f22_rd67_res);
	hw_uint<16> f22_rd68_res = f22_rd68_select(f21, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f22_rd68_res);
	hw_uint<16> f22_rd69_res = f22_rd69_select(f21, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f22_rd69_res);
	hw_uint<16> f22_rd70_res = f22_rd70_select(f21, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f22_rd70_res);
	hw_uint<16> f22_rd71_res = f22_rd71_select(f21, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f22_rd71_res);
	hw_uint<16> f22_rd72_res = f22_rd72_select(f21, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f22_rd72_res);
	hw_uint<16> f22_rd73_res = f22_rd73_select(f21, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f22_rd73_res);
	hw_uint<16> f22_rd74_res = f22_rd74_select(f21, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f22_rd74_res);
	hw_uint<16> f22_rd75_res = f22_rd75_select(f21, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f22_rd75_res);
	hw_uint<16> f22_rd76_res = f22_rd76_select(f21, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f22_rd76_res);
	hw_uint<16> f22_rd77_res = f22_rd77_select(f21, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f22_rd77_res);
	hw_uint<16> f22_rd78_res = f22_rd78_select(f21, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f22_rd78_res);
	hw_uint<16> f22_rd79_res = f22_rd79_select(f21, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f22_rd79_res);
	hw_uint<16> f22_rd80_res = f22_rd80_select(f21, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f22_rd80_res);
	hw_uint<16> f22_rd81_res = f22_rd81_select(f21, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f22_rd81_res);
	hw_uint<16> f22_rd82_res = f22_rd82_select(f21, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f22_rd82_res);
	hw_uint<16> f22_rd83_res = f22_rd83_select(f21, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f22_rd83_res);
	hw_uint<16> f22_rd84_res = f22_rd84_select(f21, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f22_rd84_res);
	hw_uint<16> f22_rd85_res = f22_rd85_select(f21, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f22_rd85_res);
	hw_uint<16> f22_rd86_res = f22_rd86_select(f21, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f22_rd86_res);
	hw_uint<16> f22_rd87_res = f22_rd87_select(f21, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f22_rd87_res);
	hw_uint<16> f22_rd88_res = f22_rd88_select(f21, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f22_rd88_res);
	hw_uint<16> f22_rd89_res = f22_rd89_select(f21, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f22_rd89_res);
	hw_uint<16> f22_rd90_res = f22_rd90_select(f21, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f22_rd90_res);
	hw_uint<16> f22_rd91_res = f22_rd91_select(f21, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f22_rd91_res);
	hw_uint<16> f22_rd92_res = f22_rd92_select(f21, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f22_rd92_res);
	hw_uint<16> f22_rd93_res = f22_rd93_select(f21, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f22_rd93_res);
	hw_uint<16> f22_rd94_res = f22_rd94_select(f21, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f22_rd94_res);
	hw_uint<16> f22_rd95_res = f22_rd95_select(f21, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f22_rd95_res);
	hw_uint<16> f22_rd96_res = f22_rd96_select(f21, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f22_rd96_res);
	hw_uint<16> f22_rd97_res = f22_rd97_select(f21, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f22_rd97_res);
	hw_uint<16> f22_rd98_res = f22_rd98_select(f21, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f22_rd98_res);
	hw_uint<16> f22_rd99_res = f22_rd99_select(f21, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f22_rd99_res);
	hw_uint<16> f22_rd100_res = f22_rd100_select(f21, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f22_rd100_res);
	hw_uint<16> f22_rd101_res = f22_rd101_select(f21, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f22_rd101_res);
	hw_uint<16> f22_rd102_res = f22_rd102_select(f21, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f22_rd102_res);
	hw_uint<16> f22_rd103_res = f22_rd103_select(f21, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f22_rd103_res);
	hw_uint<16> f22_rd104_res = f22_rd104_select(f21, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f22_rd104_res);
	hw_uint<16> f22_rd105_res = f22_rd105_select(f21, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f22_rd105_res);
	hw_uint<16> f22_rd106_res = f22_rd106_select(f21, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f22_rd106_res);
	hw_uint<16> f22_rd107_res = f22_rd107_select(f21, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f22_rd107_res);
	hw_uint<16> f22_rd108_res = f22_rd108_select(f21, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f22_rd108_res);
	hw_uint<16> f22_rd109_res = f22_rd109_select(f21, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f22_rd109_res);
	hw_uint<16> f22_rd110_res = f22_rd110_select(f21, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f22_rd110_res);
	hw_uint<16> f22_rd111_res = f22_rd111_select(f21, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f22_rd111_res);
	hw_uint<16> f22_rd112_res = f22_rd112_select(f21, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f22_rd112_res);
	hw_uint<16> f22_rd113_res = f22_rd113_select(f21, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f22_rd113_res);
	hw_uint<16> f22_rd114_res = f22_rd114_select(f21, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f22_rd114_res);
	hw_uint<16> f22_rd115_res = f22_rd115_select(f21, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f22_rd115_res);
	hw_uint<16> f22_rd116_res = f22_rd116_select(f21, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f22_rd116_res);
	hw_uint<16> f22_rd117_res = f22_rd117_select(f21, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f22_rd117_res);
	hw_uint<16> f22_rd118_res = f22_rd118_select(f21, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f22_rd118_res);
	hw_uint<16> f22_rd119_res = f22_rd119_select(f21, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f22_rd119_res);
	hw_uint<16> f22_rd120_res = f22_rd120_select(f21, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f22_rd120_res);
	hw_uint<16> f22_rd121_res = f22_rd121_select(f21, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f22_rd121_res);
	hw_uint<16> f22_rd122_res = f22_rd122_select(f21, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f22_rd122_res);
	hw_uint<16> f22_rd123_res = f22_rd123_select(f21, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f22_rd123_res);
	hw_uint<16> f22_rd124_res = f22_rd124_select(f21, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f22_rd124_res);
	hw_uint<16> f22_rd125_res = f22_rd125_select(f21, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f22_rd125_res);
	hw_uint<16> f22_rd126_res = f22_rd126_select(f21, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f22_rd126_res);
	hw_uint<16> f22_rd127_res = f22_rd127_select(f21, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f22_rd127_res);
	hw_uint<16> f22_rd128_res = f22_rd128_select(f21, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f22_rd128_res);
	hw_uint<16> f22_rd129_res = f22_rd129_select(f21, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f22_rd129_res);
	hw_uint<16> f22_rd130_res = f22_rd130_select(f21, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f22_rd130_res);
	hw_uint<16> f22_rd131_res = f22_rd131_select(f21, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f22_rd131_res);
	hw_uint<16> f22_rd132_res = f22_rd132_select(f21, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f22_rd132_res);
	hw_uint<16> f22_rd133_res = f22_rd133_select(f21, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f22_rd133_res);
	hw_uint<16> f22_rd134_res = f22_rd134_select(f21, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f22_rd134_res);
	hw_uint<16> f22_rd135_res = f22_rd135_select(f21, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f22_rd135_res);
	hw_uint<16> f22_rd136_res = f22_rd136_select(f21, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f22_rd136_res);
	hw_uint<16> f22_rd137_res = f22_rd137_select(f21, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f22_rd137_res);
	hw_uint<16> f22_rd138_res = f22_rd138_select(f21, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f22_rd138_res);
	hw_uint<16> f22_rd139_res = f22_rd139_select(f21, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f22_rd139_res);
	hw_uint<16> f22_rd140_res = f22_rd140_select(f21, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f22_rd140_res);
	hw_uint<16> f22_rd141_res = f22_rd141_select(f21, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f22_rd141_res);
	hw_uint<16> f22_rd142_res = f22_rd142_select(f21, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f22_rd142_res);
	hw_uint<16> f22_rd143_res = f22_rd143_select(f21, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f22_rd143_res);
	hw_uint<16> f22_rd144_res = f22_rd144_select(f21, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f22_rd144_res);
	hw_uint<16> f22_rd145_res = f22_rd145_select(f21, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f22_rd145_res);
	hw_uint<16> f22_rd146_res = f22_rd146_select(f21, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f22_rd146_res);
	hw_uint<16> f22_rd147_res = f22_rd147_select(f21, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f22_rd147_res);
	hw_uint<16> f22_rd148_res = f22_rd148_select(f21, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f22_rd148_res);
	hw_uint<16> f22_rd149_res = f22_rd149_select(f21, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f22_rd149_res);
	hw_uint<16> f22_rd150_res = f22_rd150_select(f21, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f22_rd150_res);
	hw_uint<16> f22_rd151_res = f22_rd151_select(f21, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f22_rd151_res);
	hw_uint<16> f22_rd152_res = f22_rd152_select(f21, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f22_rd152_res);
	hw_uint<16> f22_rd153_res = f22_rd153_select(f21, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f22_rd153_res);
	hw_uint<16> f22_rd154_res = f22_rd154_select(f21, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f22_rd154_res);
	hw_uint<16> f22_rd155_res = f22_rd155_select(f21, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f22_rd155_res);
	hw_uint<16> f22_rd156_res = f22_rd156_select(f21, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f22_rd156_res);
	hw_uint<16> f22_rd157_res = f22_rd157_select(f21, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f22_rd157_res);
	hw_uint<16> f22_rd158_res = f22_rd158_select(f21, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f22_rd158_res);
	hw_uint<16> f22_rd159_res = f22_rd159_select(f21, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f22_rd159_res);
	return result;
}

struct f22_f22_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1952], [-2, 1080]}
	// Capacity: 130
	// # of read delays: 5
  // 0, 1, 64, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 63> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
		return f6;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_129() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1921], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1930], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1931], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1932], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1933], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1934], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1935], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-16, 1936], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-15, 1937], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-14, 1938], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-13, 1939], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1922], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-12, 1940], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-11, 1941], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-10, 1942], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-9, 1943], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-8, 1944], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-7, 1945], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-6, 1946], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-5, 1947], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-4, 1948], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-3, 1949], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1923], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-2, 1950], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-33, 1951], [-1, 1081]}
	// Capacity: 130
	// # of read delays: 5
  // 0, 1, 65, 66, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 62> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_129() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1924], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1925], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1926], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1927], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1928], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_f22_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1929], [-2, 1081]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 65, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f22_cache {
  // # of banks: 32
  f22_f22_update_0_write0_merged_banks_5_cache f22_f22_update_0_write0_merged_banks_5;
  f22_f22_update_0_write1_merged_banks_5_cache f22_f22_update_0_write1_merged_banks_5;
  f22_f22_update_0_write10_merged_banks_5_cache f22_f22_update_0_write10_merged_banks_5;
  f22_f22_update_0_write11_merged_banks_5_cache f22_f22_update_0_write11_merged_banks_5;
  f22_f22_update_0_write12_merged_banks_5_cache f22_f22_update_0_write12_merged_banks_5;
  f22_f22_update_0_write13_merged_banks_5_cache f22_f22_update_0_write13_merged_banks_5;
  f22_f22_update_0_write14_merged_banks_5_cache f22_f22_update_0_write14_merged_banks_5;
  f22_f22_update_0_write15_merged_banks_5_cache f22_f22_update_0_write15_merged_banks_5;
  f22_f22_update_0_write16_merged_banks_5_cache f22_f22_update_0_write16_merged_banks_5;
  f22_f22_update_0_write17_merged_banks_5_cache f22_f22_update_0_write17_merged_banks_5;
  f22_f22_update_0_write18_merged_banks_5_cache f22_f22_update_0_write18_merged_banks_5;
  f22_f22_update_0_write19_merged_banks_5_cache f22_f22_update_0_write19_merged_banks_5;
  f22_f22_update_0_write2_merged_banks_5_cache f22_f22_update_0_write2_merged_banks_5;
  f22_f22_update_0_write20_merged_banks_5_cache f22_f22_update_0_write20_merged_banks_5;
  f22_f22_update_0_write21_merged_banks_5_cache f22_f22_update_0_write21_merged_banks_5;
  f22_f22_update_0_write22_merged_banks_5_cache f22_f22_update_0_write22_merged_banks_5;
  f22_f22_update_0_write23_merged_banks_5_cache f22_f22_update_0_write23_merged_banks_5;
  f22_f22_update_0_write24_merged_banks_5_cache f22_f22_update_0_write24_merged_banks_5;
  f22_f22_update_0_write25_merged_banks_5_cache f22_f22_update_0_write25_merged_banks_5;
  f22_f22_update_0_write26_merged_banks_5_cache f22_f22_update_0_write26_merged_banks_5;
  f22_f22_update_0_write27_merged_banks_5_cache f22_f22_update_0_write27_merged_banks_5;
  f22_f22_update_0_write28_merged_banks_5_cache f22_f22_update_0_write28_merged_banks_5;
  f22_f22_update_0_write29_merged_banks_5_cache f22_f22_update_0_write29_merged_banks_5;
  f22_f22_update_0_write3_merged_banks_5_cache f22_f22_update_0_write3_merged_banks_5;
  f22_f22_update_0_write30_merged_banks_5_cache f22_f22_update_0_write30_merged_banks_5;
  f22_f22_update_0_write31_merged_banks_5_cache f22_f22_update_0_write31_merged_banks_5;
  f22_f22_update_0_write4_merged_banks_5_cache f22_f22_update_0_write4_merged_banks_5;
  f22_f22_update_0_write5_merged_banks_5_cache f22_f22_update_0_write5_merged_banks_5;
  f22_f22_update_0_write6_merged_banks_5_cache f22_f22_update_0_write6_merged_banks_5;
  f22_f22_update_0_write7_merged_banks_5_cache f22_f22_update_0_write7_merged_banks_5;
  f22_f22_update_0_write8_merged_banks_5_cache f22_f22_update_0_write8_merged_banks_5;
  f22_f22_update_0_write9_merged_banks_5_cache f22_f22_update_0_write9_merged_banks_5;
};



inline void f22_f22_update_0_write0_write(hw_uint<16>& f22_f22_update_0_write0, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write0_merged_banks_5.push(f22_f22_update_0_write0);
}

inline void f22_f22_update_0_write1_write(hw_uint<16>& f22_f22_update_0_write1, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write1_merged_banks_5.push(f22_f22_update_0_write1);
}

inline void f22_f22_update_0_write10_write(hw_uint<16>& f22_f22_update_0_write10, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write10_merged_banks_5.push(f22_f22_update_0_write10);
}

inline void f22_f22_update_0_write11_write(hw_uint<16>& f22_f22_update_0_write11, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write11_merged_banks_5.push(f22_f22_update_0_write11);
}

inline void f22_f22_update_0_write12_write(hw_uint<16>& f22_f22_update_0_write12, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write12_merged_banks_5.push(f22_f22_update_0_write12);
}

inline void f22_f22_update_0_write13_write(hw_uint<16>& f22_f22_update_0_write13, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write13_merged_banks_5.push(f22_f22_update_0_write13);
}

inline void f22_f22_update_0_write14_write(hw_uint<16>& f22_f22_update_0_write14, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write14_merged_banks_5.push(f22_f22_update_0_write14);
}

inline void f22_f22_update_0_write15_write(hw_uint<16>& f22_f22_update_0_write15, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write15_merged_banks_5.push(f22_f22_update_0_write15);
}

inline void f22_f22_update_0_write16_write(hw_uint<16>& f22_f22_update_0_write16, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write16_merged_banks_5.push(f22_f22_update_0_write16);
}

inline void f22_f22_update_0_write17_write(hw_uint<16>& f22_f22_update_0_write17, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write17_merged_banks_5.push(f22_f22_update_0_write17);
}

inline void f22_f22_update_0_write18_write(hw_uint<16>& f22_f22_update_0_write18, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write18_merged_banks_5.push(f22_f22_update_0_write18);
}

inline void f22_f22_update_0_write19_write(hw_uint<16>& f22_f22_update_0_write19, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write19_merged_banks_5.push(f22_f22_update_0_write19);
}

inline void f22_f22_update_0_write2_write(hw_uint<16>& f22_f22_update_0_write2, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write2_merged_banks_5.push(f22_f22_update_0_write2);
}

inline void f22_f22_update_0_write20_write(hw_uint<16>& f22_f22_update_0_write20, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write20_merged_banks_5.push(f22_f22_update_0_write20);
}

inline void f22_f22_update_0_write21_write(hw_uint<16>& f22_f22_update_0_write21, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write21_merged_banks_5.push(f22_f22_update_0_write21);
}

inline void f22_f22_update_0_write22_write(hw_uint<16>& f22_f22_update_0_write22, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write22_merged_banks_5.push(f22_f22_update_0_write22);
}

inline void f22_f22_update_0_write23_write(hw_uint<16>& f22_f22_update_0_write23, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write23_merged_banks_5.push(f22_f22_update_0_write23);
}

inline void f22_f22_update_0_write24_write(hw_uint<16>& f22_f22_update_0_write24, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write24_merged_banks_5.push(f22_f22_update_0_write24);
}

inline void f22_f22_update_0_write25_write(hw_uint<16>& f22_f22_update_0_write25, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write25_merged_banks_5.push(f22_f22_update_0_write25);
}

inline void f22_f22_update_0_write26_write(hw_uint<16>& f22_f22_update_0_write26, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write26_merged_banks_5.push(f22_f22_update_0_write26);
}

inline void f22_f22_update_0_write27_write(hw_uint<16>& f22_f22_update_0_write27, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write27_merged_banks_5.push(f22_f22_update_0_write27);
}

inline void f22_f22_update_0_write28_write(hw_uint<16>& f22_f22_update_0_write28, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write28_merged_banks_5.push(f22_f22_update_0_write28);
}

inline void f22_f22_update_0_write29_write(hw_uint<16>& f22_f22_update_0_write29, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write29_merged_banks_5.push(f22_f22_update_0_write29);
}

inline void f22_f22_update_0_write3_write(hw_uint<16>& f22_f22_update_0_write3, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write3_merged_banks_5.push(f22_f22_update_0_write3);
}

inline void f22_f22_update_0_write30_write(hw_uint<16>& f22_f22_update_0_write30, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write30_merged_banks_5.push(f22_f22_update_0_write30);
}

inline void f22_f22_update_0_write31_write(hw_uint<16>& f22_f22_update_0_write31, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write31_merged_banks_5.push(f22_f22_update_0_write31);
}

inline void f22_f22_update_0_write4_write(hw_uint<16>& f22_f22_update_0_write4, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write4_merged_banks_5.push(f22_f22_update_0_write4);
}

inline void f22_f22_update_0_write5_write(hw_uint<16>& f22_f22_update_0_write5, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write5_merged_banks_5.push(f22_f22_update_0_write5);
}

inline void f22_f22_update_0_write6_write(hw_uint<16>& f22_f22_update_0_write6, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write6_merged_banks_5.push(f22_f22_update_0_write6);
}

inline void f22_f22_update_0_write7_write(hw_uint<16>& f22_f22_update_0_write7, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write7_merged_banks_5.push(f22_f22_update_0_write7);
}

inline void f22_f22_update_0_write8_write(hw_uint<16>& f22_f22_update_0_write8, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write8_merged_banks_5.push(f22_f22_update_0_write8);
}

inline void f22_f22_update_0_write9_write(hw_uint<16>& f22_f22_update_0_write9, f22_cache& f22, int d0, int d1, int dynamic_address) {
  f22.f22_f22_update_0_write9_merged_banks_5.push(f22_f22_update_0_write9);
}

inline hw_uint<16> f23_rd0_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd0 read pattern: { f23_update_0[d0, d1] -> f22[-1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write31 = f22.f22_f22_update_0_write31_merged_banks_5.peek_66();
  return value_f22_f22_update_0_write31;
  return 0;
}

inline hw_uint<16> f23_rd1_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd1 read pattern: { f23_update_0[d0, d1] -> f22[32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd10_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd10 read pattern: { f23_update_0[d0, d1] -> f22[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd100_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd100 read pattern: { f23_update_0[d0, d1] -> f22[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write19 = f22.f22_f22_update_0_write19_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write19;
  return 0;
}

inline hw_uint<16> f23_rd101_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd101 read pattern: { f23_update_0[d0, d1] -> f22[20 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write20 = f22.f22_f22_update_0_write20_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write20;
  return 0;
}

inline hw_uint<16> f23_rd102_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd102 read pattern: { f23_update_0[d0, d1] -> f22[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write20 = f22.f22_f22_update_0_write20_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write20;
  return 0;
}

inline hw_uint<16> f23_rd103_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd103 read pattern: { f23_update_0[d0, d1] -> f22[20 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write20 = f22.f22_f22_update_0_write20_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write20;
  return 0;
}

inline hw_uint<16> f23_rd104_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd104 read pattern: { f23_update_0[d0, d1] -> f22[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write21 = f22.f22_f22_update_0_write21_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write21;
  return 0;
}

inline hw_uint<16> f23_rd105_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd105 read pattern: { f23_update_0[d0, d1] -> f22[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write20 = f22.f22_f22_update_0_write20_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write20;
  return 0;
}

inline hw_uint<16> f23_rd106_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd106 read pattern: { f23_update_0[d0, d1] -> f22[21 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write21 = f22.f22_f22_update_0_write21_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write21;
  return 0;
}

inline hw_uint<16> f23_rd107_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd107 read pattern: { f23_update_0[d0, d1] -> f22[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write21 = f22.f22_f22_update_0_write21_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write21;
  return 0;
}

inline hw_uint<16> f23_rd108_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd108 read pattern: { f23_update_0[d0, d1] -> f22[21 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write21 = f22.f22_f22_update_0_write21_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write21;
  return 0;
}

inline hw_uint<16> f23_rd109_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd109 read pattern: { f23_update_0[d0, d1] -> f22[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write22 = f22.f22_f22_update_0_write22_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write22;
  return 0;
}

inline hw_uint<16> f23_rd11_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd11 read pattern: { f23_update_0[d0, d1] -> f22[2 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd110_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd110 read pattern: { f23_update_0[d0, d1] -> f22[21 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write21 = f22.f22_f22_update_0_write21_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write21;
  return 0;
}

inline hw_uint<16> f23_rd111_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd111 read pattern: { f23_update_0[d0, d1] -> f22[22 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write22 = f22.f22_f22_update_0_write22_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write22;
  return 0;
}

inline hw_uint<16> f23_rd112_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd112 read pattern: { f23_update_0[d0, d1] -> f22[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write22 = f22.f22_f22_update_0_write22_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write22;
  return 0;
}

inline hw_uint<16> f23_rd113_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd113 read pattern: { f23_update_0[d0, d1] -> f22[22 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write22 = f22.f22_f22_update_0_write22_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write22;
  return 0;
}

inline hw_uint<16> f23_rd114_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd114 read pattern: { f23_update_0[d0, d1] -> f22[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write23 = f22.f22_f22_update_0_write23_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write23;
  return 0;
}

inline hw_uint<16> f23_rd115_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd115 read pattern: { f23_update_0[d0, d1] -> f22[22 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write22 = f22.f22_f22_update_0_write22_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write22;
  return 0;
}

inline hw_uint<16> f23_rd116_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd116 read pattern: { f23_update_0[d0, d1] -> f22[23 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write23 = f22.f22_f22_update_0_write23_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write23;
  return 0;
}

inline hw_uint<16> f23_rd117_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd117 read pattern: { f23_update_0[d0, d1] -> f22[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write23 = f22.f22_f22_update_0_write23_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write23;
  return 0;
}

inline hw_uint<16> f23_rd118_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd118 read pattern: { f23_update_0[d0, d1] -> f22[23 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write23 = f22.f22_f22_update_0_write23_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write23;
  return 0;
}

inline hw_uint<16> f23_rd119_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd119 read pattern: { f23_update_0[d0, d1] -> f22[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write24 = f22.f22_f22_update_0_write24_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write24;
  return 0;
}

inline hw_uint<16> f23_rd12_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd12 read pattern: { f23_update_0[d0, d1] -> f22[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd120_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd120 read pattern: { f23_update_0[d0, d1] -> f22[23 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write23 = f22.f22_f22_update_0_write23_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write23;
  return 0;
}

inline hw_uint<16> f23_rd121_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd121 read pattern: { f23_update_0[d0, d1] -> f22[24 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write24 = f22.f22_f22_update_0_write24_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write24;
  return 0;
}

inline hw_uint<16> f23_rd122_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd122 read pattern: { f23_update_0[d0, d1] -> f22[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write24 = f22.f22_f22_update_0_write24_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write24;
  return 0;
}

inline hw_uint<16> f23_rd123_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd123 read pattern: { f23_update_0[d0, d1] -> f22[24 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write24 = f22.f22_f22_update_0_write24_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write24;
  return 0;
}

inline hw_uint<16> f23_rd124_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd124 read pattern: { f23_update_0[d0, d1] -> f22[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write25 = f22.f22_f22_update_0_write25_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write25;
  return 0;
}

inline hw_uint<16> f23_rd125_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd125 read pattern: { f23_update_0[d0, d1] -> f22[24 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write24 = f22.f22_f22_update_0_write24_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write24;
  return 0;
}

inline hw_uint<16> f23_rd126_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd126 read pattern: { f23_update_0[d0, d1] -> f22[25 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write25 = f22.f22_f22_update_0_write25_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write25;
  return 0;
}

inline hw_uint<16> f23_rd127_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd127 read pattern: { f23_update_0[d0, d1] -> f22[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write25 = f22.f22_f22_update_0_write25_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write25;
  return 0;
}

inline hw_uint<16> f23_rd128_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd128 read pattern: { f23_update_0[d0, d1] -> f22[25 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write25 = f22.f22_f22_update_0_write25_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write25;
  return 0;
}

inline hw_uint<16> f23_rd129_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd129 read pattern: { f23_update_0[d0, d1] -> f22[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write26 = f22.f22_f22_update_0_write26_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write26;
  return 0;
}

inline hw_uint<16> f23_rd13_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd13 read pattern: { f23_update_0[d0, d1] -> f22[2 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd130_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd130 read pattern: { f23_update_0[d0, d1] -> f22[25 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write25 = f22.f22_f22_update_0_write25_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write25;
  return 0;
}

inline hw_uint<16> f23_rd131_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd131 read pattern: { f23_update_0[d0, d1] -> f22[26 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write26 = f22.f22_f22_update_0_write26_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write26;
  return 0;
}

inline hw_uint<16> f23_rd132_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd132 read pattern: { f23_update_0[d0, d1] -> f22[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write26 = f22.f22_f22_update_0_write26_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write26;
  return 0;
}

inline hw_uint<16> f23_rd133_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd133 read pattern: { f23_update_0[d0, d1] -> f22[26 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write26 = f22.f22_f22_update_0_write26_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write26;
  return 0;
}

inline hw_uint<16> f23_rd134_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd134 read pattern: { f23_update_0[d0, d1] -> f22[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write27 = f22.f22_f22_update_0_write27_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write27;
  return 0;
}

inline hw_uint<16> f23_rd135_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd135 read pattern: { f23_update_0[d0, d1] -> f22[26 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write26 = f22.f22_f22_update_0_write26_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write26;
  return 0;
}

inline hw_uint<16> f23_rd136_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd136 read pattern: { f23_update_0[d0, d1] -> f22[27 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write27 = f22.f22_f22_update_0_write27_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write27;
  return 0;
}

inline hw_uint<16> f23_rd137_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd137 read pattern: { f23_update_0[d0, d1] -> f22[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write27 = f22.f22_f22_update_0_write27_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write27;
  return 0;
}

inline hw_uint<16> f23_rd138_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd138 read pattern: { f23_update_0[d0, d1] -> f22[27 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write27 = f22.f22_f22_update_0_write27_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write27;
  return 0;
}

inline hw_uint<16> f23_rd139_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd139 read pattern: { f23_update_0[d0, d1] -> f22[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write28 = f22.f22_f22_update_0_write28_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write28;
  return 0;
}

inline hw_uint<16> f23_rd14_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd14 read pattern: { f23_update_0[d0, d1] -> f22[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd140_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd140 read pattern: { f23_update_0[d0, d1] -> f22[27 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write27 = f22.f22_f22_update_0_write27_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write27;
  return 0;
}

inline hw_uint<16> f23_rd141_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd141 read pattern: { f23_update_0[d0, d1] -> f22[28 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write28 = f22.f22_f22_update_0_write28_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write28;
  return 0;
}

inline hw_uint<16> f23_rd142_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd142 read pattern: { f23_update_0[d0, d1] -> f22[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write28 = f22.f22_f22_update_0_write28_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write28;
  return 0;
}

inline hw_uint<16> f23_rd143_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd143 read pattern: { f23_update_0[d0, d1] -> f22[28 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write28 = f22.f22_f22_update_0_write28_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write28;
  return 0;
}

inline hw_uint<16> f23_rd144_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd144 read pattern: { f23_update_0[d0, d1] -> f22[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write29 = f22.f22_f22_update_0_write29_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write29;
  return 0;
}

inline hw_uint<16> f23_rd145_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd145 read pattern: { f23_update_0[d0, d1] -> f22[28 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write28 = f22.f22_f22_update_0_write28_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write28;
  return 0;
}

inline hw_uint<16> f23_rd146_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd146 read pattern: { f23_update_0[d0, d1] -> f22[29 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write29 = f22.f22_f22_update_0_write29_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write29;
  return 0;
}

inline hw_uint<16> f23_rd147_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd147 read pattern: { f23_update_0[d0, d1] -> f22[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write29 = f22.f22_f22_update_0_write29_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write29;
  return 0;
}

inline hw_uint<16> f23_rd148_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd148 read pattern: { f23_update_0[d0, d1] -> f22[29 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write29 = f22.f22_f22_update_0_write29_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write29;
  return 0;
}

inline hw_uint<16> f23_rd149_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd149 read pattern: { f23_update_0[d0, d1] -> f22[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write30 = f22.f22_f22_update_0_write30_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write30;
  return 0;
}

inline hw_uint<16> f23_rd15_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd15 read pattern: { f23_update_0[d0, d1] -> f22[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd150_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd150 read pattern: { f23_update_0[d0, d1] -> f22[29 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write29 = f22.f22_f22_update_0_write29_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write29;
  return 0;
}

inline hw_uint<16> f23_rd151_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd151 read pattern: { f23_update_0[d0, d1] -> f22[30 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write30 = f22.f22_f22_update_0_write30_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write30;
  return 0;
}

inline hw_uint<16> f23_rd152_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd152 read pattern: { f23_update_0[d0, d1] -> f22[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write30 = f22.f22_f22_update_0_write30_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write30;
  return 0;
}

inline hw_uint<16> f23_rd153_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd153 read pattern: { f23_update_0[d0, d1] -> f22[30 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write30 = f22.f22_f22_update_0_write30_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write30;
  return 0;
}

inline hw_uint<16> f23_rd154_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd154 read pattern: { f23_update_0[d0, d1] -> f22[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write31 = f22.f22_f22_update_0_write31_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write31;
  return 0;
}

inline hw_uint<16> f23_rd155_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd155 read pattern: { f23_update_0[d0, d1] -> f22[30 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write30 = f22.f22_f22_update_0_write30_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write30;
  return 0;
}

inline hw_uint<16> f23_rd156_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd156 read pattern: { f23_update_0[d0, d1] -> f22[31 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write31 = f22.f22_f22_update_0_write31_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write31;
  return 0;
}

inline hw_uint<16> f23_rd157_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd157 read pattern: { f23_update_0[d0, d1] -> f22[31 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write31 = f22.f22_f22_update_0_write31_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write31;
  return 0;
}

inline hw_uint<16> f23_rd158_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd158 read pattern: { f23_update_0[d0, d1] -> f22[31 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write31 = f22.f22_f22_update_0_write31_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write31;
  return 0;
}

inline hw_uint<16> f23_rd159_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd159 read pattern: { f23_update_0[d0, d1] -> f22[32 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_64();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd16_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd16 read pattern: { f23_update_0[d0, d1] -> f22[3 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd17_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd17 read pattern: { f23_update_0[d0, d1] -> f22[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd18_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd18 read pattern: { f23_update_0[d0, d1] -> f22[3 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd19_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd19 read pattern: { f23_update_0[d0, d1] -> f22[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd2_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd2 read pattern: { f23_update_0[d0, d1] -> f22[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd20_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd20 read pattern: { f23_update_0[d0, d1] -> f22[3 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write3 = f22.f22_f22_update_0_write3_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write3;
  return 0;
}

inline hw_uint<16> f23_rd21_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd21 read pattern: { f23_update_0[d0, d1] -> f22[4 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd22_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd22 read pattern: { f23_update_0[d0, d1] -> f22[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd23_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd23 read pattern: { f23_update_0[d0, d1] -> f22[4 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd24_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd24 read pattern: { f23_update_0[d0, d1] -> f22[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd25_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd25 read pattern: { f23_update_0[d0, d1] -> f22[4 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write4 = f22.f22_f22_update_0_write4_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write4;
  return 0;
}

inline hw_uint<16> f23_rd26_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd26 read pattern: { f23_update_0[d0, d1] -> f22[5 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd27_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd27 read pattern: { f23_update_0[d0, d1] -> f22[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd28_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd28 read pattern: { f23_update_0[d0, d1] -> f22[5 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd29_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd29 read pattern: { f23_update_0[d0, d1] -> f22[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd3_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd3 read pattern: { f23_update_0[d0, d1] -> f22[32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd30_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd30 read pattern: { f23_update_0[d0, d1] -> f22[5 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write5 = f22.f22_f22_update_0_write5_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write5;
  return 0;
}

inline hw_uint<16> f23_rd31_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd31 read pattern: { f23_update_0[d0, d1] -> f22[6 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd32_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd32 read pattern: { f23_update_0[d0, d1] -> f22[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd33_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd33 read pattern: { f23_update_0[d0, d1] -> f22[6 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd34_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd34 read pattern: { f23_update_0[d0, d1] -> f22[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd35_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd35 read pattern: { f23_update_0[d0, d1] -> f22[6 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write6 = f22.f22_f22_update_0_write6_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write6;
  return 0;
}

inline hw_uint<16> f23_rd36_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd36 read pattern: { f23_update_0[d0, d1] -> f22[7 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd37_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd37 read pattern: { f23_update_0[d0, d1] -> f22[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd38_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd38 read pattern: { f23_update_0[d0, d1] -> f22[7 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd39_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd39 read pattern: { f23_update_0[d0, d1] -> f22[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd4_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd4 read pattern: { f23_update_0[d0, d1] -> f22[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd40_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd40 read pattern: { f23_update_0[d0, d1] -> f22[7 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write7 = f22.f22_f22_update_0_write7_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write7;
  return 0;
}

inline hw_uint<16> f23_rd41_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd41 read pattern: { f23_update_0[d0, d1] -> f22[8 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd42_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd42 read pattern: { f23_update_0[d0, d1] -> f22[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd43_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd43 read pattern: { f23_update_0[d0, d1] -> f22[8 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd44_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd44 read pattern: { f23_update_0[d0, d1] -> f22[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd45_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd45 read pattern: { f23_update_0[d0, d1] -> f22[8 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write8 = f22.f22_f22_update_0_write8_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write8;
  return 0;
}

inline hw_uint<16> f23_rd46_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd46 read pattern: { f23_update_0[d0, d1] -> f22[9 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd47_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd47 read pattern: { f23_update_0[d0, d1] -> f22[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd48_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd48 read pattern: { f23_update_0[d0, d1] -> f22[9 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd49_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd49 read pattern: { f23_update_0[d0, d1] -> f22[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd5_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd5 read pattern: { f23_update_0[d0, d1] -> f22[32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write0 = f22.f22_f22_update_0_write0_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write0;
  return 0;
}

inline hw_uint<16> f23_rd50_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd50 read pattern: { f23_update_0[d0, d1] -> f22[9 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write9 = f22.f22_f22_update_0_write9_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write9;
  return 0;
}

inline hw_uint<16> f23_rd51_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd51 read pattern: { f23_update_0[d0, d1] -> f22[10 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd52_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd52 read pattern: { f23_update_0[d0, d1] -> f22[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd53_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd53 read pattern: { f23_update_0[d0, d1] -> f22[10 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd54_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd54 read pattern: { f23_update_0[d0, d1] -> f22[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd55_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd55 read pattern: { f23_update_0[d0, d1] -> f22[10 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write10 = f22.f22_f22_update_0_write10_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write10;
  return 0;
}

inline hw_uint<16> f23_rd56_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd56 read pattern: { f23_update_0[d0, d1] -> f22[11 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd57_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd57 read pattern: { f23_update_0[d0, d1] -> f22[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd58_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd58 read pattern: { f23_update_0[d0, d1] -> f22[11 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd59_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd59 read pattern: { f23_update_0[d0, d1] -> f22[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd6_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd6 read pattern: { f23_update_0[d0, d1] -> f22[1 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd60_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd60 read pattern: { f23_update_0[d0, d1] -> f22[11 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write11 = f22.f22_f22_update_0_write11_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write11;
  return 0;
}

inline hw_uint<16> f23_rd61_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd61 read pattern: { f23_update_0[d0, d1] -> f22[12 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd62_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd62 read pattern: { f23_update_0[d0, d1] -> f22[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd63_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd63 read pattern: { f23_update_0[d0, d1] -> f22[12 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd64_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd64 read pattern: { f23_update_0[d0, d1] -> f22[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd65_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd65 read pattern: { f23_update_0[d0, d1] -> f22[12 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write12 = f22.f22_f22_update_0_write12_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write12;
  return 0;
}

inline hw_uint<16> f23_rd66_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd66 read pattern: { f23_update_0[d0, d1] -> f22[13 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd67_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd67 read pattern: { f23_update_0[d0, d1] -> f22[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd68_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd68 read pattern: { f23_update_0[d0, d1] -> f22[13 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd69_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd69 read pattern: { f23_update_0[d0, d1] -> f22[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd7_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd7 read pattern: { f23_update_0[d0, d1] -> f22[1 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd70_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd70 read pattern: { f23_update_0[d0, d1] -> f22[13 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write13 = f22.f22_f22_update_0_write13_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write13;
  return 0;
}

inline hw_uint<16> f23_rd71_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd71 read pattern: { f23_update_0[d0, d1] -> f22[14 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd72_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd72 read pattern: { f23_update_0[d0, d1] -> f22[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd73_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd73 read pattern: { f23_update_0[d0, d1] -> f22[14 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd74_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd74 read pattern: { f23_update_0[d0, d1] -> f22[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd75_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd75 read pattern: { f23_update_0[d0, d1] -> f22[14 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write14 = f22.f22_f22_update_0_write14_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write14;
  return 0;
}

inline hw_uint<16> f23_rd76_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd76 read pattern: { f23_update_0[d0, d1] -> f22[15 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd77_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd77 read pattern: { f23_update_0[d0, d1] -> f22[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd78_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd78 read pattern: { f23_update_0[d0, d1] -> f22[15 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd79_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd79 read pattern: { f23_update_0[d0, d1] -> f22[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write16 = f22.f22_f22_update_0_write16_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write16;
  return 0;
}

inline hw_uint<16> f23_rd8_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd8 read pattern: { f23_update_0[d0, d1] -> f22[1 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write1 = f22.f22_f22_update_0_write1_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write1;
  return 0;
}

inline hw_uint<16> f23_rd80_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd80 read pattern: { f23_update_0[d0, d1] -> f22[15 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write15 = f22.f22_f22_update_0_write15_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write15;
  return 0;
}

inline hw_uint<16> f23_rd81_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd81 read pattern: { f23_update_0[d0, d1] -> f22[16 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write16 = f22.f22_f22_update_0_write16_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write16;
  return 0;
}

inline hw_uint<16> f23_rd82_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd82 read pattern: { f23_update_0[d0, d1] -> f22[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write16 = f22.f22_f22_update_0_write16_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write16;
  return 0;
}

inline hw_uint<16> f23_rd83_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd83 read pattern: { f23_update_0[d0, d1] -> f22[16 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write16 = f22.f22_f22_update_0_write16_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write16;
  return 0;
}

inline hw_uint<16> f23_rd84_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd84 read pattern: { f23_update_0[d0, d1] -> f22[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write17 = f22.f22_f22_update_0_write17_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write17;
  return 0;
}

inline hw_uint<16> f23_rd85_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd85 read pattern: { f23_update_0[d0, d1] -> f22[16 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write16 = f22.f22_f22_update_0_write16_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write16;
  return 0;
}

inline hw_uint<16> f23_rd86_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd86 read pattern: { f23_update_0[d0, d1] -> f22[17 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write17 = f22.f22_f22_update_0_write17_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write17;
  return 0;
}

inline hw_uint<16> f23_rd87_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd87 read pattern: { f23_update_0[d0, d1] -> f22[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write17 = f22.f22_f22_update_0_write17_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write17;
  return 0;
}

inline hw_uint<16> f23_rd88_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd88 read pattern: { f23_update_0[d0, d1] -> f22[17 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write17 = f22.f22_f22_update_0_write17_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write17;
  return 0;
}

inline hw_uint<16> f23_rd89_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd89 read pattern: { f23_update_0[d0, d1] -> f22[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write18 = f22.f22_f22_update_0_write18_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write18;
  return 0;
}

inline hw_uint<16> f23_rd9_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd9 read pattern: { f23_update_0[d0, d1] -> f22[2 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write2 = f22.f22_f22_update_0_write2_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write2;
  return 0;
}

inline hw_uint<16> f23_rd90_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd90 read pattern: { f23_update_0[d0, d1] -> f22[17 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write17 = f22.f22_f22_update_0_write17_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write17;
  return 0;
}

inline hw_uint<16> f23_rd91_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd91 read pattern: { f23_update_0[d0, d1] -> f22[18 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write18 = f22.f22_f22_update_0_write18_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write18;
  return 0;
}

inline hw_uint<16> f23_rd92_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd92 read pattern: { f23_update_0[d0, d1] -> f22[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write18 = f22.f22_f22_update_0_write18_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write18;
  return 0;
}

inline hw_uint<16> f23_rd93_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd93 read pattern: { f23_update_0[d0, d1] -> f22[18 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write18 = f22.f22_f22_update_0_write18_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write18;
  return 0;
}

inline hw_uint<16> f23_rd94_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd94 read pattern: { f23_update_0[d0, d1] -> f22[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write19 = f22.f22_f22_update_0_write19_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write19;
  return 0;
}

inline hw_uint<16> f23_rd95_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd95 read pattern: { f23_update_0[d0, d1] -> f22[18 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write18 = f22.f22_f22_update_0_write18_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write18;
  return 0;
}

inline hw_uint<16> f23_rd96_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd96 read pattern: { f23_update_0[d0, d1] -> f22[19 + 32d0, -1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write19 = f22.f22_f22_update_0_write19_merged_banks_5.peek_129();
  return value_f22_f22_update_0_write19;
  return 0;
}

inline hw_uint<16> f23_rd97_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd97 read pattern: { f23_update_0[d0, d1] -> f22[19 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write19 = f22.f22_f22_update_0_write19_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write19;
  return 0;
}

inline hw_uint<16> f23_rd98_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd98 read pattern: { f23_update_0[d0, d1] -> f22[19 + 32d0, 1 + d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write19 = f22.f22_f22_update_0_write19_merged_banks_5.peek_1();
  return value_f22_f22_update_0_write19;
  return 0;
}

inline hw_uint<16> f23_rd99_select(f22_cache& f22, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f23_rd99 read pattern: { f23_update_0[d0, d1] -> f22[20 + 32d0, d1] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Read schedule : { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  // Write schedule: { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
  auto value_f22_f22_update_0_write20 = f22.f22_f22_update_0_write20_merged_banks_5.peek_65();
  return value_f22_f22_update_0_write20;
  return 0;
}

// # of bundles = 2
// f22_update_0_write
//	f22_f22_update_0_write0
//	f22_f22_update_0_write1
//	f22_f22_update_0_write2
//	f22_f22_update_0_write3
//	f22_f22_update_0_write4
//	f22_f22_update_0_write5
//	f22_f22_update_0_write6
//	f22_f22_update_0_write7
//	f22_f22_update_0_write8
//	f22_f22_update_0_write9
//	f22_f22_update_0_write10
//	f22_f22_update_0_write11
//	f22_f22_update_0_write12
//	f22_f22_update_0_write13
//	f22_f22_update_0_write14
//	f22_f22_update_0_write15
//	f22_f22_update_0_write16
//	f22_f22_update_0_write17
//	f22_f22_update_0_write18
//	f22_f22_update_0_write19
//	f22_f22_update_0_write20
//	f22_f22_update_0_write21
//	f22_f22_update_0_write22
//	f22_f22_update_0_write23
//	f22_f22_update_0_write24
//	f22_f22_update_0_write25
//	f22_f22_update_0_write26
//	f22_f22_update_0_write27
//	f22_f22_update_0_write28
//	f22_f22_update_0_write29
//	f22_f22_update_0_write30
//	f22_f22_update_0_write31
inline void f22_f22_update_0_write_bundle_write(hw_uint<512>& f22_update_0_write, f22_cache& f22, int d0, int d1, int dynamic_address) {
	hw_uint<16> f22_f22_update_0_write0_res = f22_update_0_write.extract<0, 15>();
	f22_f22_update_0_write0_write(f22_f22_update_0_write0_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write1_res = f22_update_0_write.extract<16, 31>();
	f22_f22_update_0_write1_write(f22_f22_update_0_write1_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write2_res = f22_update_0_write.extract<32, 47>();
	f22_f22_update_0_write2_write(f22_f22_update_0_write2_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write3_res = f22_update_0_write.extract<48, 63>();
	f22_f22_update_0_write3_write(f22_f22_update_0_write3_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write4_res = f22_update_0_write.extract<64, 79>();
	f22_f22_update_0_write4_write(f22_f22_update_0_write4_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write5_res = f22_update_0_write.extract<80, 95>();
	f22_f22_update_0_write5_write(f22_f22_update_0_write5_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write6_res = f22_update_0_write.extract<96, 111>();
	f22_f22_update_0_write6_write(f22_f22_update_0_write6_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write7_res = f22_update_0_write.extract<112, 127>();
	f22_f22_update_0_write7_write(f22_f22_update_0_write7_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write8_res = f22_update_0_write.extract<128, 143>();
	f22_f22_update_0_write8_write(f22_f22_update_0_write8_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write9_res = f22_update_0_write.extract<144, 159>();
	f22_f22_update_0_write9_write(f22_f22_update_0_write9_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write10_res = f22_update_0_write.extract<160, 175>();
	f22_f22_update_0_write10_write(f22_f22_update_0_write10_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write11_res = f22_update_0_write.extract<176, 191>();
	f22_f22_update_0_write11_write(f22_f22_update_0_write11_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write12_res = f22_update_0_write.extract<192, 207>();
	f22_f22_update_0_write12_write(f22_f22_update_0_write12_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write13_res = f22_update_0_write.extract<208, 223>();
	f22_f22_update_0_write13_write(f22_f22_update_0_write13_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write14_res = f22_update_0_write.extract<224, 239>();
	f22_f22_update_0_write14_write(f22_f22_update_0_write14_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write15_res = f22_update_0_write.extract<240, 255>();
	f22_f22_update_0_write15_write(f22_f22_update_0_write15_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write16_res = f22_update_0_write.extract<256, 271>();
	f22_f22_update_0_write16_write(f22_f22_update_0_write16_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write17_res = f22_update_0_write.extract<272, 287>();
	f22_f22_update_0_write17_write(f22_f22_update_0_write17_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write18_res = f22_update_0_write.extract<288, 303>();
	f22_f22_update_0_write18_write(f22_f22_update_0_write18_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write19_res = f22_update_0_write.extract<304, 319>();
	f22_f22_update_0_write19_write(f22_f22_update_0_write19_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write20_res = f22_update_0_write.extract<320, 335>();
	f22_f22_update_0_write20_write(f22_f22_update_0_write20_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write21_res = f22_update_0_write.extract<336, 351>();
	f22_f22_update_0_write21_write(f22_f22_update_0_write21_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write22_res = f22_update_0_write.extract<352, 367>();
	f22_f22_update_0_write22_write(f22_f22_update_0_write22_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write23_res = f22_update_0_write.extract<368, 383>();
	f22_f22_update_0_write23_write(f22_f22_update_0_write23_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write24_res = f22_update_0_write.extract<384, 399>();
	f22_f22_update_0_write24_write(f22_f22_update_0_write24_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write25_res = f22_update_0_write.extract<400, 415>();
	f22_f22_update_0_write25_write(f22_f22_update_0_write25_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write26_res = f22_update_0_write.extract<416, 431>();
	f22_f22_update_0_write26_write(f22_f22_update_0_write26_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write27_res = f22_update_0_write.extract<432, 447>();
	f22_f22_update_0_write27_write(f22_f22_update_0_write27_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write28_res = f22_update_0_write.extract<448, 463>();
	f22_f22_update_0_write28_write(f22_f22_update_0_write28_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write29_res = f22_update_0_write.extract<464, 479>();
	f22_f22_update_0_write29_write(f22_f22_update_0_write29_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write30_res = f22_update_0_write.extract<480, 495>();
	f22_f22_update_0_write30_write(f22_f22_update_0_write30_res, f22, d0, d1, dynamic_address);
	hw_uint<16> f22_f22_update_0_write31_res = f22_update_0_write.extract<496, 511>();
	f22_f22_update_0_write31_write(f22_f22_update_0_write31_res, f22, d0, d1, dynamic_address);
}

// f23_update_0_read
//	f23_rd0
//	f23_rd1
//	f23_rd2
//	f23_rd3
//	f23_rd4
//	f23_rd5
//	f23_rd6
//	f23_rd7
//	f23_rd8
//	f23_rd9
//	f23_rd10
//	f23_rd11
//	f23_rd12
//	f23_rd13
//	f23_rd14
//	f23_rd15
//	f23_rd16
//	f23_rd17
//	f23_rd18
//	f23_rd19
//	f23_rd20
//	f23_rd21
//	f23_rd22
//	f23_rd23
//	f23_rd24
//	f23_rd25
//	f23_rd26
//	f23_rd27
//	f23_rd28
//	f23_rd29
//	f23_rd30
//	f23_rd31
//	f23_rd32
//	f23_rd33
//	f23_rd34
//	f23_rd35
//	f23_rd36
//	f23_rd37
//	f23_rd38
//	f23_rd39
//	f23_rd40
//	f23_rd41
//	f23_rd42
//	f23_rd43
//	f23_rd44
//	f23_rd45
//	f23_rd46
//	f23_rd47
//	f23_rd48
//	f23_rd49
//	f23_rd50
//	f23_rd51
//	f23_rd52
//	f23_rd53
//	f23_rd54
//	f23_rd55
//	f23_rd56
//	f23_rd57
//	f23_rd58
//	f23_rd59
//	f23_rd60
//	f23_rd61
//	f23_rd62
//	f23_rd63
//	f23_rd64
//	f23_rd65
//	f23_rd66
//	f23_rd67
//	f23_rd68
//	f23_rd69
//	f23_rd70
//	f23_rd71
//	f23_rd72
//	f23_rd73
//	f23_rd74
//	f23_rd75
//	f23_rd76
//	f23_rd77
//	f23_rd78
//	f23_rd79
//	f23_rd80
//	f23_rd81
//	f23_rd82
//	f23_rd83
//	f23_rd84
//	f23_rd85
//	f23_rd86
//	f23_rd87
//	f23_rd88
//	f23_rd89
//	f23_rd90
//	f23_rd91
//	f23_rd92
//	f23_rd93
//	f23_rd94
//	f23_rd95
//	f23_rd96
//	f23_rd97
//	f23_rd98
//	f23_rd99
//	f23_rd100
//	f23_rd101
//	f23_rd102
//	f23_rd103
//	f23_rd104
//	f23_rd105
//	f23_rd106
//	f23_rd107
//	f23_rd108
//	f23_rd109
//	f23_rd110
//	f23_rd111
//	f23_rd112
//	f23_rd113
//	f23_rd114
//	f23_rd115
//	f23_rd116
//	f23_rd117
//	f23_rd118
//	f23_rd119
//	f23_rd120
//	f23_rd121
//	f23_rd122
//	f23_rd123
//	f23_rd124
//	f23_rd125
//	f23_rd126
//	f23_rd127
//	f23_rd128
//	f23_rd129
//	f23_rd130
//	f23_rd131
//	f23_rd132
//	f23_rd133
//	f23_rd134
//	f23_rd135
//	f23_rd136
//	f23_rd137
//	f23_rd138
//	f23_rd139
//	f23_rd140
//	f23_rd141
//	f23_rd142
//	f23_rd143
//	f23_rd144
//	f23_rd145
//	f23_rd146
//	f23_rd147
//	f23_rd148
//	f23_rd149
//	f23_rd150
//	f23_rd151
//	f23_rd152
//	f23_rd153
//	f23_rd154
//	f23_rd155
//	f23_rd156
//	f23_rd157
//	f23_rd158
//	f23_rd159
inline hw_uint<2560> f22_f23_update_0_read_bundle_read(f22_cache& f22, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f23_rd0
    // f23_rd1
    // f23_rd2
    // f23_rd3
    // f23_rd4
    // f23_rd5
    // f23_rd6
    // f23_rd7
    // f23_rd8
    // f23_rd9
    // f23_rd10
    // f23_rd11
    // f23_rd12
    // f23_rd13
    // f23_rd14
    // f23_rd15
    // f23_rd16
    // f23_rd17
    // f23_rd18
    // f23_rd19
    // f23_rd20
    // f23_rd21
    // f23_rd22
    // f23_rd23
    // f23_rd24
    // f23_rd25
    // f23_rd26
    // f23_rd27
    // f23_rd28
    // f23_rd29
    // f23_rd30
    // f23_rd31
    // f23_rd32
    // f23_rd33
    // f23_rd34
    // f23_rd35
    // f23_rd36
    // f23_rd37
    // f23_rd38
    // f23_rd39
    // f23_rd40
    // f23_rd41
    // f23_rd42
    // f23_rd43
    // f23_rd44
    // f23_rd45
    // f23_rd46
    // f23_rd47
    // f23_rd48
    // f23_rd49
    // f23_rd50
    // f23_rd51
    // f23_rd52
    // f23_rd53
    // f23_rd54
    // f23_rd55
    // f23_rd56
    // f23_rd57
    // f23_rd58
    // f23_rd59
    // f23_rd60
    // f23_rd61
    // f23_rd62
    // f23_rd63
    // f23_rd64
    // f23_rd65
    // f23_rd66
    // f23_rd67
    // f23_rd68
    // f23_rd69
    // f23_rd70
    // f23_rd71
    // f23_rd72
    // f23_rd73
    // f23_rd74
    // f23_rd75
    // f23_rd76
    // f23_rd77
    // f23_rd78
    // f23_rd79
    // f23_rd80
    // f23_rd81
    // f23_rd82
    // f23_rd83
    // f23_rd84
    // f23_rd85
    // f23_rd86
    // f23_rd87
    // f23_rd88
    // f23_rd89
    // f23_rd90
    // f23_rd91
    // f23_rd92
    // f23_rd93
    // f23_rd94
    // f23_rd95
    // f23_rd96
    // f23_rd97
    // f23_rd98
    // f23_rd99
    // f23_rd100
    // f23_rd101
    // f23_rd102
    // f23_rd103
    // f23_rd104
    // f23_rd105
    // f23_rd106
    // f23_rd107
    // f23_rd108
    // f23_rd109
    // f23_rd110
    // f23_rd111
    // f23_rd112
    // f23_rd113
    // f23_rd114
    // f23_rd115
    // f23_rd116
    // f23_rd117
    // f23_rd118
    // f23_rd119
    // f23_rd120
    // f23_rd121
    // f23_rd122
    // f23_rd123
    // f23_rd124
    // f23_rd125
    // f23_rd126
    // f23_rd127
    // f23_rd128
    // f23_rd129
    // f23_rd130
    // f23_rd131
    // f23_rd132
    // f23_rd133
    // f23_rd134
    // f23_rd135
    // f23_rd136
    // f23_rd137
    // f23_rd138
    // f23_rd139
    // f23_rd140
    // f23_rd141
    // f23_rd142
    // f23_rd143
    // f23_rd144
    // f23_rd145
    // f23_rd146
    // f23_rd147
    // f23_rd148
    // f23_rd149
    // f23_rd150
    // f23_rd151
    // f23_rd152
    // f23_rd153
    // f23_rd154
    // f23_rd155
    // f23_rd156
    // f23_rd157
    // f23_rd158
    // f23_rd159

	hw_uint<2560> result;
	hw_uint<16> f23_rd0_res = f23_rd0_select(f22, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f23_rd0_res);
	hw_uint<16> f23_rd1_res = f23_rd1_select(f22, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f23_rd1_res);
	hw_uint<16> f23_rd2_res = f23_rd2_select(f22, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f23_rd2_res);
	hw_uint<16> f23_rd3_res = f23_rd3_select(f22, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f23_rd3_res);
	hw_uint<16> f23_rd4_res = f23_rd4_select(f22, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f23_rd4_res);
	hw_uint<16> f23_rd5_res = f23_rd5_select(f22, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f23_rd5_res);
	hw_uint<16> f23_rd6_res = f23_rd6_select(f22, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f23_rd6_res);
	hw_uint<16> f23_rd7_res = f23_rd7_select(f22, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f23_rd7_res);
	hw_uint<16> f23_rd8_res = f23_rd8_select(f22, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f23_rd8_res);
	hw_uint<16> f23_rd9_res = f23_rd9_select(f22, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f23_rd9_res);
	hw_uint<16> f23_rd10_res = f23_rd10_select(f22, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f23_rd10_res);
	hw_uint<16> f23_rd11_res = f23_rd11_select(f22, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f23_rd11_res);
	hw_uint<16> f23_rd12_res = f23_rd12_select(f22, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f23_rd12_res);
	hw_uint<16> f23_rd13_res = f23_rd13_select(f22, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f23_rd13_res);
	hw_uint<16> f23_rd14_res = f23_rd14_select(f22, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f23_rd14_res);
	hw_uint<16> f23_rd15_res = f23_rd15_select(f22, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f23_rd15_res);
	hw_uint<16> f23_rd16_res = f23_rd16_select(f22, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f23_rd16_res);
	hw_uint<16> f23_rd17_res = f23_rd17_select(f22, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f23_rd17_res);
	hw_uint<16> f23_rd18_res = f23_rd18_select(f22, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f23_rd18_res);
	hw_uint<16> f23_rd19_res = f23_rd19_select(f22, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f23_rd19_res);
	hw_uint<16> f23_rd20_res = f23_rd20_select(f22, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f23_rd20_res);
	hw_uint<16> f23_rd21_res = f23_rd21_select(f22, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f23_rd21_res);
	hw_uint<16> f23_rd22_res = f23_rd22_select(f22, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f23_rd22_res);
	hw_uint<16> f23_rd23_res = f23_rd23_select(f22, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f23_rd23_res);
	hw_uint<16> f23_rd24_res = f23_rd24_select(f22, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f23_rd24_res);
	hw_uint<16> f23_rd25_res = f23_rd25_select(f22, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f23_rd25_res);
	hw_uint<16> f23_rd26_res = f23_rd26_select(f22, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f23_rd26_res);
	hw_uint<16> f23_rd27_res = f23_rd27_select(f22, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f23_rd27_res);
	hw_uint<16> f23_rd28_res = f23_rd28_select(f22, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f23_rd28_res);
	hw_uint<16> f23_rd29_res = f23_rd29_select(f22, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f23_rd29_res);
	hw_uint<16> f23_rd30_res = f23_rd30_select(f22, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f23_rd30_res);
	hw_uint<16> f23_rd31_res = f23_rd31_select(f22, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f23_rd31_res);
	hw_uint<16> f23_rd32_res = f23_rd32_select(f22, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f23_rd32_res);
	hw_uint<16> f23_rd33_res = f23_rd33_select(f22, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f23_rd33_res);
	hw_uint<16> f23_rd34_res = f23_rd34_select(f22, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f23_rd34_res);
	hw_uint<16> f23_rd35_res = f23_rd35_select(f22, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f23_rd35_res);
	hw_uint<16> f23_rd36_res = f23_rd36_select(f22, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f23_rd36_res);
	hw_uint<16> f23_rd37_res = f23_rd37_select(f22, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f23_rd37_res);
	hw_uint<16> f23_rd38_res = f23_rd38_select(f22, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f23_rd38_res);
	hw_uint<16> f23_rd39_res = f23_rd39_select(f22, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f23_rd39_res);
	hw_uint<16> f23_rd40_res = f23_rd40_select(f22, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f23_rd40_res);
	hw_uint<16> f23_rd41_res = f23_rd41_select(f22, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f23_rd41_res);
	hw_uint<16> f23_rd42_res = f23_rd42_select(f22, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f23_rd42_res);
	hw_uint<16> f23_rd43_res = f23_rd43_select(f22, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f23_rd43_res);
	hw_uint<16> f23_rd44_res = f23_rd44_select(f22, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f23_rd44_res);
	hw_uint<16> f23_rd45_res = f23_rd45_select(f22, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f23_rd45_res);
	hw_uint<16> f23_rd46_res = f23_rd46_select(f22, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f23_rd46_res);
	hw_uint<16> f23_rd47_res = f23_rd47_select(f22, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f23_rd47_res);
	hw_uint<16> f23_rd48_res = f23_rd48_select(f22, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f23_rd48_res);
	hw_uint<16> f23_rd49_res = f23_rd49_select(f22, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f23_rd49_res);
	hw_uint<16> f23_rd50_res = f23_rd50_select(f22, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f23_rd50_res);
	hw_uint<16> f23_rd51_res = f23_rd51_select(f22, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f23_rd51_res);
	hw_uint<16> f23_rd52_res = f23_rd52_select(f22, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f23_rd52_res);
	hw_uint<16> f23_rd53_res = f23_rd53_select(f22, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f23_rd53_res);
	hw_uint<16> f23_rd54_res = f23_rd54_select(f22, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f23_rd54_res);
	hw_uint<16> f23_rd55_res = f23_rd55_select(f22, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f23_rd55_res);
	hw_uint<16> f23_rd56_res = f23_rd56_select(f22, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f23_rd56_res);
	hw_uint<16> f23_rd57_res = f23_rd57_select(f22, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f23_rd57_res);
	hw_uint<16> f23_rd58_res = f23_rd58_select(f22, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f23_rd58_res);
	hw_uint<16> f23_rd59_res = f23_rd59_select(f22, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f23_rd59_res);
	hw_uint<16> f23_rd60_res = f23_rd60_select(f22, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f23_rd60_res);
	hw_uint<16> f23_rd61_res = f23_rd61_select(f22, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f23_rd61_res);
	hw_uint<16> f23_rd62_res = f23_rd62_select(f22, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f23_rd62_res);
	hw_uint<16> f23_rd63_res = f23_rd63_select(f22, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f23_rd63_res);
	hw_uint<16> f23_rd64_res = f23_rd64_select(f22, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f23_rd64_res);
	hw_uint<16> f23_rd65_res = f23_rd65_select(f22, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f23_rd65_res);
	hw_uint<16> f23_rd66_res = f23_rd66_select(f22, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f23_rd66_res);
	hw_uint<16> f23_rd67_res = f23_rd67_select(f22, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f23_rd67_res);
	hw_uint<16> f23_rd68_res = f23_rd68_select(f22, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f23_rd68_res);
	hw_uint<16> f23_rd69_res = f23_rd69_select(f22, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f23_rd69_res);
	hw_uint<16> f23_rd70_res = f23_rd70_select(f22, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f23_rd70_res);
	hw_uint<16> f23_rd71_res = f23_rd71_select(f22, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f23_rd71_res);
	hw_uint<16> f23_rd72_res = f23_rd72_select(f22, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f23_rd72_res);
	hw_uint<16> f23_rd73_res = f23_rd73_select(f22, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f23_rd73_res);
	hw_uint<16> f23_rd74_res = f23_rd74_select(f22, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f23_rd74_res);
	hw_uint<16> f23_rd75_res = f23_rd75_select(f22, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f23_rd75_res);
	hw_uint<16> f23_rd76_res = f23_rd76_select(f22, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f23_rd76_res);
	hw_uint<16> f23_rd77_res = f23_rd77_select(f22, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f23_rd77_res);
	hw_uint<16> f23_rd78_res = f23_rd78_select(f22, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f23_rd78_res);
	hw_uint<16> f23_rd79_res = f23_rd79_select(f22, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f23_rd79_res);
	hw_uint<16> f23_rd80_res = f23_rd80_select(f22, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f23_rd80_res);
	hw_uint<16> f23_rd81_res = f23_rd81_select(f22, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f23_rd81_res);
	hw_uint<16> f23_rd82_res = f23_rd82_select(f22, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f23_rd82_res);
	hw_uint<16> f23_rd83_res = f23_rd83_select(f22, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f23_rd83_res);
	hw_uint<16> f23_rd84_res = f23_rd84_select(f22, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f23_rd84_res);
	hw_uint<16> f23_rd85_res = f23_rd85_select(f22, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f23_rd85_res);
	hw_uint<16> f23_rd86_res = f23_rd86_select(f22, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f23_rd86_res);
	hw_uint<16> f23_rd87_res = f23_rd87_select(f22, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f23_rd87_res);
	hw_uint<16> f23_rd88_res = f23_rd88_select(f22, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f23_rd88_res);
	hw_uint<16> f23_rd89_res = f23_rd89_select(f22, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f23_rd89_res);
	hw_uint<16> f23_rd90_res = f23_rd90_select(f22, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f23_rd90_res);
	hw_uint<16> f23_rd91_res = f23_rd91_select(f22, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f23_rd91_res);
	hw_uint<16> f23_rd92_res = f23_rd92_select(f22, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f23_rd92_res);
	hw_uint<16> f23_rd93_res = f23_rd93_select(f22, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f23_rd93_res);
	hw_uint<16> f23_rd94_res = f23_rd94_select(f22, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f23_rd94_res);
	hw_uint<16> f23_rd95_res = f23_rd95_select(f22, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f23_rd95_res);
	hw_uint<16> f23_rd96_res = f23_rd96_select(f22, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f23_rd96_res);
	hw_uint<16> f23_rd97_res = f23_rd97_select(f22, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f23_rd97_res);
	hw_uint<16> f23_rd98_res = f23_rd98_select(f22, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f23_rd98_res);
	hw_uint<16> f23_rd99_res = f23_rd99_select(f22, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f23_rd99_res);
	hw_uint<16> f23_rd100_res = f23_rd100_select(f22, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f23_rd100_res);
	hw_uint<16> f23_rd101_res = f23_rd101_select(f22, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f23_rd101_res);
	hw_uint<16> f23_rd102_res = f23_rd102_select(f22, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f23_rd102_res);
	hw_uint<16> f23_rd103_res = f23_rd103_select(f22, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f23_rd103_res);
	hw_uint<16> f23_rd104_res = f23_rd104_select(f22, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f23_rd104_res);
	hw_uint<16> f23_rd105_res = f23_rd105_select(f22, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f23_rd105_res);
	hw_uint<16> f23_rd106_res = f23_rd106_select(f22, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f23_rd106_res);
	hw_uint<16> f23_rd107_res = f23_rd107_select(f22, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f23_rd107_res);
	hw_uint<16> f23_rd108_res = f23_rd108_select(f22, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f23_rd108_res);
	hw_uint<16> f23_rd109_res = f23_rd109_select(f22, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f23_rd109_res);
	hw_uint<16> f23_rd110_res = f23_rd110_select(f22, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f23_rd110_res);
	hw_uint<16> f23_rd111_res = f23_rd111_select(f22, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f23_rd111_res);
	hw_uint<16> f23_rd112_res = f23_rd112_select(f22, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f23_rd112_res);
	hw_uint<16> f23_rd113_res = f23_rd113_select(f22, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f23_rd113_res);
	hw_uint<16> f23_rd114_res = f23_rd114_select(f22, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f23_rd114_res);
	hw_uint<16> f23_rd115_res = f23_rd115_select(f22, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f23_rd115_res);
	hw_uint<16> f23_rd116_res = f23_rd116_select(f22, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f23_rd116_res);
	hw_uint<16> f23_rd117_res = f23_rd117_select(f22, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f23_rd117_res);
	hw_uint<16> f23_rd118_res = f23_rd118_select(f22, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f23_rd118_res);
	hw_uint<16> f23_rd119_res = f23_rd119_select(f22, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f23_rd119_res);
	hw_uint<16> f23_rd120_res = f23_rd120_select(f22, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f23_rd120_res);
	hw_uint<16> f23_rd121_res = f23_rd121_select(f22, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f23_rd121_res);
	hw_uint<16> f23_rd122_res = f23_rd122_select(f22, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f23_rd122_res);
	hw_uint<16> f23_rd123_res = f23_rd123_select(f22, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f23_rd123_res);
	hw_uint<16> f23_rd124_res = f23_rd124_select(f22, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f23_rd124_res);
	hw_uint<16> f23_rd125_res = f23_rd125_select(f22, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f23_rd125_res);
	hw_uint<16> f23_rd126_res = f23_rd126_select(f22, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f23_rd126_res);
	hw_uint<16> f23_rd127_res = f23_rd127_select(f22, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f23_rd127_res);
	hw_uint<16> f23_rd128_res = f23_rd128_select(f22, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f23_rd128_res);
	hw_uint<16> f23_rd129_res = f23_rd129_select(f22, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f23_rd129_res);
	hw_uint<16> f23_rd130_res = f23_rd130_select(f22, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f23_rd130_res);
	hw_uint<16> f23_rd131_res = f23_rd131_select(f22, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f23_rd131_res);
	hw_uint<16> f23_rd132_res = f23_rd132_select(f22, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f23_rd132_res);
	hw_uint<16> f23_rd133_res = f23_rd133_select(f22, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f23_rd133_res);
	hw_uint<16> f23_rd134_res = f23_rd134_select(f22, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f23_rd134_res);
	hw_uint<16> f23_rd135_res = f23_rd135_select(f22, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f23_rd135_res);
	hw_uint<16> f23_rd136_res = f23_rd136_select(f22, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f23_rd136_res);
	hw_uint<16> f23_rd137_res = f23_rd137_select(f22, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f23_rd137_res);
	hw_uint<16> f23_rd138_res = f23_rd138_select(f22, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f23_rd138_res);
	hw_uint<16> f23_rd139_res = f23_rd139_select(f22, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f23_rd139_res);
	hw_uint<16> f23_rd140_res = f23_rd140_select(f22, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f23_rd140_res);
	hw_uint<16> f23_rd141_res = f23_rd141_select(f22, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f23_rd141_res);
	hw_uint<16> f23_rd142_res = f23_rd142_select(f22, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f23_rd142_res);
	hw_uint<16> f23_rd143_res = f23_rd143_select(f22, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f23_rd143_res);
	hw_uint<16> f23_rd144_res = f23_rd144_select(f22, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f23_rd144_res);
	hw_uint<16> f23_rd145_res = f23_rd145_select(f22, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f23_rd145_res);
	hw_uint<16> f23_rd146_res = f23_rd146_select(f22, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f23_rd146_res);
	hw_uint<16> f23_rd147_res = f23_rd147_select(f22, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f23_rd147_res);
	hw_uint<16> f23_rd148_res = f23_rd148_select(f22, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f23_rd148_res);
	hw_uint<16> f23_rd149_res = f23_rd149_select(f22, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f23_rd149_res);
	hw_uint<16> f23_rd150_res = f23_rd150_select(f22, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f23_rd150_res);
	hw_uint<16> f23_rd151_res = f23_rd151_select(f22, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f23_rd151_res);
	hw_uint<16> f23_rd152_res = f23_rd152_select(f22, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f23_rd152_res);
	hw_uint<16> f23_rd153_res = f23_rd153_select(f22, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f23_rd153_res);
	hw_uint<16> f23_rd154_res = f23_rd154_select(f22, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f23_rd154_res);
	hw_uint<16> f23_rd155_res = f23_rd155_select(f22, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f23_rd155_res);
	hw_uint<16> f23_rd156_res = f23_rd156_select(f22, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f23_rd156_res);
	hw_uint<16> f23_rd157_res = f23_rd157_select(f22, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f23_rd157_res);
	hw_uint<16> f23_rd158_res = f23_rd158_select(f22, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f23_rd158_res);
	hw_uint<16> f23_rd159_res = f23_rd159_select(f22, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f23_rd159_res);
	return result;
}

struct f23_f23_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1920], [-1, 1079]}
	// Capacity: 126
	// # of read delays: 5
  // 0, 1, 62, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 61> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_125() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 1889], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1898], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1899], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1900], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1901], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1902], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[15, 1903], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[16, 1904], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[17, 1905], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[18, 1906], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[19, 1907], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 1890], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[20, 1908], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[21, 1909], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[22, 1910], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[23, 1911], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[24, 1912], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[25, 1913], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[26, 1914], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[27, 1915], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[28, 1916], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[29, 1917], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 1891], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[30, 1918], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 126
	// # of read delays: 5
  // 0, 1, 63, 64, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 60> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_125() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 1892], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 1893], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 1894], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 1895], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1896], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_f23_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1897], [-1, 1080]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 63, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct f23_cache {
  // # of banks: 32
  f23_f23_update_0_write0_merged_banks_5_cache f23_f23_update_0_write0_merged_banks_5;
  f23_f23_update_0_write1_merged_banks_5_cache f23_f23_update_0_write1_merged_banks_5;
  f23_f23_update_0_write10_merged_banks_5_cache f23_f23_update_0_write10_merged_banks_5;
  f23_f23_update_0_write11_merged_banks_5_cache f23_f23_update_0_write11_merged_banks_5;
  f23_f23_update_0_write12_merged_banks_5_cache f23_f23_update_0_write12_merged_banks_5;
  f23_f23_update_0_write13_merged_banks_5_cache f23_f23_update_0_write13_merged_banks_5;
  f23_f23_update_0_write14_merged_banks_5_cache f23_f23_update_0_write14_merged_banks_5;
  f23_f23_update_0_write15_merged_banks_5_cache f23_f23_update_0_write15_merged_banks_5;
  f23_f23_update_0_write16_merged_banks_5_cache f23_f23_update_0_write16_merged_banks_5;
  f23_f23_update_0_write17_merged_banks_5_cache f23_f23_update_0_write17_merged_banks_5;
  f23_f23_update_0_write18_merged_banks_5_cache f23_f23_update_0_write18_merged_banks_5;
  f23_f23_update_0_write19_merged_banks_5_cache f23_f23_update_0_write19_merged_banks_5;
  f23_f23_update_0_write2_merged_banks_5_cache f23_f23_update_0_write2_merged_banks_5;
  f23_f23_update_0_write20_merged_banks_5_cache f23_f23_update_0_write20_merged_banks_5;
  f23_f23_update_0_write21_merged_banks_5_cache f23_f23_update_0_write21_merged_banks_5;
  f23_f23_update_0_write22_merged_banks_5_cache f23_f23_update_0_write22_merged_banks_5;
  f23_f23_update_0_write23_merged_banks_5_cache f23_f23_update_0_write23_merged_banks_5;
  f23_f23_update_0_write24_merged_banks_5_cache f23_f23_update_0_write24_merged_banks_5;
  f23_f23_update_0_write25_merged_banks_5_cache f23_f23_update_0_write25_merged_banks_5;
  f23_f23_update_0_write26_merged_banks_5_cache f23_f23_update_0_write26_merged_banks_5;
  f23_f23_update_0_write27_merged_banks_5_cache f23_f23_update_0_write27_merged_banks_5;
  f23_f23_update_0_write28_merged_banks_5_cache f23_f23_update_0_write28_merged_banks_5;
  f23_f23_update_0_write29_merged_banks_5_cache f23_f23_update_0_write29_merged_banks_5;
  f23_f23_update_0_write3_merged_banks_5_cache f23_f23_update_0_write3_merged_banks_5;
  f23_f23_update_0_write30_merged_banks_5_cache f23_f23_update_0_write30_merged_banks_5;
  f23_f23_update_0_write31_merged_banks_5_cache f23_f23_update_0_write31_merged_banks_5;
  f23_f23_update_0_write4_merged_banks_5_cache f23_f23_update_0_write4_merged_banks_5;
  f23_f23_update_0_write5_merged_banks_5_cache f23_f23_update_0_write5_merged_banks_5;
  f23_f23_update_0_write6_merged_banks_5_cache f23_f23_update_0_write6_merged_banks_5;
  f23_f23_update_0_write7_merged_banks_5_cache f23_f23_update_0_write7_merged_banks_5;
  f23_f23_update_0_write8_merged_banks_5_cache f23_f23_update_0_write8_merged_banks_5;
  f23_f23_update_0_write9_merged_banks_5_cache f23_f23_update_0_write9_merged_banks_5;
};



inline void f23_f23_update_0_write0_write(hw_uint<16>& f23_f23_update_0_write0, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write0_merged_banks_5.push(f23_f23_update_0_write0);
}

inline void f23_f23_update_0_write1_write(hw_uint<16>& f23_f23_update_0_write1, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write1_merged_banks_5.push(f23_f23_update_0_write1);
}

inline void f23_f23_update_0_write10_write(hw_uint<16>& f23_f23_update_0_write10, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write10_merged_banks_5.push(f23_f23_update_0_write10);
}

inline void f23_f23_update_0_write11_write(hw_uint<16>& f23_f23_update_0_write11, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write11_merged_banks_5.push(f23_f23_update_0_write11);
}

inline void f23_f23_update_0_write12_write(hw_uint<16>& f23_f23_update_0_write12, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write12_merged_banks_5.push(f23_f23_update_0_write12);
}

inline void f23_f23_update_0_write13_write(hw_uint<16>& f23_f23_update_0_write13, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write13_merged_banks_5.push(f23_f23_update_0_write13);
}

inline void f23_f23_update_0_write14_write(hw_uint<16>& f23_f23_update_0_write14, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write14_merged_banks_5.push(f23_f23_update_0_write14);
}

inline void f23_f23_update_0_write15_write(hw_uint<16>& f23_f23_update_0_write15, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write15_merged_banks_5.push(f23_f23_update_0_write15);
}

inline void f23_f23_update_0_write16_write(hw_uint<16>& f23_f23_update_0_write16, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write16_merged_banks_5.push(f23_f23_update_0_write16);
}

inline void f23_f23_update_0_write17_write(hw_uint<16>& f23_f23_update_0_write17, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write17_merged_banks_5.push(f23_f23_update_0_write17);
}

inline void f23_f23_update_0_write18_write(hw_uint<16>& f23_f23_update_0_write18, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write18_merged_banks_5.push(f23_f23_update_0_write18);
}

inline void f23_f23_update_0_write19_write(hw_uint<16>& f23_f23_update_0_write19, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write19_merged_banks_5.push(f23_f23_update_0_write19);
}

inline void f23_f23_update_0_write2_write(hw_uint<16>& f23_f23_update_0_write2, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write2_merged_banks_5.push(f23_f23_update_0_write2);
}

inline void f23_f23_update_0_write20_write(hw_uint<16>& f23_f23_update_0_write20, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write20_merged_banks_5.push(f23_f23_update_0_write20);
}

inline void f23_f23_update_0_write21_write(hw_uint<16>& f23_f23_update_0_write21, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write21_merged_banks_5.push(f23_f23_update_0_write21);
}

inline void f23_f23_update_0_write22_write(hw_uint<16>& f23_f23_update_0_write22, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write22_merged_banks_5.push(f23_f23_update_0_write22);
}

inline void f23_f23_update_0_write23_write(hw_uint<16>& f23_f23_update_0_write23, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write23_merged_banks_5.push(f23_f23_update_0_write23);
}

inline void f23_f23_update_0_write24_write(hw_uint<16>& f23_f23_update_0_write24, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write24_merged_banks_5.push(f23_f23_update_0_write24);
}

inline void f23_f23_update_0_write25_write(hw_uint<16>& f23_f23_update_0_write25, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write25_merged_banks_5.push(f23_f23_update_0_write25);
}

inline void f23_f23_update_0_write26_write(hw_uint<16>& f23_f23_update_0_write26, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write26_merged_banks_5.push(f23_f23_update_0_write26);
}

inline void f23_f23_update_0_write27_write(hw_uint<16>& f23_f23_update_0_write27, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write27_merged_banks_5.push(f23_f23_update_0_write27);
}

inline void f23_f23_update_0_write28_write(hw_uint<16>& f23_f23_update_0_write28, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write28_merged_banks_5.push(f23_f23_update_0_write28);
}

inline void f23_f23_update_0_write29_write(hw_uint<16>& f23_f23_update_0_write29, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write29_merged_banks_5.push(f23_f23_update_0_write29);
}

inline void f23_f23_update_0_write3_write(hw_uint<16>& f23_f23_update_0_write3, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write3_merged_banks_5.push(f23_f23_update_0_write3);
}

inline void f23_f23_update_0_write30_write(hw_uint<16>& f23_f23_update_0_write30, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write30_merged_banks_5.push(f23_f23_update_0_write30);
}

inline void f23_f23_update_0_write31_write(hw_uint<16>& f23_f23_update_0_write31, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write31_merged_banks_5.push(f23_f23_update_0_write31);
}

inline void f23_f23_update_0_write4_write(hw_uint<16>& f23_f23_update_0_write4, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write4_merged_banks_5.push(f23_f23_update_0_write4);
}

inline void f23_f23_update_0_write5_write(hw_uint<16>& f23_f23_update_0_write5, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write5_merged_banks_5.push(f23_f23_update_0_write5);
}

inline void f23_f23_update_0_write6_write(hw_uint<16>& f23_f23_update_0_write6, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write6_merged_banks_5.push(f23_f23_update_0_write6);
}

inline void f23_f23_update_0_write7_write(hw_uint<16>& f23_f23_update_0_write7, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write7_merged_banks_5.push(f23_f23_update_0_write7);
}

inline void f23_f23_update_0_write8_write(hw_uint<16>& f23_f23_update_0_write8, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write8_merged_banks_5.push(f23_f23_update_0_write8);
}

inline void f23_f23_update_0_write9_write(hw_uint<16>& f23_f23_update_0_write9, f23_cache& f23, int d0, int d1, int dynamic_address) {
  f23.f23_f23_update_0_write9_merged_banks_5.push(f23_f23_update_0_write9);
}

inline hw_uint<16> f24_rd0_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd0 read pattern: { f24_update_0[d0, d1] -> f23[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write31 = f23.f23_f23_update_0_write31_merged_banks_5.peek_64();
  return value_f23_f23_update_0_write31;
  return 0;
}

inline hw_uint<16> f24_rd1_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd1 read pattern: { f24_update_0[d0, d1] -> f23[32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd10_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd10 read pattern: { f24_update_0[d0, d1] -> f23[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd100_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd100 read pattern: { f24_update_0[d0, d1] -> f23[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write19 = f23.f23_f23_update_0_write19_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write19;
  return 0;
}

inline hw_uint<16> f24_rd101_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd101 read pattern: { f24_update_0[d0, d1] -> f23[20 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write20 = f23.f23_f23_update_0_write20_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write20;
  return 0;
}

inline hw_uint<16> f24_rd102_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd102 read pattern: { f24_update_0[d0, d1] -> f23[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write20 = f23.f23_f23_update_0_write20_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write20;
  return 0;
}

inline hw_uint<16> f24_rd103_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd103 read pattern: { f24_update_0[d0, d1] -> f23[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write20 = f23.f23_f23_update_0_write20_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write20;
  return 0;
}

inline hw_uint<16> f24_rd104_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd104 read pattern: { f24_update_0[d0, d1] -> f23[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write21 = f23.f23_f23_update_0_write21_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write21;
  return 0;
}

inline hw_uint<16> f24_rd105_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd105 read pattern: { f24_update_0[d0, d1] -> f23[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write20 = f23.f23_f23_update_0_write20_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write20;
  return 0;
}

inline hw_uint<16> f24_rd106_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd106 read pattern: { f24_update_0[d0, d1] -> f23[21 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write21 = f23.f23_f23_update_0_write21_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write21;
  return 0;
}

inline hw_uint<16> f24_rd107_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd107 read pattern: { f24_update_0[d0, d1] -> f23[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write21 = f23.f23_f23_update_0_write21_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write21;
  return 0;
}

inline hw_uint<16> f24_rd108_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd108 read pattern: { f24_update_0[d0, d1] -> f23[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write21 = f23.f23_f23_update_0_write21_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write21;
  return 0;
}

inline hw_uint<16> f24_rd109_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd109 read pattern: { f24_update_0[d0, d1] -> f23[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write22 = f23.f23_f23_update_0_write22_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write22;
  return 0;
}

inline hw_uint<16> f24_rd11_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd11 read pattern: { f24_update_0[d0, d1] -> f23[2 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd110_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd110 read pattern: { f24_update_0[d0, d1] -> f23[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write21 = f23.f23_f23_update_0_write21_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write21;
  return 0;
}

inline hw_uint<16> f24_rd111_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd111 read pattern: { f24_update_0[d0, d1] -> f23[22 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write22 = f23.f23_f23_update_0_write22_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write22;
  return 0;
}

inline hw_uint<16> f24_rd112_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd112 read pattern: { f24_update_0[d0, d1] -> f23[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write22 = f23.f23_f23_update_0_write22_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write22;
  return 0;
}

inline hw_uint<16> f24_rd113_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd113 read pattern: { f24_update_0[d0, d1] -> f23[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write22 = f23.f23_f23_update_0_write22_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write22;
  return 0;
}

inline hw_uint<16> f24_rd114_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd114 read pattern: { f24_update_0[d0, d1] -> f23[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write23 = f23.f23_f23_update_0_write23_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write23;
  return 0;
}

inline hw_uint<16> f24_rd115_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd115 read pattern: { f24_update_0[d0, d1] -> f23[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write22 = f23.f23_f23_update_0_write22_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write22;
  return 0;
}

inline hw_uint<16> f24_rd116_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd116 read pattern: { f24_update_0[d0, d1] -> f23[23 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write23 = f23.f23_f23_update_0_write23_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write23;
  return 0;
}

inline hw_uint<16> f24_rd117_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd117 read pattern: { f24_update_0[d0, d1] -> f23[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write23 = f23.f23_f23_update_0_write23_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write23;
  return 0;
}

inline hw_uint<16> f24_rd118_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd118 read pattern: { f24_update_0[d0, d1] -> f23[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write23 = f23.f23_f23_update_0_write23_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write23;
  return 0;
}

inline hw_uint<16> f24_rd119_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd119 read pattern: { f24_update_0[d0, d1] -> f23[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write24 = f23.f23_f23_update_0_write24_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write24;
  return 0;
}

inline hw_uint<16> f24_rd12_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd12 read pattern: { f24_update_0[d0, d1] -> f23[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd120_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd120 read pattern: { f24_update_0[d0, d1] -> f23[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write23 = f23.f23_f23_update_0_write23_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write23;
  return 0;
}

inline hw_uint<16> f24_rd121_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd121 read pattern: { f24_update_0[d0, d1] -> f23[24 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write24 = f23.f23_f23_update_0_write24_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write24;
  return 0;
}

inline hw_uint<16> f24_rd122_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd122 read pattern: { f24_update_0[d0, d1] -> f23[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write24 = f23.f23_f23_update_0_write24_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write24;
  return 0;
}

inline hw_uint<16> f24_rd123_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd123 read pattern: { f24_update_0[d0, d1] -> f23[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write24 = f23.f23_f23_update_0_write24_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write24;
  return 0;
}

inline hw_uint<16> f24_rd124_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd124 read pattern: { f24_update_0[d0, d1] -> f23[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write25 = f23.f23_f23_update_0_write25_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write25;
  return 0;
}

inline hw_uint<16> f24_rd125_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd125 read pattern: { f24_update_0[d0, d1] -> f23[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write24 = f23.f23_f23_update_0_write24_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write24;
  return 0;
}

inline hw_uint<16> f24_rd126_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd126 read pattern: { f24_update_0[d0, d1] -> f23[25 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write25 = f23.f23_f23_update_0_write25_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write25;
  return 0;
}

inline hw_uint<16> f24_rd127_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd127 read pattern: { f24_update_0[d0, d1] -> f23[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write25 = f23.f23_f23_update_0_write25_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write25;
  return 0;
}

inline hw_uint<16> f24_rd128_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd128 read pattern: { f24_update_0[d0, d1] -> f23[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write25 = f23.f23_f23_update_0_write25_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write25;
  return 0;
}

inline hw_uint<16> f24_rd129_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd129 read pattern: { f24_update_0[d0, d1] -> f23[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write26 = f23.f23_f23_update_0_write26_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write26;
  return 0;
}

inline hw_uint<16> f24_rd13_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd13 read pattern: { f24_update_0[d0, d1] -> f23[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd130_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd130 read pattern: { f24_update_0[d0, d1] -> f23[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write25 = f23.f23_f23_update_0_write25_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write25;
  return 0;
}

inline hw_uint<16> f24_rd131_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd131 read pattern: { f24_update_0[d0, d1] -> f23[26 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write26 = f23.f23_f23_update_0_write26_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write26;
  return 0;
}

inline hw_uint<16> f24_rd132_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd132 read pattern: { f24_update_0[d0, d1] -> f23[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write26 = f23.f23_f23_update_0_write26_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write26;
  return 0;
}

inline hw_uint<16> f24_rd133_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd133 read pattern: { f24_update_0[d0, d1] -> f23[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write26 = f23.f23_f23_update_0_write26_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write26;
  return 0;
}

inline hw_uint<16> f24_rd134_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd134 read pattern: { f24_update_0[d0, d1] -> f23[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write27 = f23.f23_f23_update_0_write27_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write27;
  return 0;
}

inline hw_uint<16> f24_rd135_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd135 read pattern: { f24_update_0[d0, d1] -> f23[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write26 = f23.f23_f23_update_0_write26_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write26;
  return 0;
}

inline hw_uint<16> f24_rd136_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd136 read pattern: { f24_update_0[d0, d1] -> f23[27 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write27 = f23.f23_f23_update_0_write27_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write27;
  return 0;
}

inline hw_uint<16> f24_rd137_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd137 read pattern: { f24_update_0[d0, d1] -> f23[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write27 = f23.f23_f23_update_0_write27_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write27;
  return 0;
}

inline hw_uint<16> f24_rd138_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd138 read pattern: { f24_update_0[d0, d1] -> f23[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write27 = f23.f23_f23_update_0_write27_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write27;
  return 0;
}

inline hw_uint<16> f24_rd139_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd139 read pattern: { f24_update_0[d0, d1] -> f23[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write28 = f23.f23_f23_update_0_write28_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write28;
  return 0;
}

inline hw_uint<16> f24_rd14_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd14 read pattern: { f24_update_0[d0, d1] -> f23[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd140_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd140 read pattern: { f24_update_0[d0, d1] -> f23[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write27 = f23.f23_f23_update_0_write27_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write27;
  return 0;
}

inline hw_uint<16> f24_rd141_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd141 read pattern: { f24_update_0[d0, d1] -> f23[28 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write28 = f23.f23_f23_update_0_write28_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write28;
  return 0;
}

inline hw_uint<16> f24_rd142_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd142 read pattern: { f24_update_0[d0, d1] -> f23[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write28 = f23.f23_f23_update_0_write28_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write28;
  return 0;
}

inline hw_uint<16> f24_rd143_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd143 read pattern: { f24_update_0[d0, d1] -> f23[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write28 = f23.f23_f23_update_0_write28_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write28;
  return 0;
}

inline hw_uint<16> f24_rd144_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd144 read pattern: { f24_update_0[d0, d1] -> f23[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write29 = f23.f23_f23_update_0_write29_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write29;
  return 0;
}

inline hw_uint<16> f24_rd145_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd145 read pattern: { f24_update_0[d0, d1] -> f23[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write28 = f23.f23_f23_update_0_write28_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write28;
  return 0;
}

inline hw_uint<16> f24_rd146_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd146 read pattern: { f24_update_0[d0, d1] -> f23[29 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write29 = f23.f23_f23_update_0_write29_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write29;
  return 0;
}

inline hw_uint<16> f24_rd147_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd147 read pattern: { f24_update_0[d0, d1] -> f23[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write29 = f23.f23_f23_update_0_write29_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write29;
  return 0;
}

inline hw_uint<16> f24_rd148_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd148 read pattern: { f24_update_0[d0, d1] -> f23[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write29 = f23.f23_f23_update_0_write29_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write29;
  return 0;
}

inline hw_uint<16> f24_rd149_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd149 read pattern: { f24_update_0[d0, d1] -> f23[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write30 = f23.f23_f23_update_0_write30_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write30;
  return 0;
}

inline hw_uint<16> f24_rd15_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd15 read pattern: { f24_update_0[d0, d1] -> f23[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd150_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd150 read pattern: { f24_update_0[d0, d1] -> f23[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write29 = f23.f23_f23_update_0_write29_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write29;
  return 0;
}

inline hw_uint<16> f24_rd151_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd151 read pattern: { f24_update_0[d0, d1] -> f23[30 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write30 = f23.f23_f23_update_0_write30_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write30;
  return 0;
}

inline hw_uint<16> f24_rd152_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd152 read pattern: { f24_update_0[d0, d1] -> f23[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write30 = f23.f23_f23_update_0_write30_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write30;
  return 0;
}

inline hw_uint<16> f24_rd153_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd153 read pattern: { f24_update_0[d0, d1] -> f23[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write30 = f23.f23_f23_update_0_write30_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write30;
  return 0;
}

inline hw_uint<16> f24_rd154_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd154 read pattern: { f24_update_0[d0, d1] -> f23[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write31 = f23.f23_f23_update_0_write31_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write31;
  return 0;
}

inline hw_uint<16> f24_rd155_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd155 read pattern: { f24_update_0[d0, d1] -> f23[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write30 = f23.f23_f23_update_0_write30_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write30;
  return 0;
}

inline hw_uint<16> f24_rd156_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd156 read pattern: { f24_update_0[d0, d1] -> f23[31 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write31 = f23.f23_f23_update_0_write31_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write31;
  return 0;
}

inline hw_uint<16> f24_rd157_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd157 read pattern: { f24_update_0[d0, d1] -> f23[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write31 = f23.f23_f23_update_0_write31_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write31;
  return 0;
}

inline hw_uint<16> f24_rd158_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd158 read pattern: { f24_update_0[d0, d1] -> f23[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write31 = f23.f23_f23_update_0_write31_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write31;
  return 0;
}

inline hw_uint<16> f24_rd159_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd159 read pattern: { f24_update_0[d0, d1] -> f23[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_62();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd16_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd16 read pattern: { f24_update_0[d0, d1] -> f23[3 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd17_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd17 read pattern: { f24_update_0[d0, d1] -> f23[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd18_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd18 read pattern: { f24_update_0[d0, d1] -> f23[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd19_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd19 read pattern: { f24_update_0[d0, d1] -> f23[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd2_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd2 read pattern: { f24_update_0[d0, d1] -> f23[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd20_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd20 read pattern: { f24_update_0[d0, d1] -> f23[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write3 = f23.f23_f23_update_0_write3_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write3;
  return 0;
}

inline hw_uint<16> f24_rd21_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd21 read pattern: { f24_update_0[d0, d1] -> f23[4 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd22_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd22 read pattern: { f24_update_0[d0, d1] -> f23[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd23_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd23 read pattern: { f24_update_0[d0, d1] -> f23[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd24_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd24 read pattern: { f24_update_0[d0, d1] -> f23[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd25_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd25 read pattern: { f24_update_0[d0, d1] -> f23[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write4 = f23.f23_f23_update_0_write4_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write4;
  return 0;
}

inline hw_uint<16> f24_rd26_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd26 read pattern: { f24_update_0[d0, d1] -> f23[5 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd27_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd27 read pattern: { f24_update_0[d0, d1] -> f23[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd28_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd28 read pattern: { f24_update_0[d0, d1] -> f23[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd29_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd29 read pattern: { f24_update_0[d0, d1] -> f23[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd3_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd3 read pattern: { f24_update_0[d0, d1] -> f23[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd30_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd30 read pattern: { f24_update_0[d0, d1] -> f23[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write5 = f23.f23_f23_update_0_write5_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write5;
  return 0;
}

inline hw_uint<16> f24_rd31_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd31 read pattern: { f24_update_0[d0, d1] -> f23[6 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd32_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd32 read pattern: { f24_update_0[d0, d1] -> f23[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd33_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd33 read pattern: { f24_update_0[d0, d1] -> f23[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd34_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd34 read pattern: { f24_update_0[d0, d1] -> f23[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd35_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd35 read pattern: { f24_update_0[d0, d1] -> f23[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write6 = f23.f23_f23_update_0_write6_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write6;
  return 0;
}

inline hw_uint<16> f24_rd36_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd36 read pattern: { f24_update_0[d0, d1] -> f23[7 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd37_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd37 read pattern: { f24_update_0[d0, d1] -> f23[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd38_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd38 read pattern: { f24_update_0[d0, d1] -> f23[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd39_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd39 read pattern: { f24_update_0[d0, d1] -> f23[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd4_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd4 read pattern: { f24_update_0[d0, d1] -> f23[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd40_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd40 read pattern: { f24_update_0[d0, d1] -> f23[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write7 = f23.f23_f23_update_0_write7_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write7;
  return 0;
}

inline hw_uint<16> f24_rd41_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd41 read pattern: { f24_update_0[d0, d1] -> f23[8 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd42_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd42 read pattern: { f24_update_0[d0, d1] -> f23[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd43_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd43 read pattern: { f24_update_0[d0, d1] -> f23[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd44_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd44 read pattern: { f24_update_0[d0, d1] -> f23[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd45_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd45 read pattern: { f24_update_0[d0, d1] -> f23[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write8 = f23.f23_f23_update_0_write8_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write8;
  return 0;
}

inline hw_uint<16> f24_rd46_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd46 read pattern: { f24_update_0[d0, d1] -> f23[9 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd47_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd47 read pattern: { f24_update_0[d0, d1] -> f23[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd48_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd48 read pattern: { f24_update_0[d0, d1] -> f23[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd49_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd49 read pattern: { f24_update_0[d0, d1] -> f23[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd5_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd5 read pattern: { f24_update_0[d0, d1] -> f23[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write0 = f23.f23_f23_update_0_write0_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write0;
  return 0;
}

inline hw_uint<16> f24_rd50_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd50 read pattern: { f24_update_0[d0, d1] -> f23[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write9 = f23.f23_f23_update_0_write9_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write9;
  return 0;
}

inline hw_uint<16> f24_rd51_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd51 read pattern: { f24_update_0[d0, d1] -> f23[10 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd52_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd52 read pattern: { f24_update_0[d0, d1] -> f23[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd53_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd53 read pattern: { f24_update_0[d0, d1] -> f23[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd54_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd54 read pattern: { f24_update_0[d0, d1] -> f23[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd55_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd55 read pattern: { f24_update_0[d0, d1] -> f23[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write10 = f23.f23_f23_update_0_write10_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write10;
  return 0;
}

inline hw_uint<16> f24_rd56_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd56 read pattern: { f24_update_0[d0, d1] -> f23[11 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd57_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd57 read pattern: { f24_update_0[d0, d1] -> f23[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd58_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd58 read pattern: { f24_update_0[d0, d1] -> f23[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd59_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd59 read pattern: { f24_update_0[d0, d1] -> f23[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd6_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd6 read pattern: { f24_update_0[d0, d1] -> f23[1 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd60_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd60 read pattern: { f24_update_0[d0, d1] -> f23[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write11 = f23.f23_f23_update_0_write11_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write11;
  return 0;
}

inline hw_uint<16> f24_rd61_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd61 read pattern: { f24_update_0[d0, d1] -> f23[12 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd62_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd62 read pattern: { f24_update_0[d0, d1] -> f23[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd63_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd63 read pattern: { f24_update_0[d0, d1] -> f23[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd64_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd64 read pattern: { f24_update_0[d0, d1] -> f23[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd65_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd65 read pattern: { f24_update_0[d0, d1] -> f23[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write12 = f23.f23_f23_update_0_write12_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write12;
  return 0;
}

inline hw_uint<16> f24_rd66_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd66 read pattern: { f24_update_0[d0, d1] -> f23[13 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd67_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd67 read pattern: { f24_update_0[d0, d1] -> f23[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd68_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd68 read pattern: { f24_update_0[d0, d1] -> f23[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd69_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd69 read pattern: { f24_update_0[d0, d1] -> f23[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd7_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd7 read pattern: { f24_update_0[d0, d1] -> f23[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd70_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd70 read pattern: { f24_update_0[d0, d1] -> f23[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write13 = f23.f23_f23_update_0_write13_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write13;
  return 0;
}

inline hw_uint<16> f24_rd71_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd71 read pattern: { f24_update_0[d0, d1] -> f23[14 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd72_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd72 read pattern: { f24_update_0[d0, d1] -> f23[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd73_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd73 read pattern: { f24_update_0[d0, d1] -> f23[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd74_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd74 read pattern: { f24_update_0[d0, d1] -> f23[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd75_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd75 read pattern: { f24_update_0[d0, d1] -> f23[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write14 = f23.f23_f23_update_0_write14_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write14;
  return 0;
}

inline hw_uint<16> f24_rd76_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd76 read pattern: { f24_update_0[d0, d1] -> f23[15 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd77_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd77 read pattern: { f24_update_0[d0, d1] -> f23[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd78_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd78 read pattern: { f24_update_0[d0, d1] -> f23[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd79_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd79 read pattern: { f24_update_0[d0, d1] -> f23[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write16 = f23.f23_f23_update_0_write16_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write16;
  return 0;
}

inline hw_uint<16> f24_rd8_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd8 read pattern: { f24_update_0[d0, d1] -> f23[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write1 = f23.f23_f23_update_0_write1_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write1;
  return 0;
}

inline hw_uint<16> f24_rd80_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd80 read pattern: { f24_update_0[d0, d1] -> f23[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write15 = f23.f23_f23_update_0_write15_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write15;
  return 0;
}

inline hw_uint<16> f24_rd81_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd81 read pattern: { f24_update_0[d0, d1] -> f23[16 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write16 = f23.f23_f23_update_0_write16_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write16;
  return 0;
}

inline hw_uint<16> f24_rd82_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd82 read pattern: { f24_update_0[d0, d1] -> f23[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write16 = f23.f23_f23_update_0_write16_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write16;
  return 0;
}

inline hw_uint<16> f24_rd83_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd83 read pattern: { f24_update_0[d0, d1] -> f23[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write16 = f23.f23_f23_update_0_write16_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write16;
  return 0;
}

inline hw_uint<16> f24_rd84_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd84 read pattern: { f24_update_0[d0, d1] -> f23[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write17 = f23.f23_f23_update_0_write17_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write17;
  return 0;
}

inline hw_uint<16> f24_rd85_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd85 read pattern: { f24_update_0[d0, d1] -> f23[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write16 = f23.f23_f23_update_0_write16_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write16;
  return 0;
}

inline hw_uint<16> f24_rd86_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd86 read pattern: { f24_update_0[d0, d1] -> f23[17 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write17 = f23.f23_f23_update_0_write17_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write17;
  return 0;
}

inline hw_uint<16> f24_rd87_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd87 read pattern: { f24_update_0[d0, d1] -> f23[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write17 = f23.f23_f23_update_0_write17_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write17;
  return 0;
}

inline hw_uint<16> f24_rd88_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd88 read pattern: { f24_update_0[d0, d1] -> f23[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write17 = f23.f23_f23_update_0_write17_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write17;
  return 0;
}

inline hw_uint<16> f24_rd89_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd89 read pattern: { f24_update_0[d0, d1] -> f23[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write18 = f23.f23_f23_update_0_write18_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write18;
  return 0;
}

inline hw_uint<16> f24_rd9_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd9 read pattern: { f24_update_0[d0, d1] -> f23[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write2 = f23.f23_f23_update_0_write2_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write2;
  return 0;
}

inline hw_uint<16> f24_rd90_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd90 read pattern: { f24_update_0[d0, d1] -> f23[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write17 = f23.f23_f23_update_0_write17_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write17;
  return 0;
}

inline hw_uint<16> f24_rd91_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd91 read pattern: { f24_update_0[d0, d1] -> f23[18 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write18 = f23.f23_f23_update_0_write18_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write18;
  return 0;
}

inline hw_uint<16> f24_rd92_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd92 read pattern: { f24_update_0[d0, d1] -> f23[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write18 = f23.f23_f23_update_0_write18_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write18;
  return 0;
}

inline hw_uint<16> f24_rd93_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd93 read pattern: { f24_update_0[d0, d1] -> f23[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write18 = f23.f23_f23_update_0_write18_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write18;
  return 0;
}

inline hw_uint<16> f24_rd94_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd94 read pattern: { f24_update_0[d0, d1] -> f23[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write19 = f23.f23_f23_update_0_write19_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write19;
  return 0;
}

inline hw_uint<16> f24_rd95_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd95 read pattern: { f24_update_0[d0, d1] -> f23[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write18 = f23.f23_f23_update_0_write18_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write18;
  return 0;
}

inline hw_uint<16> f24_rd96_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd96 read pattern: { f24_update_0[d0, d1] -> f23[19 + 32d0, -1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write19 = f23.f23_f23_update_0_write19_merged_banks_5.peek_125();
  return value_f23_f23_update_0_write19;
  return 0;
}

inline hw_uint<16> f24_rd97_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd97 read pattern: { f24_update_0[d0, d1] -> f23[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write19 = f23.f23_f23_update_0_write19_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write19;
  return 0;
}

inline hw_uint<16> f24_rd98_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd98 read pattern: { f24_update_0[d0, d1] -> f23[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write19 = f23.f23_f23_update_0_write19_merged_banks_5.peek_1();
  return value_f23_f23_update_0_write19;
  return 0;
}

inline hw_uint<16> f24_rd99_select(f23_cache& f23, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f24_rd99 read pattern: { f24_update_0[d0, d1] -> f23[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
  auto value_f23_f23_update_0_write20 = f23.f23_f23_update_0_write20_merged_banks_5.peek_63();
  return value_f23_f23_update_0_write20;
  return 0;
}

// # of bundles = 2
// f23_update_0_write
//	f23_f23_update_0_write0
//	f23_f23_update_0_write1
//	f23_f23_update_0_write2
//	f23_f23_update_0_write3
//	f23_f23_update_0_write4
//	f23_f23_update_0_write5
//	f23_f23_update_0_write6
//	f23_f23_update_0_write7
//	f23_f23_update_0_write8
//	f23_f23_update_0_write9
//	f23_f23_update_0_write10
//	f23_f23_update_0_write11
//	f23_f23_update_0_write12
//	f23_f23_update_0_write13
//	f23_f23_update_0_write14
//	f23_f23_update_0_write15
//	f23_f23_update_0_write16
//	f23_f23_update_0_write17
//	f23_f23_update_0_write18
//	f23_f23_update_0_write19
//	f23_f23_update_0_write20
//	f23_f23_update_0_write21
//	f23_f23_update_0_write22
//	f23_f23_update_0_write23
//	f23_f23_update_0_write24
//	f23_f23_update_0_write25
//	f23_f23_update_0_write26
//	f23_f23_update_0_write27
//	f23_f23_update_0_write28
//	f23_f23_update_0_write29
//	f23_f23_update_0_write30
//	f23_f23_update_0_write31
inline void f23_f23_update_0_write_bundle_write(hw_uint<512>& f23_update_0_write, f23_cache& f23, int d0, int d1, int dynamic_address) {
	hw_uint<16> f23_f23_update_0_write0_res = f23_update_0_write.extract<0, 15>();
	f23_f23_update_0_write0_write(f23_f23_update_0_write0_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write1_res = f23_update_0_write.extract<16, 31>();
	f23_f23_update_0_write1_write(f23_f23_update_0_write1_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write2_res = f23_update_0_write.extract<32, 47>();
	f23_f23_update_0_write2_write(f23_f23_update_0_write2_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write3_res = f23_update_0_write.extract<48, 63>();
	f23_f23_update_0_write3_write(f23_f23_update_0_write3_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write4_res = f23_update_0_write.extract<64, 79>();
	f23_f23_update_0_write4_write(f23_f23_update_0_write4_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write5_res = f23_update_0_write.extract<80, 95>();
	f23_f23_update_0_write5_write(f23_f23_update_0_write5_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write6_res = f23_update_0_write.extract<96, 111>();
	f23_f23_update_0_write6_write(f23_f23_update_0_write6_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write7_res = f23_update_0_write.extract<112, 127>();
	f23_f23_update_0_write7_write(f23_f23_update_0_write7_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write8_res = f23_update_0_write.extract<128, 143>();
	f23_f23_update_0_write8_write(f23_f23_update_0_write8_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write9_res = f23_update_0_write.extract<144, 159>();
	f23_f23_update_0_write9_write(f23_f23_update_0_write9_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write10_res = f23_update_0_write.extract<160, 175>();
	f23_f23_update_0_write10_write(f23_f23_update_0_write10_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write11_res = f23_update_0_write.extract<176, 191>();
	f23_f23_update_0_write11_write(f23_f23_update_0_write11_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write12_res = f23_update_0_write.extract<192, 207>();
	f23_f23_update_0_write12_write(f23_f23_update_0_write12_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write13_res = f23_update_0_write.extract<208, 223>();
	f23_f23_update_0_write13_write(f23_f23_update_0_write13_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write14_res = f23_update_0_write.extract<224, 239>();
	f23_f23_update_0_write14_write(f23_f23_update_0_write14_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write15_res = f23_update_0_write.extract<240, 255>();
	f23_f23_update_0_write15_write(f23_f23_update_0_write15_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write16_res = f23_update_0_write.extract<256, 271>();
	f23_f23_update_0_write16_write(f23_f23_update_0_write16_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write17_res = f23_update_0_write.extract<272, 287>();
	f23_f23_update_0_write17_write(f23_f23_update_0_write17_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write18_res = f23_update_0_write.extract<288, 303>();
	f23_f23_update_0_write18_write(f23_f23_update_0_write18_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write19_res = f23_update_0_write.extract<304, 319>();
	f23_f23_update_0_write19_write(f23_f23_update_0_write19_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write20_res = f23_update_0_write.extract<320, 335>();
	f23_f23_update_0_write20_write(f23_f23_update_0_write20_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write21_res = f23_update_0_write.extract<336, 351>();
	f23_f23_update_0_write21_write(f23_f23_update_0_write21_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write22_res = f23_update_0_write.extract<352, 367>();
	f23_f23_update_0_write22_write(f23_f23_update_0_write22_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write23_res = f23_update_0_write.extract<368, 383>();
	f23_f23_update_0_write23_write(f23_f23_update_0_write23_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write24_res = f23_update_0_write.extract<384, 399>();
	f23_f23_update_0_write24_write(f23_f23_update_0_write24_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write25_res = f23_update_0_write.extract<400, 415>();
	f23_f23_update_0_write25_write(f23_f23_update_0_write25_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write26_res = f23_update_0_write.extract<416, 431>();
	f23_f23_update_0_write26_write(f23_f23_update_0_write26_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write27_res = f23_update_0_write.extract<432, 447>();
	f23_f23_update_0_write27_write(f23_f23_update_0_write27_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write28_res = f23_update_0_write.extract<448, 463>();
	f23_f23_update_0_write28_write(f23_f23_update_0_write28_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write29_res = f23_update_0_write.extract<464, 479>();
	f23_f23_update_0_write29_write(f23_f23_update_0_write29_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write30_res = f23_update_0_write.extract<480, 495>();
	f23_f23_update_0_write30_write(f23_f23_update_0_write30_res, f23, d0, d1, dynamic_address);
	hw_uint<16> f23_f23_update_0_write31_res = f23_update_0_write.extract<496, 511>();
	f23_f23_update_0_write31_write(f23_f23_update_0_write31_res, f23, d0, d1, dynamic_address);
}

// f24_update_0_read
//	f24_rd0
//	f24_rd1
//	f24_rd2
//	f24_rd3
//	f24_rd4
//	f24_rd5
//	f24_rd6
//	f24_rd7
//	f24_rd8
//	f24_rd9
//	f24_rd10
//	f24_rd11
//	f24_rd12
//	f24_rd13
//	f24_rd14
//	f24_rd15
//	f24_rd16
//	f24_rd17
//	f24_rd18
//	f24_rd19
//	f24_rd20
//	f24_rd21
//	f24_rd22
//	f24_rd23
//	f24_rd24
//	f24_rd25
//	f24_rd26
//	f24_rd27
//	f24_rd28
//	f24_rd29
//	f24_rd30
//	f24_rd31
//	f24_rd32
//	f24_rd33
//	f24_rd34
//	f24_rd35
//	f24_rd36
//	f24_rd37
//	f24_rd38
//	f24_rd39
//	f24_rd40
//	f24_rd41
//	f24_rd42
//	f24_rd43
//	f24_rd44
//	f24_rd45
//	f24_rd46
//	f24_rd47
//	f24_rd48
//	f24_rd49
//	f24_rd50
//	f24_rd51
//	f24_rd52
//	f24_rd53
//	f24_rd54
//	f24_rd55
//	f24_rd56
//	f24_rd57
//	f24_rd58
//	f24_rd59
//	f24_rd60
//	f24_rd61
//	f24_rd62
//	f24_rd63
//	f24_rd64
//	f24_rd65
//	f24_rd66
//	f24_rd67
//	f24_rd68
//	f24_rd69
//	f24_rd70
//	f24_rd71
//	f24_rd72
//	f24_rd73
//	f24_rd74
//	f24_rd75
//	f24_rd76
//	f24_rd77
//	f24_rd78
//	f24_rd79
//	f24_rd80
//	f24_rd81
//	f24_rd82
//	f24_rd83
//	f24_rd84
//	f24_rd85
//	f24_rd86
//	f24_rd87
//	f24_rd88
//	f24_rd89
//	f24_rd90
//	f24_rd91
//	f24_rd92
//	f24_rd93
//	f24_rd94
//	f24_rd95
//	f24_rd96
//	f24_rd97
//	f24_rd98
//	f24_rd99
//	f24_rd100
//	f24_rd101
//	f24_rd102
//	f24_rd103
//	f24_rd104
//	f24_rd105
//	f24_rd106
//	f24_rd107
//	f24_rd108
//	f24_rd109
//	f24_rd110
//	f24_rd111
//	f24_rd112
//	f24_rd113
//	f24_rd114
//	f24_rd115
//	f24_rd116
//	f24_rd117
//	f24_rd118
//	f24_rd119
//	f24_rd120
//	f24_rd121
//	f24_rd122
//	f24_rd123
//	f24_rd124
//	f24_rd125
//	f24_rd126
//	f24_rd127
//	f24_rd128
//	f24_rd129
//	f24_rd130
//	f24_rd131
//	f24_rd132
//	f24_rd133
//	f24_rd134
//	f24_rd135
//	f24_rd136
//	f24_rd137
//	f24_rd138
//	f24_rd139
//	f24_rd140
//	f24_rd141
//	f24_rd142
//	f24_rd143
//	f24_rd144
//	f24_rd145
//	f24_rd146
//	f24_rd147
//	f24_rd148
//	f24_rd149
//	f24_rd150
//	f24_rd151
//	f24_rd152
//	f24_rd153
//	f24_rd154
//	f24_rd155
//	f24_rd156
//	f24_rd157
//	f24_rd158
//	f24_rd159
inline hw_uint<2560> f23_f24_update_0_read_bundle_read(f23_cache& f23, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f24_rd0
    // f24_rd1
    // f24_rd2
    // f24_rd3
    // f24_rd4
    // f24_rd5
    // f24_rd6
    // f24_rd7
    // f24_rd8
    // f24_rd9
    // f24_rd10
    // f24_rd11
    // f24_rd12
    // f24_rd13
    // f24_rd14
    // f24_rd15
    // f24_rd16
    // f24_rd17
    // f24_rd18
    // f24_rd19
    // f24_rd20
    // f24_rd21
    // f24_rd22
    // f24_rd23
    // f24_rd24
    // f24_rd25
    // f24_rd26
    // f24_rd27
    // f24_rd28
    // f24_rd29
    // f24_rd30
    // f24_rd31
    // f24_rd32
    // f24_rd33
    // f24_rd34
    // f24_rd35
    // f24_rd36
    // f24_rd37
    // f24_rd38
    // f24_rd39
    // f24_rd40
    // f24_rd41
    // f24_rd42
    // f24_rd43
    // f24_rd44
    // f24_rd45
    // f24_rd46
    // f24_rd47
    // f24_rd48
    // f24_rd49
    // f24_rd50
    // f24_rd51
    // f24_rd52
    // f24_rd53
    // f24_rd54
    // f24_rd55
    // f24_rd56
    // f24_rd57
    // f24_rd58
    // f24_rd59
    // f24_rd60
    // f24_rd61
    // f24_rd62
    // f24_rd63
    // f24_rd64
    // f24_rd65
    // f24_rd66
    // f24_rd67
    // f24_rd68
    // f24_rd69
    // f24_rd70
    // f24_rd71
    // f24_rd72
    // f24_rd73
    // f24_rd74
    // f24_rd75
    // f24_rd76
    // f24_rd77
    // f24_rd78
    // f24_rd79
    // f24_rd80
    // f24_rd81
    // f24_rd82
    // f24_rd83
    // f24_rd84
    // f24_rd85
    // f24_rd86
    // f24_rd87
    // f24_rd88
    // f24_rd89
    // f24_rd90
    // f24_rd91
    // f24_rd92
    // f24_rd93
    // f24_rd94
    // f24_rd95
    // f24_rd96
    // f24_rd97
    // f24_rd98
    // f24_rd99
    // f24_rd100
    // f24_rd101
    // f24_rd102
    // f24_rd103
    // f24_rd104
    // f24_rd105
    // f24_rd106
    // f24_rd107
    // f24_rd108
    // f24_rd109
    // f24_rd110
    // f24_rd111
    // f24_rd112
    // f24_rd113
    // f24_rd114
    // f24_rd115
    // f24_rd116
    // f24_rd117
    // f24_rd118
    // f24_rd119
    // f24_rd120
    // f24_rd121
    // f24_rd122
    // f24_rd123
    // f24_rd124
    // f24_rd125
    // f24_rd126
    // f24_rd127
    // f24_rd128
    // f24_rd129
    // f24_rd130
    // f24_rd131
    // f24_rd132
    // f24_rd133
    // f24_rd134
    // f24_rd135
    // f24_rd136
    // f24_rd137
    // f24_rd138
    // f24_rd139
    // f24_rd140
    // f24_rd141
    // f24_rd142
    // f24_rd143
    // f24_rd144
    // f24_rd145
    // f24_rd146
    // f24_rd147
    // f24_rd148
    // f24_rd149
    // f24_rd150
    // f24_rd151
    // f24_rd152
    // f24_rd153
    // f24_rd154
    // f24_rd155
    // f24_rd156
    // f24_rd157
    // f24_rd158
    // f24_rd159

	hw_uint<2560> result;
	hw_uint<16> f24_rd0_res = f24_rd0_select(f23, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f24_rd0_res);
	hw_uint<16> f24_rd1_res = f24_rd1_select(f23, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f24_rd1_res);
	hw_uint<16> f24_rd2_res = f24_rd2_select(f23, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f24_rd2_res);
	hw_uint<16> f24_rd3_res = f24_rd3_select(f23, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f24_rd3_res);
	hw_uint<16> f24_rd4_res = f24_rd4_select(f23, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f24_rd4_res);
	hw_uint<16> f24_rd5_res = f24_rd5_select(f23, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f24_rd5_res);
	hw_uint<16> f24_rd6_res = f24_rd6_select(f23, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f24_rd6_res);
	hw_uint<16> f24_rd7_res = f24_rd7_select(f23, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f24_rd7_res);
	hw_uint<16> f24_rd8_res = f24_rd8_select(f23, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f24_rd8_res);
	hw_uint<16> f24_rd9_res = f24_rd9_select(f23, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f24_rd9_res);
	hw_uint<16> f24_rd10_res = f24_rd10_select(f23, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f24_rd10_res);
	hw_uint<16> f24_rd11_res = f24_rd11_select(f23, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f24_rd11_res);
	hw_uint<16> f24_rd12_res = f24_rd12_select(f23, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f24_rd12_res);
	hw_uint<16> f24_rd13_res = f24_rd13_select(f23, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f24_rd13_res);
	hw_uint<16> f24_rd14_res = f24_rd14_select(f23, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f24_rd14_res);
	hw_uint<16> f24_rd15_res = f24_rd15_select(f23, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f24_rd15_res);
	hw_uint<16> f24_rd16_res = f24_rd16_select(f23, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f24_rd16_res);
	hw_uint<16> f24_rd17_res = f24_rd17_select(f23, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f24_rd17_res);
	hw_uint<16> f24_rd18_res = f24_rd18_select(f23, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f24_rd18_res);
	hw_uint<16> f24_rd19_res = f24_rd19_select(f23, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f24_rd19_res);
	hw_uint<16> f24_rd20_res = f24_rd20_select(f23, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f24_rd20_res);
	hw_uint<16> f24_rd21_res = f24_rd21_select(f23, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f24_rd21_res);
	hw_uint<16> f24_rd22_res = f24_rd22_select(f23, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f24_rd22_res);
	hw_uint<16> f24_rd23_res = f24_rd23_select(f23, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f24_rd23_res);
	hw_uint<16> f24_rd24_res = f24_rd24_select(f23, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f24_rd24_res);
	hw_uint<16> f24_rd25_res = f24_rd25_select(f23, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f24_rd25_res);
	hw_uint<16> f24_rd26_res = f24_rd26_select(f23, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f24_rd26_res);
	hw_uint<16> f24_rd27_res = f24_rd27_select(f23, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f24_rd27_res);
	hw_uint<16> f24_rd28_res = f24_rd28_select(f23, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f24_rd28_res);
	hw_uint<16> f24_rd29_res = f24_rd29_select(f23, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f24_rd29_res);
	hw_uint<16> f24_rd30_res = f24_rd30_select(f23, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f24_rd30_res);
	hw_uint<16> f24_rd31_res = f24_rd31_select(f23, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f24_rd31_res);
	hw_uint<16> f24_rd32_res = f24_rd32_select(f23, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f24_rd32_res);
	hw_uint<16> f24_rd33_res = f24_rd33_select(f23, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f24_rd33_res);
	hw_uint<16> f24_rd34_res = f24_rd34_select(f23, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f24_rd34_res);
	hw_uint<16> f24_rd35_res = f24_rd35_select(f23, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f24_rd35_res);
	hw_uint<16> f24_rd36_res = f24_rd36_select(f23, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f24_rd36_res);
	hw_uint<16> f24_rd37_res = f24_rd37_select(f23, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f24_rd37_res);
	hw_uint<16> f24_rd38_res = f24_rd38_select(f23, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f24_rd38_res);
	hw_uint<16> f24_rd39_res = f24_rd39_select(f23, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f24_rd39_res);
	hw_uint<16> f24_rd40_res = f24_rd40_select(f23, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f24_rd40_res);
	hw_uint<16> f24_rd41_res = f24_rd41_select(f23, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f24_rd41_res);
	hw_uint<16> f24_rd42_res = f24_rd42_select(f23, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f24_rd42_res);
	hw_uint<16> f24_rd43_res = f24_rd43_select(f23, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f24_rd43_res);
	hw_uint<16> f24_rd44_res = f24_rd44_select(f23, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f24_rd44_res);
	hw_uint<16> f24_rd45_res = f24_rd45_select(f23, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f24_rd45_res);
	hw_uint<16> f24_rd46_res = f24_rd46_select(f23, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f24_rd46_res);
	hw_uint<16> f24_rd47_res = f24_rd47_select(f23, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f24_rd47_res);
	hw_uint<16> f24_rd48_res = f24_rd48_select(f23, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f24_rd48_res);
	hw_uint<16> f24_rd49_res = f24_rd49_select(f23, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f24_rd49_res);
	hw_uint<16> f24_rd50_res = f24_rd50_select(f23, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f24_rd50_res);
	hw_uint<16> f24_rd51_res = f24_rd51_select(f23, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f24_rd51_res);
	hw_uint<16> f24_rd52_res = f24_rd52_select(f23, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f24_rd52_res);
	hw_uint<16> f24_rd53_res = f24_rd53_select(f23, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f24_rd53_res);
	hw_uint<16> f24_rd54_res = f24_rd54_select(f23, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f24_rd54_res);
	hw_uint<16> f24_rd55_res = f24_rd55_select(f23, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f24_rd55_res);
	hw_uint<16> f24_rd56_res = f24_rd56_select(f23, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f24_rd56_res);
	hw_uint<16> f24_rd57_res = f24_rd57_select(f23, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f24_rd57_res);
	hw_uint<16> f24_rd58_res = f24_rd58_select(f23, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f24_rd58_res);
	hw_uint<16> f24_rd59_res = f24_rd59_select(f23, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f24_rd59_res);
	hw_uint<16> f24_rd60_res = f24_rd60_select(f23, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f24_rd60_res);
	hw_uint<16> f24_rd61_res = f24_rd61_select(f23, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f24_rd61_res);
	hw_uint<16> f24_rd62_res = f24_rd62_select(f23, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f24_rd62_res);
	hw_uint<16> f24_rd63_res = f24_rd63_select(f23, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f24_rd63_res);
	hw_uint<16> f24_rd64_res = f24_rd64_select(f23, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f24_rd64_res);
	hw_uint<16> f24_rd65_res = f24_rd65_select(f23, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f24_rd65_res);
	hw_uint<16> f24_rd66_res = f24_rd66_select(f23, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f24_rd66_res);
	hw_uint<16> f24_rd67_res = f24_rd67_select(f23, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f24_rd67_res);
	hw_uint<16> f24_rd68_res = f24_rd68_select(f23, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f24_rd68_res);
	hw_uint<16> f24_rd69_res = f24_rd69_select(f23, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f24_rd69_res);
	hw_uint<16> f24_rd70_res = f24_rd70_select(f23, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f24_rd70_res);
	hw_uint<16> f24_rd71_res = f24_rd71_select(f23, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f24_rd71_res);
	hw_uint<16> f24_rd72_res = f24_rd72_select(f23, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f24_rd72_res);
	hw_uint<16> f24_rd73_res = f24_rd73_select(f23, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f24_rd73_res);
	hw_uint<16> f24_rd74_res = f24_rd74_select(f23, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f24_rd74_res);
	hw_uint<16> f24_rd75_res = f24_rd75_select(f23, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f24_rd75_res);
	hw_uint<16> f24_rd76_res = f24_rd76_select(f23, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f24_rd76_res);
	hw_uint<16> f24_rd77_res = f24_rd77_select(f23, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f24_rd77_res);
	hw_uint<16> f24_rd78_res = f24_rd78_select(f23, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f24_rd78_res);
	hw_uint<16> f24_rd79_res = f24_rd79_select(f23, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f24_rd79_res);
	hw_uint<16> f24_rd80_res = f24_rd80_select(f23, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f24_rd80_res);
	hw_uint<16> f24_rd81_res = f24_rd81_select(f23, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f24_rd81_res);
	hw_uint<16> f24_rd82_res = f24_rd82_select(f23, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f24_rd82_res);
	hw_uint<16> f24_rd83_res = f24_rd83_select(f23, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f24_rd83_res);
	hw_uint<16> f24_rd84_res = f24_rd84_select(f23, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f24_rd84_res);
	hw_uint<16> f24_rd85_res = f24_rd85_select(f23, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f24_rd85_res);
	hw_uint<16> f24_rd86_res = f24_rd86_select(f23, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f24_rd86_res);
	hw_uint<16> f24_rd87_res = f24_rd87_select(f23, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f24_rd87_res);
	hw_uint<16> f24_rd88_res = f24_rd88_select(f23, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f24_rd88_res);
	hw_uint<16> f24_rd89_res = f24_rd89_select(f23, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f24_rd89_res);
	hw_uint<16> f24_rd90_res = f24_rd90_select(f23, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f24_rd90_res);
	hw_uint<16> f24_rd91_res = f24_rd91_select(f23, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f24_rd91_res);
	hw_uint<16> f24_rd92_res = f24_rd92_select(f23, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f24_rd92_res);
	hw_uint<16> f24_rd93_res = f24_rd93_select(f23, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f24_rd93_res);
	hw_uint<16> f24_rd94_res = f24_rd94_select(f23, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f24_rd94_res);
	hw_uint<16> f24_rd95_res = f24_rd95_select(f23, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f24_rd95_res);
	hw_uint<16> f24_rd96_res = f24_rd96_select(f23, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f24_rd96_res);
	hw_uint<16> f24_rd97_res = f24_rd97_select(f23, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f24_rd97_res);
	hw_uint<16> f24_rd98_res = f24_rd98_select(f23, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f24_rd98_res);
	hw_uint<16> f24_rd99_res = f24_rd99_select(f23, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f24_rd99_res);
	hw_uint<16> f24_rd100_res = f24_rd100_select(f23, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f24_rd100_res);
	hw_uint<16> f24_rd101_res = f24_rd101_select(f23, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f24_rd101_res);
	hw_uint<16> f24_rd102_res = f24_rd102_select(f23, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f24_rd102_res);
	hw_uint<16> f24_rd103_res = f24_rd103_select(f23, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f24_rd103_res);
	hw_uint<16> f24_rd104_res = f24_rd104_select(f23, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f24_rd104_res);
	hw_uint<16> f24_rd105_res = f24_rd105_select(f23, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f24_rd105_res);
	hw_uint<16> f24_rd106_res = f24_rd106_select(f23, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f24_rd106_res);
	hw_uint<16> f24_rd107_res = f24_rd107_select(f23, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f24_rd107_res);
	hw_uint<16> f24_rd108_res = f24_rd108_select(f23, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f24_rd108_res);
	hw_uint<16> f24_rd109_res = f24_rd109_select(f23, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f24_rd109_res);
	hw_uint<16> f24_rd110_res = f24_rd110_select(f23, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f24_rd110_res);
	hw_uint<16> f24_rd111_res = f24_rd111_select(f23, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f24_rd111_res);
	hw_uint<16> f24_rd112_res = f24_rd112_select(f23, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f24_rd112_res);
	hw_uint<16> f24_rd113_res = f24_rd113_select(f23, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f24_rd113_res);
	hw_uint<16> f24_rd114_res = f24_rd114_select(f23, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f24_rd114_res);
	hw_uint<16> f24_rd115_res = f24_rd115_select(f23, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f24_rd115_res);
	hw_uint<16> f24_rd116_res = f24_rd116_select(f23, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f24_rd116_res);
	hw_uint<16> f24_rd117_res = f24_rd117_select(f23, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f24_rd117_res);
	hw_uint<16> f24_rd118_res = f24_rd118_select(f23, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f24_rd118_res);
	hw_uint<16> f24_rd119_res = f24_rd119_select(f23, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f24_rd119_res);
	hw_uint<16> f24_rd120_res = f24_rd120_select(f23, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f24_rd120_res);
	hw_uint<16> f24_rd121_res = f24_rd121_select(f23, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f24_rd121_res);
	hw_uint<16> f24_rd122_res = f24_rd122_select(f23, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f24_rd122_res);
	hw_uint<16> f24_rd123_res = f24_rd123_select(f23, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f24_rd123_res);
	hw_uint<16> f24_rd124_res = f24_rd124_select(f23, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f24_rd124_res);
	hw_uint<16> f24_rd125_res = f24_rd125_select(f23, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f24_rd125_res);
	hw_uint<16> f24_rd126_res = f24_rd126_select(f23, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f24_rd126_res);
	hw_uint<16> f24_rd127_res = f24_rd127_select(f23, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f24_rd127_res);
	hw_uint<16> f24_rd128_res = f24_rd128_select(f23, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f24_rd128_res);
	hw_uint<16> f24_rd129_res = f24_rd129_select(f23, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f24_rd129_res);
	hw_uint<16> f24_rd130_res = f24_rd130_select(f23, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f24_rd130_res);
	hw_uint<16> f24_rd131_res = f24_rd131_select(f23, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f24_rd131_res);
	hw_uint<16> f24_rd132_res = f24_rd132_select(f23, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f24_rd132_res);
	hw_uint<16> f24_rd133_res = f24_rd133_select(f23, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f24_rd133_res);
	hw_uint<16> f24_rd134_res = f24_rd134_select(f23, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f24_rd134_res);
	hw_uint<16> f24_rd135_res = f24_rd135_select(f23, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f24_rd135_res);
	hw_uint<16> f24_rd136_res = f24_rd136_select(f23, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f24_rd136_res);
	hw_uint<16> f24_rd137_res = f24_rd137_select(f23, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f24_rd137_res);
	hw_uint<16> f24_rd138_res = f24_rd138_select(f23, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f24_rd138_res);
	hw_uint<16> f24_rd139_res = f24_rd139_select(f23, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f24_rd139_res);
	hw_uint<16> f24_rd140_res = f24_rd140_select(f23, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f24_rd140_res);
	hw_uint<16> f24_rd141_res = f24_rd141_select(f23, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f24_rd141_res);
	hw_uint<16> f24_rd142_res = f24_rd142_select(f23, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f24_rd142_res);
	hw_uint<16> f24_rd143_res = f24_rd143_select(f23, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f24_rd143_res);
	hw_uint<16> f24_rd144_res = f24_rd144_select(f23, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f24_rd144_res);
	hw_uint<16> f24_rd145_res = f24_rd145_select(f23, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f24_rd145_res);
	hw_uint<16> f24_rd146_res = f24_rd146_select(f23, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f24_rd146_res);
	hw_uint<16> f24_rd147_res = f24_rd147_select(f23, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f24_rd147_res);
	hw_uint<16> f24_rd148_res = f24_rd148_select(f23, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f24_rd148_res);
	hw_uint<16> f24_rd149_res = f24_rd149_select(f23, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f24_rd149_res);
	hw_uint<16> f24_rd150_res = f24_rd150_select(f23, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f24_rd150_res);
	hw_uint<16> f24_rd151_res = f24_rd151_select(f23, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f24_rd151_res);
	hw_uint<16> f24_rd152_res = f24_rd152_select(f23, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f24_rd152_res);
	hw_uint<16> f24_rd153_res = f24_rd153_select(f23, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f24_rd153_res);
	hw_uint<16> f24_rd154_res = f24_rd154_select(f23, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f24_rd154_res);
	hw_uint<16> f24_rd155_res = f24_rd155_select(f23, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f24_rd155_res);
	hw_uint<16> f24_rd156_res = f24_rd156_select(f23, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f24_rd156_res);
	hw_uint<16> f24_rd157_res = f24_rd157_select(f23, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f24_rd157_res);
	hw_uint<16> f24_rd158_res = f24_rd158_select(f23, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f24_rd158_res);
	hw_uint<16> f24_rd159_res = f24_rd159_select(f23, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f24_rd159_res);
	return result;
}

struct f24_f24_update_0_write0_to_final_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write1_to_final_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write10_to_final_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write11_to_final_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write12_to_final_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write13_to_final_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write14_to_final_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write15_to_final_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write16_to_final_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write17_to_final_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write18_to_final_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write19_to_final_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write2_to_final_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write20_to_final_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write21_to_final_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write22_to_final_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write23_to_final_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write24_to_final_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write25_to_final_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write26_to_final_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write27_to_final_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write28_to_final_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write29_to_final_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write3_to_final_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write30_to_final_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write31_to_final_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write4_to_final_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write5_to_final_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write6_to_final_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write7_to_final_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write8_to_final_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_f24_update_0_write9_to_final_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct f24_cache {
  // # of banks: 32
  f24_f24_update_0_write0_to_final_rd0_cache f24_f24_update_0_write0_to_final_rd0;
  f24_f24_update_0_write1_to_final_rd1_cache f24_f24_update_0_write1_to_final_rd1;
  f24_f24_update_0_write10_to_final_rd10_cache f24_f24_update_0_write10_to_final_rd10;
  f24_f24_update_0_write11_to_final_rd11_cache f24_f24_update_0_write11_to_final_rd11;
  f24_f24_update_0_write12_to_final_rd12_cache f24_f24_update_0_write12_to_final_rd12;
  f24_f24_update_0_write13_to_final_rd13_cache f24_f24_update_0_write13_to_final_rd13;
  f24_f24_update_0_write14_to_final_rd14_cache f24_f24_update_0_write14_to_final_rd14;
  f24_f24_update_0_write15_to_final_rd15_cache f24_f24_update_0_write15_to_final_rd15;
  f24_f24_update_0_write16_to_final_rd16_cache f24_f24_update_0_write16_to_final_rd16;
  f24_f24_update_0_write17_to_final_rd17_cache f24_f24_update_0_write17_to_final_rd17;
  f24_f24_update_0_write18_to_final_rd18_cache f24_f24_update_0_write18_to_final_rd18;
  f24_f24_update_0_write19_to_final_rd19_cache f24_f24_update_0_write19_to_final_rd19;
  f24_f24_update_0_write2_to_final_rd2_cache f24_f24_update_0_write2_to_final_rd2;
  f24_f24_update_0_write20_to_final_rd20_cache f24_f24_update_0_write20_to_final_rd20;
  f24_f24_update_0_write21_to_final_rd21_cache f24_f24_update_0_write21_to_final_rd21;
  f24_f24_update_0_write22_to_final_rd22_cache f24_f24_update_0_write22_to_final_rd22;
  f24_f24_update_0_write23_to_final_rd23_cache f24_f24_update_0_write23_to_final_rd23;
  f24_f24_update_0_write24_to_final_rd24_cache f24_f24_update_0_write24_to_final_rd24;
  f24_f24_update_0_write25_to_final_rd25_cache f24_f24_update_0_write25_to_final_rd25;
  f24_f24_update_0_write26_to_final_rd26_cache f24_f24_update_0_write26_to_final_rd26;
  f24_f24_update_0_write27_to_final_rd27_cache f24_f24_update_0_write27_to_final_rd27;
  f24_f24_update_0_write28_to_final_rd28_cache f24_f24_update_0_write28_to_final_rd28;
  f24_f24_update_0_write29_to_final_rd29_cache f24_f24_update_0_write29_to_final_rd29;
  f24_f24_update_0_write3_to_final_rd3_cache f24_f24_update_0_write3_to_final_rd3;
  f24_f24_update_0_write30_to_final_rd30_cache f24_f24_update_0_write30_to_final_rd30;
  f24_f24_update_0_write31_to_final_rd31_cache f24_f24_update_0_write31_to_final_rd31;
  f24_f24_update_0_write4_to_final_rd4_cache f24_f24_update_0_write4_to_final_rd4;
  f24_f24_update_0_write5_to_final_rd5_cache f24_f24_update_0_write5_to_final_rd5;
  f24_f24_update_0_write6_to_final_rd6_cache f24_f24_update_0_write6_to_final_rd6;
  f24_f24_update_0_write7_to_final_rd7_cache f24_f24_update_0_write7_to_final_rd7;
  f24_f24_update_0_write8_to_final_rd8_cache f24_f24_update_0_write8_to_final_rd8;
  f24_f24_update_0_write9_to_final_rd9_cache f24_f24_update_0_write9_to_final_rd9;
};



inline void f24_f24_update_0_write0_write(hw_uint<16>& f24_f24_update_0_write0, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write0_to_final_rd0.push(f24_f24_update_0_write0);
}

inline void f24_f24_update_0_write1_write(hw_uint<16>& f24_f24_update_0_write1, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write1_to_final_rd1.push(f24_f24_update_0_write1);
}

inline void f24_f24_update_0_write10_write(hw_uint<16>& f24_f24_update_0_write10, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write10_to_final_rd10.push(f24_f24_update_0_write10);
}

inline void f24_f24_update_0_write11_write(hw_uint<16>& f24_f24_update_0_write11, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write11_to_final_rd11.push(f24_f24_update_0_write11);
}

inline void f24_f24_update_0_write12_write(hw_uint<16>& f24_f24_update_0_write12, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write12_to_final_rd12.push(f24_f24_update_0_write12);
}

inline void f24_f24_update_0_write13_write(hw_uint<16>& f24_f24_update_0_write13, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write13_to_final_rd13.push(f24_f24_update_0_write13);
}

inline void f24_f24_update_0_write14_write(hw_uint<16>& f24_f24_update_0_write14, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write14_to_final_rd14.push(f24_f24_update_0_write14);
}

inline void f24_f24_update_0_write15_write(hw_uint<16>& f24_f24_update_0_write15, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write15_to_final_rd15.push(f24_f24_update_0_write15);
}

inline void f24_f24_update_0_write16_write(hw_uint<16>& f24_f24_update_0_write16, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write16_to_final_rd16.push(f24_f24_update_0_write16);
}

inline void f24_f24_update_0_write17_write(hw_uint<16>& f24_f24_update_0_write17, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write17_to_final_rd17.push(f24_f24_update_0_write17);
}

inline void f24_f24_update_0_write18_write(hw_uint<16>& f24_f24_update_0_write18, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write18_to_final_rd18.push(f24_f24_update_0_write18);
}

inline void f24_f24_update_0_write19_write(hw_uint<16>& f24_f24_update_0_write19, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write19_to_final_rd19.push(f24_f24_update_0_write19);
}

inline void f24_f24_update_0_write2_write(hw_uint<16>& f24_f24_update_0_write2, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write2_to_final_rd2.push(f24_f24_update_0_write2);
}

inline void f24_f24_update_0_write20_write(hw_uint<16>& f24_f24_update_0_write20, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write20_to_final_rd20.push(f24_f24_update_0_write20);
}

inline void f24_f24_update_0_write21_write(hw_uint<16>& f24_f24_update_0_write21, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write21_to_final_rd21.push(f24_f24_update_0_write21);
}

inline void f24_f24_update_0_write22_write(hw_uint<16>& f24_f24_update_0_write22, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write22_to_final_rd22.push(f24_f24_update_0_write22);
}

inline void f24_f24_update_0_write23_write(hw_uint<16>& f24_f24_update_0_write23, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write23_to_final_rd23.push(f24_f24_update_0_write23);
}

inline void f24_f24_update_0_write24_write(hw_uint<16>& f24_f24_update_0_write24, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write24_to_final_rd24.push(f24_f24_update_0_write24);
}

inline void f24_f24_update_0_write25_write(hw_uint<16>& f24_f24_update_0_write25, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write25_to_final_rd25.push(f24_f24_update_0_write25);
}

inline void f24_f24_update_0_write26_write(hw_uint<16>& f24_f24_update_0_write26, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write26_to_final_rd26.push(f24_f24_update_0_write26);
}

inline void f24_f24_update_0_write27_write(hw_uint<16>& f24_f24_update_0_write27, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write27_to_final_rd27.push(f24_f24_update_0_write27);
}

inline void f24_f24_update_0_write28_write(hw_uint<16>& f24_f24_update_0_write28, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write28_to_final_rd28.push(f24_f24_update_0_write28);
}

inline void f24_f24_update_0_write29_write(hw_uint<16>& f24_f24_update_0_write29, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write29_to_final_rd29.push(f24_f24_update_0_write29);
}

inline void f24_f24_update_0_write3_write(hw_uint<16>& f24_f24_update_0_write3, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write3_to_final_rd3.push(f24_f24_update_0_write3);
}

inline void f24_f24_update_0_write30_write(hw_uint<16>& f24_f24_update_0_write30, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write30_to_final_rd30.push(f24_f24_update_0_write30);
}

inline void f24_f24_update_0_write31_write(hw_uint<16>& f24_f24_update_0_write31, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write31_to_final_rd31.push(f24_f24_update_0_write31);
}

inline void f24_f24_update_0_write4_write(hw_uint<16>& f24_f24_update_0_write4, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write4_to_final_rd4.push(f24_f24_update_0_write4);
}

inline void f24_f24_update_0_write5_write(hw_uint<16>& f24_f24_update_0_write5, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write5_to_final_rd5.push(f24_f24_update_0_write5);
}

inline void f24_f24_update_0_write6_write(hw_uint<16>& f24_f24_update_0_write6, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write6_to_final_rd6.push(f24_f24_update_0_write6);
}

inline void f24_f24_update_0_write7_write(hw_uint<16>& f24_f24_update_0_write7, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write7_to_final_rd7.push(f24_f24_update_0_write7);
}

inline void f24_f24_update_0_write8_write(hw_uint<16>& f24_f24_update_0_write8, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write8_to_final_rd8.push(f24_f24_update_0_write8);
}

inline void f24_f24_update_0_write9_write(hw_uint<16>& f24_f24_update_0_write9, f24_cache& f24, int d0, int d1, int dynamic_address) {
  f24.f24_f24_update_0_write9_to_final_rd9.push(f24_f24_update_0_write9);
}

inline hw_uint<16> final_rd0_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd0 read pattern: { final_update_0[d0, d1] -> f24[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write0 = f24.f24_f24_update_0_write0_to_final_rd0.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write0;
  return 0;
}

inline hw_uint<16> final_rd1_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd1 read pattern: { final_update_0[d0, d1] -> f24[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write1 = f24.f24_f24_update_0_write1_to_final_rd1.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write1;
  return 0;
}

inline hw_uint<16> final_rd10_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd10 read pattern: { final_update_0[d0, d1] -> f24[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write10 = f24.f24_f24_update_0_write10_to_final_rd10.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write10;
  return 0;
}

inline hw_uint<16> final_rd11_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd11 read pattern: { final_update_0[d0, d1] -> f24[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write11 = f24.f24_f24_update_0_write11_to_final_rd11.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write11;
  return 0;
}

inline hw_uint<16> final_rd12_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd12 read pattern: { final_update_0[d0, d1] -> f24[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write12 = f24.f24_f24_update_0_write12_to_final_rd12.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write12;
  return 0;
}

inline hw_uint<16> final_rd13_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd13 read pattern: { final_update_0[d0, d1] -> f24[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write13 = f24.f24_f24_update_0_write13_to_final_rd13.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write13;
  return 0;
}

inline hw_uint<16> final_rd14_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd14 read pattern: { final_update_0[d0, d1] -> f24[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write14 = f24.f24_f24_update_0_write14_to_final_rd14.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write14;
  return 0;
}

inline hw_uint<16> final_rd15_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd15 read pattern: { final_update_0[d0, d1] -> f24[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write15 = f24.f24_f24_update_0_write15_to_final_rd15.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write15;
  return 0;
}

inline hw_uint<16> final_rd16_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd16 read pattern: { final_update_0[d0, d1] -> f24[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write16 = f24.f24_f24_update_0_write16_to_final_rd16.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write16;
  return 0;
}

inline hw_uint<16> final_rd17_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd17 read pattern: { final_update_0[d0, d1] -> f24[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write17 = f24.f24_f24_update_0_write17_to_final_rd17.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write17;
  return 0;
}

inline hw_uint<16> final_rd18_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd18 read pattern: { final_update_0[d0, d1] -> f24[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write18 = f24.f24_f24_update_0_write18_to_final_rd18.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write18;
  return 0;
}

inline hw_uint<16> final_rd19_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd19 read pattern: { final_update_0[d0, d1] -> f24[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write19 = f24.f24_f24_update_0_write19_to_final_rd19.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write19;
  return 0;
}

inline hw_uint<16> final_rd2_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd2 read pattern: { final_update_0[d0, d1] -> f24[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write2 = f24.f24_f24_update_0_write2_to_final_rd2.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write2;
  return 0;
}

inline hw_uint<16> final_rd20_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd20 read pattern: { final_update_0[d0, d1] -> f24[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write20 = f24.f24_f24_update_0_write20_to_final_rd20.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write20;
  return 0;
}

inline hw_uint<16> final_rd21_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd21 read pattern: { final_update_0[d0, d1] -> f24[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write21 = f24.f24_f24_update_0_write21_to_final_rd21.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write21;
  return 0;
}

inline hw_uint<16> final_rd22_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd22 read pattern: { final_update_0[d0, d1] -> f24[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write22 = f24.f24_f24_update_0_write22_to_final_rd22.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write22;
  return 0;
}

inline hw_uint<16> final_rd23_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd23 read pattern: { final_update_0[d0, d1] -> f24[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write23 = f24.f24_f24_update_0_write23_to_final_rd23.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write23;
  return 0;
}

inline hw_uint<16> final_rd24_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd24 read pattern: { final_update_0[d0, d1] -> f24[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write24 = f24.f24_f24_update_0_write24_to_final_rd24.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write24;
  return 0;
}

inline hw_uint<16> final_rd25_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd25 read pattern: { final_update_0[d0, d1] -> f24[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write25 = f24.f24_f24_update_0_write25_to_final_rd25.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write25;
  return 0;
}

inline hw_uint<16> final_rd26_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd26 read pattern: { final_update_0[d0, d1] -> f24[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write26 = f24.f24_f24_update_0_write26_to_final_rd26.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write26;
  return 0;
}

inline hw_uint<16> final_rd27_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd27 read pattern: { final_update_0[d0, d1] -> f24[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write27 = f24.f24_f24_update_0_write27_to_final_rd27.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write27;
  return 0;
}

inline hw_uint<16> final_rd28_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd28 read pattern: { final_update_0[d0, d1] -> f24[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write28 = f24.f24_f24_update_0_write28_to_final_rd28.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write28;
  return 0;
}

inline hw_uint<16> final_rd29_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd29 read pattern: { final_update_0[d0, d1] -> f24[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write29 = f24.f24_f24_update_0_write29_to_final_rd29.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write29;
  return 0;
}

inline hw_uint<16> final_rd3_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd3 read pattern: { final_update_0[d0, d1] -> f24[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write3 = f24.f24_f24_update_0_write3_to_final_rd3.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write3;
  return 0;
}

inline hw_uint<16> final_rd30_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd30 read pattern: { final_update_0[d0, d1] -> f24[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write30 = f24.f24_f24_update_0_write30_to_final_rd30.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write30;
  return 0;
}

inline hw_uint<16> final_rd31_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd31 read pattern: { final_update_0[d0, d1] -> f24[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write31 = f24.f24_f24_update_0_write31_to_final_rd31.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write31;
  return 0;
}

inline hw_uint<16> final_rd4_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd4 read pattern: { final_update_0[d0, d1] -> f24[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write4 = f24.f24_f24_update_0_write4_to_final_rd4.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write4;
  return 0;
}

inline hw_uint<16> final_rd5_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd5 read pattern: { final_update_0[d0, d1] -> f24[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write5 = f24.f24_f24_update_0_write5_to_final_rd5.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write5;
  return 0;
}

inline hw_uint<16> final_rd6_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd6 read pattern: { final_update_0[d0, d1] -> f24[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write6 = f24.f24_f24_update_0_write6_to_final_rd6.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write6;
  return 0;
}

inline hw_uint<16> final_rd7_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd7 read pattern: { final_update_0[d0, d1] -> f24[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write7 = f24.f24_f24_update_0_write7_to_final_rd7.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write7;
  return 0;
}

inline hw_uint<16> final_rd8_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd8 read pattern: { final_update_0[d0, d1] -> f24[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write8 = f24.f24_f24_update_0_write8_to_final_rd8.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write8;
  return 0;
}

inline hw_uint<16> final_rd9_select(f24_cache& f24, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // final_rd9 read pattern: { final_update_0[d0, d1] -> f24[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_f24_f24_update_0_write9 = f24.f24_f24_update_0_write9_to_final_rd9.peek(/* one reader or all rams */ 0);
  return value_f24_f24_update_0_write9;
  return 0;
}

// # of bundles = 2
// f24_update_0_write
//	f24_f24_update_0_write0
//	f24_f24_update_0_write1
//	f24_f24_update_0_write2
//	f24_f24_update_0_write3
//	f24_f24_update_0_write4
//	f24_f24_update_0_write5
//	f24_f24_update_0_write6
//	f24_f24_update_0_write7
//	f24_f24_update_0_write8
//	f24_f24_update_0_write9
//	f24_f24_update_0_write10
//	f24_f24_update_0_write11
//	f24_f24_update_0_write12
//	f24_f24_update_0_write13
//	f24_f24_update_0_write14
//	f24_f24_update_0_write15
//	f24_f24_update_0_write16
//	f24_f24_update_0_write17
//	f24_f24_update_0_write18
//	f24_f24_update_0_write19
//	f24_f24_update_0_write20
//	f24_f24_update_0_write21
//	f24_f24_update_0_write22
//	f24_f24_update_0_write23
//	f24_f24_update_0_write24
//	f24_f24_update_0_write25
//	f24_f24_update_0_write26
//	f24_f24_update_0_write27
//	f24_f24_update_0_write28
//	f24_f24_update_0_write29
//	f24_f24_update_0_write30
//	f24_f24_update_0_write31
inline void f24_f24_update_0_write_bundle_write(hw_uint<512>& f24_update_0_write, f24_cache& f24, int d0, int d1, int dynamic_address) {
	hw_uint<16> f24_f24_update_0_write0_res = f24_update_0_write.extract<0, 15>();
	f24_f24_update_0_write0_write(f24_f24_update_0_write0_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write1_res = f24_update_0_write.extract<16, 31>();
	f24_f24_update_0_write1_write(f24_f24_update_0_write1_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write2_res = f24_update_0_write.extract<32, 47>();
	f24_f24_update_0_write2_write(f24_f24_update_0_write2_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write3_res = f24_update_0_write.extract<48, 63>();
	f24_f24_update_0_write3_write(f24_f24_update_0_write3_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write4_res = f24_update_0_write.extract<64, 79>();
	f24_f24_update_0_write4_write(f24_f24_update_0_write4_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write5_res = f24_update_0_write.extract<80, 95>();
	f24_f24_update_0_write5_write(f24_f24_update_0_write5_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write6_res = f24_update_0_write.extract<96, 111>();
	f24_f24_update_0_write6_write(f24_f24_update_0_write6_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write7_res = f24_update_0_write.extract<112, 127>();
	f24_f24_update_0_write7_write(f24_f24_update_0_write7_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write8_res = f24_update_0_write.extract<128, 143>();
	f24_f24_update_0_write8_write(f24_f24_update_0_write8_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write9_res = f24_update_0_write.extract<144, 159>();
	f24_f24_update_0_write9_write(f24_f24_update_0_write9_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write10_res = f24_update_0_write.extract<160, 175>();
	f24_f24_update_0_write10_write(f24_f24_update_0_write10_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write11_res = f24_update_0_write.extract<176, 191>();
	f24_f24_update_0_write11_write(f24_f24_update_0_write11_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write12_res = f24_update_0_write.extract<192, 207>();
	f24_f24_update_0_write12_write(f24_f24_update_0_write12_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write13_res = f24_update_0_write.extract<208, 223>();
	f24_f24_update_0_write13_write(f24_f24_update_0_write13_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write14_res = f24_update_0_write.extract<224, 239>();
	f24_f24_update_0_write14_write(f24_f24_update_0_write14_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write15_res = f24_update_0_write.extract<240, 255>();
	f24_f24_update_0_write15_write(f24_f24_update_0_write15_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write16_res = f24_update_0_write.extract<256, 271>();
	f24_f24_update_0_write16_write(f24_f24_update_0_write16_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write17_res = f24_update_0_write.extract<272, 287>();
	f24_f24_update_0_write17_write(f24_f24_update_0_write17_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write18_res = f24_update_0_write.extract<288, 303>();
	f24_f24_update_0_write18_write(f24_f24_update_0_write18_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write19_res = f24_update_0_write.extract<304, 319>();
	f24_f24_update_0_write19_write(f24_f24_update_0_write19_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write20_res = f24_update_0_write.extract<320, 335>();
	f24_f24_update_0_write20_write(f24_f24_update_0_write20_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write21_res = f24_update_0_write.extract<336, 351>();
	f24_f24_update_0_write21_write(f24_f24_update_0_write21_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write22_res = f24_update_0_write.extract<352, 367>();
	f24_f24_update_0_write22_write(f24_f24_update_0_write22_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write23_res = f24_update_0_write.extract<368, 383>();
	f24_f24_update_0_write23_write(f24_f24_update_0_write23_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write24_res = f24_update_0_write.extract<384, 399>();
	f24_f24_update_0_write24_write(f24_f24_update_0_write24_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write25_res = f24_update_0_write.extract<400, 415>();
	f24_f24_update_0_write25_write(f24_f24_update_0_write25_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write26_res = f24_update_0_write.extract<416, 431>();
	f24_f24_update_0_write26_write(f24_f24_update_0_write26_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write27_res = f24_update_0_write.extract<432, 447>();
	f24_f24_update_0_write27_write(f24_f24_update_0_write27_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write28_res = f24_update_0_write.extract<448, 463>();
	f24_f24_update_0_write28_write(f24_f24_update_0_write28_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write29_res = f24_update_0_write.extract<464, 479>();
	f24_f24_update_0_write29_write(f24_f24_update_0_write29_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write30_res = f24_update_0_write.extract<480, 495>();
	f24_f24_update_0_write30_write(f24_f24_update_0_write30_res, f24, d0, d1, dynamic_address);
	hw_uint<16> f24_f24_update_0_write31_res = f24_update_0_write.extract<496, 511>();
	f24_f24_update_0_write31_write(f24_f24_update_0_write31_res, f24, d0, d1, dynamic_address);
}

// final_update_0_read
//	final_rd0
//	final_rd1
//	final_rd2
//	final_rd3
//	final_rd4
//	final_rd5
//	final_rd6
//	final_rd7
//	final_rd8
//	final_rd9
//	final_rd10
//	final_rd11
//	final_rd12
//	final_rd13
//	final_rd14
//	final_rd15
//	final_rd16
//	final_rd17
//	final_rd18
//	final_rd19
//	final_rd20
//	final_rd21
//	final_rd22
//	final_rd23
//	final_rd24
//	final_rd25
//	final_rd26
//	final_rd27
//	final_rd28
//	final_rd29
//	final_rd30
//	final_rd31
inline hw_uint<512> f24_final_update_0_read_bundle_read(f24_cache& f24, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // final_rd0
    // final_rd1
    // final_rd2
    // final_rd3
    // final_rd4
    // final_rd5
    // final_rd6
    // final_rd7
    // final_rd8
    // final_rd9
    // final_rd10
    // final_rd11
    // final_rd12
    // final_rd13
    // final_rd14
    // final_rd15
    // final_rd16
    // final_rd17
    // final_rd18
    // final_rd19
    // final_rd20
    // final_rd21
    // final_rd22
    // final_rd23
    // final_rd24
    // final_rd25
    // final_rd26
    // final_rd27
    // final_rd28
    // final_rd29
    // final_rd30
    // final_rd31

	hw_uint<512> result;
	hw_uint<16> final_rd0_res = final_rd0_select(f24, d0, d1, dynamic_address);
	set_at<0, 512>(result, final_rd0_res);
	hw_uint<16> final_rd1_res = final_rd1_select(f24, d0, d1, dynamic_address);
	set_at<16, 512>(result, final_rd1_res);
	hw_uint<16> final_rd2_res = final_rd2_select(f24, d0, d1, dynamic_address);
	set_at<32, 512>(result, final_rd2_res);
	hw_uint<16> final_rd3_res = final_rd3_select(f24, d0, d1, dynamic_address);
	set_at<48, 512>(result, final_rd3_res);
	hw_uint<16> final_rd4_res = final_rd4_select(f24, d0, d1, dynamic_address);
	set_at<64, 512>(result, final_rd4_res);
	hw_uint<16> final_rd5_res = final_rd5_select(f24, d0, d1, dynamic_address);
	set_at<80, 512>(result, final_rd5_res);
	hw_uint<16> final_rd6_res = final_rd6_select(f24, d0, d1, dynamic_address);
	set_at<96, 512>(result, final_rd6_res);
	hw_uint<16> final_rd7_res = final_rd7_select(f24, d0, d1, dynamic_address);
	set_at<112, 512>(result, final_rd7_res);
	hw_uint<16> final_rd8_res = final_rd8_select(f24, d0, d1, dynamic_address);
	set_at<128, 512>(result, final_rd8_res);
	hw_uint<16> final_rd9_res = final_rd9_select(f24, d0, d1, dynamic_address);
	set_at<144, 512>(result, final_rd9_res);
	hw_uint<16> final_rd10_res = final_rd10_select(f24, d0, d1, dynamic_address);
	set_at<160, 512>(result, final_rd10_res);
	hw_uint<16> final_rd11_res = final_rd11_select(f24, d0, d1, dynamic_address);
	set_at<176, 512>(result, final_rd11_res);
	hw_uint<16> final_rd12_res = final_rd12_select(f24, d0, d1, dynamic_address);
	set_at<192, 512>(result, final_rd12_res);
	hw_uint<16> final_rd13_res = final_rd13_select(f24, d0, d1, dynamic_address);
	set_at<208, 512>(result, final_rd13_res);
	hw_uint<16> final_rd14_res = final_rd14_select(f24, d0, d1, dynamic_address);
	set_at<224, 512>(result, final_rd14_res);
	hw_uint<16> final_rd15_res = final_rd15_select(f24, d0, d1, dynamic_address);
	set_at<240, 512>(result, final_rd15_res);
	hw_uint<16> final_rd16_res = final_rd16_select(f24, d0, d1, dynamic_address);
	set_at<256, 512>(result, final_rd16_res);
	hw_uint<16> final_rd17_res = final_rd17_select(f24, d0, d1, dynamic_address);
	set_at<272, 512>(result, final_rd17_res);
	hw_uint<16> final_rd18_res = final_rd18_select(f24, d0, d1, dynamic_address);
	set_at<288, 512>(result, final_rd18_res);
	hw_uint<16> final_rd19_res = final_rd19_select(f24, d0, d1, dynamic_address);
	set_at<304, 512>(result, final_rd19_res);
	hw_uint<16> final_rd20_res = final_rd20_select(f24, d0, d1, dynamic_address);
	set_at<320, 512>(result, final_rd20_res);
	hw_uint<16> final_rd21_res = final_rd21_select(f24, d0, d1, dynamic_address);
	set_at<336, 512>(result, final_rd21_res);
	hw_uint<16> final_rd22_res = final_rd22_select(f24, d0, d1, dynamic_address);
	set_at<352, 512>(result, final_rd22_res);
	hw_uint<16> final_rd23_res = final_rd23_select(f24, d0, d1, dynamic_address);
	set_at<368, 512>(result, final_rd23_res);
	hw_uint<16> final_rd24_res = final_rd24_select(f24, d0, d1, dynamic_address);
	set_at<384, 512>(result, final_rd24_res);
	hw_uint<16> final_rd25_res = final_rd25_select(f24, d0, d1, dynamic_address);
	set_at<400, 512>(result, final_rd25_res);
	hw_uint<16> final_rd26_res = final_rd26_select(f24, d0, d1, dynamic_address);
	set_at<416, 512>(result, final_rd26_res);
	hw_uint<16> final_rd27_res = final_rd27_select(f24, d0, d1, dynamic_address);
	set_at<432, 512>(result, final_rd27_res);
	hw_uint<16> final_rd28_res = final_rd28_select(f24, d0, d1, dynamic_address);
	set_at<448, 512>(result, final_rd28_res);
	hw_uint<16> final_rd29_res = final_rd29_select(f24, d0, d1, dynamic_address);
	set_at<464, 512>(result, final_rd29_res);
	hw_uint<16> final_rd30_res = final_rd30_select(f24, d0, d1, dynamic_address);
	set_at<480, 512>(result, final_rd30_res);
	hw_uint<16> final_rd31_res = final_rd31_select(f24, d0, d1, dynamic_address);
	set_at<496, 512>(result, final_rd31_res);
	return result;
}

struct final_final_update_0_write0_to_icfo_32_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write1_to_icfo_32_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write10_to_icfo_32_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write11_to_icfo_32_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write12_to_icfo_32_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write13_to_icfo_32_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write14_to_icfo_32_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write15_to_icfo_32_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write16_to_icfo_32_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write17_to_icfo_32_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write18_to_icfo_32_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write19_to_icfo_32_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write2_to_icfo_32_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write20_to_icfo_32_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write21_to_icfo_32_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write22_to_icfo_32_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write23_to_icfo_32_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write24_to_icfo_32_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write25_to_icfo_32_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write26_to_icfo_32_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write27_to_icfo_32_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write28_to_icfo_32_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write29_to_icfo_32_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write3_to_icfo_32_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write30_to_icfo_32_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write31_to_icfo_32_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write4_to_icfo_32_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write5_to_icfo_32_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write6_to_icfo_32_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write7_to_icfo_32_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write8_to_icfo_32_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_final_update_0_write9_to_icfo_32_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct final_cache {
  // # of banks: 32
  final_final_update_0_write0_to_icfo_32_rd0_cache final_final_update_0_write0_to_icfo_32_rd0;
  final_final_update_0_write1_to_icfo_32_rd1_cache final_final_update_0_write1_to_icfo_32_rd1;
  final_final_update_0_write10_to_icfo_32_rd10_cache final_final_update_0_write10_to_icfo_32_rd10;
  final_final_update_0_write11_to_icfo_32_rd11_cache final_final_update_0_write11_to_icfo_32_rd11;
  final_final_update_0_write12_to_icfo_32_rd12_cache final_final_update_0_write12_to_icfo_32_rd12;
  final_final_update_0_write13_to_icfo_32_rd13_cache final_final_update_0_write13_to_icfo_32_rd13;
  final_final_update_0_write14_to_icfo_32_rd14_cache final_final_update_0_write14_to_icfo_32_rd14;
  final_final_update_0_write15_to_icfo_32_rd15_cache final_final_update_0_write15_to_icfo_32_rd15;
  final_final_update_0_write16_to_icfo_32_rd16_cache final_final_update_0_write16_to_icfo_32_rd16;
  final_final_update_0_write17_to_icfo_32_rd17_cache final_final_update_0_write17_to_icfo_32_rd17;
  final_final_update_0_write18_to_icfo_32_rd18_cache final_final_update_0_write18_to_icfo_32_rd18;
  final_final_update_0_write19_to_icfo_32_rd19_cache final_final_update_0_write19_to_icfo_32_rd19;
  final_final_update_0_write2_to_icfo_32_rd2_cache final_final_update_0_write2_to_icfo_32_rd2;
  final_final_update_0_write20_to_icfo_32_rd20_cache final_final_update_0_write20_to_icfo_32_rd20;
  final_final_update_0_write21_to_icfo_32_rd21_cache final_final_update_0_write21_to_icfo_32_rd21;
  final_final_update_0_write22_to_icfo_32_rd22_cache final_final_update_0_write22_to_icfo_32_rd22;
  final_final_update_0_write23_to_icfo_32_rd23_cache final_final_update_0_write23_to_icfo_32_rd23;
  final_final_update_0_write24_to_icfo_32_rd24_cache final_final_update_0_write24_to_icfo_32_rd24;
  final_final_update_0_write25_to_icfo_32_rd25_cache final_final_update_0_write25_to_icfo_32_rd25;
  final_final_update_0_write26_to_icfo_32_rd26_cache final_final_update_0_write26_to_icfo_32_rd26;
  final_final_update_0_write27_to_icfo_32_rd27_cache final_final_update_0_write27_to_icfo_32_rd27;
  final_final_update_0_write28_to_icfo_32_rd28_cache final_final_update_0_write28_to_icfo_32_rd28;
  final_final_update_0_write29_to_icfo_32_rd29_cache final_final_update_0_write29_to_icfo_32_rd29;
  final_final_update_0_write3_to_icfo_32_rd3_cache final_final_update_0_write3_to_icfo_32_rd3;
  final_final_update_0_write30_to_icfo_32_rd30_cache final_final_update_0_write30_to_icfo_32_rd30;
  final_final_update_0_write31_to_icfo_32_rd31_cache final_final_update_0_write31_to_icfo_32_rd31;
  final_final_update_0_write4_to_icfo_32_rd4_cache final_final_update_0_write4_to_icfo_32_rd4;
  final_final_update_0_write5_to_icfo_32_rd5_cache final_final_update_0_write5_to_icfo_32_rd5;
  final_final_update_0_write6_to_icfo_32_rd6_cache final_final_update_0_write6_to_icfo_32_rd6;
  final_final_update_0_write7_to_icfo_32_rd7_cache final_final_update_0_write7_to_icfo_32_rd7;
  final_final_update_0_write8_to_icfo_32_rd8_cache final_final_update_0_write8_to_icfo_32_rd8;
  final_final_update_0_write9_to_icfo_32_rd9_cache final_final_update_0_write9_to_icfo_32_rd9;
};



inline void final_final_update_0_write0_write(hw_uint<16>& final_final_update_0_write0, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write0_to_icfo_32_rd0.push(final_final_update_0_write0);
}

inline void final_final_update_0_write1_write(hw_uint<16>& final_final_update_0_write1, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write1_to_icfo_32_rd1.push(final_final_update_0_write1);
}

inline void final_final_update_0_write10_write(hw_uint<16>& final_final_update_0_write10, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write10_to_icfo_32_rd10.push(final_final_update_0_write10);
}

inline void final_final_update_0_write11_write(hw_uint<16>& final_final_update_0_write11, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write11_to_icfo_32_rd11.push(final_final_update_0_write11);
}

inline void final_final_update_0_write12_write(hw_uint<16>& final_final_update_0_write12, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write12_to_icfo_32_rd12.push(final_final_update_0_write12);
}

inline void final_final_update_0_write13_write(hw_uint<16>& final_final_update_0_write13, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write13_to_icfo_32_rd13.push(final_final_update_0_write13);
}

inline void final_final_update_0_write14_write(hw_uint<16>& final_final_update_0_write14, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write14_to_icfo_32_rd14.push(final_final_update_0_write14);
}

inline void final_final_update_0_write15_write(hw_uint<16>& final_final_update_0_write15, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write15_to_icfo_32_rd15.push(final_final_update_0_write15);
}

inline void final_final_update_0_write16_write(hw_uint<16>& final_final_update_0_write16, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write16_to_icfo_32_rd16.push(final_final_update_0_write16);
}

inline void final_final_update_0_write17_write(hw_uint<16>& final_final_update_0_write17, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write17_to_icfo_32_rd17.push(final_final_update_0_write17);
}

inline void final_final_update_0_write18_write(hw_uint<16>& final_final_update_0_write18, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write18_to_icfo_32_rd18.push(final_final_update_0_write18);
}

inline void final_final_update_0_write19_write(hw_uint<16>& final_final_update_0_write19, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write19_to_icfo_32_rd19.push(final_final_update_0_write19);
}

inline void final_final_update_0_write2_write(hw_uint<16>& final_final_update_0_write2, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write2_to_icfo_32_rd2.push(final_final_update_0_write2);
}

inline void final_final_update_0_write20_write(hw_uint<16>& final_final_update_0_write20, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write20_to_icfo_32_rd20.push(final_final_update_0_write20);
}

inline void final_final_update_0_write21_write(hw_uint<16>& final_final_update_0_write21, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write21_to_icfo_32_rd21.push(final_final_update_0_write21);
}

inline void final_final_update_0_write22_write(hw_uint<16>& final_final_update_0_write22, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write22_to_icfo_32_rd22.push(final_final_update_0_write22);
}

inline void final_final_update_0_write23_write(hw_uint<16>& final_final_update_0_write23, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write23_to_icfo_32_rd23.push(final_final_update_0_write23);
}

inline void final_final_update_0_write24_write(hw_uint<16>& final_final_update_0_write24, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write24_to_icfo_32_rd24.push(final_final_update_0_write24);
}

inline void final_final_update_0_write25_write(hw_uint<16>& final_final_update_0_write25, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write25_to_icfo_32_rd25.push(final_final_update_0_write25);
}

inline void final_final_update_0_write26_write(hw_uint<16>& final_final_update_0_write26, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write26_to_icfo_32_rd26.push(final_final_update_0_write26);
}

inline void final_final_update_0_write27_write(hw_uint<16>& final_final_update_0_write27, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write27_to_icfo_32_rd27.push(final_final_update_0_write27);
}

inline void final_final_update_0_write28_write(hw_uint<16>& final_final_update_0_write28, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write28_to_icfo_32_rd28.push(final_final_update_0_write28);
}

inline void final_final_update_0_write29_write(hw_uint<16>& final_final_update_0_write29, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write29_to_icfo_32_rd29.push(final_final_update_0_write29);
}

inline void final_final_update_0_write3_write(hw_uint<16>& final_final_update_0_write3, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write3_to_icfo_32_rd3.push(final_final_update_0_write3);
}

inline void final_final_update_0_write30_write(hw_uint<16>& final_final_update_0_write30, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write30_to_icfo_32_rd30.push(final_final_update_0_write30);
}

inline void final_final_update_0_write31_write(hw_uint<16>& final_final_update_0_write31, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write31_to_icfo_32_rd31.push(final_final_update_0_write31);
}

inline void final_final_update_0_write4_write(hw_uint<16>& final_final_update_0_write4, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write4_to_icfo_32_rd4.push(final_final_update_0_write4);
}

inline void final_final_update_0_write5_write(hw_uint<16>& final_final_update_0_write5, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write5_to_icfo_32_rd5.push(final_final_update_0_write5);
}

inline void final_final_update_0_write6_write(hw_uint<16>& final_final_update_0_write6, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write6_to_icfo_32_rd6.push(final_final_update_0_write6);
}

inline void final_final_update_0_write7_write(hw_uint<16>& final_final_update_0_write7, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write7_to_icfo_32_rd7.push(final_final_update_0_write7);
}

inline void final_final_update_0_write8_write(hw_uint<16>& final_final_update_0_write8, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write8_to_icfo_32_rd8.push(final_final_update_0_write8);
}

inline void final_final_update_0_write9_write(hw_uint<16>& final_final_update_0_write9, final_cache& final, int d0, int d1, int dynamic_address) {
  final.final_final_update_0_write9_to_icfo_32_rd9.push(final_final_update_0_write9);
}

inline hw_uint<16> icfo_32_rd0_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd0 read pattern: { icfo_32_update_0[d0, d1] -> final[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write0 = final.final_final_update_0_write0_to_icfo_32_rd0.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write0;
  return 0;
}

inline hw_uint<16> icfo_32_rd1_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd1 read pattern: { icfo_32_update_0[d0, d1] -> final[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write1 = final.final_final_update_0_write1_to_icfo_32_rd1.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write1;
  return 0;
}

inline hw_uint<16> icfo_32_rd10_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd10 read pattern: { icfo_32_update_0[d0, d1] -> final[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write10 = final.final_final_update_0_write10_to_icfo_32_rd10.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write10;
  return 0;
}

inline hw_uint<16> icfo_32_rd11_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd11 read pattern: { icfo_32_update_0[d0, d1] -> final[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write11 = final.final_final_update_0_write11_to_icfo_32_rd11.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write11;
  return 0;
}

inline hw_uint<16> icfo_32_rd12_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd12 read pattern: { icfo_32_update_0[d0, d1] -> final[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write12 = final.final_final_update_0_write12_to_icfo_32_rd12.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write12;
  return 0;
}

inline hw_uint<16> icfo_32_rd13_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd13 read pattern: { icfo_32_update_0[d0, d1] -> final[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write13 = final.final_final_update_0_write13_to_icfo_32_rd13.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write13;
  return 0;
}

inline hw_uint<16> icfo_32_rd14_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd14 read pattern: { icfo_32_update_0[d0, d1] -> final[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write14 = final.final_final_update_0_write14_to_icfo_32_rd14.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write14;
  return 0;
}

inline hw_uint<16> icfo_32_rd15_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd15 read pattern: { icfo_32_update_0[d0, d1] -> final[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write15 = final.final_final_update_0_write15_to_icfo_32_rd15.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write15;
  return 0;
}

inline hw_uint<16> icfo_32_rd16_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd16 read pattern: { icfo_32_update_0[d0, d1] -> final[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write16 = final.final_final_update_0_write16_to_icfo_32_rd16.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write16;
  return 0;
}

inline hw_uint<16> icfo_32_rd17_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd17 read pattern: { icfo_32_update_0[d0, d1] -> final[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write17 = final.final_final_update_0_write17_to_icfo_32_rd17.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write17;
  return 0;
}

inline hw_uint<16> icfo_32_rd18_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd18 read pattern: { icfo_32_update_0[d0, d1] -> final[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write18 = final.final_final_update_0_write18_to_icfo_32_rd18.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write18;
  return 0;
}

inline hw_uint<16> icfo_32_rd19_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd19 read pattern: { icfo_32_update_0[d0, d1] -> final[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write19 = final.final_final_update_0_write19_to_icfo_32_rd19.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write19;
  return 0;
}

inline hw_uint<16> icfo_32_rd2_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd2 read pattern: { icfo_32_update_0[d0, d1] -> final[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write2 = final.final_final_update_0_write2_to_icfo_32_rd2.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write2;
  return 0;
}

inline hw_uint<16> icfo_32_rd20_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd20 read pattern: { icfo_32_update_0[d0, d1] -> final[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write20 = final.final_final_update_0_write20_to_icfo_32_rd20.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write20;
  return 0;
}

inline hw_uint<16> icfo_32_rd21_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd21 read pattern: { icfo_32_update_0[d0, d1] -> final[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write21 = final.final_final_update_0_write21_to_icfo_32_rd21.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write21;
  return 0;
}

inline hw_uint<16> icfo_32_rd22_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd22 read pattern: { icfo_32_update_0[d0, d1] -> final[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write22 = final.final_final_update_0_write22_to_icfo_32_rd22.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write22;
  return 0;
}

inline hw_uint<16> icfo_32_rd23_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd23 read pattern: { icfo_32_update_0[d0, d1] -> final[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write23 = final.final_final_update_0_write23_to_icfo_32_rd23.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write23;
  return 0;
}

inline hw_uint<16> icfo_32_rd24_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd24 read pattern: { icfo_32_update_0[d0, d1] -> final[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write24 = final.final_final_update_0_write24_to_icfo_32_rd24.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write24;
  return 0;
}

inline hw_uint<16> icfo_32_rd25_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd25 read pattern: { icfo_32_update_0[d0, d1] -> final[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write25 = final.final_final_update_0_write25_to_icfo_32_rd25.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write25;
  return 0;
}

inline hw_uint<16> icfo_32_rd26_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd26 read pattern: { icfo_32_update_0[d0, d1] -> final[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write26 = final.final_final_update_0_write26_to_icfo_32_rd26.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write26;
  return 0;
}

inline hw_uint<16> icfo_32_rd27_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd27 read pattern: { icfo_32_update_0[d0, d1] -> final[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write27 = final.final_final_update_0_write27_to_icfo_32_rd27.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write27;
  return 0;
}

inline hw_uint<16> icfo_32_rd28_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd28 read pattern: { icfo_32_update_0[d0, d1] -> final[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write28 = final.final_final_update_0_write28_to_icfo_32_rd28.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write28;
  return 0;
}

inline hw_uint<16> icfo_32_rd29_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd29 read pattern: { icfo_32_update_0[d0, d1] -> final[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write29 = final.final_final_update_0_write29_to_icfo_32_rd29.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write29;
  return 0;
}

inline hw_uint<16> icfo_32_rd3_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd3 read pattern: { icfo_32_update_0[d0, d1] -> final[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write3 = final.final_final_update_0_write3_to_icfo_32_rd3.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write3;
  return 0;
}

inline hw_uint<16> icfo_32_rd30_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd30 read pattern: { icfo_32_update_0[d0, d1] -> final[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write30 = final.final_final_update_0_write30_to_icfo_32_rd30.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write30;
  return 0;
}

inline hw_uint<16> icfo_32_rd31_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd31 read pattern: { icfo_32_update_0[d0, d1] -> final[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write31 = final.final_final_update_0_write31_to_icfo_32_rd31.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write31;
  return 0;
}

inline hw_uint<16> icfo_32_rd4_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd4 read pattern: { icfo_32_update_0[d0, d1] -> final[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write4 = final.final_final_update_0_write4_to_icfo_32_rd4.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write4;
  return 0;
}

inline hw_uint<16> icfo_32_rd5_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd5 read pattern: { icfo_32_update_0[d0, d1] -> final[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write5 = final.final_final_update_0_write5_to_icfo_32_rd5.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write5;
  return 0;
}

inline hw_uint<16> icfo_32_rd6_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd6 read pattern: { icfo_32_update_0[d0, d1] -> final[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write6 = final.final_final_update_0_write6_to_icfo_32_rd6.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write6;
  return 0;
}

inline hw_uint<16> icfo_32_rd7_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd7 read pattern: { icfo_32_update_0[d0, d1] -> final[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write7 = final.final_final_update_0_write7_to_icfo_32_rd7.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write7;
  return 0;
}

inline hw_uint<16> icfo_32_rd8_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd8 read pattern: { icfo_32_update_0[d0, d1] -> final[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write8 = final.final_final_update_0_write8_to_icfo_32_rd8.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write8;
  return 0;
}

inline hw_uint<16> icfo_32_rd9_select(final_cache& final, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icfo_32_rd9 read pattern: { icfo_32_update_0[d0, d1] -> final[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_final_final_update_0_write9 = final.final_final_update_0_write9_to_icfo_32_rd9.peek(/* one reader or all rams */ 0);
  return value_final_final_update_0_write9;
  return 0;
}

// # of bundles = 2
// final_update_0_write
//	final_final_update_0_write0
//	final_final_update_0_write1
//	final_final_update_0_write2
//	final_final_update_0_write3
//	final_final_update_0_write4
//	final_final_update_0_write5
//	final_final_update_0_write6
//	final_final_update_0_write7
//	final_final_update_0_write8
//	final_final_update_0_write9
//	final_final_update_0_write10
//	final_final_update_0_write11
//	final_final_update_0_write12
//	final_final_update_0_write13
//	final_final_update_0_write14
//	final_final_update_0_write15
//	final_final_update_0_write16
//	final_final_update_0_write17
//	final_final_update_0_write18
//	final_final_update_0_write19
//	final_final_update_0_write20
//	final_final_update_0_write21
//	final_final_update_0_write22
//	final_final_update_0_write23
//	final_final_update_0_write24
//	final_final_update_0_write25
//	final_final_update_0_write26
//	final_final_update_0_write27
//	final_final_update_0_write28
//	final_final_update_0_write29
//	final_final_update_0_write30
//	final_final_update_0_write31
inline void final_final_update_0_write_bundle_write(hw_uint<512>& final_update_0_write, final_cache& final, int d0, int d1, int dynamic_address) {
	hw_uint<16> final_final_update_0_write0_res = final_update_0_write.extract<0, 15>();
	final_final_update_0_write0_write(final_final_update_0_write0_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write1_res = final_update_0_write.extract<16, 31>();
	final_final_update_0_write1_write(final_final_update_0_write1_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write2_res = final_update_0_write.extract<32, 47>();
	final_final_update_0_write2_write(final_final_update_0_write2_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write3_res = final_update_0_write.extract<48, 63>();
	final_final_update_0_write3_write(final_final_update_0_write3_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write4_res = final_update_0_write.extract<64, 79>();
	final_final_update_0_write4_write(final_final_update_0_write4_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write5_res = final_update_0_write.extract<80, 95>();
	final_final_update_0_write5_write(final_final_update_0_write5_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write6_res = final_update_0_write.extract<96, 111>();
	final_final_update_0_write6_write(final_final_update_0_write6_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write7_res = final_update_0_write.extract<112, 127>();
	final_final_update_0_write7_write(final_final_update_0_write7_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write8_res = final_update_0_write.extract<128, 143>();
	final_final_update_0_write8_write(final_final_update_0_write8_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write9_res = final_update_0_write.extract<144, 159>();
	final_final_update_0_write9_write(final_final_update_0_write9_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write10_res = final_update_0_write.extract<160, 175>();
	final_final_update_0_write10_write(final_final_update_0_write10_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write11_res = final_update_0_write.extract<176, 191>();
	final_final_update_0_write11_write(final_final_update_0_write11_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write12_res = final_update_0_write.extract<192, 207>();
	final_final_update_0_write12_write(final_final_update_0_write12_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write13_res = final_update_0_write.extract<208, 223>();
	final_final_update_0_write13_write(final_final_update_0_write13_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write14_res = final_update_0_write.extract<224, 239>();
	final_final_update_0_write14_write(final_final_update_0_write14_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write15_res = final_update_0_write.extract<240, 255>();
	final_final_update_0_write15_write(final_final_update_0_write15_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write16_res = final_update_0_write.extract<256, 271>();
	final_final_update_0_write16_write(final_final_update_0_write16_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write17_res = final_update_0_write.extract<272, 287>();
	final_final_update_0_write17_write(final_final_update_0_write17_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write18_res = final_update_0_write.extract<288, 303>();
	final_final_update_0_write18_write(final_final_update_0_write18_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write19_res = final_update_0_write.extract<304, 319>();
	final_final_update_0_write19_write(final_final_update_0_write19_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write20_res = final_update_0_write.extract<320, 335>();
	final_final_update_0_write20_write(final_final_update_0_write20_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write21_res = final_update_0_write.extract<336, 351>();
	final_final_update_0_write21_write(final_final_update_0_write21_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write22_res = final_update_0_write.extract<352, 367>();
	final_final_update_0_write22_write(final_final_update_0_write22_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write23_res = final_update_0_write.extract<368, 383>();
	final_final_update_0_write23_write(final_final_update_0_write23_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write24_res = final_update_0_write.extract<384, 399>();
	final_final_update_0_write24_write(final_final_update_0_write24_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write25_res = final_update_0_write.extract<400, 415>();
	final_final_update_0_write25_write(final_final_update_0_write25_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write26_res = final_update_0_write.extract<416, 431>();
	final_final_update_0_write26_write(final_final_update_0_write26_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write27_res = final_update_0_write.extract<432, 447>();
	final_final_update_0_write27_write(final_final_update_0_write27_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write28_res = final_update_0_write.extract<448, 463>();
	final_final_update_0_write28_write(final_final_update_0_write28_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write29_res = final_update_0_write.extract<464, 479>();
	final_final_update_0_write29_write(final_final_update_0_write29_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write30_res = final_update_0_write.extract<480, 495>();
	final_final_update_0_write30_write(final_final_update_0_write30_res, final, d0, d1, dynamic_address);
	hw_uint<16> final_final_update_0_write31_res = final_update_0_write.extract<496, 511>();
	final_final_update_0_write31_write(final_final_update_0_write31_res, final, d0, d1, dynamic_address);
}

// icfo_32_update_0_read
//	icfo_32_rd0
//	icfo_32_rd1
//	icfo_32_rd2
//	icfo_32_rd3
//	icfo_32_rd4
//	icfo_32_rd5
//	icfo_32_rd6
//	icfo_32_rd7
//	icfo_32_rd8
//	icfo_32_rd9
//	icfo_32_rd10
//	icfo_32_rd11
//	icfo_32_rd12
//	icfo_32_rd13
//	icfo_32_rd14
//	icfo_32_rd15
//	icfo_32_rd16
//	icfo_32_rd17
//	icfo_32_rd18
//	icfo_32_rd19
//	icfo_32_rd20
//	icfo_32_rd21
//	icfo_32_rd22
//	icfo_32_rd23
//	icfo_32_rd24
//	icfo_32_rd25
//	icfo_32_rd26
//	icfo_32_rd27
//	icfo_32_rd28
//	icfo_32_rd29
//	icfo_32_rd30
//	icfo_32_rd31
inline hw_uint<512> final_icfo_32_update_0_read_bundle_read(final_cache& final, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // icfo_32_rd0
    // icfo_32_rd1
    // icfo_32_rd2
    // icfo_32_rd3
    // icfo_32_rd4
    // icfo_32_rd5
    // icfo_32_rd6
    // icfo_32_rd7
    // icfo_32_rd8
    // icfo_32_rd9
    // icfo_32_rd10
    // icfo_32_rd11
    // icfo_32_rd12
    // icfo_32_rd13
    // icfo_32_rd14
    // icfo_32_rd15
    // icfo_32_rd16
    // icfo_32_rd17
    // icfo_32_rd18
    // icfo_32_rd19
    // icfo_32_rd20
    // icfo_32_rd21
    // icfo_32_rd22
    // icfo_32_rd23
    // icfo_32_rd24
    // icfo_32_rd25
    // icfo_32_rd26
    // icfo_32_rd27
    // icfo_32_rd28
    // icfo_32_rd29
    // icfo_32_rd30
    // icfo_32_rd31

	hw_uint<512> result;
	hw_uint<16> icfo_32_rd0_res = icfo_32_rd0_select(final, d0, d1, dynamic_address);
	set_at<0, 512>(result, icfo_32_rd0_res);
	hw_uint<16> icfo_32_rd1_res = icfo_32_rd1_select(final, d0, d1, dynamic_address);
	set_at<16, 512>(result, icfo_32_rd1_res);
	hw_uint<16> icfo_32_rd2_res = icfo_32_rd2_select(final, d0, d1, dynamic_address);
	set_at<32, 512>(result, icfo_32_rd2_res);
	hw_uint<16> icfo_32_rd3_res = icfo_32_rd3_select(final, d0, d1, dynamic_address);
	set_at<48, 512>(result, icfo_32_rd3_res);
	hw_uint<16> icfo_32_rd4_res = icfo_32_rd4_select(final, d0, d1, dynamic_address);
	set_at<64, 512>(result, icfo_32_rd4_res);
	hw_uint<16> icfo_32_rd5_res = icfo_32_rd5_select(final, d0, d1, dynamic_address);
	set_at<80, 512>(result, icfo_32_rd5_res);
	hw_uint<16> icfo_32_rd6_res = icfo_32_rd6_select(final, d0, d1, dynamic_address);
	set_at<96, 512>(result, icfo_32_rd6_res);
	hw_uint<16> icfo_32_rd7_res = icfo_32_rd7_select(final, d0, d1, dynamic_address);
	set_at<112, 512>(result, icfo_32_rd7_res);
	hw_uint<16> icfo_32_rd8_res = icfo_32_rd8_select(final, d0, d1, dynamic_address);
	set_at<128, 512>(result, icfo_32_rd8_res);
	hw_uint<16> icfo_32_rd9_res = icfo_32_rd9_select(final, d0, d1, dynamic_address);
	set_at<144, 512>(result, icfo_32_rd9_res);
	hw_uint<16> icfo_32_rd10_res = icfo_32_rd10_select(final, d0, d1, dynamic_address);
	set_at<160, 512>(result, icfo_32_rd10_res);
	hw_uint<16> icfo_32_rd11_res = icfo_32_rd11_select(final, d0, d1, dynamic_address);
	set_at<176, 512>(result, icfo_32_rd11_res);
	hw_uint<16> icfo_32_rd12_res = icfo_32_rd12_select(final, d0, d1, dynamic_address);
	set_at<192, 512>(result, icfo_32_rd12_res);
	hw_uint<16> icfo_32_rd13_res = icfo_32_rd13_select(final, d0, d1, dynamic_address);
	set_at<208, 512>(result, icfo_32_rd13_res);
	hw_uint<16> icfo_32_rd14_res = icfo_32_rd14_select(final, d0, d1, dynamic_address);
	set_at<224, 512>(result, icfo_32_rd14_res);
	hw_uint<16> icfo_32_rd15_res = icfo_32_rd15_select(final, d0, d1, dynamic_address);
	set_at<240, 512>(result, icfo_32_rd15_res);
	hw_uint<16> icfo_32_rd16_res = icfo_32_rd16_select(final, d0, d1, dynamic_address);
	set_at<256, 512>(result, icfo_32_rd16_res);
	hw_uint<16> icfo_32_rd17_res = icfo_32_rd17_select(final, d0, d1, dynamic_address);
	set_at<272, 512>(result, icfo_32_rd17_res);
	hw_uint<16> icfo_32_rd18_res = icfo_32_rd18_select(final, d0, d1, dynamic_address);
	set_at<288, 512>(result, icfo_32_rd18_res);
	hw_uint<16> icfo_32_rd19_res = icfo_32_rd19_select(final, d0, d1, dynamic_address);
	set_at<304, 512>(result, icfo_32_rd19_res);
	hw_uint<16> icfo_32_rd20_res = icfo_32_rd20_select(final, d0, d1, dynamic_address);
	set_at<320, 512>(result, icfo_32_rd20_res);
	hw_uint<16> icfo_32_rd21_res = icfo_32_rd21_select(final, d0, d1, dynamic_address);
	set_at<336, 512>(result, icfo_32_rd21_res);
	hw_uint<16> icfo_32_rd22_res = icfo_32_rd22_select(final, d0, d1, dynamic_address);
	set_at<352, 512>(result, icfo_32_rd22_res);
	hw_uint<16> icfo_32_rd23_res = icfo_32_rd23_select(final, d0, d1, dynamic_address);
	set_at<368, 512>(result, icfo_32_rd23_res);
	hw_uint<16> icfo_32_rd24_res = icfo_32_rd24_select(final, d0, d1, dynamic_address);
	set_at<384, 512>(result, icfo_32_rd24_res);
	hw_uint<16> icfo_32_rd25_res = icfo_32_rd25_select(final, d0, d1, dynamic_address);
	set_at<400, 512>(result, icfo_32_rd25_res);
	hw_uint<16> icfo_32_rd26_res = icfo_32_rd26_select(final, d0, d1, dynamic_address);
	set_at<416, 512>(result, icfo_32_rd26_res);
	hw_uint<16> icfo_32_rd27_res = icfo_32_rd27_select(final, d0, d1, dynamic_address);
	set_at<432, 512>(result, icfo_32_rd27_res);
	hw_uint<16> icfo_32_rd28_res = icfo_32_rd28_select(final, d0, d1, dynamic_address);
	set_at<448, 512>(result, icfo_32_rd28_res);
	hw_uint<16> icfo_32_rd29_res = icfo_32_rd29_select(final, d0, d1, dynamic_address);
	set_at<464, 512>(result, icfo_32_rd29_res);
	hw_uint<16> icfo_32_rd30_res = icfo_32_rd30_select(final, d0, d1, dynamic_address);
	set_at<480, 512>(result, icfo_32_rd30_res);
	hw_uint<16> icfo_32_rd31_res = icfo_32_rd31_select(final, d0, d1, dynamic_address);
	set_at<496, 512>(result, icfo_32_rd31_res);
	return result;
}

struct in_in_update_0_write0_merged_banks_15_cache {
	// RAM Box: {[-128, 2048], [-5, 1083]}
	// Capacity: 142
	// # of read delays: 5
  // 0, 1, 70, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 69> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_71() {
		return f6;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_141() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write1_merged_banks_15_cache {
	// RAM Box: {[-127, 2017], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write10_merged_banks_15_cache {
	// RAM Box: {[-118, 2026], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write11_merged_banks_15_cache {
	// RAM Box: {[-117, 2027], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write12_merged_banks_15_cache {
	// RAM Box: {[-116, 2028], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write13_merged_banks_15_cache {
	// RAM Box: {[-115, 2029], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write14_merged_banks_15_cache {
	// RAM Box: {[-114, 2030], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write15_merged_banks_15_cache {
	// RAM Box: {[-113, 2031], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write16_merged_banks_15_cache {
	// RAM Box: {[-112, 2032], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write17_merged_banks_15_cache {
	// RAM Box: {[-111, 2033], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write18_merged_banks_15_cache {
	// RAM Box: {[-110, 2034], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write19_merged_banks_15_cache {
	// RAM Box: {[-109, 2035], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write2_merged_banks_15_cache {
	// RAM Box: {[-126, 2018], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write20_merged_banks_15_cache {
	// RAM Box: {[-108, 2036], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write21_merged_banks_15_cache {
	// RAM Box: {[-107, 2037], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write22_merged_banks_15_cache {
	// RAM Box: {[-106, 2038], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write23_merged_banks_15_cache {
	// RAM Box: {[-105, 2039], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write24_merged_banks_15_cache {
	// RAM Box: {[-104, 2040], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write25_merged_banks_15_cache {
	// RAM Box: {[-103, 2041], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write26_merged_banks_15_cache {
	// RAM Box: {[-102, 2042], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write27_merged_banks_15_cache {
	// RAM Box: {[-101, 2043], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write28_merged_banks_15_cache {
	// RAM Box: {[-100, 2044], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write29_merged_banks_15_cache {
	// RAM Box: {[-99, 2045], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write3_merged_banks_15_cache {
	// RAM Box: {[-125, 2019], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write30_merged_banks_15_cache {
	// RAM Box: {[-98, 2046], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write31_merged_banks_15_cache {
	// RAM Box: {[-129, 2047], [-4, 1084]}
	// Capacity: 142
	// # of read delays: 5
  // 0, 1, 71, 72, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 68> f7;
	hw_uint<16> f8;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_72() {
		return f6;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<16> peek_141() {
		return f8;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write4_merged_banks_15_cache {
	// RAM Box: {[-124, 2020], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write5_merged_banks_15_cache {
	// RAM Box: {[-123, 2021], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write6_merged_banks_15_cache {
	// RAM Box: {[-122, 2022], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write7_merged_banks_15_cache {
	// RAM Box: {[-121, 2023], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write8_merged_banks_15_cache {
	// RAM Box: {[-120, 2024], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write9_merged_banks_15_cache {
	// RAM Box: {[-119, 2025], [-5, 1084]}
	// Capacity: 142
	// # of read delays: 4
  // 0, 1, 71, 141
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 69> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<16> peek_141() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cache {
  // # of banks: 32
  in_in_update_0_write0_merged_banks_15_cache in_in_update_0_write0_merged_banks_15;
  in_in_update_0_write1_merged_banks_15_cache in_in_update_0_write1_merged_banks_15;
  in_in_update_0_write10_merged_banks_15_cache in_in_update_0_write10_merged_banks_15;
  in_in_update_0_write11_merged_banks_15_cache in_in_update_0_write11_merged_banks_15;
  in_in_update_0_write12_merged_banks_15_cache in_in_update_0_write12_merged_banks_15;
  in_in_update_0_write13_merged_banks_15_cache in_in_update_0_write13_merged_banks_15;
  in_in_update_0_write14_merged_banks_15_cache in_in_update_0_write14_merged_banks_15;
  in_in_update_0_write15_merged_banks_15_cache in_in_update_0_write15_merged_banks_15;
  in_in_update_0_write16_merged_banks_15_cache in_in_update_0_write16_merged_banks_15;
  in_in_update_0_write17_merged_banks_15_cache in_in_update_0_write17_merged_banks_15;
  in_in_update_0_write18_merged_banks_15_cache in_in_update_0_write18_merged_banks_15;
  in_in_update_0_write19_merged_banks_15_cache in_in_update_0_write19_merged_banks_15;
  in_in_update_0_write2_merged_banks_15_cache in_in_update_0_write2_merged_banks_15;
  in_in_update_0_write20_merged_banks_15_cache in_in_update_0_write20_merged_banks_15;
  in_in_update_0_write21_merged_banks_15_cache in_in_update_0_write21_merged_banks_15;
  in_in_update_0_write22_merged_banks_15_cache in_in_update_0_write22_merged_banks_15;
  in_in_update_0_write23_merged_banks_15_cache in_in_update_0_write23_merged_banks_15;
  in_in_update_0_write24_merged_banks_15_cache in_in_update_0_write24_merged_banks_15;
  in_in_update_0_write25_merged_banks_15_cache in_in_update_0_write25_merged_banks_15;
  in_in_update_0_write26_merged_banks_15_cache in_in_update_0_write26_merged_banks_15;
  in_in_update_0_write27_merged_banks_15_cache in_in_update_0_write27_merged_banks_15;
  in_in_update_0_write28_merged_banks_15_cache in_in_update_0_write28_merged_banks_15;
  in_in_update_0_write29_merged_banks_15_cache in_in_update_0_write29_merged_banks_15;
  in_in_update_0_write3_merged_banks_15_cache in_in_update_0_write3_merged_banks_15;
  in_in_update_0_write30_merged_banks_15_cache in_in_update_0_write30_merged_banks_15;
  in_in_update_0_write31_merged_banks_15_cache in_in_update_0_write31_merged_banks_15;
  in_in_update_0_write4_merged_banks_15_cache in_in_update_0_write4_merged_banks_15;
  in_in_update_0_write5_merged_banks_15_cache in_in_update_0_write5_merged_banks_15;
  in_in_update_0_write6_merged_banks_15_cache in_in_update_0_write6_merged_banks_15;
  in_in_update_0_write7_merged_banks_15_cache in_in_update_0_write7_merged_banks_15;
  in_in_update_0_write8_merged_banks_15_cache in_in_update_0_write8_merged_banks_15;
  in_in_update_0_write9_merged_banks_15_cache in_in_update_0_write9_merged_banks_15;
};



inline void in_in_update_0_write0_write(hw_uint<16>& in_in_update_0_write0, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write0_merged_banks_15.push(in_in_update_0_write0);
}

inline void in_in_update_0_write1_write(hw_uint<16>& in_in_update_0_write1, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write1_merged_banks_15.push(in_in_update_0_write1);
}

inline void in_in_update_0_write10_write(hw_uint<16>& in_in_update_0_write10, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write10_merged_banks_15.push(in_in_update_0_write10);
}

inline void in_in_update_0_write11_write(hw_uint<16>& in_in_update_0_write11, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write11_merged_banks_15.push(in_in_update_0_write11);
}

inline void in_in_update_0_write12_write(hw_uint<16>& in_in_update_0_write12, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write12_merged_banks_15.push(in_in_update_0_write12);
}

inline void in_in_update_0_write13_write(hw_uint<16>& in_in_update_0_write13, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write13_merged_banks_15.push(in_in_update_0_write13);
}

inline void in_in_update_0_write14_write(hw_uint<16>& in_in_update_0_write14, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write14_merged_banks_15.push(in_in_update_0_write14);
}

inline void in_in_update_0_write15_write(hw_uint<16>& in_in_update_0_write15, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write15_merged_banks_15.push(in_in_update_0_write15);
}

inline void in_in_update_0_write16_write(hw_uint<16>& in_in_update_0_write16, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write16_merged_banks_15.push(in_in_update_0_write16);
}

inline void in_in_update_0_write17_write(hw_uint<16>& in_in_update_0_write17, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write17_merged_banks_15.push(in_in_update_0_write17);
}

inline void in_in_update_0_write18_write(hw_uint<16>& in_in_update_0_write18, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write18_merged_banks_15.push(in_in_update_0_write18);
}

inline void in_in_update_0_write19_write(hw_uint<16>& in_in_update_0_write19, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write19_merged_banks_15.push(in_in_update_0_write19);
}

inline void in_in_update_0_write2_write(hw_uint<16>& in_in_update_0_write2, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write2_merged_banks_15.push(in_in_update_0_write2);
}

inline void in_in_update_0_write20_write(hw_uint<16>& in_in_update_0_write20, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write20_merged_banks_15.push(in_in_update_0_write20);
}

inline void in_in_update_0_write21_write(hw_uint<16>& in_in_update_0_write21, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write21_merged_banks_15.push(in_in_update_0_write21);
}

inline void in_in_update_0_write22_write(hw_uint<16>& in_in_update_0_write22, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write22_merged_banks_15.push(in_in_update_0_write22);
}

inline void in_in_update_0_write23_write(hw_uint<16>& in_in_update_0_write23, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write23_merged_banks_15.push(in_in_update_0_write23);
}

inline void in_in_update_0_write24_write(hw_uint<16>& in_in_update_0_write24, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write24_merged_banks_15.push(in_in_update_0_write24);
}

inline void in_in_update_0_write25_write(hw_uint<16>& in_in_update_0_write25, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write25_merged_banks_15.push(in_in_update_0_write25);
}

inline void in_in_update_0_write26_write(hw_uint<16>& in_in_update_0_write26, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write26_merged_banks_15.push(in_in_update_0_write26);
}

inline void in_in_update_0_write27_write(hw_uint<16>& in_in_update_0_write27, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write27_merged_banks_15.push(in_in_update_0_write27);
}

inline void in_in_update_0_write28_write(hw_uint<16>& in_in_update_0_write28, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write28_merged_banks_15.push(in_in_update_0_write28);
}

inline void in_in_update_0_write29_write(hw_uint<16>& in_in_update_0_write29, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write29_merged_banks_15.push(in_in_update_0_write29);
}

inline void in_in_update_0_write3_write(hw_uint<16>& in_in_update_0_write3, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write3_merged_banks_15.push(in_in_update_0_write3);
}

inline void in_in_update_0_write30_write(hw_uint<16>& in_in_update_0_write30, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write30_merged_banks_15.push(in_in_update_0_write30);
}

inline void in_in_update_0_write31_write(hw_uint<16>& in_in_update_0_write31, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write31_merged_banks_15.push(in_in_update_0_write31);
}

inline void in_in_update_0_write4_write(hw_uint<16>& in_in_update_0_write4, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write4_merged_banks_15.push(in_in_update_0_write4);
}

inline void in_in_update_0_write5_write(hw_uint<16>& in_in_update_0_write5, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write5_merged_banks_15.push(in_in_update_0_write5);
}

inline void in_in_update_0_write6_write(hw_uint<16>& in_in_update_0_write6, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write6_merged_banks_15.push(in_in_update_0_write6);
}

inline void in_in_update_0_write7_write(hw_uint<16>& in_in_update_0_write7, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write7_merged_banks_15.push(in_in_update_0_write7);
}

inline void in_in_update_0_write8_write(hw_uint<16>& in_in_update_0_write8, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write8_merged_banks_15.push(in_in_update_0_write8);
}

inline void in_in_update_0_write9_write(hw_uint<16>& in_in_update_0_write9, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write9_merged_banks_15.push(in_in_update_0_write9);
}

inline hw_uint<16> f00_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd0 read pattern: { f00_update_0[d0, d1] -> in[-1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_72();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f00_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd1 read pattern: { f00_update_0[d0, d1] -> in[32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_141();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd10 read pattern: { f00_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd100_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd100 read pattern: { f00_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f00_rd101_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd101 read pattern: { f00_update_0[d0, d1] -> in[20 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_141();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f00_rd102_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd102 read pattern: { f00_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f00_rd103_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd103 read pattern: { f00_update_0[d0, d1] -> in[20 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_1();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f00_rd104_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd104 read pattern: { f00_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f00_rd105_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd105 read pattern: { f00_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f00_rd106_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd106 read pattern: { f00_update_0[d0, d1] -> in[21 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_141();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f00_rd107_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd107 read pattern: { f00_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f00_rd108_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd108 read pattern: { f00_update_0[d0, d1] -> in[21 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_1();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f00_rd109_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd109 read pattern: { f00_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f00_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd11 read pattern: { f00_update_0[d0, d1] -> in[2 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_141();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd110_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd110 read pattern: { f00_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f00_rd111_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd111 read pattern: { f00_update_0[d0, d1] -> in[22 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_141();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f00_rd112_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd112 read pattern: { f00_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f00_rd113_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd113 read pattern: { f00_update_0[d0, d1] -> in[22 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_1();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f00_rd114_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd114 read pattern: { f00_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f00_rd115_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd115 read pattern: { f00_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f00_rd116_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd116 read pattern: { f00_update_0[d0, d1] -> in[23 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_141();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f00_rd117_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd117 read pattern: { f00_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f00_rd118_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd118 read pattern: { f00_update_0[d0, d1] -> in[23 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_1();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f00_rd119_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd119 read pattern: { f00_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f00_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd12 read pattern: { f00_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd120_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd120 read pattern: { f00_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f00_rd121_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd121 read pattern: { f00_update_0[d0, d1] -> in[24 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_141();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f00_rd122_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd122 read pattern: { f00_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f00_rd123_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd123 read pattern: { f00_update_0[d0, d1] -> in[24 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_1();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f00_rd124_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd124 read pattern: { f00_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f00_rd125_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd125 read pattern: { f00_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f00_rd126_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd126 read pattern: { f00_update_0[d0, d1] -> in[25 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_141();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f00_rd127_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd127 read pattern: { f00_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f00_rd128_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd128 read pattern: { f00_update_0[d0, d1] -> in[25 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_1();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f00_rd129_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd129 read pattern: { f00_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f00_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd13 read pattern: { f00_update_0[d0, d1] -> in[2 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd130_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd130 read pattern: { f00_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f00_rd131_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd131 read pattern: { f00_update_0[d0, d1] -> in[26 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_141();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f00_rd132_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd132 read pattern: { f00_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f00_rd133_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd133 read pattern: { f00_update_0[d0, d1] -> in[26 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_1();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f00_rd134_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd134 read pattern: { f00_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f00_rd135_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd135 read pattern: { f00_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f00_rd136_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd136 read pattern: { f00_update_0[d0, d1] -> in[27 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_141();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f00_rd137_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd137 read pattern: { f00_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f00_rd138_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd138 read pattern: { f00_update_0[d0, d1] -> in[27 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_1();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f00_rd139_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd139 read pattern: { f00_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f00_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd14 read pattern: { f00_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd140_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd140 read pattern: { f00_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f00_rd141_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd141 read pattern: { f00_update_0[d0, d1] -> in[28 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_141();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f00_rd142_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd142 read pattern: { f00_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f00_rd143_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd143 read pattern: { f00_update_0[d0, d1] -> in[28 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_1();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f00_rd144_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd144 read pattern: { f00_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f00_rd145_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd145 read pattern: { f00_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f00_rd146_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd146 read pattern: { f00_update_0[d0, d1] -> in[29 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_141();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f00_rd147_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd147 read pattern: { f00_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f00_rd148_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd148 read pattern: { f00_update_0[d0, d1] -> in[29 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_1();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f00_rd149_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd149 read pattern: { f00_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f00_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd15 read pattern: { f00_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd150_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd150 read pattern: { f00_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f00_rd151_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd151 read pattern: { f00_update_0[d0, d1] -> in[30 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_141();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f00_rd152_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd152 read pattern: { f00_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f00_rd153_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd153 read pattern: { f00_update_0[d0, d1] -> in[30 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_1();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f00_rd154_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd154 read pattern: { f00_update_0[d0, d1] -> in[31 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_71();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f00_rd155_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd155 read pattern: { f00_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f00_rd156_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd156 read pattern: { f00_update_0[d0, d1] -> in[31 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_141();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f00_rd157_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd157 read pattern: { f00_update_0[d0, d1] -> in[31 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_71();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f00_rd158_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd158 read pattern: { f00_update_0[d0, d1] -> in[31 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_1();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f00_rd159_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd159 read pattern: { f00_update_0[d0, d1] -> in[32 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_70();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd16 read pattern: { f00_update_0[d0, d1] -> in[3 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_141();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd17 read pattern: { f00_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd18 read pattern: { f00_update_0[d0, d1] -> in[3 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd19 read pattern: { f00_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd2 read pattern: { f00_update_0[d0, d1] -> in[32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_71();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd20 read pattern: { f00_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f00_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd21 read pattern: { f00_update_0[d0, d1] -> in[4 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_141();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd22 read pattern: { f00_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd23 read pattern: { f00_update_0[d0, d1] -> in[4 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd24 read pattern: { f00_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd25 read pattern: { f00_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f00_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd26 read pattern: { f00_update_0[d0, d1] -> in[5 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_141();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd27 read pattern: { f00_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd28 read pattern: { f00_update_0[d0, d1] -> in[5 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd29 read pattern: { f00_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd3 read pattern: { f00_update_0[d0, d1] -> in[32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd30 read pattern: { f00_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f00_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd31 read pattern: { f00_update_0[d0, d1] -> in[6 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_141();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd32 read pattern: { f00_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd33 read pattern: { f00_update_0[d0, d1] -> in[6 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd34 read pattern: { f00_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd35 read pattern: { f00_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f00_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd36 read pattern: { f00_update_0[d0, d1] -> in[7 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_141();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd37 read pattern: { f00_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd38 read pattern: { f00_update_0[d0, d1] -> in[7 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd39 read pattern: { f00_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd4 read pattern: { f00_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd40 read pattern: { f00_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f00_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd41 read pattern: { f00_update_0[d0, d1] -> in[8 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_141();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd42 read pattern: { f00_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd43 read pattern: { f00_update_0[d0, d1] -> in[8 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd44 read pattern: { f00_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd45 read pattern: { f00_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f00_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd46 read pattern: { f00_update_0[d0, d1] -> in[9 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_141();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd47 read pattern: { f00_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd48 read pattern: { f00_update_0[d0, d1] -> in[9 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd49 read pattern: { f00_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd5 read pattern: { f00_update_0[d0, d1] -> in[32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_71();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f00_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd50 read pattern: { f00_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f00_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd51 read pattern: { f00_update_0[d0, d1] -> in[10 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_141();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd52 read pattern: { f00_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd53 read pattern: { f00_update_0[d0, d1] -> in[10 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd54 read pattern: { f00_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd55 read pattern: { f00_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f00_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd56 read pattern: { f00_update_0[d0, d1] -> in[11 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_141();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd57 read pattern: { f00_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd58 read pattern: { f00_update_0[d0, d1] -> in[11 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd59 read pattern: { f00_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd6 read pattern: { f00_update_0[d0, d1] -> in[1 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_141();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd60 read pattern: { f00_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f00_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd61 read pattern: { f00_update_0[d0, d1] -> in[12 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_141();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd62 read pattern: { f00_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd63 read pattern: { f00_update_0[d0, d1] -> in[12 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd64 read pattern: { f00_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd65 read pattern: { f00_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f00_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd66 read pattern: { f00_update_0[d0, d1] -> in[13 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_141();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd67 read pattern: { f00_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd68 read pattern: { f00_update_0[d0, d1] -> in[13 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd69 read pattern: { f00_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd7 read pattern: { f00_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd70 read pattern: { f00_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f00_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd71 read pattern: { f00_update_0[d0, d1] -> in[14 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_141();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd72 read pattern: { f00_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd73 read pattern: { f00_update_0[d0, d1] -> in[14 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd74 read pattern: { f00_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd75 read pattern: { f00_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f00_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd76 read pattern: { f00_update_0[d0, d1] -> in[15 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_141();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd77 read pattern: { f00_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd78 read pattern: { f00_update_0[d0, d1] -> in[15 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd79 read pattern: { f00_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f00_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd8 read pattern: { f00_update_0[d0, d1] -> in[1 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f00_rd80_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd80 read pattern: { f00_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f00_rd81_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd81 read pattern: { f00_update_0[d0, d1] -> in[16 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_141();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f00_rd82_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd82 read pattern: { f00_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f00_rd83_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd83 read pattern: { f00_update_0[d0, d1] -> in[16 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_1();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f00_rd84_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd84 read pattern: { f00_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f00_rd85_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd85 read pattern: { f00_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f00_rd86_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd86 read pattern: { f00_update_0[d0, d1] -> in[17 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_141();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f00_rd87_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd87 read pattern: { f00_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f00_rd88_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd88 read pattern: { f00_update_0[d0, d1] -> in[17 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_1();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f00_rd89_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd89 read pattern: { f00_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f00_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd9 read pattern: { f00_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f00_rd90_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd90 read pattern: { f00_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f00_rd91_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd91 read pattern: { f00_update_0[d0, d1] -> in[18 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_141();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f00_rd92_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd92 read pattern: { f00_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f00_rd93_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd93 read pattern: { f00_update_0[d0, d1] -> in[18 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_1();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f00_rd94_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd94 read pattern: { f00_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f00_rd95_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd95 read pattern: { f00_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f00_rd96_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd96 read pattern: { f00_update_0[d0, d1] -> in[19 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_141();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f00_rd97_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd97 read pattern: { f00_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f00_rd98_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd98 read pattern: { f00_update_0[d0, d1] -> in[19 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_1();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f00_rd99_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f00_rd99 read pattern: { f00_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f10_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd0 read pattern: { f10_update_0[d0, d1] -> in[-1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_72();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f10_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd1 read pattern: { f10_update_0[d0, d1] -> in[32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_141();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd10 read pattern: { f10_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd100_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd100 read pattern: { f10_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f10_rd101_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd101 read pattern: { f10_update_0[d0, d1] -> in[20 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_141();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f10_rd102_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd102 read pattern: { f10_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f10_rd103_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd103 read pattern: { f10_update_0[d0, d1] -> in[20 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_1();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f10_rd104_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd104 read pattern: { f10_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f10_rd105_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd105 read pattern: { f10_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f10_rd106_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd106 read pattern: { f10_update_0[d0, d1] -> in[21 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_141();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f10_rd107_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd107 read pattern: { f10_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f10_rd108_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd108 read pattern: { f10_update_0[d0, d1] -> in[21 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_1();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f10_rd109_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd109 read pattern: { f10_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f10_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd11 read pattern: { f10_update_0[d0, d1] -> in[2 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_141();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd110_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd110 read pattern: { f10_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f10_rd111_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd111 read pattern: { f10_update_0[d0, d1] -> in[22 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_141();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f10_rd112_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd112 read pattern: { f10_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f10_rd113_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd113 read pattern: { f10_update_0[d0, d1] -> in[22 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_1();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f10_rd114_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd114 read pattern: { f10_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f10_rd115_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd115 read pattern: { f10_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f10_rd116_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd116 read pattern: { f10_update_0[d0, d1] -> in[23 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_141();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f10_rd117_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd117 read pattern: { f10_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f10_rd118_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd118 read pattern: { f10_update_0[d0, d1] -> in[23 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_1();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f10_rd119_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd119 read pattern: { f10_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f10_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd12 read pattern: { f10_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd120_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd120 read pattern: { f10_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f10_rd121_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd121 read pattern: { f10_update_0[d0, d1] -> in[24 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_141();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f10_rd122_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd122 read pattern: { f10_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f10_rd123_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd123 read pattern: { f10_update_0[d0, d1] -> in[24 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_1();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f10_rd124_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd124 read pattern: { f10_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f10_rd125_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd125 read pattern: { f10_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f10_rd126_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd126 read pattern: { f10_update_0[d0, d1] -> in[25 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_141();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f10_rd127_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd127 read pattern: { f10_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f10_rd128_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd128 read pattern: { f10_update_0[d0, d1] -> in[25 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_1();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f10_rd129_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd129 read pattern: { f10_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f10_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd13 read pattern: { f10_update_0[d0, d1] -> in[2 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd130_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd130 read pattern: { f10_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f10_rd131_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd131 read pattern: { f10_update_0[d0, d1] -> in[26 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_141();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f10_rd132_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd132 read pattern: { f10_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f10_rd133_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd133 read pattern: { f10_update_0[d0, d1] -> in[26 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_1();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f10_rd134_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd134 read pattern: { f10_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f10_rd135_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd135 read pattern: { f10_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f10_rd136_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd136 read pattern: { f10_update_0[d0, d1] -> in[27 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_141();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f10_rd137_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd137 read pattern: { f10_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f10_rd138_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd138 read pattern: { f10_update_0[d0, d1] -> in[27 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_1();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f10_rd139_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd139 read pattern: { f10_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f10_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd14 read pattern: { f10_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd140_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd140 read pattern: { f10_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f10_rd141_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd141 read pattern: { f10_update_0[d0, d1] -> in[28 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_141();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f10_rd142_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd142 read pattern: { f10_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f10_rd143_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd143 read pattern: { f10_update_0[d0, d1] -> in[28 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_1();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f10_rd144_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd144 read pattern: { f10_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f10_rd145_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd145 read pattern: { f10_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f10_rd146_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd146 read pattern: { f10_update_0[d0, d1] -> in[29 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_141();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f10_rd147_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd147 read pattern: { f10_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f10_rd148_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd148 read pattern: { f10_update_0[d0, d1] -> in[29 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_1();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f10_rd149_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd149 read pattern: { f10_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f10_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd15 read pattern: { f10_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd150_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd150 read pattern: { f10_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f10_rd151_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd151 read pattern: { f10_update_0[d0, d1] -> in[30 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_141();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f10_rd152_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd152 read pattern: { f10_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f10_rd153_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd153 read pattern: { f10_update_0[d0, d1] -> in[30 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_1();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f10_rd154_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd154 read pattern: { f10_update_0[d0, d1] -> in[31 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_71();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f10_rd155_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd155 read pattern: { f10_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f10_rd156_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd156 read pattern: { f10_update_0[d0, d1] -> in[31 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_141();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f10_rd157_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd157 read pattern: { f10_update_0[d0, d1] -> in[31 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_71();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f10_rd158_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd158 read pattern: { f10_update_0[d0, d1] -> in[31 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_1();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f10_rd159_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd159 read pattern: { f10_update_0[d0, d1] -> in[32 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_70();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd16 read pattern: { f10_update_0[d0, d1] -> in[3 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_141();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd17 read pattern: { f10_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd18 read pattern: { f10_update_0[d0, d1] -> in[3 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd19 read pattern: { f10_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd2 read pattern: { f10_update_0[d0, d1] -> in[32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_71();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd20 read pattern: { f10_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f10_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd21 read pattern: { f10_update_0[d0, d1] -> in[4 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_141();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd22 read pattern: { f10_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd23 read pattern: { f10_update_0[d0, d1] -> in[4 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd24 read pattern: { f10_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd25 read pattern: { f10_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f10_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd26 read pattern: { f10_update_0[d0, d1] -> in[5 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_141();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd27 read pattern: { f10_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd28 read pattern: { f10_update_0[d0, d1] -> in[5 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd29 read pattern: { f10_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd3 read pattern: { f10_update_0[d0, d1] -> in[32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd30 read pattern: { f10_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f10_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd31 read pattern: { f10_update_0[d0, d1] -> in[6 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_141();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd32 read pattern: { f10_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd33 read pattern: { f10_update_0[d0, d1] -> in[6 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd34 read pattern: { f10_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd35 read pattern: { f10_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f10_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd36 read pattern: { f10_update_0[d0, d1] -> in[7 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_141();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd37 read pattern: { f10_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd38 read pattern: { f10_update_0[d0, d1] -> in[7 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd39 read pattern: { f10_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd4 read pattern: { f10_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd40 read pattern: { f10_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f10_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd41 read pattern: { f10_update_0[d0, d1] -> in[8 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_141();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd42 read pattern: { f10_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd43 read pattern: { f10_update_0[d0, d1] -> in[8 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd44 read pattern: { f10_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd45 read pattern: { f10_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f10_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd46 read pattern: { f10_update_0[d0, d1] -> in[9 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_141();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd47 read pattern: { f10_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd48 read pattern: { f10_update_0[d0, d1] -> in[9 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd49 read pattern: { f10_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd5 read pattern: { f10_update_0[d0, d1] -> in[32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_71();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f10_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd50 read pattern: { f10_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f10_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd51 read pattern: { f10_update_0[d0, d1] -> in[10 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_141();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd52 read pattern: { f10_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd53 read pattern: { f10_update_0[d0, d1] -> in[10 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd54 read pattern: { f10_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd55 read pattern: { f10_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f10_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd56 read pattern: { f10_update_0[d0, d1] -> in[11 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_141();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd57 read pattern: { f10_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd58 read pattern: { f10_update_0[d0, d1] -> in[11 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd59 read pattern: { f10_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd6 read pattern: { f10_update_0[d0, d1] -> in[1 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_141();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd60 read pattern: { f10_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f10_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd61 read pattern: { f10_update_0[d0, d1] -> in[12 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_141();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd62 read pattern: { f10_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd63 read pattern: { f10_update_0[d0, d1] -> in[12 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd64 read pattern: { f10_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd65 read pattern: { f10_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f10_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd66 read pattern: { f10_update_0[d0, d1] -> in[13 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_141();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd67 read pattern: { f10_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd68 read pattern: { f10_update_0[d0, d1] -> in[13 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd69 read pattern: { f10_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd7 read pattern: { f10_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd70 read pattern: { f10_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f10_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd71 read pattern: { f10_update_0[d0, d1] -> in[14 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_141();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd72 read pattern: { f10_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd73 read pattern: { f10_update_0[d0, d1] -> in[14 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd74 read pattern: { f10_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd75 read pattern: { f10_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f10_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd76 read pattern: { f10_update_0[d0, d1] -> in[15 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_141();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd77 read pattern: { f10_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd78 read pattern: { f10_update_0[d0, d1] -> in[15 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd79 read pattern: { f10_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f10_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd8 read pattern: { f10_update_0[d0, d1] -> in[1 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f10_rd80_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd80 read pattern: { f10_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f10_rd81_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd81 read pattern: { f10_update_0[d0, d1] -> in[16 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_141();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f10_rd82_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd82 read pattern: { f10_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f10_rd83_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd83 read pattern: { f10_update_0[d0, d1] -> in[16 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_1();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f10_rd84_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd84 read pattern: { f10_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f10_rd85_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd85 read pattern: { f10_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f10_rd86_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd86 read pattern: { f10_update_0[d0, d1] -> in[17 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_141();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f10_rd87_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd87 read pattern: { f10_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f10_rd88_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd88 read pattern: { f10_update_0[d0, d1] -> in[17 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_1();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f10_rd89_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd89 read pattern: { f10_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f10_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd9 read pattern: { f10_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f10_rd90_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd90 read pattern: { f10_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f10_rd91_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd91 read pattern: { f10_update_0[d0, d1] -> in[18 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_141();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f10_rd92_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd92 read pattern: { f10_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f10_rd93_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd93 read pattern: { f10_update_0[d0, d1] -> in[18 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_1();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f10_rd94_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd94 read pattern: { f10_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f10_rd95_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd95 read pattern: { f10_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f10_rd96_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd96 read pattern: { f10_update_0[d0, d1] -> in[19 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_141();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f10_rd97_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd97 read pattern: { f10_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f10_rd98_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd98 read pattern: { f10_update_0[d0, d1] -> in[19 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_1();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f10_rd99_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f10_rd99 read pattern: { f10_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f20_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd0 read pattern: { f20_update_0[d0, d1] -> in[-1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_72();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f20_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd1 read pattern: { f20_update_0[d0, d1] -> in[32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_141();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd10 read pattern: { f20_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd100_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd100 read pattern: { f20_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f20_rd101_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd101 read pattern: { f20_update_0[d0, d1] -> in[20 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_141();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f20_rd102_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd102 read pattern: { f20_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f20_rd103_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd103 read pattern: { f20_update_0[d0, d1] -> in[20 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_1();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f20_rd104_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd104 read pattern: { f20_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f20_rd105_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd105 read pattern: { f20_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> f20_rd106_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd106 read pattern: { f20_update_0[d0, d1] -> in[21 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_141();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f20_rd107_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd107 read pattern: { f20_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f20_rd108_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd108 read pattern: { f20_update_0[d0, d1] -> in[21 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_1();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f20_rd109_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd109 read pattern: { f20_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f20_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd11 read pattern: { f20_update_0[d0, d1] -> in[2 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_141();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd110_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd110 read pattern: { f20_update_0[d0, d1] -> in[21 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_15.peek_71();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> f20_rd111_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd111 read pattern: { f20_update_0[d0, d1] -> in[22 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_141();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f20_rd112_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd112 read pattern: { f20_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f20_rd113_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd113 read pattern: { f20_update_0[d0, d1] -> in[22 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_1();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f20_rd114_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd114 read pattern: { f20_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f20_rd115_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd115 read pattern: { f20_update_0[d0, d1] -> in[22 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_15.peek_71();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> f20_rd116_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd116 read pattern: { f20_update_0[d0, d1] -> in[23 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_141();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f20_rd117_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd117 read pattern: { f20_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f20_rd118_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd118 read pattern: { f20_update_0[d0, d1] -> in[23 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_1();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f20_rd119_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd119 read pattern: { f20_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f20_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd12 read pattern: { f20_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd120_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd120 read pattern: { f20_update_0[d0, d1] -> in[23 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_15.peek_71();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> f20_rd121_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd121 read pattern: { f20_update_0[d0, d1] -> in[24 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_141();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f20_rd122_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd122 read pattern: { f20_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f20_rd123_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd123 read pattern: { f20_update_0[d0, d1] -> in[24 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_1();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f20_rd124_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd124 read pattern: { f20_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f20_rd125_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd125 read pattern: { f20_update_0[d0, d1] -> in[24 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_15.peek_71();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> f20_rd126_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd126 read pattern: { f20_update_0[d0, d1] -> in[25 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_141();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f20_rd127_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd127 read pattern: { f20_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f20_rd128_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd128 read pattern: { f20_update_0[d0, d1] -> in[25 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_1();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f20_rd129_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd129 read pattern: { f20_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f20_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd13 read pattern: { f20_update_0[d0, d1] -> in[2 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd130_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd130 read pattern: { f20_update_0[d0, d1] -> in[25 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_15.peek_71();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> f20_rd131_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd131 read pattern: { f20_update_0[d0, d1] -> in[26 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_141();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f20_rd132_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd132 read pattern: { f20_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f20_rd133_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd133 read pattern: { f20_update_0[d0, d1] -> in[26 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_1();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f20_rd134_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd134 read pattern: { f20_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f20_rd135_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd135 read pattern: { f20_update_0[d0, d1] -> in[26 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_15.peek_71();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> f20_rd136_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd136 read pattern: { f20_update_0[d0, d1] -> in[27 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_141();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f20_rd137_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd137 read pattern: { f20_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f20_rd138_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd138 read pattern: { f20_update_0[d0, d1] -> in[27 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_1();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f20_rd139_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd139 read pattern: { f20_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f20_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd14 read pattern: { f20_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd140_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd140 read pattern: { f20_update_0[d0, d1] -> in[27 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_15.peek_71();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> f20_rd141_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd141 read pattern: { f20_update_0[d0, d1] -> in[28 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_141();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f20_rd142_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd142 read pattern: { f20_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f20_rd143_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd143 read pattern: { f20_update_0[d0, d1] -> in[28 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_1();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f20_rd144_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd144 read pattern: { f20_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f20_rd145_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd145 read pattern: { f20_update_0[d0, d1] -> in[28 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_15.peek_71();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> f20_rd146_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd146 read pattern: { f20_update_0[d0, d1] -> in[29 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_141();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f20_rd147_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd147 read pattern: { f20_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f20_rd148_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd148 read pattern: { f20_update_0[d0, d1] -> in[29 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_1();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f20_rd149_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd149 read pattern: { f20_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f20_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd15 read pattern: { f20_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd150_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd150 read pattern: { f20_update_0[d0, d1] -> in[29 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_15.peek_71();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> f20_rd151_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd151 read pattern: { f20_update_0[d0, d1] -> in[30 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_141();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f20_rd152_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd152 read pattern: { f20_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f20_rd153_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd153 read pattern: { f20_update_0[d0, d1] -> in[30 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_1();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f20_rd154_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd154 read pattern: { f20_update_0[d0, d1] -> in[31 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_71();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f20_rd155_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd155 read pattern: { f20_update_0[d0, d1] -> in[30 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_15.peek_71();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> f20_rd156_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd156 read pattern: { f20_update_0[d0, d1] -> in[31 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_141();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f20_rd157_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd157 read pattern: { f20_update_0[d0, d1] -> in[31 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_71();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f20_rd158_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd158 read pattern: { f20_update_0[d0, d1] -> in[31 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_15.peek_1();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> f20_rd159_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd159 read pattern: { f20_update_0[d0, d1] -> in[32 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_70();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd16 read pattern: { f20_update_0[d0, d1] -> in[3 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_141();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd17 read pattern: { f20_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd18 read pattern: { f20_update_0[d0, d1] -> in[3 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd19 read pattern: { f20_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd2 read pattern: { f20_update_0[d0, d1] -> in[32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_71();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd20 read pattern: { f20_update_0[d0, d1] -> in[3 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_15.peek_71();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> f20_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd21 read pattern: { f20_update_0[d0, d1] -> in[4 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_141();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd22 read pattern: { f20_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd23 read pattern: { f20_update_0[d0, d1] -> in[4 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd24 read pattern: { f20_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd25 read pattern: { f20_update_0[d0, d1] -> in[4 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_15.peek_71();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> f20_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd26 read pattern: { f20_update_0[d0, d1] -> in[5 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_141();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd27 read pattern: { f20_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd28 read pattern: { f20_update_0[d0, d1] -> in[5 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd29 read pattern: { f20_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd3 read pattern: { f20_update_0[d0, d1] -> in[32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd30 read pattern: { f20_update_0[d0, d1] -> in[5 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_15.peek_71();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> f20_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd31 read pattern: { f20_update_0[d0, d1] -> in[6 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_141();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd32 read pattern: { f20_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd33 read pattern: { f20_update_0[d0, d1] -> in[6 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd34 read pattern: { f20_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd35 read pattern: { f20_update_0[d0, d1] -> in[6 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_15.peek_71();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> f20_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd36 read pattern: { f20_update_0[d0, d1] -> in[7 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_141();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd37 read pattern: { f20_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd38 read pattern: { f20_update_0[d0, d1] -> in[7 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd39 read pattern: { f20_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd4 read pattern: { f20_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd40 read pattern: { f20_update_0[d0, d1] -> in[7 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_15.peek_71();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> f20_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd41 read pattern: { f20_update_0[d0, d1] -> in[8 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_141();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd42 read pattern: { f20_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd43 read pattern: { f20_update_0[d0, d1] -> in[8 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd44 read pattern: { f20_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd45 read pattern: { f20_update_0[d0, d1] -> in[8 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_15.peek_71();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> f20_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd46 read pattern: { f20_update_0[d0, d1] -> in[9 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_141();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd47 read pattern: { f20_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd48 read pattern: { f20_update_0[d0, d1] -> in[9 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd49 read pattern: { f20_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd5 read pattern: { f20_update_0[d0, d1] -> in[32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_15.peek_71();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> f20_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd50 read pattern: { f20_update_0[d0, d1] -> in[9 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_15.peek_71();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> f20_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd51 read pattern: { f20_update_0[d0, d1] -> in[10 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_141();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd52 read pattern: { f20_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd53 read pattern: { f20_update_0[d0, d1] -> in[10 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd54 read pattern: { f20_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd55 read pattern: { f20_update_0[d0, d1] -> in[10 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_15.peek_71();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> f20_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd56 read pattern: { f20_update_0[d0, d1] -> in[11 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_141();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd57 read pattern: { f20_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd58 read pattern: { f20_update_0[d0, d1] -> in[11 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd59 read pattern: { f20_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd6 read pattern: { f20_update_0[d0, d1] -> in[1 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_141();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd60 read pattern: { f20_update_0[d0, d1] -> in[11 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_15.peek_71();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> f20_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd61 read pattern: { f20_update_0[d0, d1] -> in[12 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_141();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd62 read pattern: { f20_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd63 read pattern: { f20_update_0[d0, d1] -> in[12 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd64 read pattern: { f20_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd65 read pattern: { f20_update_0[d0, d1] -> in[12 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_15.peek_71();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> f20_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd66 read pattern: { f20_update_0[d0, d1] -> in[13 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_141();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd67 read pattern: { f20_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd68 read pattern: { f20_update_0[d0, d1] -> in[13 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd69 read pattern: { f20_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd7 read pattern: { f20_update_0[d0, d1] -> in[1 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_71();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd70 read pattern: { f20_update_0[d0, d1] -> in[13 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_15.peek_71();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> f20_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd71 read pattern: { f20_update_0[d0, d1] -> in[14 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_141();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd72 read pattern: { f20_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd73 read pattern: { f20_update_0[d0, d1] -> in[14 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd74 read pattern: { f20_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd75 read pattern: { f20_update_0[d0, d1] -> in[14 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_15.peek_71();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> f20_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd76 read pattern: { f20_update_0[d0, d1] -> in[15 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_141();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd77 read pattern: { f20_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd78 read pattern: { f20_update_0[d0, d1] -> in[15 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd79 read pattern: { f20_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f20_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd8 read pattern: { f20_update_0[d0, d1] -> in[1 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_15.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> f20_rd80_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd80 read pattern: { f20_update_0[d0, d1] -> in[15 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_15.peek_71();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> f20_rd81_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd81 read pattern: { f20_update_0[d0, d1] -> in[16 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_141();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f20_rd82_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd82 read pattern: { f20_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f20_rd83_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd83 read pattern: { f20_update_0[d0, d1] -> in[16 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_1();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f20_rd84_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd84 read pattern: { f20_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f20_rd85_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd85 read pattern: { f20_update_0[d0, d1] -> in[16 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_15.peek_71();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> f20_rd86_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd86 read pattern: { f20_update_0[d0, d1] -> in[17 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_141();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f20_rd87_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd87 read pattern: { f20_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f20_rd88_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd88 read pattern: { f20_update_0[d0, d1] -> in[17 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_1();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f20_rd89_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd89 read pattern: { f20_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f20_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd9 read pattern: { f20_update_0[d0, d1] -> in[2 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_15.peek_71();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> f20_rd90_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd90 read pattern: { f20_update_0[d0, d1] -> in[17 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_15.peek_71();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> f20_rd91_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd91 read pattern: { f20_update_0[d0, d1] -> in[18 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_141();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f20_rd92_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd92 read pattern: { f20_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f20_rd93_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd93 read pattern: { f20_update_0[d0, d1] -> in[18 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_1();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f20_rd94_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd94 read pattern: { f20_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f20_rd95_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd95 read pattern: { f20_update_0[d0, d1] -> in[18 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_15.peek_71();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> f20_rd96_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd96 read pattern: { f20_update_0[d0, d1] -> in[19 + 32d0, -1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_141();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f20_rd97_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd97 read pattern: { f20_update_0[d0, d1] -> in[19 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_71();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f20_rd98_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd98 read pattern: { f20_update_0[d0, d1] -> in[19 + 32d0, 1 + d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_15.peek_1();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> f20_rd99_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // f20_rd99 read pattern: { f20_update_0[d0, d1] -> in[20 + 32d0, d1] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Read schedule : { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_15.peek_71();
  return value_in_in_update_0_write20;
  return 0;
}

// # of bundles = 4
// f00_update_0_read
//	f00_rd0
//	f00_rd1
//	f00_rd2
//	f00_rd3
//	f00_rd4
//	f00_rd5
//	f00_rd6
//	f00_rd7
//	f00_rd8
//	f00_rd9
//	f00_rd10
//	f00_rd11
//	f00_rd12
//	f00_rd13
//	f00_rd14
//	f00_rd15
//	f00_rd16
//	f00_rd17
//	f00_rd18
//	f00_rd19
//	f00_rd20
//	f00_rd21
//	f00_rd22
//	f00_rd23
//	f00_rd24
//	f00_rd25
//	f00_rd26
//	f00_rd27
//	f00_rd28
//	f00_rd29
//	f00_rd30
//	f00_rd31
//	f00_rd32
//	f00_rd33
//	f00_rd34
//	f00_rd35
//	f00_rd36
//	f00_rd37
//	f00_rd38
//	f00_rd39
//	f00_rd40
//	f00_rd41
//	f00_rd42
//	f00_rd43
//	f00_rd44
//	f00_rd45
//	f00_rd46
//	f00_rd47
//	f00_rd48
//	f00_rd49
//	f00_rd50
//	f00_rd51
//	f00_rd52
//	f00_rd53
//	f00_rd54
//	f00_rd55
//	f00_rd56
//	f00_rd57
//	f00_rd58
//	f00_rd59
//	f00_rd60
//	f00_rd61
//	f00_rd62
//	f00_rd63
//	f00_rd64
//	f00_rd65
//	f00_rd66
//	f00_rd67
//	f00_rd68
//	f00_rd69
//	f00_rd70
//	f00_rd71
//	f00_rd72
//	f00_rd73
//	f00_rd74
//	f00_rd75
//	f00_rd76
//	f00_rd77
//	f00_rd78
//	f00_rd79
//	f00_rd80
//	f00_rd81
//	f00_rd82
//	f00_rd83
//	f00_rd84
//	f00_rd85
//	f00_rd86
//	f00_rd87
//	f00_rd88
//	f00_rd89
//	f00_rd90
//	f00_rd91
//	f00_rd92
//	f00_rd93
//	f00_rd94
//	f00_rd95
//	f00_rd96
//	f00_rd97
//	f00_rd98
//	f00_rd99
//	f00_rd100
//	f00_rd101
//	f00_rd102
//	f00_rd103
//	f00_rd104
//	f00_rd105
//	f00_rd106
//	f00_rd107
//	f00_rd108
//	f00_rd109
//	f00_rd110
//	f00_rd111
//	f00_rd112
//	f00_rd113
//	f00_rd114
//	f00_rd115
//	f00_rd116
//	f00_rd117
//	f00_rd118
//	f00_rd119
//	f00_rd120
//	f00_rd121
//	f00_rd122
//	f00_rd123
//	f00_rd124
//	f00_rd125
//	f00_rd126
//	f00_rd127
//	f00_rd128
//	f00_rd129
//	f00_rd130
//	f00_rd131
//	f00_rd132
//	f00_rd133
//	f00_rd134
//	f00_rd135
//	f00_rd136
//	f00_rd137
//	f00_rd138
//	f00_rd139
//	f00_rd140
//	f00_rd141
//	f00_rd142
//	f00_rd143
//	f00_rd144
//	f00_rd145
//	f00_rd146
//	f00_rd147
//	f00_rd148
//	f00_rd149
//	f00_rd150
//	f00_rd151
//	f00_rd152
//	f00_rd153
//	f00_rd154
//	f00_rd155
//	f00_rd156
//	f00_rd157
//	f00_rd158
//	f00_rd159
inline hw_uint<2560> in_f00_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f00_rd0
    // f00_rd1
    // f00_rd2
    // f00_rd3
    // f00_rd4
    // f00_rd5
    // f00_rd6
    // f00_rd7
    // f00_rd8
    // f00_rd9
    // f00_rd10
    // f00_rd11
    // f00_rd12
    // f00_rd13
    // f00_rd14
    // f00_rd15
    // f00_rd16
    // f00_rd17
    // f00_rd18
    // f00_rd19
    // f00_rd20
    // f00_rd21
    // f00_rd22
    // f00_rd23
    // f00_rd24
    // f00_rd25
    // f00_rd26
    // f00_rd27
    // f00_rd28
    // f00_rd29
    // f00_rd30
    // f00_rd31
    // f00_rd32
    // f00_rd33
    // f00_rd34
    // f00_rd35
    // f00_rd36
    // f00_rd37
    // f00_rd38
    // f00_rd39
    // f00_rd40
    // f00_rd41
    // f00_rd42
    // f00_rd43
    // f00_rd44
    // f00_rd45
    // f00_rd46
    // f00_rd47
    // f00_rd48
    // f00_rd49
    // f00_rd50
    // f00_rd51
    // f00_rd52
    // f00_rd53
    // f00_rd54
    // f00_rd55
    // f00_rd56
    // f00_rd57
    // f00_rd58
    // f00_rd59
    // f00_rd60
    // f00_rd61
    // f00_rd62
    // f00_rd63
    // f00_rd64
    // f00_rd65
    // f00_rd66
    // f00_rd67
    // f00_rd68
    // f00_rd69
    // f00_rd70
    // f00_rd71
    // f00_rd72
    // f00_rd73
    // f00_rd74
    // f00_rd75
    // f00_rd76
    // f00_rd77
    // f00_rd78
    // f00_rd79
    // f00_rd80
    // f00_rd81
    // f00_rd82
    // f00_rd83
    // f00_rd84
    // f00_rd85
    // f00_rd86
    // f00_rd87
    // f00_rd88
    // f00_rd89
    // f00_rd90
    // f00_rd91
    // f00_rd92
    // f00_rd93
    // f00_rd94
    // f00_rd95
    // f00_rd96
    // f00_rd97
    // f00_rd98
    // f00_rd99
    // f00_rd100
    // f00_rd101
    // f00_rd102
    // f00_rd103
    // f00_rd104
    // f00_rd105
    // f00_rd106
    // f00_rd107
    // f00_rd108
    // f00_rd109
    // f00_rd110
    // f00_rd111
    // f00_rd112
    // f00_rd113
    // f00_rd114
    // f00_rd115
    // f00_rd116
    // f00_rd117
    // f00_rd118
    // f00_rd119
    // f00_rd120
    // f00_rd121
    // f00_rd122
    // f00_rd123
    // f00_rd124
    // f00_rd125
    // f00_rd126
    // f00_rd127
    // f00_rd128
    // f00_rd129
    // f00_rd130
    // f00_rd131
    // f00_rd132
    // f00_rd133
    // f00_rd134
    // f00_rd135
    // f00_rd136
    // f00_rd137
    // f00_rd138
    // f00_rd139
    // f00_rd140
    // f00_rd141
    // f00_rd142
    // f00_rd143
    // f00_rd144
    // f00_rd145
    // f00_rd146
    // f00_rd147
    // f00_rd148
    // f00_rd149
    // f00_rd150
    // f00_rd151
    // f00_rd152
    // f00_rd153
    // f00_rd154
    // f00_rd155
    // f00_rd156
    // f00_rd157
    // f00_rd158
    // f00_rd159

	hw_uint<2560> result;
	hw_uint<16> f00_rd0_res = f00_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f00_rd0_res);
	hw_uint<16> f00_rd1_res = f00_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f00_rd1_res);
	hw_uint<16> f00_rd2_res = f00_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f00_rd2_res);
	hw_uint<16> f00_rd3_res = f00_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f00_rd3_res);
	hw_uint<16> f00_rd4_res = f00_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f00_rd4_res);
	hw_uint<16> f00_rd5_res = f00_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f00_rd5_res);
	hw_uint<16> f00_rd6_res = f00_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f00_rd6_res);
	hw_uint<16> f00_rd7_res = f00_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f00_rd7_res);
	hw_uint<16> f00_rd8_res = f00_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f00_rd8_res);
	hw_uint<16> f00_rd9_res = f00_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f00_rd9_res);
	hw_uint<16> f00_rd10_res = f00_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f00_rd10_res);
	hw_uint<16> f00_rd11_res = f00_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f00_rd11_res);
	hw_uint<16> f00_rd12_res = f00_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f00_rd12_res);
	hw_uint<16> f00_rd13_res = f00_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f00_rd13_res);
	hw_uint<16> f00_rd14_res = f00_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f00_rd14_res);
	hw_uint<16> f00_rd15_res = f00_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f00_rd15_res);
	hw_uint<16> f00_rd16_res = f00_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f00_rd16_res);
	hw_uint<16> f00_rd17_res = f00_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f00_rd17_res);
	hw_uint<16> f00_rd18_res = f00_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f00_rd18_res);
	hw_uint<16> f00_rd19_res = f00_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f00_rd19_res);
	hw_uint<16> f00_rd20_res = f00_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f00_rd20_res);
	hw_uint<16> f00_rd21_res = f00_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f00_rd21_res);
	hw_uint<16> f00_rd22_res = f00_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f00_rd22_res);
	hw_uint<16> f00_rd23_res = f00_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f00_rd23_res);
	hw_uint<16> f00_rd24_res = f00_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f00_rd24_res);
	hw_uint<16> f00_rd25_res = f00_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f00_rd25_res);
	hw_uint<16> f00_rd26_res = f00_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f00_rd26_res);
	hw_uint<16> f00_rd27_res = f00_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f00_rd27_res);
	hw_uint<16> f00_rd28_res = f00_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f00_rd28_res);
	hw_uint<16> f00_rd29_res = f00_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f00_rd29_res);
	hw_uint<16> f00_rd30_res = f00_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f00_rd30_res);
	hw_uint<16> f00_rd31_res = f00_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f00_rd31_res);
	hw_uint<16> f00_rd32_res = f00_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f00_rd32_res);
	hw_uint<16> f00_rd33_res = f00_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f00_rd33_res);
	hw_uint<16> f00_rd34_res = f00_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f00_rd34_res);
	hw_uint<16> f00_rd35_res = f00_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f00_rd35_res);
	hw_uint<16> f00_rd36_res = f00_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f00_rd36_res);
	hw_uint<16> f00_rd37_res = f00_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f00_rd37_res);
	hw_uint<16> f00_rd38_res = f00_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f00_rd38_res);
	hw_uint<16> f00_rd39_res = f00_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f00_rd39_res);
	hw_uint<16> f00_rd40_res = f00_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f00_rd40_res);
	hw_uint<16> f00_rd41_res = f00_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f00_rd41_res);
	hw_uint<16> f00_rd42_res = f00_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f00_rd42_res);
	hw_uint<16> f00_rd43_res = f00_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f00_rd43_res);
	hw_uint<16> f00_rd44_res = f00_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f00_rd44_res);
	hw_uint<16> f00_rd45_res = f00_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f00_rd45_res);
	hw_uint<16> f00_rd46_res = f00_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f00_rd46_res);
	hw_uint<16> f00_rd47_res = f00_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f00_rd47_res);
	hw_uint<16> f00_rd48_res = f00_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f00_rd48_res);
	hw_uint<16> f00_rd49_res = f00_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f00_rd49_res);
	hw_uint<16> f00_rd50_res = f00_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f00_rd50_res);
	hw_uint<16> f00_rd51_res = f00_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f00_rd51_res);
	hw_uint<16> f00_rd52_res = f00_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f00_rd52_res);
	hw_uint<16> f00_rd53_res = f00_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f00_rd53_res);
	hw_uint<16> f00_rd54_res = f00_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f00_rd54_res);
	hw_uint<16> f00_rd55_res = f00_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f00_rd55_res);
	hw_uint<16> f00_rd56_res = f00_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f00_rd56_res);
	hw_uint<16> f00_rd57_res = f00_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f00_rd57_res);
	hw_uint<16> f00_rd58_res = f00_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f00_rd58_res);
	hw_uint<16> f00_rd59_res = f00_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f00_rd59_res);
	hw_uint<16> f00_rd60_res = f00_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f00_rd60_res);
	hw_uint<16> f00_rd61_res = f00_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f00_rd61_res);
	hw_uint<16> f00_rd62_res = f00_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f00_rd62_res);
	hw_uint<16> f00_rd63_res = f00_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f00_rd63_res);
	hw_uint<16> f00_rd64_res = f00_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f00_rd64_res);
	hw_uint<16> f00_rd65_res = f00_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f00_rd65_res);
	hw_uint<16> f00_rd66_res = f00_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f00_rd66_res);
	hw_uint<16> f00_rd67_res = f00_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f00_rd67_res);
	hw_uint<16> f00_rd68_res = f00_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f00_rd68_res);
	hw_uint<16> f00_rd69_res = f00_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f00_rd69_res);
	hw_uint<16> f00_rd70_res = f00_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f00_rd70_res);
	hw_uint<16> f00_rd71_res = f00_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f00_rd71_res);
	hw_uint<16> f00_rd72_res = f00_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f00_rd72_res);
	hw_uint<16> f00_rd73_res = f00_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f00_rd73_res);
	hw_uint<16> f00_rd74_res = f00_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f00_rd74_res);
	hw_uint<16> f00_rd75_res = f00_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f00_rd75_res);
	hw_uint<16> f00_rd76_res = f00_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f00_rd76_res);
	hw_uint<16> f00_rd77_res = f00_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f00_rd77_res);
	hw_uint<16> f00_rd78_res = f00_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f00_rd78_res);
	hw_uint<16> f00_rd79_res = f00_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f00_rd79_res);
	hw_uint<16> f00_rd80_res = f00_rd80_select(in, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f00_rd80_res);
	hw_uint<16> f00_rd81_res = f00_rd81_select(in, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f00_rd81_res);
	hw_uint<16> f00_rd82_res = f00_rd82_select(in, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f00_rd82_res);
	hw_uint<16> f00_rd83_res = f00_rd83_select(in, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f00_rd83_res);
	hw_uint<16> f00_rd84_res = f00_rd84_select(in, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f00_rd84_res);
	hw_uint<16> f00_rd85_res = f00_rd85_select(in, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f00_rd85_res);
	hw_uint<16> f00_rd86_res = f00_rd86_select(in, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f00_rd86_res);
	hw_uint<16> f00_rd87_res = f00_rd87_select(in, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f00_rd87_res);
	hw_uint<16> f00_rd88_res = f00_rd88_select(in, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f00_rd88_res);
	hw_uint<16> f00_rd89_res = f00_rd89_select(in, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f00_rd89_res);
	hw_uint<16> f00_rd90_res = f00_rd90_select(in, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f00_rd90_res);
	hw_uint<16> f00_rd91_res = f00_rd91_select(in, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f00_rd91_res);
	hw_uint<16> f00_rd92_res = f00_rd92_select(in, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f00_rd92_res);
	hw_uint<16> f00_rd93_res = f00_rd93_select(in, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f00_rd93_res);
	hw_uint<16> f00_rd94_res = f00_rd94_select(in, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f00_rd94_res);
	hw_uint<16> f00_rd95_res = f00_rd95_select(in, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f00_rd95_res);
	hw_uint<16> f00_rd96_res = f00_rd96_select(in, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f00_rd96_res);
	hw_uint<16> f00_rd97_res = f00_rd97_select(in, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f00_rd97_res);
	hw_uint<16> f00_rd98_res = f00_rd98_select(in, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f00_rd98_res);
	hw_uint<16> f00_rd99_res = f00_rd99_select(in, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f00_rd99_res);
	hw_uint<16> f00_rd100_res = f00_rd100_select(in, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f00_rd100_res);
	hw_uint<16> f00_rd101_res = f00_rd101_select(in, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f00_rd101_res);
	hw_uint<16> f00_rd102_res = f00_rd102_select(in, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f00_rd102_res);
	hw_uint<16> f00_rd103_res = f00_rd103_select(in, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f00_rd103_res);
	hw_uint<16> f00_rd104_res = f00_rd104_select(in, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f00_rd104_res);
	hw_uint<16> f00_rd105_res = f00_rd105_select(in, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f00_rd105_res);
	hw_uint<16> f00_rd106_res = f00_rd106_select(in, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f00_rd106_res);
	hw_uint<16> f00_rd107_res = f00_rd107_select(in, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f00_rd107_res);
	hw_uint<16> f00_rd108_res = f00_rd108_select(in, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f00_rd108_res);
	hw_uint<16> f00_rd109_res = f00_rd109_select(in, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f00_rd109_res);
	hw_uint<16> f00_rd110_res = f00_rd110_select(in, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f00_rd110_res);
	hw_uint<16> f00_rd111_res = f00_rd111_select(in, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f00_rd111_res);
	hw_uint<16> f00_rd112_res = f00_rd112_select(in, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f00_rd112_res);
	hw_uint<16> f00_rd113_res = f00_rd113_select(in, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f00_rd113_res);
	hw_uint<16> f00_rd114_res = f00_rd114_select(in, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f00_rd114_res);
	hw_uint<16> f00_rd115_res = f00_rd115_select(in, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f00_rd115_res);
	hw_uint<16> f00_rd116_res = f00_rd116_select(in, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f00_rd116_res);
	hw_uint<16> f00_rd117_res = f00_rd117_select(in, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f00_rd117_res);
	hw_uint<16> f00_rd118_res = f00_rd118_select(in, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f00_rd118_res);
	hw_uint<16> f00_rd119_res = f00_rd119_select(in, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f00_rd119_res);
	hw_uint<16> f00_rd120_res = f00_rd120_select(in, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f00_rd120_res);
	hw_uint<16> f00_rd121_res = f00_rd121_select(in, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f00_rd121_res);
	hw_uint<16> f00_rd122_res = f00_rd122_select(in, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f00_rd122_res);
	hw_uint<16> f00_rd123_res = f00_rd123_select(in, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f00_rd123_res);
	hw_uint<16> f00_rd124_res = f00_rd124_select(in, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f00_rd124_res);
	hw_uint<16> f00_rd125_res = f00_rd125_select(in, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f00_rd125_res);
	hw_uint<16> f00_rd126_res = f00_rd126_select(in, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f00_rd126_res);
	hw_uint<16> f00_rd127_res = f00_rd127_select(in, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f00_rd127_res);
	hw_uint<16> f00_rd128_res = f00_rd128_select(in, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f00_rd128_res);
	hw_uint<16> f00_rd129_res = f00_rd129_select(in, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f00_rd129_res);
	hw_uint<16> f00_rd130_res = f00_rd130_select(in, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f00_rd130_res);
	hw_uint<16> f00_rd131_res = f00_rd131_select(in, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f00_rd131_res);
	hw_uint<16> f00_rd132_res = f00_rd132_select(in, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f00_rd132_res);
	hw_uint<16> f00_rd133_res = f00_rd133_select(in, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f00_rd133_res);
	hw_uint<16> f00_rd134_res = f00_rd134_select(in, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f00_rd134_res);
	hw_uint<16> f00_rd135_res = f00_rd135_select(in, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f00_rd135_res);
	hw_uint<16> f00_rd136_res = f00_rd136_select(in, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f00_rd136_res);
	hw_uint<16> f00_rd137_res = f00_rd137_select(in, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f00_rd137_res);
	hw_uint<16> f00_rd138_res = f00_rd138_select(in, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f00_rd138_res);
	hw_uint<16> f00_rd139_res = f00_rd139_select(in, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f00_rd139_res);
	hw_uint<16> f00_rd140_res = f00_rd140_select(in, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f00_rd140_res);
	hw_uint<16> f00_rd141_res = f00_rd141_select(in, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f00_rd141_res);
	hw_uint<16> f00_rd142_res = f00_rd142_select(in, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f00_rd142_res);
	hw_uint<16> f00_rd143_res = f00_rd143_select(in, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f00_rd143_res);
	hw_uint<16> f00_rd144_res = f00_rd144_select(in, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f00_rd144_res);
	hw_uint<16> f00_rd145_res = f00_rd145_select(in, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f00_rd145_res);
	hw_uint<16> f00_rd146_res = f00_rd146_select(in, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f00_rd146_res);
	hw_uint<16> f00_rd147_res = f00_rd147_select(in, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f00_rd147_res);
	hw_uint<16> f00_rd148_res = f00_rd148_select(in, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f00_rd148_res);
	hw_uint<16> f00_rd149_res = f00_rd149_select(in, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f00_rd149_res);
	hw_uint<16> f00_rd150_res = f00_rd150_select(in, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f00_rd150_res);
	hw_uint<16> f00_rd151_res = f00_rd151_select(in, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f00_rd151_res);
	hw_uint<16> f00_rd152_res = f00_rd152_select(in, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f00_rd152_res);
	hw_uint<16> f00_rd153_res = f00_rd153_select(in, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f00_rd153_res);
	hw_uint<16> f00_rd154_res = f00_rd154_select(in, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f00_rd154_res);
	hw_uint<16> f00_rd155_res = f00_rd155_select(in, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f00_rd155_res);
	hw_uint<16> f00_rd156_res = f00_rd156_select(in, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f00_rd156_res);
	hw_uint<16> f00_rd157_res = f00_rd157_select(in, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f00_rd157_res);
	hw_uint<16> f00_rd158_res = f00_rd158_select(in, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f00_rd158_res);
	hw_uint<16> f00_rd159_res = f00_rd159_select(in, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f00_rd159_res);
	return result;
}

// f10_update_0_read
//	f10_rd0
//	f10_rd1
//	f10_rd2
//	f10_rd3
//	f10_rd4
//	f10_rd5
//	f10_rd6
//	f10_rd7
//	f10_rd8
//	f10_rd9
//	f10_rd10
//	f10_rd11
//	f10_rd12
//	f10_rd13
//	f10_rd14
//	f10_rd15
//	f10_rd16
//	f10_rd17
//	f10_rd18
//	f10_rd19
//	f10_rd20
//	f10_rd21
//	f10_rd22
//	f10_rd23
//	f10_rd24
//	f10_rd25
//	f10_rd26
//	f10_rd27
//	f10_rd28
//	f10_rd29
//	f10_rd30
//	f10_rd31
//	f10_rd32
//	f10_rd33
//	f10_rd34
//	f10_rd35
//	f10_rd36
//	f10_rd37
//	f10_rd38
//	f10_rd39
//	f10_rd40
//	f10_rd41
//	f10_rd42
//	f10_rd43
//	f10_rd44
//	f10_rd45
//	f10_rd46
//	f10_rd47
//	f10_rd48
//	f10_rd49
//	f10_rd50
//	f10_rd51
//	f10_rd52
//	f10_rd53
//	f10_rd54
//	f10_rd55
//	f10_rd56
//	f10_rd57
//	f10_rd58
//	f10_rd59
//	f10_rd60
//	f10_rd61
//	f10_rd62
//	f10_rd63
//	f10_rd64
//	f10_rd65
//	f10_rd66
//	f10_rd67
//	f10_rd68
//	f10_rd69
//	f10_rd70
//	f10_rd71
//	f10_rd72
//	f10_rd73
//	f10_rd74
//	f10_rd75
//	f10_rd76
//	f10_rd77
//	f10_rd78
//	f10_rd79
//	f10_rd80
//	f10_rd81
//	f10_rd82
//	f10_rd83
//	f10_rd84
//	f10_rd85
//	f10_rd86
//	f10_rd87
//	f10_rd88
//	f10_rd89
//	f10_rd90
//	f10_rd91
//	f10_rd92
//	f10_rd93
//	f10_rd94
//	f10_rd95
//	f10_rd96
//	f10_rd97
//	f10_rd98
//	f10_rd99
//	f10_rd100
//	f10_rd101
//	f10_rd102
//	f10_rd103
//	f10_rd104
//	f10_rd105
//	f10_rd106
//	f10_rd107
//	f10_rd108
//	f10_rd109
//	f10_rd110
//	f10_rd111
//	f10_rd112
//	f10_rd113
//	f10_rd114
//	f10_rd115
//	f10_rd116
//	f10_rd117
//	f10_rd118
//	f10_rd119
//	f10_rd120
//	f10_rd121
//	f10_rd122
//	f10_rd123
//	f10_rd124
//	f10_rd125
//	f10_rd126
//	f10_rd127
//	f10_rd128
//	f10_rd129
//	f10_rd130
//	f10_rd131
//	f10_rd132
//	f10_rd133
//	f10_rd134
//	f10_rd135
//	f10_rd136
//	f10_rd137
//	f10_rd138
//	f10_rd139
//	f10_rd140
//	f10_rd141
//	f10_rd142
//	f10_rd143
//	f10_rd144
//	f10_rd145
//	f10_rd146
//	f10_rd147
//	f10_rd148
//	f10_rd149
//	f10_rd150
//	f10_rd151
//	f10_rd152
//	f10_rd153
//	f10_rd154
//	f10_rd155
//	f10_rd156
//	f10_rd157
//	f10_rd158
//	f10_rd159
inline hw_uint<2560> in_f10_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f10_rd0
    // f10_rd1
    // f10_rd2
    // f10_rd3
    // f10_rd4
    // f10_rd5
    // f10_rd6
    // f10_rd7
    // f10_rd8
    // f10_rd9
    // f10_rd10
    // f10_rd11
    // f10_rd12
    // f10_rd13
    // f10_rd14
    // f10_rd15
    // f10_rd16
    // f10_rd17
    // f10_rd18
    // f10_rd19
    // f10_rd20
    // f10_rd21
    // f10_rd22
    // f10_rd23
    // f10_rd24
    // f10_rd25
    // f10_rd26
    // f10_rd27
    // f10_rd28
    // f10_rd29
    // f10_rd30
    // f10_rd31
    // f10_rd32
    // f10_rd33
    // f10_rd34
    // f10_rd35
    // f10_rd36
    // f10_rd37
    // f10_rd38
    // f10_rd39
    // f10_rd40
    // f10_rd41
    // f10_rd42
    // f10_rd43
    // f10_rd44
    // f10_rd45
    // f10_rd46
    // f10_rd47
    // f10_rd48
    // f10_rd49
    // f10_rd50
    // f10_rd51
    // f10_rd52
    // f10_rd53
    // f10_rd54
    // f10_rd55
    // f10_rd56
    // f10_rd57
    // f10_rd58
    // f10_rd59
    // f10_rd60
    // f10_rd61
    // f10_rd62
    // f10_rd63
    // f10_rd64
    // f10_rd65
    // f10_rd66
    // f10_rd67
    // f10_rd68
    // f10_rd69
    // f10_rd70
    // f10_rd71
    // f10_rd72
    // f10_rd73
    // f10_rd74
    // f10_rd75
    // f10_rd76
    // f10_rd77
    // f10_rd78
    // f10_rd79
    // f10_rd80
    // f10_rd81
    // f10_rd82
    // f10_rd83
    // f10_rd84
    // f10_rd85
    // f10_rd86
    // f10_rd87
    // f10_rd88
    // f10_rd89
    // f10_rd90
    // f10_rd91
    // f10_rd92
    // f10_rd93
    // f10_rd94
    // f10_rd95
    // f10_rd96
    // f10_rd97
    // f10_rd98
    // f10_rd99
    // f10_rd100
    // f10_rd101
    // f10_rd102
    // f10_rd103
    // f10_rd104
    // f10_rd105
    // f10_rd106
    // f10_rd107
    // f10_rd108
    // f10_rd109
    // f10_rd110
    // f10_rd111
    // f10_rd112
    // f10_rd113
    // f10_rd114
    // f10_rd115
    // f10_rd116
    // f10_rd117
    // f10_rd118
    // f10_rd119
    // f10_rd120
    // f10_rd121
    // f10_rd122
    // f10_rd123
    // f10_rd124
    // f10_rd125
    // f10_rd126
    // f10_rd127
    // f10_rd128
    // f10_rd129
    // f10_rd130
    // f10_rd131
    // f10_rd132
    // f10_rd133
    // f10_rd134
    // f10_rd135
    // f10_rd136
    // f10_rd137
    // f10_rd138
    // f10_rd139
    // f10_rd140
    // f10_rd141
    // f10_rd142
    // f10_rd143
    // f10_rd144
    // f10_rd145
    // f10_rd146
    // f10_rd147
    // f10_rd148
    // f10_rd149
    // f10_rd150
    // f10_rd151
    // f10_rd152
    // f10_rd153
    // f10_rd154
    // f10_rd155
    // f10_rd156
    // f10_rd157
    // f10_rd158
    // f10_rd159

	hw_uint<2560> result;
	hw_uint<16> f10_rd0_res = f10_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f10_rd0_res);
	hw_uint<16> f10_rd1_res = f10_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f10_rd1_res);
	hw_uint<16> f10_rd2_res = f10_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f10_rd2_res);
	hw_uint<16> f10_rd3_res = f10_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f10_rd3_res);
	hw_uint<16> f10_rd4_res = f10_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f10_rd4_res);
	hw_uint<16> f10_rd5_res = f10_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f10_rd5_res);
	hw_uint<16> f10_rd6_res = f10_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f10_rd6_res);
	hw_uint<16> f10_rd7_res = f10_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f10_rd7_res);
	hw_uint<16> f10_rd8_res = f10_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f10_rd8_res);
	hw_uint<16> f10_rd9_res = f10_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f10_rd9_res);
	hw_uint<16> f10_rd10_res = f10_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f10_rd10_res);
	hw_uint<16> f10_rd11_res = f10_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f10_rd11_res);
	hw_uint<16> f10_rd12_res = f10_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f10_rd12_res);
	hw_uint<16> f10_rd13_res = f10_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f10_rd13_res);
	hw_uint<16> f10_rd14_res = f10_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f10_rd14_res);
	hw_uint<16> f10_rd15_res = f10_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f10_rd15_res);
	hw_uint<16> f10_rd16_res = f10_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f10_rd16_res);
	hw_uint<16> f10_rd17_res = f10_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f10_rd17_res);
	hw_uint<16> f10_rd18_res = f10_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f10_rd18_res);
	hw_uint<16> f10_rd19_res = f10_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f10_rd19_res);
	hw_uint<16> f10_rd20_res = f10_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f10_rd20_res);
	hw_uint<16> f10_rd21_res = f10_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f10_rd21_res);
	hw_uint<16> f10_rd22_res = f10_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f10_rd22_res);
	hw_uint<16> f10_rd23_res = f10_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f10_rd23_res);
	hw_uint<16> f10_rd24_res = f10_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f10_rd24_res);
	hw_uint<16> f10_rd25_res = f10_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f10_rd25_res);
	hw_uint<16> f10_rd26_res = f10_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f10_rd26_res);
	hw_uint<16> f10_rd27_res = f10_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f10_rd27_res);
	hw_uint<16> f10_rd28_res = f10_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f10_rd28_res);
	hw_uint<16> f10_rd29_res = f10_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f10_rd29_res);
	hw_uint<16> f10_rd30_res = f10_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f10_rd30_res);
	hw_uint<16> f10_rd31_res = f10_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f10_rd31_res);
	hw_uint<16> f10_rd32_res = f10_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f10_rd32_res);
	hw_uint<16> f10_rd33_res = f10_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f10_rd33_res);
	hw_uint<16> f10_rd34_res = f10_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f10_rd34_res);
	hw_uint<16> f10_rd35_res = f10_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f10_rd35_res);
	hw_uint<16> f10_rd36_res = f10_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f10_rd36_res);
	hw_uint<16> f10_rd37_res = f10_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f10_rd37_res);
	hw_uint<16> f10_rd38_res = f10_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f10_rd38_res);
	hw_uint<16> f10_rd39_res = f10_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f10_rd39_res);
	hw_uint<16> f10_rd40_res = f10_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f10_rd40_res);
	hw_uint<16> f10_rd41_res = f10_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f10_rd41_res);
	hw_uint<16> f10_rd42_res = f10_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f10_rd42_res);
	hw_uint<16> f10_rd43_res = f10_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f10_rd43_res);
	hw_uint<16> f10_rd44_res = f10_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f10_rd44_res);
	hw_uint<16> f10_rd45_res = f10_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f10_rd45_res);
	hw_uint<16> f10_rd46_res = f10_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f10_rd46_res);
	hw_uint<16> f10_rd47_res = f10_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f10_rd47_res);
	hw_uint<16> f10_rd48_res = f10_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f10_rd48_res);
	hw_uint<16> f10_rd49_res = f10_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f10_rd49_res);
	hw_uint<16> f10_rd50_res = f10_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f10_rd50_res);
	hw_uint<16> f10_rd51_res = f10_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f10_rd51_res);
	hw_uint<16> f10_rd52_res = f10_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f10_rd52_res);
	hw_uint<16> f10_rd53_res = f10_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f10_rd53_res);
	hw_uint<16> f10_rd54_res = f10_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f10_rd54_res);
	hw_uint<16> f10_rd55_res = f10_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f10_rd55_res);
	hw_uint<16> f10_rd56_res = f10_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f10_rd56_res);
	hw_uint<16> f10_rd57_res = f10_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f10_rd57_res);
	hw_uint<16> f10_rd58_res = f10_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f10_rd58_res);
	hw_uint<16> f10_rd59_res = f10_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f10_rd59_res);
	hw_uint<16> f10_rd60_res = f10_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f10_rd60_res);
	hw_uint<16> f10_rd61_res = f10_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f10_rd61_res);
	hw_uint<16> f10_rd62_res = f10_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f10_rd62_res);
	hw_uint<16> f10_rd63_res = f10_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f10_rd63_res);
	hw_uint<16> f10_rd64_res = f10_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f10_rd64_res);
	hw_uint<16> f10_rd65_res = f10_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f10_rd65_res);
	hw_uint<16> f10_rd66_res = f10_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f10_rd66_res);
	hw_uint<16> f10_rd67_res = f10_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f10_rd67_res);
	hw_uint<16> f10_rd68_res = f10_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f10_rd68_res);
	hw_uint<16> f10_rd69_res = f10_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f10_rd69_res);
	hw_uint<16> f10_rd70_res = f10_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f10_rd70_res);
	hw_uint<16> f10_rd71_res = f10_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f10_rd71_res);
	hw_uint<16> f10_rd72_res = f10_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f10_rd72_res);
	hw_uint<16> f10_rd73_res = f10_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f10_rd73_res);
	hw_uint<16> f10_rd74_res = f10_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f10_rd74_res);
	hw_uint<16> f10_rd75_res = f10_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f10_rd75_res);
	hw_uint<16> f10_rd76_res = f10_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f10_rd76_res);
	hw_uint<16> f10_rd77_res = f10_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f10_rd77_res);
	hw_uint<16> f10_rd78_res = f10_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f10_rd78_res);
	hw_uint<16> f10_rd79_res = f10_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f10_rd79_res);
	hw_uint<16> f10_rd80_res = f10_rd80_select(in, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f10_rd80_res);
	hw_uint<16> f10_rd81_res = f10_rd81_select(in, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f10_rd81_res);
	hw_uint<16> f10_rd82_res = f10_rd82_select(in, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f10_rd82_res);
	hw_uint<16> f10_rd83_res = f10_rd83_select(in, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f10_rd83_res);
	hw_uint<16> f10_rd84_res = f10_rd84_select(in, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f10_rd84_res);
	hw_uint<16> f10_rd85_res = f10_rd85_select(in, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f10_rd85_res);
	hw_uint<16> f10_rd86_res = f10_rd86_select(in, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f10_rd86_res);
	hw_uint<16> f10_rd87_res = f10_rd87_select(in, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f10_rd87_res);
	hw_uint<16> f10_rd88_res = f10_rd88_select(in, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f10_rd88_res);
	hw_uint<16> f10_rd89_res = f10_rd89_select(in, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f10_rd89_res);
	hw_uint<16> f10_rd90_res = f10_rd90_select(in, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f10_rd90_res);
	hw_uint<16> f10_rd91_res = f10_rd91_select(in, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f10_rd91_res);
	hw_uint<16> f10_rd92_res = f10_rd92_select(in, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f10_rd92_res);
	hw_uint<16> f10_rd93_res = f10_rd93_select(in, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f10_rd93_res);
	hw_uint<16> f10_rd94_res = f10_rd94_select(in, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f10_rd94_res);
	hw_uint<16> f10_rd95_res = f10_rd95_select(in, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f10_rd95_res);
	hw_uint<16> f10_rd96_res = f10_rd96_select(in, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f10_rd96_res);
	hw_uint<16> f10_rd97_res = f10_rd97_select(in, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f10_rd97_res);
	hw_uint<16> f10_rd98_res = f10_rd98_select(in, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f10_rd98_res);
	hw_uint<16> f10_rd99_res = f10_rd99_select(in, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f10_rd99_res);
	hw_uint<16> f10_rd100_res = f10_rd100_select(in, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f10_rd100_res);
	hw_uint<16> f10_rd101_res = f10_rd101_select(in, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f10_rd101_res);
	hw_uint<16> f10_rd102_res = f10_rd102_select(in, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f10_rd102_res);
	hw_uint<16> f10_rd103_res = f10_rd103_select(in, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f10_rd103_res);
	hw_uint<16> f10_rd104_res = f10_rd104_select(in, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f10_rd104_res);
	hw_uint<16> f10_rd105_res = f10_rd105_select(in, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f10_rd105_res);
	hw_uint<16> f10_rd106_res = f10_rd106_select(in, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f10_rd106_res);
	hw_uint<16> f10_rd107_res = f10_rd107_select(in, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f10_rd107_res);
	hw_uint<16> f10_rd108_res = f10_rd108_select(in, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f10_rd108_res);
	hw_uint<16> f10_rd109_res = f10_rd109_select(in, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f10_rd109_res);
	hw_uint<16> f10_rd110_res = f10_rd110_select(in, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f10_rd110_res);
	hw_uint<16> f10_rd111_res = f10_rd111_select(in, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f10_rd111_res);
	hw_uint<16> f10_rd112_res = f10_rd112_select(in, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f10_rd112_res);
	hw_uint<16> f10_rd113_res = f10_rd113_select(in, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f10_rd113_res);
	hw_uint<16> f10_rd114_res = f10_rd114_select(in, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f10_rd114_res);
	hw_uint<16> f10_rd115_res = f10_rd115_select(in, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f10_rd115_res);
	hw_uint<16> f10_rd116_res = f10_rd116_select(in, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f10_rd116_res);
	hw_uint<16> f10_rd117_res = f10_rd117_select(in, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f10_rd117_res);
	hw_uint<16> f10_rd118_res = f10_rd118_select(in, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f10_rd118_res);
	hw_uint<16> f10_rd119_res = f10_rd119_select(in, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f10_rd119_res);
	hw_uint<16> f10_rd120_res = f10_rd120_select(in, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f10_rd120_res);
	hw_uint<16> f10_rd121_res = f10_rd121_select(in, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f10_rd121_res);
	hw_uint<16> f10_rd122_res = f10_rd122_select(in, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f10_rd122_res);
	hw_uint<16> f10_rd123_res = f10_rd123_select(in, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f10_rd123_res);
	hw_uint<16> f10_rd124_res = f10_rd124_select(in, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f10_rd124_res);
	hw_uint<16> f10_rd125_res = f10_rd125_select(in, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f10_rd125_res);
	hw_uint<16> f10_rd126_res = f10_rd126_select(in, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f10_rd126_res);
	hw_uint<16> f10_rd127_res = f10_rd127_select(in, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f10_rd127_res);
	hw_uint<16> f10_rd128_res = f10_rd128_select(in, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f10_rd128_res);
	hw_uint<16> f10_rd129_res = f10_rd129_select(in, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f10_rd129_res);
	hw_uint<16> f10_rd130_res = f10_rd130_select(in, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f10_rd130_res);
	hw_uint<16> f10_rd131_res = f10_rd131_select(in, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f10_rd131_res);
	hw_uint<16> f10_rd132_res = f10_rd132_select(in, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f10_rd132_res);
	hw_uint<16> f10_rd133_res = f10_rd133_select(in, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f10_rd133_res);
	hw_uint<16> f10_rd134_res = f10_rd134_select(in, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f10_rd134_res);
	hw_uint<16> f10_rd135_res = f10_rd135_select(in, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f10_rd135_res);
	hw_uint<16> f10_rd136_res = f10_rd136_select(in, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f10_rd136_res);
	hw_uint<16> f10_rd137_res = f10_rd137_select(in, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f10_rd137_res);
	hw_uint<16> f10_rd138_res = f10_rd138_select(in, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f10_rd138_res);
	hw_uint<16> f10_rd139_res = f10_rd139_select(in, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f10_rd139_res);
	hw_uint<16> f10_rd140_res = f10_rd140_select(in, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f10_rd140_res);
	hw_uint<16> f10_rd141_res = f10_rd141_select(in, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f10_rd141_res);
	hw_uint<16> f10_rd142_res = f10_rd142_select(in, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f10_rd142_res);
	hw_uint<16> f10_rd143_res = f10_rd143_select(in, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f10_rd143_res);
	hw_uint<16> f10_rd144_res = f10_rd144_select(in, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f10_rd144_res);
	hw_uint<16> f10_rd145_res = f10_rd145_select(in, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f10_rd145_res);
	hw_uint<16> f10_rd146_res = f10_rd146_select(in, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f10_rd146_res);
	hw_uint<16> f10_rd147_res = f10_rd147_select(in, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f10_rd147_res);
	hw_uint<16> f10_rd148_res = f10_rd148_select(in, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f10_rd148_res);
	hw_uint<16> f10_rd149_res = f10_rd149_select(in, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f10_rd149_res);
	hw_uint<16> f10_rd150_res = f10_rd150_select(in, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f10_rd150_res);
	hw_uint<16> f10_rd151_res = f10_rd151_select(in, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f10_rd151_res);
	hw_uint<16> f10_rd152_res = f10_rd152_select(in, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f10_rd152_res);
	hw_uint<16> f10_rd153_res = f10_rd153_select(in, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f10_rd153_res);
	hw_uint<16> f10_rd154_res = f10_rd154_select(in, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f10_rd154_res);
	hw_uint<16> f10_rd155_res = f10_rd155_select(in, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f10_rd155_res);
	hw_uint<16> f10_rd156_res = f10_rd156_select(in, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f10_rd156_res);
	hw_uint<16> f10_rd157_res = f10_rd157_select(in, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f10_rd157_res);
	hw_uint<16> f10_rd158_res = f10_rd158_select(in, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f10_rd158_res);
	hw_uint<16> f10_rd159_res = f10_rd159_select(in, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f10_rd159_res);
	return result;
}

// f20_update_0_read
//	f20_rd0
//	f20_rd1
//	f20_rd2
//	f20_rd3
//	f20_rd4
//	f20_rd5
//	f20_rd6
//	f20_rd7
//	f20_rd8
//	f20_rd9
//	f20_rd10
//	f20_rd11
//	f20_rd12
//	f20_rd13
//	f20_rd14
//	f20_rd15
//	f20_rd16
//	f20_rd17
//	f20_rd18
//	f20_rd19
//	f20_rd20
//	f20_rd21
//	f20_rd22
//	f20_rd23
//	f20_rd24
//	f20_rd25
//	f20_rd26
//	f20_rd27
//	f20_rd28
//	f20_rd29
//	f20_rd30
//	f20_rd31
//	f20_rd32
//	f20_rd33
//	f20_rd34
//	f20_rd35
//	f20_rd36
//	f20_rd37
//	f20_rd38
//	f20_rd39
//	f20_rd40
//	f20_rd41
//	f20_rd42
//	f20_rd43
//	f20_rd44
//	f20_rd45
//	f20_rd46
//	f20_rd47
//	f20_rd48
//	f20_rd49
//	f20_rd50
//	f20_rd51
//	f20_rd52
//	f20_rd53
//	f20_rd54
//	f20_rd55
//	f20_rd56
//	f20_rd57
//	f20_rd58
//	f20_rd59
//	f20_rd60
//	f20_rd61
//	f20_rd62
//	f20_rd63
//	f20_rd64
//	f20_rd65
//	f20_rd66
//	f20_rd67
//	f20_rd68
//	f20_rd69
//	f20_rd70
//	f20_rd71
//	f20_rd72
//	f20_rd73
//	f20_rd74
//	f20_rd75
//	f20_rd76
//	f20_rd77
//	f20_rd78
//	f20_rd79
//	f20_rd80
//	f20_rd81
//	f20_rd82
//	f20_rd83
//	f20_rd84
//	f20_rd85
//	f20_rd86
//	f20_rd87
//	f20_rd88
//	f20_rd89
//	f20_rd90
//	f20_rd91
//	f20_rd92
//	f20_rd93
//	f20_rd94
//	f20_rd95
//	f20_rd96
//	f20_rd97
//	f20_rd98
//	f20_rd99
//	f20_rd100
//	f20_rd101
//	f20_rd102
//	f20_rd103
//	f20_rd104
//	f20_rd105
//	f20_rd106
//	f20_rd107
//	f20_rd108
//	f20_rd109
//	f20_rd110
//	f20_rd111
//	f20_rd112
//	f20_rd113
//	f20_rd114
//	f20_rd115
//	f20_rd116
//	f20_rd117
//	f20_rd118
//	f20_rd119
//	f20_rd120
//	f20_rd121
//	f20_rd122
//	f20_rd123
//	f20_rd124
//	f20_rd125
//	f20_rd126
//	f20_rd127
//	f20_rd128
//	f20_rd129
//	f20_rd130
//	f20_rd131
//	f20_rd132
//	f20_rd133
//	f20_rd134
//	f20_rd135
//	f20_rd136
//	f20_rd137
//	f20_rd138
//	f20_rd139
//	f20_rd140
//	f20_rd141
//	f20_rd142
//	f20_rd143
//	f20_rd144
//	f20_rd145
//	f20_rd146
//	f20_rd147
//	f20_rd148
//	f20_rd149
//	f20_rd150
//	f20_rd151
//	f20_rd152
//	f20_rd153
//	f20_rd154
//	f20_rd155
//	f20_rd156
//	f20_rd157
//	f20_rd158
//	f20_rd159
inline hw_uint<2560> in_f20_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // f20_rd0
    // f20_rd1
    // f20_rd2
    // f20_rd3
    // f20_rd4
    // f20_rd5
    // f20_rd6
    // f20_rd7
    // f20_rd8
    // f20_rd9
    // f20_rd10
    // f20_rd11
    // f20_rd12
    // f20_rd13
    // f20_rd14
    // f20_rd15
    // f20_rd16
    // f20_rd17
    // f20_rd18
    // f20_rd19
    // f20_rd20
    // f20_rd21
    // f20_rd22
    // f20_rd23
    // f20_rd24
    // f20_rd25
    // f20_rd26
    // f20_rd27
    // f20_rd28
    // f20_rd29
    // f20_rd30
    // f20_rd31
    // f20_rd32
    // f20_rd33
    // f20_rd34
    // f20_rd35
    // f20_rd36
    // f20_rd37
    // f20_rd38
    // f20_rd39
    // f20_rd40
    // f20_rd41
    // f20_rd42
    // f20_rd43
    // f20_rd44
    // f20_rd45
    // f20_rd46
    // f20_rd47
    // f20_rd48
    // f20_rd49
    // f20_rd50
    // f20_rd51
    // f20_rd52
    // f20_rd53
    // f20_rd54
    // f20_rd55
    // f20_rd56
    // f20_rd57
    // f20_rd58
    // f20_rd59
    // f20_rd60
    // f20_rd61
    // f20_rd62
    // f20_rd63
    // f20_rd64
    // f20_rd65
    // f20_rd66
    // f20_rd67
    // f20_rd68
    // f20_rd69
    // f20_rd70
    // f20_rd71
    // f20_rd72
    // f20_rd73
    // f20_rd74
    // f20_rd75
    // f20_rd76
    // f20_rd77
    // f20_rd78
    // f20_rd79
    // f20_rd80
    // f20_rd81
    // f20_rd82
    // f20_rd83
    // f20_rd84
    // f20_rd85
    // f20_rd86
    // f20_rd87
    // f20_rd88
    // f20_rd89
    // f20_rd90
    // f20_rd91
    // f20_rd92
    // f20_rd93
    // f20_rd94
    // f20_rd95
    // f20_rd96
    // f20_rd97
    // f20_rd98
    // f20_rd99
    // f20_rd100
    // f20_rd101
    // f20_rd102
    // f20_rd103
    // f20_rd104
    // f20_rd105
    // f20_rd106
    // f20_rd107
    // f20_rd108
    // f20_rd109
    // f20_rd110
    // f20_rd111
    // f20_rd112
    // f20_rd113
    // f20_rd114
    // f20_rd115
    // f20_rd116
    // f20_rd117
    // f20_rd118
    // f20_rd119
    // f20_rd120
    // f20_rd121
    // f20_rd122
    // f20_rd123
    // f20_rd124
    // f20_rd125
    // f20_rd126
    // f20_rd127
    // f20_rd128
    // f20_rd129
    // f20_rd130
    // f20_rd131
    // f20_rd132
    // f20_rd133
    // f20_rd134
    // f20_rd135
    // f20_rd136
    // f20_rd137
    // f20_rd138
    // f20_rd139
    // f20_rd140
    // f20_rd141
    // f20_rd142
    // f20_rd143
    // f20_rd144
    // f20_rd145
    // f20_rd146
    // f20_rd147
    // f20_rd148
    // f20_rd149
    // f20_rd150
    // f20_rd151
    // f20_rd152
    // f20_rd153
    // f20_rd154
    // f20_rd155
    // f20_rd156
    // f20_rd157
    // f20_rd158
    // f20_rd159

	hw_uint<2560> result;
	hw_uint<16> f20_rd0_res = f20_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 2560>(result, f20_rd0_res);
	hw_uint<16> f20_rd1_res = f20_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 2560>(result, f20_rd1_res);
	hw_uint<16> f20_rd2_res = f20_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 2560>(result, f20_rd2_res);
	hw_uint<16> f20_rd3_res = f20_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 2560>(result, f20_rd3_res);
	hw_uint<16> f20_rd4_res = f20_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 2560>(result, f20_rd4_res);
	hw_uint<16> f20_rd5_res = f20_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 2560>(result, f20_rd5_res);
	hw_uint<16> f20_rd6_res = f20_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 2560>(result, f20_rd6_res);
	hw_uint<16> f20_rd7_res = f20_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 2560>(result, f20_rd7_res);
	hw_uint<16> f20_rd8_res = f20_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 2560>(result, f20_rd8_res);
	hw_uint<16> f20_rd9_res = f20_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 2560>(result, f20_rd9_res);
	hw_uint<16> f20_rd10_res = f20_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 2560>(result, f20_rd10_res);
	hw_uint<16> f20_rd11_res = f20_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 2560>(result, f20_rd11_res);
	hw_uint<16> f20_rd12_res = f20_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 2560>(result, f20_rd12_res);
	hw_uint<16> f20_rd13_res = f20_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 2560>(result, f20_rd13_res);
	hw_uint<16> f20_rd14_res = f20_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 2560>(result, f20_rd14_res);
	hw_uint<16> f20_rd15_res = f20_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 2560>(result, f20_rd15_res);
	hw_uint<16> f20_rd16_res = f20_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 2560>(result, f20_rd16_res);
	hw_uint<16> f20_rd17_res = f20_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 2560>(result, f20_rd17_res);
	hw_uint<16> f20_rd18_res = f20_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 2560>(result, f20_rd18_res);
	hw_uint<16> f20_rd19_res = f20_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 2560>(result, f20_rd19_res);
	hw_uint<16> f20_rd20_res = f20_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 2560>(result, f20_rd20_res);
	hw_uint<16> f20_rd21_res = f20_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 2560>(result, f20_rd21_res);
	hw_uint<16> f20_rd22_res = f20_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 2560>(result, f20_rd22_res);
	hw_uint<16> f20_rd23_res = f20_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 2560>(result, f20_rd23_res);
	hw_uint<16> f20_rd24_res = f20_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 2560>(result, f20_rd24_res);
	hw_uint<16> f20_rd25_res = f20_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 2560>(result, f20_rd25_res);
	hw_uint<16> f20_rd26_res = f20_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 2560>(result, f20_rd26_res);
	hw_uint<16> f20_rd27_res = f20_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 2560>(result, f20_rd27_res);
	hw_uint<16> f20_rd28_res = f20_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 2560>(result, f20_rd28_res);
	hw_uint<16> f20_rd29_res = f20_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 2560>(result, f20_rd29_res);
	hw_uint<16> f20_rd30_res = f20_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 2560>(result, f20_rd30_res);
	hw_uint<16> f20_rd31_res = f20_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 2560>(result, f20_rd31_res);
	hw_uint<16> f20_rd32_res = f20_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 2560>(result, f20_rd32_res);
	hw_uint<16> f20_rd33_res = f20_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 2560>(result, f20_rd33_res);
	hw_uint<16> f20_rd34_res = f20_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 2560>(result, f20_rd34_res);
	hw_uint<16> f20_rd35_res = f20_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 2560>(result, f20_rd35_res);
	hw_uint<16> f20_rd36_res = f20_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 2560>(result, f20_rd36_res);
	hw_uint<16> f20_rd37_res = f20_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 2560>(result, f20_rd37_res);
	hw_uint<16> f20_rd38_res = f20_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 2560>(result, f20_rd38_res);
	hw_uint<16> f20_rd39_res = f20_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 2560>(result, f20_rd39_res);
	hw_uint<16> f20_rd40_res = f20_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 2560>(result, f20_rd40_res);
	hw_uint<16> f20_rd41_res = f20_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 2560>(result, f20_rd41_res);
	hw_uint<16> f20_rd42_res = f20_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 2560>(result, f20_rd42_res);
	hw_uint<16> f20_rd43_res = f20_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 2560>(result, f20_rd43_res);
	hw_uint<16> f20_rd44_res = f20_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 2560>(result, f20_rd44_res);
	hw_uint<16> f20_rd45_res = f20_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 2560>(result, f20_rd45_res);
	hw_uint<16> f20_rd46_res = f20_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 2560>(result, f20_rd46_res);
	hw_uint<16> f20_rd47_res = f20_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 2560>(result, f20_rd47_res);
	hw_uint<16> f20_rd48_res = f20_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 2560>(result, f20_rd48_res);
	hw_uint<16> f20_rd49_res = f20_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 2560>(result, f20_rd49_res);
	hw_uint<16> f20_rd50_res = f20_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 2560>(result, f20_rd50_res);
	hw_uint<16> f20_rd51_res = f20_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 2560>(result, f20_rd51_res);
	hw_uint<16> f20_rd52_res = f20_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 2560>(result, f20_rd52_res);
	hw_uint<16> f20_rd53_res = f20_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 2560>(result, f20_rd53_res);
	hw_uint<16> f20_rd54_res = f20_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 2560>(result, f20_rd54_res);
	hw_uint<16> f20_rd55_res = f20_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 2560>(result, f20_rd55_res);
	hw_uint<16> f20_rd56_res = f20_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 2560>(result, f20_rd56_res);
	hw_uint<16> f20_rd57_res = f20_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 2560>(result, f20_rd57_res);
	hw_uint<16> f20_rd58_res = f20_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 2560>(result, f20_rd58_res);
	hw_uint<16> f20_rd59_res = f20_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 2560>(result, f20_rd59_res);
	hw_uint<16> f20_rd60_res = f20_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 2560>(result, f20_rd60_res);
	hw_uint<16> f20_rd61_res = f20_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 2560>(result, f20_rd61_res);
	hw_uint<16> f20_rd62_res = f20_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 2560>(result, f20_rd62_res);
	hw_uint<16> f20_rd63_res = f20_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 2560>(result, f20_rd63_res);
	hw_uint<16> f20_rd64_res = f20_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 2560>(result, f20_rd64_res);
	hw_uint<16> f20_rd65_res = f20_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 2560>(result, f20_rd65_res);
	hw_uint<16> f20_rd66_res = f20_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 2560>(result, f20_rd66_res);
	hw_uint<16> f20_rd67_res = f20_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 2560>(result, f20_rd67_res);
	hw_uint<16> f20_rd68_res = f20_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 2560>(result, f20_rd68_res);
	hw_uint<16> f20_rd69_res = f20_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 2560>(result, f20_rd69_res);
	hw_uint<16> f20_rd70_res = f20_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 2560>(result, f20_rd70_res);
	hw_uint<16> f20_rd71_res = f20_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 2560>(result, f20_rd71_res);
	hw_uint<16> f20_rd72_res = f20_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 2560>(result, f20_rd72_res);
	hw_uint<16> f20_rd73_res = f20_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 2560>(result, f20_rd73_res);
	hw_uint<16> f20_rd74_res = f20_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 2560>(result, f20_rd74_res);
	hw_uint<16> f20_rd75_res = f20_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 2560>(result, f20_rd75_res);
	hw_uint<16> f20_rd76_res = f20_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 2560>(result, f20_rd76_res);
	hw_uint<16> f20_rd77_res = f20_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 2560>(result, f20_rd77_res);
	hw_uint<16> f20_rd78_res = f20_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 2560>(result, f20_rd78_res);
	hw_uint<16> f20_rd79_res = f20_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 2560>(result, f20_rd79_res);
	hw_uint<16> f20_rd80_res = f20_rd80_select(in, d0, d1, dynamic_address);
	set_at<1280, 2560>(result, f20_rd80_res);
	hw_uint<16> f20_rd81_res = f20_rd81_select(in, d0, d1, dynamic_address);
	set_at<1296, 2560>(result, f20_rd81_res);
	hw_uint<16> f20_rd82_res = f20_rd82_select(in, d0, d1, dynamic_address);
	set_at<1312, 2560>(result, f20_rd82_res);
	hw_uint<16> f20_rd83_res = f20_rd83_select(in, d0, d1, dynamic_address);
	set_at<1328, 2560>(result, f20_rd83_res);
	hw_uint<16> f20_rd84_res = f20_rd84_select(in, d0, d1, dynamic_address);
	set_at<1344, 2560>(result, f20_rd84_res);
	hw_uint<16> f20_rd85_res = f20_rd85_select(in, d0, d1, dynamic_address);
	set_at<1360, 2560>(result, f20_rd85_res);
	hw_uint<16> f20_rd86_res = f20_rd86_select(in, d0, d1, dynamic_address);
	set_at<1376, 2560>(result, f20_rd86_res);
	hw_uint<16> f20_rd87_res = f20_rd87_select(in, d0, d1, dynamic_address);
	set_at<1392, 2560>(result, f20_rd87_res);
	hw_uint<16> f20_rd88_res = f20_rd88_select(in, d0, d1, dynamic_address);
	set_at<1408, 2560>(result, f20_rd88_res);
	hw_uint<16> f20_rd89_res = f20_rd89_select(in, d0, d1, dynamic_address);
	set_at<1424, 2560>(result, f20_rd89_res);
	hw_uint<16> f20_rd90_res = f20_rd90_select(in, d0, d1, dynamic_address);
	set_at<1440, 2560>(result, f20_rd90_res);
	hw_uint<16> f20_rd91_res = f20_rd91_select(in, d0, d1, dynamic_address);
	set_at<1456, 2560>(result, f20_rd91_res);
	hw_uint<16> f20_rd92_res = f20_rd92_select(in, d0, d1, dynamic_address);
	set_at<1472, 2560>(result, f20_rd92_res);
	hw_uint<16> f20_rd93_res = f20_rd93_select(in, d0, d1, dynamic_address);
	set_at<1488, 2560>(result, f20_rd93_res);
	hw_uint<16> f20_rd94_res = f20_rd94_select(in, d0, d1, dynamic_address);
	set_at<1504, 2560>(result, f20_rd94_res);
	hw_uint<16> f20_rd95_res = f20_rd95_select(in, d0, d1, dynamic_address);
	set_at<1520, 2560>(result, f20_rd95_res);
	hw_uint<16> f20_rd96_res = f20_rd96_select(in, d0, d1, dynamic_address);
	set_at<1536, 2560>(result, f20_rd96_res);
	hw_uint<16> f20_rd97_res = f20_rd97_select(in, d0, d1, dynamic_address);
	set_at<1552, 2560>(result, f20_rd97_res);
	hw_uint<16> f20_rd98_res = f20_rd98_select(in, d0, d1, dynamic_address);
	set_at<1568, 2560>(result, f20_rd98_res);
	hw_uint<16> f20_rd99_res = f20_rd99_select(in, d0, d1, dynamic_address);
	set_at<1584, 2560>(result, f20_rd99_res);
	hw_uint<16> f20_rd100_res = f20_rd100_select(in, d0, d1, dynamic_address);
	set_at<1600, 2560>(result, f20_rd100_res);
	hw_uint<16> f20_rd101_res = f20_rd101_select(in, d0, d1, dynamic_address);
	set_at<1616, 2560>(result, f20_rd101_res);
	hw_uint<16> f20_rd102_res = f20_rd102_select(in, d0, d1, dynamic_address);
	set_at<1632, 2560>(result, f20_rd102_res);
	hw_uint<16> f20_rd103_res = f20_rd103_select(in, d0, d1, dynamic_address);
	set_at<1648, 2560>(result, f20_rd103_res);
	hw_uint<16> f20_rd104_res = f20_rd104_select(in, d0, d1, dynamic_address);
	set_at<1664, 2560>(result, f20_rd104_res);
	hw_uint<16> f20_rd105_res = f20_rd105_select(in, d0, d1, dynamic_address);
	set_at<1680, 2560>(result, f20_rd105_res);
	hw_uint<16> f20_rd106_res = f20_rd106_select(in, d0, d1, dynamic_address);
	set_at<1696, 2560>(result, f20_rd106_res);
	hw_uint<16> f20_rd107_res = f20_rd107_select(in, d0, d1, dynamic_address);
	set_at<1712, 2560>(result, f20_rd107_res);
	hw_uint<16> f20_rd108_res = f20_rd108_select(in, d0, d1, dynamic_address);
	set_at<1728, 2560>(result, f20_rd108_res);
	hw_uint<16> f20_rd109_res = f20_rd109_select(in, d0, d1, dynamic_address);
	set_at<1744, 2560>(result, f20_rd109_res);
	hw_uint<16> f20_rd110_res = f20_rd110_select(in, d0, d1, dynamic_address);
	set_at<1760, 2560>(result, f20_rd110_res);
	hw_uint<16> f20_rd111_res = f20_rd111_select(in, d0, d1, dynamic_address);
	set_at<1776, 2560>(result, f20_rd111_res);
	hw_uint<16> f20_rd112_res = f20_rd112_select(in, d0, d1, dynamic_address);
	set_at<1792, 2560>(result, f20_rd112_res);
	hw_uint<16> f20_rd113_res = f20_rd113_select(in, d0, d1, dynamic_address);
	set_at<1808, 2560>(result, f20_rd113_res);
	hw_uint<16> f20_rd114_res = f20_rd114_select(in, d0, d1, dynamic_address);
	set_at<1824, 2560>(result, f20_rd114_res);
	hw_uint<16> f20_rd115_res = f20_rd115_select(in, d0, d1, dynamic_address);
	set_at<1840, 2560>(result, f20_rd115_res);
	hw_uint<16> f20_rd116_res = f20_rd116_select(in, d0, d1, dynamic_address);
	set_at<1856, 2560>(result, f20_rd116_res);
	hw_uint<16> f20_rd117_res = f20_rd117_select(in, d0, d1, dynamic_address);
	set_at<1872, 2560>(result, f20_rd117_res);
	hw_uint<16> f20_rd118_res = f20_rd118_select(in, d0, d1, dynamic_address);
	set_at<1888, 2560>(result, f20_rd118_res);
	hw_uint<16> f20_rd119_res = f20_rd119_select(in, d0, d1, dynamic_address);
	set_at<1904, 2560>(result, f20_rd119_res);
	hw_uint<16> f20_rd120_res = f20_rd120_select(in, d0, d1, dynamic_address);
	set_at<1920, 2560>(result, f20_rd120_res);
	hw_uint<16> f20_rd121_res = f20_rd121_select(in, d0, d1, dynamic_address);
	set_at<1936, 2560>(result, f20_rd121_res);
	hw_uint<16> f20_rd122_res = f20_rd122_select(in, d0, d1, dynamic_address);
	set_at<1952, 2560>(result, f20_rd122_res);
	hw_uint<16> f20_rd123_res = f20_rd123_select(in, d0, d1, dynamic_address);
	set_at<1968, 2560>(result, f20_rd123_res);
	hw_uint<16> f20_rd124_res = f20_rd124_select(in, d0, d1, dynamic_address);
	set_at<1984, 2560>(result, f20_rd124_res);
	hw_uint<16> f20_rd125_res = f20_rd125_select(in, d0, d1, dynamic_address);
	set_at<2000, 2560>(result, f20_rd125_res);
	hw_uint<16> f20_rd126_res = f20_rd126_select(in, d0, d1, dynamic_address);
	set_at<2016, 2560>(result, f20_rd126_res);
	hw_uint<16> f20_rd127_res = f20_rd127_select(in, d0, d1, dynamic_address);
	set_at<2032, 2560>(result, f20_rd127_res);
	hw_uint<16> f20_rd128_res = f20_rd128_select(in, d0, d1, dynamic_address);
	set_at<2048, 2560>(result, f20_rd128_res);
	hw_uint<16> f20_rd129_res = f20_rd129_select(in, d0, d1, dynamic_address);
	set_at<2064, 2560>(result, f20_rd129_res);
	hw_uint<16> f20_rd130_res = f20_rd130_select(in, d0, d1, dynamic_address);
	set_at<2080, 2560>(result, f20_rd130_res);
	hw_uint<16> f20_rd131_res = f20_rd131_select(in, d0, d1, dynamic_address);
	set_at<2096, 2560>(result, f20_rd131_res);
	hw_uint<16> f20_rd132_res = f20_rd132_select(in, d0, d1, dynamic_address);
	set_at<2112, 2560>(result, f20_rd132_res);
	hw_uint<16> f20_rd133_res = f20_rd133_select(in, d0, d1, dynamic_address);
	set_at<2128, 2560>(result, f20_rd133_res);
	hw_uint<16> f20_rd134_res = f20_rd134_select(in, d0, d1, dynamic_address);
	set_at<2144, 2560>(result, f20_rd134_res);
	hw_uint<16> f20_rd135_res = f20_rd135_select(in, d0, d1, dynamic_address);
	set_at<2160, 2560>(result, f20_rd135_res);
	hw_uint<16> f20_rd136_res = f20_rd136_select(in, d0, d1, dynamic_address);
	set_at<2176, 2560>(result, f20_rd136_res);
	hw_uint<16> f20_rd137_res = f20_rd137_select(in, d0, d1, dynamic_address);
	set_at<2192, 2560>(result, f20_rd137_res);
	hw_uint<16> f20_rd138_res = f20_rd138_select(in, d0, d1, dynamic_address);
	set_at<2208, 2560>(result, f20_rd138_res);
	hw_uint<16> f20_rd139_res = f20_rd139_select(in, d0, d1, dynamic_address);
	set_at<2224, 2560>(result, f20_rd139_res);
	hw_uint<16> f20_rd140_res = f20_rd140_select(in, d0, d1, dynamic_address);
	set_at<2240, 2560>(result, f20_rd140_res);
	hw_uint<16> f20_rd141_res = f20_rd141_select(in, d0, d1, dynamic_address);
	set_at<2256, 2560>(result, f20_rd141_res);
	hw_uint<16> f20_rd142_res = f20_rd142_select(in, d0, d1, dynamic_address);
	set_at<2272, 2560>(result, f20_rd142_res);
	hw_uint<16> f20_rd143_res = f20_rd143_select(in, d0, d1, dynamic_address);
	set_at<2288, 2560>(result, f20_rd143_res);
	hw_uint<16> f20_rd144_res = f20_rd144_select(in, d0, d1, dynamic_address);
	set_at<2304, 2560>(result, f20_rd144_res);
	hw_uint<16> f20_rd145_res = f20_rd145_select(in, d0, d1, dynamic_address);
	set_at<2320, 2560>(result, f20_rd145_res);
	hw_uint<16> f20_rd146_res = f20_rd146_select(in, d0, d1, dynamic_address);
	set_at<2336, 2560>(result, f20_rd146_res);
	hw_uint<16> f20_rd147_res = f20_rd147_select(in, d0, d1, dynamic_address);
	set_at<2352, 2560>(result, f20_rd147_res);
	hw_uint<16> f20_rd148_res = f20_rd148_select(in, d0, d1, dynamic_address);
	set_at<2368, 2560>(result, f20_rd148_res);
	hw_uint<16> f20_rd149_res = f20_rd149_select(in, d0, d1, dynamic_address);
	set_at<2384, 2560>(result, f20_rd149_res);
	hw_uint<16> f20_rd150_res = f20_rd150_select(in, d0, d1, dynamic_address);
	set_at<2400, 2560>(result, f20_rd150_res);
	hw_uint<16> f20_rd151_res = f20_rd151_select(in, d0, d1, dynamic_address);
	set_at<2416, 2560>(result, f20_rd151_res);
	hw_uint<16> f20_rd152_res = f20_rd152_select(in, d0, d1, dynamic_address);
	set_at<2432, 2560>(result, f20_rd152_res);
	hw_uint<16> f20_rd153_res = f20_rd153_select(in, d0, d1, dynamic_address);
	set_at<2448, 2560>(result, f20_rd153_res);
	hw_uint<16> f20_rd154_res = f20_rd154_select(in, d0, d1, dynamic_address);
	set_at<2464, 2560>(result, f20_rd154_res);
	hw_uint<16> f20_rd155_res = f20_rd155_select(in, d0, d1, dynamic_address);
	set_at<2480, 2560>(result, f20_rd155_res);
	hw_uint<16> f20_rd156_res = f20_rd156_select(in, d0, d1, dynamic_address);
	set_at<2496, 2560>(result, f20_rd156_res);
	hw_uint<16> f20_rd157_res = f20_rd157_select(in, d0, d1, dynamic_address);
	set_at<2512, 2560>(result, f20_rd157_res);
	hw_uint<16> f20_rd158_res = f20_rd158_select(in, d0, d1, dynamic_address);
	set_at<2528, 2560>(result, f20_rd158_res);
	hw_uint<16> f20_rd159_res = f20_rd159_select(in, d0, d1, dynamic_address);
	set_at<2544, 2560>(result, f20_rd159_res);
	return result;
}

// in_update_0_write
//	in_in_update_0_write0
//	in_in_update_0_write1
//	in_in_update_0_write2
//	in_in_update_0_write3
//	in_in_update_0_write4
//	in_in_update_0_write5
//	in_in_update_0_write6
//	in_in_update_0_write7
//	in_in_update_0_write8
//	in_in_update_0_write9
//	in_in_update_0_write10
//	in_in_update_0_write11
//	in_in_update_0_write12
//	in_in_update_0_write13
//	in_in_update_0_write14
//	in_in_update_0_write15
//	in_in_update_0_write16
//	in_in_update_0_write17
//	in_in_update_0_write18
//	in_in_update_0_write19
//	in_in_update_0_write20
//	in_in_update_0_write21
//	in_in_update_0_write22
//	in_in_update_0_write23
//	in_in_update_0_write24
//	in_in_update_0_write25
//	in_in_update_0_write26
//	in_in_update_0_write27
//	in_in_update_0_write28
//	in_in_update_0_write29
//	in_in_update_0_write30
//	in_in_update_0_write31
inline void in_in_update_0_write_bundle_write(hw_uint<512>& in_update_0_write, in_cache& in, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_in_update_0_write0_res = in_update_0_write.extract<0, 15>();
	in_in_update_0_write0_write(in_in_update_0_write0_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write1_res = in_update_0_write.extract<16, 31>();
	in_in_update_0_write1_write(in_in_update_0_write1_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write2_res = in_update_0_write.extract<32, 47>();
	in_in_update_0_write2_write(in_in_update_0_write2_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write3_res = in_update_0_write.extract<48, 63>();
	in_in_update_0_write3_write(in_in_update_0_write3_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write4_res = in_update_0_write.extract<64, 79>();
	in_in_update_0_write4_write(in_in_update_0_write4_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write5_res = in_update_0_write.extract<80, 95>();
	in_in_update_0_write5_write(in_in_update_0_write5_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write6_res = in_update_0_write.extract<96, 111>();
	in_in_update_0_write6_write(in_in_update_0_write6_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write7_res = in_update_0_write.extract<112, 127>();
	in_in_update_0_write7_write(in_in_update_0_write7_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write8_res = in_update_0_write.extract<128, 143>();
	in_in_update_0_write8_write(in_in_update_0_write8_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write9_res = in_update_0_write.extract<144, 159>();
	in_in_update_0_write9_write(in_in_update_0_write9_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write10_res = in_update_0_write.extract<160, 175>();
	in_in_update_0_write10_write(in_in_update_0_write10_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write11_res = in_update_0_write.extract<176, 191>();
	in_in_update_0_write11_write(in_in_update_0_write11_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write12_res = in_update_0_write.extract<192, 207>();
	in_in_update_0_write12_write(in_in_update_0_write12_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write13_res = in_update_0_write.extract<208, 223>();
	in_in_update_0_write13_write(in_in_update_0_write13_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write14_res = in_update_0_write.extract<224, 239>();
	in_in_update_0_write14_write(in_in_update_0_write14_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write15_res = in_update_0_write.extract<240, 255>();
	in_in_update_0_write15_write(in_in_update_0_write15_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write16_res = in_update_0_write.extract<256, 271>();
	in_in_update_0_write16_write(in_in_update_0_write16_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write17_res = in_update_0_write.extract<272, 287>();
	in_in_update_0_write17_write(in_in_update_0_write17_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write18_res = in_update_0_write.extract<288, 303>();
	in_in_update_0_write18_write(in_in_update_0_write18_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write19_res = in_update_0_write.extract<304, 319>();
	in_in_update_0_write19_write(in_in_update_0_write19_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write20_res = in_update_0_write.extract<320, 335>();
	in_in_update_0_write20_write(in_in_update_0_write20_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write21_res = in_update_0_write.extract<336, 351>();
	in_in_update_0_write21_write(in_in_update_0_write21_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write22_res = in_update_0_write.extract<352, 367>();
	in_in_update_0_write22_write(in_in_update_0_write22_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write23_res = in_update_0_write.extract<368, 383>();
	in_in_update_0_write23_write(in_in_update_0_write23_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write24_res = in_update_0_write.extract<384, 399>();
	in_in_update_0_write24_write(in_in_update_0_write24_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write25_res = in_update_0_write.extract<400, 415>();
	in_in_update_0_write25_write(in_in_update_0_write25_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write26_res = in_update_0_write.extract<416, 431>();
	in_in_update_0_write26_write(in_in_update_0_write26_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write27_res = in_update_0_write.extract<432, 447>();
	in_in_update_0_write27_write(in_in_update_0_write27_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write28_res = in_update_0_write.extract<448, 463>();
	in_in_update_0_write28_write(in_in_update_0_write28_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write29_res = in_update_0_write.extract<464, 479>();
	in_in_update_0_write29_write(in_in_update_0_write29_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write30_res = in_update_0_write.extract<480, 495>();
	in_in_update_0_write30_write(in_in_update_0_write30_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write31_res = in_update_0_write.extract<496, 511>();
	in_in_update_0_write31_write(in_in_update_0_write31_res, in, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 877056 bits


// Operation logic
inline void icfo_32_update_0(final_cache& final, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */icfo_32, int d0, int d1) {
  // Dynamic address computation

	// Consume: final
	auto final_0_c__0_value = final_icfo_32_update_0_read_bundle_read(final/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = icfo_32_generated_compute_unrolled_32(final_0_c__0_value);
	// Produce: icfo_32
	icfo_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f01_update_0(f00_cache& f00, f01_cache& f01, int d0, int d1) {
  // Dynamic address computation

	// Consume: f00
	auto f00_0_c__0_value = f00_f01_update_0_read_bundle_read(f00/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f01_generated_compute_unrolled_32(f00_0_c__0_value);
	// Produce: f01
	f01_f01_update_0_write_bundle_write(/* arg names */compute_result, f01, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f24_update_0(f23_cache& f23, f24_cache& f24, int d0, int d1) {
  // Dynamic address computation

	// Consume: f23
	auto f23_0_c__0_value = f23_f24_update_0_read_bundle_read(f23/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f24_generated_compute_unrolled_32(f23_0_c__0_value);
	// Produce: f24
	f24_f24_update_0_write_bundle_write(/* arg names */compute_result, f24, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void final_update_0(f04_cache& f04, f14_cache& f14, f24_cache& f24, final_cache& final, int d0, int d1) {
  // Dynamic address computation

	// Consume: f04
	auto f04_0_c__0_value = f04_final_update_0_read_bundle_read(f04/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: f14
	auto f14_0_c__0_value = f14_final_update_0_read_bundle_read(f14/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: f24
	auto f24_0_c__0_value = f24_final_update_0_read_bundle_read(f24/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = final_generated_compute_unrolled_32(f04_0_c__0_value, f14_0_c__0_value, f24_0_c__0_value);
	// Produce: final
	final_final_update_0_write_bundle_write(/* arg names */compute_result, final, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f13_update_0(f12_cache& f12, f13_cache& f13, int d0, int d1) {
  // Dynamic address computation

	// Consume: f12
	auto f12_0_c__0_value = f12_f13_update_0_read_bundle_read(f12/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f13_generated_compute_unrolled_32(f12_0_c__0_value);
	// Produce: f13
	f13_f13_update_0_write_bundle_write(/* arg names */compute_result, f13, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f03_update_0(f02_cache& f02, f03_cache& f03, int d0, int d1) {
  // Dynamic address computation

	// Consume: f02
	auto f02_0_c__0_value = f02_f03_update_0_read_bundle_read(f02/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f03_generated_compute_unrolled_32(f02_0_c__0_value);
	// Produce: f03
	f03_f03_update_0_write_bundle_write(/* arg names */compute_result, f03, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f12_update_0(f11_cache& f11, f12_cache& f12, int d0, int d1) {
  // Dynamic address computation

	// Consume: f11
	auto f11_0_c__0_value = f11_f12_update_0_read_bundle_read(f11/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f12_generated_compute_unrolled_32(f11_0_c__0_value);
	// Produce: f12
	f12_f12_update_0_write_bundle_write(/* arg names */compute_result, f12, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f02_update_0(f01_cache& f01, f02_cache& f02, int d0, int d1) {
  // Dynamic address computation

	// Consume: f01
	auto f01_0_c__0_value = f01_f02_update_0_read_bundle_read(f01/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f02_generated_compute_unrolled_32(f01_0_c__0_value);
	// Produce: f02
	f02_f02_update_0_write_bundle_write(/* arg names */compute_result, f02, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f23_update_0(f22_cache& f22, f23_cache& f23, int d0, int d1) {
  // Dynamic address computation

	// Consume: f22
	auto f22_0_c__0_value = f22_f23_update_0_read_bundle_read(f22/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f23_generated_compute_unrolled_32(f22_0_c__0_value);
	// Produce: f23
	f23_f23_update_0_write_bundle_write(/* arg names */compute_result, f23, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f22_update_0(f21_cache& f21, f22_cache& f22, int d0, int d1) {
  // Dynamic address computation

	// Consume: f21
	auto f21_0_c__0_value = f21_f22_update_0_read_bundle_read(f21/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f22_generated_compute_unrolled_32(f21_0_c__0_value);
	// Produce: f22
	f22_f22_update_0_write_bundle_write(/* arg names */compute_result, f22, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip, in_cache& in, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_0_c__0_value = in_off_chip.read();
	auto compute_result = in_generated_compute_unrolled_32(in_off_chip_0_c__0_value);
	// Produce: in
	in_in_update_0_write_bundle_write(/* arg names */compute_result, in, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f20_update_0(in_cache& in, f20_cache& f20, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_f20_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f20_generated_compute_unrolled_32(in_0_c__0_value);
	// Produce: f20
	f20_f20_update_0_write_bundle_write(/* arg names */compute_result, f20, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f10_update_0(in_cache& in, f10_cache& f10, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_f10_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f10_generated_compute_unrolled_32(in_0_c__0_value);
	// Produce: f10
	f10_f10_update_0_write_bundle_write(/* arg names */compute_result, f10, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f00_update_0(in_cache& in, f00_cache& f00, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_f00_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f00_generated_compute_unrolled_32(in_0_c__0_value);
	// Produce: f00
	f00_f00_update_0_write_bundle_write(/* arg names */compute_result, f00, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f21_update_0(f20_cache& f20, f21_cache& f21, int d0, int d1) {
  // Dynamic address computation

	// Consume: f20
	auto f20_0_c__0_value = f20_f21_update_0_read_bundle_read(f20/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f21_generated_compute_unrolled_32(f20_0_c__0_value);
	// Produce: f21
	f21_f21_update_0_write_bundle_write(/* arg names */compute_result, f21, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f11_update_0(f10_cache& f10, f11_cache& f11, int d0, int d1) {
  // Dynamic address computation

	// Consume: f10
	auto f10_0_c__0_value = f10_f11_update_0_read_bundle_read(f10/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f11_generated_compute_unrolled_32(f10_0_c__0_value);
	// Produce: f11
	f11_f11_update_0_write_bundle_write(/* arg names */compute_result, f11, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f14_update_0(f13_cache& f13, f14_cache& f14, int d0, int d1) {
  // Dynamic address computation

	// Consume: f13
	auto f13_0_c__0_value = f13_f14_update_0_read_bundle_read(f13/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f14_generated_compute_unrolled_32(f13_0_c__0_value);
	// Produce: f14
	f14_f14_update_0_write_bundle_write(/* arg names */compute_result, f14, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void f04_update_0(f03_cache& f03, f04_cache& f04, int d0, int d1) {
  // Dynamic address computation

	// Consume: f03
	auto f03_0_c__0_value = f03_f04_update_0_read_bundle_read(f03/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = f04_generated_compute_unrolled_32(f03_0_c__0_value);
	// Produce: f04
	f04_f04_update_0_write_bundle_write(/* arg names */compute_result, f04, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void icfo_32_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip, HWStream<hw_uint<512> >& /* get_args num ports = 32 */icfo_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("icfo_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  f00_cache f00;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f01_cache f01;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f02_cache f02;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f03_cache f03;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f04_cache f04;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f10_cache f10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f11_cache f11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f12_cache f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f13_cache f13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f14_cache f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f20_cache f20;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f21_cache f21;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f22_cache f22;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f23_cache f23;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  f24_cache f24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  final_cache final;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081; f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082; f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083; f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080; f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082; f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081; f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080; f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082; f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083; f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083; f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081; f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080; in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
//   { f02_update_0[d0, d1] -> [3 + d1, 3 + d0, 10] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
// Condition for f02_update_0(((-10 + i2 == 0) && (-1 + i1 >= 0) && (64 - i1 >= 0) && (-1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f11_update_0[d0, d1] -> [2 + d1, 2 + d0, 6] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
// Condition for f11_update_0(((-6 + i2 == 0) && (1 + i1 >= 0) && (64 - i1 >= 0) && (1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f10_update_0[d0, d1] -> [1 + d1, 1 + d0, 3] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
// Condition for f10_update_0(((-3 + i2 == 0) && (3 + i1 >= 0) && (64 - i1 >= 0) && (3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f04_update_0[d0, d1] -> [5 + d1, 5 + d0, 16] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for f04_update_0(((-16 + i2 == 0) && (-5 + i1 >= 0) && (64 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { icfo_32_update_0[d0, d1] -> [5 + d1, 5 + d0, 18] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for icfo_32_update_0(((-18 + i2 == 0) && (-5 + i1 >= 0) && (64 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f03_update_0[d0, d1] -> [4 + d1, 4 + d0, 13] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
// Condition for f03_update_0(((-13 + i2 == 0) && (-3 + i1 >= 0) && (64 - i1 >= 0) && (-3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f01_update_0[d0, d1] -> [2 + d1, 2 + d0, 7] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
// Condition for f01_update_0(((-7 + i2 == 0) && (1 + i1 >= 0) && (64 - i1 >= 0) && (1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f12_update_0[d0, d1] -> [3 + d1, 3 + d0, 9] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
// Condition for f12_update_0(((-9 + i2 == 0) && (-1 + i1 >= 0) && (64 - i1 >= 0) && (-1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f23_update_0[d0, d1] -> [4 + d1, 4 + d0, 11] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
// Condition for f23_update_0(((-11 + i2 == 0) && (-3 + i1 >= 0) && (64 - i1 >= 0) && (-3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f21_update_0[d0, d1] -> [2 + d1, 2 + d0, 5] : -3 <= d0 <= 62 and -3 <= d1 <= 1082 }
// Condition for f21_update_0(((-5 + i2 == 0) && (1 + i1 >= 0) && (64 - i1 >= 0) && (1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f00_update_0[d0, d1] -> [1 + d1, 1 + d0, 4] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
// Condition for f00_update_0(((-4 + i2 == 0) && (3 + i1 >= 0) && (64 - i1 >= 0) && (3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f14_update_0[d0, d1] -> [5 + d1, 5 + d0, 15] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for f14_update_0(((-15 + i2 == 0) && (-5 + i1 >= 0) && (64 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f20_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -4 <= d0 <= 63 and -4 <= d1 <= 1083 }
// Condition for f20_update_0(((-2 + i2 == 0) && (3 + i1 >= 0) && (64 - i1 >= 0) && (3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f22_update_0[d0, d1] -> [3 + d1, 3 + d0, 8] : -2 <= d0 <= 61 and -2 <= d1 <= 1081 }
// Condition for f22_update_0(((-8 + i2 == 0) && (-1 + i1 >= 0) && (64 - i1 >= 0) && (-1 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f24_update_0[d0, d1] -> [5 + d1, 5 + d0, 14] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for f24_update_0(((-14 + i2 == 0) && (-5 + i1 >= 0) && (64 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { final_update_0[d0, d1] -> [5 + d1, 5 + d0, 17] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for final_update_0(((-17 + i2 == 0) && (-5 + i1 >= 0) && (64 - i1 >= 0) && (-5 + i0 >= 0) && (1084 - i0 >= 0)))
//   { f13_update_0[d0, d1] -> [4 + d1, 4 + d0, 12] : -1 <= d0 <= 60 and -1 <= d1 <= 1080 }
// Condition for f13_update_0(((-12 + i2 == 0) && (-3 + i1 >= 0) && (64 - i1 >= 0) && (-3 + i0 >= 0) && (1084 - i0 >= 0)))
//   { in_update_0[d0, d1] -> [d1, d0, 1] : -5 <= d0 <= 64 and -5 <= d1 <= 1084 }
// Condition for in_update_0(((-1 + i2 == 0) && (5 + i1 >= 0) && (64 - i1 >= 0) && (5 + i0 >= 0) && (1084 - i0 >= 0)))

  /*
  // Schedules...
    // f00_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*4]
    // f01_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*7]
    // f02_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*10]
    // f03_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*13]
    // f04_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*16]
    // f10_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*3]
    // f11_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*6]
    // f12_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*9]
    // f13_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*12]
    // f14_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*15]
    // f20_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // f21_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*5]
    // f22_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*8]
    // f23_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*11]
    // f24_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*14]
    // final_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*17]
    // icfo_32_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*18]
    // in_off_chip_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
for (int c0 = -5; c0 <= 1084; c0++) {
  for (int c1 = -5; c1 <= 64; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((-5 <= c1 && c1 <= 64) && ((c1 - 0) % 1 == 0) && (-5 <= c0 && c0 <= 1084) && ((c0 - 0) % 1 == 0)) {
      in_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-3 <= c1 && c1 <= 64) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
      f20_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-3 <= c1 && c1 <= 64) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
      f10_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-3 <= c1 && c1 <= 64) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
      f00_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-1 <= c1 && c1 <= 64) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
      f21_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((-1 <= c1 && c1 <= 64) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
      f11_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((-1 <= c1 && c1 <= 64) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
      f01_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((1 <= c1 && c1 <= 64) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
      f22_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((1 <= c1 && c1 <= 64) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
      f12_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((1 <= c1 && c1 <= 64) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
      f02_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((3 <= c1 && c1 <= 64) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
      f23_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((3 <= c1 && c1 <= 64) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
      f13_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((3 <= c1 && c1 <= 64) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
      f03_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      f24_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      f14_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      f04_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      final_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
      icfo_32_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

  }
}

  */
	  // Schedules...
	    // f00_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*4]
	    // f01_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*7]
	    // f02_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*10]
	    // f03_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*13]
	    // f04_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*16]
	    // f10_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*3]
	    // f11_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*6]
	    // f12_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*9]
	    // f13_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*12]
	    // f14_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*15]
	    // f20_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // f21_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*5]
	    // f22_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*8]
	    // f23_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*11]
	    // f24_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*14]
	    // final_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*17]
	    // icfo_32_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*18]
	    // in_off_chip_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = -5; c0 <= 1084; c0++) {
	  for (int c1 = -5; c1 <= 64; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((-5 <= c1 && c1 <= 64) && ((c1 - 0) % 1 == 0) && (-5 <= c0 && c0 <= 1084) && ((c0 - 0) % 1 == 0)) {
	      in_update_0(in_off_chip /* buf name */, in, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-3 <= c1 && c1 <= 64) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
	      f20_update_0(in /* buf name */, f20, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-3 <= c1 && c1 <= 64) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
	      f10_update_0(in /* buf name */, f10, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-3 <= c1 && c1 <= 64) && ((c1 - 1) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 1) % 1 == 0)) {
	      f00_update_0(in /* buf name */, f00, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 64) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      f21_update_0(f20 /* buf name */, f21, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 64) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      f11_update_0(f10 /* buf name */, f11, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((-1 <= c1 && c1 <= 64) && ((c1 - 2) % 1 == 0) && (-1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      f01_update_0(f00 /* buf name */, f01, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 64) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      f22_update_0(f21 /* buf name */, f22, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 64) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      f12_update_0(f11 /* buf name */, f12, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 64) && ((c1 - 3) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      f02_update_0(f01 /* buf name */, f02, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 64) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
	      f23_update_0(f22 /* buf name */, f23, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 64) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
	      f13_update_0(f12 /* buf name */, f13, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 64) && ((c1 - 4) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 4) % 1 == 0)) {
	      f03_update_0(f02 /* buf name */, f03, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      f24_update_0(f23 /* buf name */, f24, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      f14_update_0(f13 /* buf name */, f14, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      f04_update_0(f03 /* buf name */, f04, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      final_update_0(f04 /* buf name */, f14 /* buf name */, f24 /* buf name */, final, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((5 <= c1 && c1 <= 64) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      icfo_32_update_0(final /* buf name */, icfo_32, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void icfo_32_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip, HWStream<hw_uint<512> >& /* get_args num ports = 32 */icfo_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    icfo_32_opt(in_off_chip, icfo_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { icfo_32_update_0[root = 0, icfo_32_0, icfo_32_1] -> icfo_32[0, 0] : 0 <= icfo_32_0 <= 59 and 0 <= icfo_32_1 <= 1079 }
const int icfo_32_update_0_write_pipe0_num_transfers = 64800;
  // { in_update_0[root = 0, in_0, in_1] -> in_off_chip[0, 0] : -5 <= in_0 <= 64 and -5 <= in_1 <= 1084 }
const int in_update_0_read_pipe0_num_transfers = 76300;


extern "C" {

void icfo_32_opt_accel(hw_uint<512>* in_update_0_read_pipe0, hw_uint<512>* icfo_32_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = icfo_32_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = icfo_32_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > icfo_32_update_0_write_pipe0_channel;

  burst_read<512>(in_update_0_read_pipe0, in_update_0_read_pipe0_channel, in_update_0_read_pipe0_num_transfers*size);

  icfo_32_opt_wrapper(in_update_0_read_pipe0_channel, icfo_32_update_0_write_pipe0_channel, size);

  burst_write<512>(icfo_32_update_0_write_pipe0, icfo_32_update_0_write_pipe0_channel, icfo_32_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void icfo_32_opt_rdai(HWStream<hw_uint<512> >& in_update_0_read_pipe0, HWStream<hw_uint<512> >&  icfo_32_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = icfo_32_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  icfo_32_opt(in_update_0_read_pipe0, icfo_32_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

