netMap,*TB_Current_Source,*count_out<4>,*count_out[4]
netMap,*TB_Current_Source,*count_out<3>,*count_out[3]
netMap,*TB_Current_Source,*count_out<2>,*count_out[2]
netMap,*TB_Current_Source,*count_out<1>,*count_out[1]
netMap,*TB_Current_Source,*count_out<0>,*count_out[0]
netMap,*TB_Current_Source,*gnd!,*cds_globals.\gnd! 
instMap,*TB_Current_Source,*I0,*I0
instMaster,*TB_Current_Source,*I0,*Stimulator_Model_Current_Source_verilogams
instMap,*TB_Current_Source,*I1,*I1
instMaster,*TB_Current_Source,*I1,*Digital_Lib_Counter_functional
cellMap,*TB_Current_Source,*TB_Current_Source,*Stimulator_TestBench,*schematic
topMap,*TB_Current_Source
