
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day1_opt_d_microcoded.v; synth -top day1_opt_d_microcoded; stat -tech cmos -json' --

1. Executing Verilog-2005 frontend: build/day1_opt_d_microcoded.v
Parsing SystemVerilog input from `build/day1_opt_d_microcoded.v' to AST representation.
verilog frontend filename build/day1_opt_d_microcoded.v
Generating RTLIL representation for module `\day1_opt_d_microcoded'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \day1_opt_d_microcoded

2.1.2. Analyzing design hierarchy..
Top module:  \day1_opt_d_microcoded
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:407$87 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:396$82 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:382$74 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:361$65 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:330$50 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:318$44 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:308$41 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:292$35 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:273$27 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:261$25 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:238$18 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:220$15 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:206$10 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:197$7 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:185$4 in module day1_opt_d_microcoded.
Marked 1 switch rules as full_case in process $proc$build/day1_opt_d_microcoded.v:177$2 in module day1_opt_d_microcoded.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 16 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~16 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:407$87'.
     1/1: $0\_46[2:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:396$82'.
     1/1: $0\_37[0:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:382$74'.
     1/1: $0\_40[4:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:361$65'.
     1/1: $0\_90[0:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:330$50'.
     1/1: $0\_171[31:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:318$44'.
     1/1: $0\_132[9:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:308$41'.
     1/1: $0\_59[17:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:292$35'.
     1/1: $0\_63[17:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:273$27'.
     1/1: $0\_34[9:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:261$25'.
     1/1: $0\_124[6:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:238$18'.
     1/1: $0\_118[17:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:220$15'.
     1/1: $0\_109[31:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:206$10'.
     1/1: $0\_103[17:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:197$7'.
     1/1: $0\_55[17:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:185$4'.
     1/1: $0\_77[17:0]
Creating decoders for process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:177$2'.
     1/1: $0\_52[17:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\day1_opt_d_microcoded.\_46' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:407$87'.
  created $dff cell `$procdff$137' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_37' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:396$82'.
  created $dff cell `$procdff$138' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_40' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:382$74'.
  created $dff cell `$procdff$139' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_90' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:361$65'.
  created $dff cell `$procdff$140' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_171' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:330$50'.
  created $dff cell `$procdff$141' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_132' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:318$44'.
  created $dff cell `$procdff$142' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_59' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:308$41'.
  created $dff cell `$procdff$143' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_63' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:292$35'.
  created $dff cell `$procdff$144' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_34' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:273$27'.
  created $dff cell `$procdff$145' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_124' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:261$25'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_118' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:238$18'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_109' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:220$15'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_103' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:206$10'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_55' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:197$7'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_77' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:185$4'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\day1_opt_d_microcoded.\_52' using process `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:177$2'.
  created $dff cell `$procdff$152' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:407$87'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:407$87'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:396$82'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:396$82'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:382$74'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:382$74'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:361$65'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:361$65'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:330$50'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:330$50'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:318$44'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:318$44'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:308$41'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:308$41'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:292$35'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:292$35'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:273$27'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:273$27'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:261$25'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:261$25'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:238$18'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:238$18'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:220$15'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:220$15'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:206$10'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:206$10'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:197$7'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:197$7'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:185$4'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:185$4'.
Found and cleaned up 1 empty switch in `\day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:177$2'.
Removing empty process `day1_opt_d_microcoded.$proc$build/day1_opt_d_microcoded.v:177$2'.
Cleaned up 16 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~3 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 0 unused cells and 104 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module day1_opt_d_microcoded...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.6.13. Executing OPT_DFF pass (perform DFF optimizations).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.6.16. Finished fast OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register day1_opt_d_microcoded._46.

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\_46' from module `\day1_opt_d_microcoded'.
  found $dff cell for state register: $procdff$137
  root of input selection tree: $0\_46[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \clear
  found ctrl input: \_83
  found ctrl input: \_86
  found ctrl input: \_188
  found ctrl input: \_92
  found ctrl input: \_96
  found ctrl input: \_74
  found ctrl input: \_106
  found state code: 3'000
  found state code: 3'101
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found ctrl output: \_106
  found ctrl output: \_73
  found ctrl output: \_95
  found ctrl output: \_48
  found ctrl output: \_85
  found ctrl output: \_80
  ctrl inputs: { \_83 \_86 \_92 \_96 \_188 \_74 \clear }
  ctrl outputs: { $0\_46[2:0] \_80 \_85 \_48 \_95 \_73 \_106 }
  transition:      3'000 7'0000000 ->      3'000 9'000100000
  transition:      3'000 7'0000010 ->      3'101 9'101100000
  transition:      3'000 7'00010-0 ->      3'100 9'100100000
  transition:      3'000 7'001-0-0 ->      3'011 9'011100000
  transition:      3'000 7'00--1-0 ->      3'101 9'101100000
  transition:      3'000 7'01----0 ->      3'010 9'010100000
  transition:      3'000 7'1-----0 ->      3'001 9'001100000
  transition:      3'000 7'------1 ->      3'000 9'000100000
  transition:      3'100 7'0000000 ->      3'100 9'100000010
  transition:      3'100 7'0000010 ->      3'101 9'101000010
  transition:      3'100 7'00010-0 ->      3'100 9'100000010
  transition:      3'100 7'001-0-0 ->      3'011 9'011000010
  transition:      3'100 7'00--1-0 ->      3'101 9'101000010
  transition:      3'100 7'01----0 ->      3'010 9'010000010
  transition:      3'100 7'1-----0 ->      3'001 9'001000010
  transition:      3'100 7'------1 ->      3'000 9'000000010
  transition:      3'010 7'0000000 ->      3'010 9'010001000
  transition:      3'010 7'0000010 ->      3'101 9'101001000
  transition:      3'010 7'00010-0 ->      3'100 9'100001000
  transition:      3'010 7'001-0-0 ->      3'011 9'011001000
  transition:      3'010 7'00--1-0 ->      3'101 9'101001000
  transition:      3'010 7'01----0 ->      3'010 9'010001000
  transition:      3'010 7'1-----0 ->      3'001 9'001001000
  transition:      3'010 7'------1 ->      3'000 9'000001000
  transition:      3'001 7'0000000 ->      3'001 9'001010000
  transition:      3'001 7'0000010 ->      3'101 9'101010000
  transition:      3'001 7'00010-0 ->      3'100 9'100010000
  transition:      3'001 7'001-0-0 ->      3'011 9'011010000
  transition:      3'001 7'00--1-0 ->      3'101 9'101010000
  transition:      3'001 7'01----0 ->      3'010 9'010010000
  transition:      3'001 7'1-----0 ->      3'001 9'001010000
  transition:      3'001 7'------1 ->      3'000 9'000010000
  transition:      3'101 7'0000000 ->      3'000 9'000000001
  transition:      3'101 7'0000010 ->      3'101 9'101000001
  transition:      3'101 7'00010-0 ->      3'100 9'100000001
  transition:      3'101 7'001-0-0 ->      3'011 9'011000001
  transition:      3'101 7'00--1-0 ->      3'101 9'101000001
  transition:      3'101 7'01----0 ->      3'010 9'010000001
  transition:      3'101 7'1-----0 ->      3'001 9'001000001
  transition:      3'101 7'------1 ->      3'000 9'000000001
  transition:      3'011 7'0000000 ->      3'011 9'011000100
  transition:      3'011 7'0000010 ->      3'101 9'101000100
  transition:      3'011 7'00010-0 ->      3'100 9'100000100
  transition:      3'011 7'001-0-0 ->      3'011 9'011000100
  transition:      3'011 7'00--1-0 ->      3'101 9'101000100
  transition:      3'011 7'01----0 ->      3'010 9'010000100
  transition:      3'011 7'1-----0 ->      3'001 9'001000100
  transition:      3'011 7'------1 ->      3'000 9'000000100

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\_46$153' from module `\day1_opt_d_microcoded'.

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 15 unused cells and 16 unused wires.
<suppressed ~24 debug messages>

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\_46$153' from module `\day1_opt_d_microcoded'.
  Removing unused output signal $0\_46[2:0] [0].
  Removing unused output signal $0\_46[2:0] [1].
  Removing unused output signal $0\_46[2:0] [2].

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\_46$153' from module `\day1_opt_d_microcoded' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\_46$153' from module `day1_opt_d_microcoded':
-------------------------------------

  Information on FSM $fsm$\_46$153 (\_46):

  Number of input signals:    7
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \clear
    1: \_74
    2: \_188
    3: \_96
    4: \_92
    5: \_86
    6: \_83

  Output signals:
    0: \_106
    1: \_73
    2: \_95
    3: \_48
    4: \_85
    5: \_80

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'0000000   ->     0 6'100000
      1:     0 7'------1   ->     0 6'100000
      2:     0 7'00010-0   ->     1 6'100000
      3:     0 7'01----0   ->     2 6'100000
      4:     0 7'1-----0   ->     3 6'100000
      5:     0 7'0000010   ->     4 6'100000
      6:     0 7'00--1-0   ->     4 6'100000
      7:     0 7'001-0-0   ->     5 6'100000
      8:     1 7'------1   ->     0 6'000010
      9:     1 7'0000000   ->     1 6'000010
     10:     1 7'00010-0   ->     1 6'000010
     11:     1 7'01----0   ->     2 6'000010
     12:     1 7'1-----0   ->     3 6'000010
     13:     1 7'0000010   ->     4 6'000010
     14:     1 7'00--1-0   ->     4 6'000010
     15:     1 7'001-0-0   ->     5 6'000010
     16:     2 7'------1   ->     0 6'001000
     17:     2 7'00010-0   ->     1 6'001000
     18:     2 7'0000000   ->     2 6'001000
     19:     2 7'01----0   ->     2 6'001000
     20:     2 7'1-----0   ->     3 6'001000
     21:     2 7'0000010   ->     4 6'001000
     22:     2 7'00--1-0   ->     4 6'001000
     23:     2 7'001-0-0   ->     5 6'001000
     24:     3 7'------1   ->     0 6'010000
     25:     3 7'00010-0   ->     1 6'010000
     26:     3 7'01----0   ->     2 6'010000
     27:     3 7'0000000   ->     3 6'010000
     28:     3 7'1-----0   ->     3 6'010000
     29:     3 7'0000010   ->     4 6'010000
     30:     3 7'00--1-0   ->     4 6'010000
     31:     3 7'001-0-0   ->     5 6'010000
     32:     4 7'0000000   ->     0 6'000001
     33:     4 7'------1   ->     0 6'000001
     34:     4 7'00010-0   ->     1 6'000001
     35:     4 7'01----0   ->     2 6'000001
     36:     4 7'1-----0   ->     3 6'000001
     37:     4 7'0000010   ->     4 6'000001
     38:     4 7'00--1-0   ->     4 6'000001
     39:     4 7'001-0-0   ->     5 6'000001
     40:     5 7'------1   ->     0 6'000100
     41:     5 7'00010-0   ->     1 6'000100
     42:     5 7'01----0   ->     2 6'000100
     43:     5 7'1-----0   ->     3 6'000100
     44:     5 7'0000010   ->     4 6'000100
     45:     5 7'00--1-0   ->     4 6'000100
     46:     5 7'0000000   ->     5 6'000100
     47:     5 7'001-0-0   ->     5 6'000100

-------------------------------------

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\_46$153' from module `\day1_opt_d_microcoded'.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~6 debug messages>

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$152 ($dff) from module day1_opt_d_microcoded (D = \_2, Q = \_52, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$207 ($sdff) from module day1_opt_d_microcoded (D = \_70, Q = \_52).
Adding SRST signal on $procdff$151 ($dff) from module day1_opt_d_microcoded (D = \_3, Q = \_77, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$209 ($sdff) from module day1_opt_d_microcoded (D = \_70, Q = \_77).
Adding SRST signal on $procdff$150 ($dff) from module day1_opt_d_microcoded (D = \_70, Q = \_55, rval = 18'000000000000000000).
Adding SRST signal on $procdff$149 ($dff) from module day1_opt_d_microcoded (D = \_104, Q = \_103, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$214 ($sdff) from module day1_opt_d_microcoded (D = \_70, Q = \_103).
Adding SRST signal on $procdff$148 ($dff) from module day1_opt_d_microcoded (D = \_115, Q = \_109, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$216 ($sdff) from module day1_opt_d_microcoded (D = \_114, Q = \_109).
Adding SRST signal on $procdff$147 ($dff) from module day1_opt_d_microcoded (D = \_10, Q = \_118, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$218 ($sdff) from module day1_opt_d_microcoded (D = { 2'00 \instruction_mag }, Q = \_118).
Adding SRST signal on $procdff$146 ($dff) from module day1_opt_d_microcoded (D = \_11, Q = \_124, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$220 ($sdff) from module day1_opt_d_microcoded (D = \_127 [6:0], Q = \_124).
Adding SRST signal on $procdff$145 ($dff) from module day1_opt_d_microcoded (D = \_12, Q = \_34, rval = 10'0000110010).
Adding EN signal on $auto$ff.cc:337:slice$222 ($sdff) from module day1_opt_d_microcoded (D = \_132, Q = \_34).
Adding SRST signal on $procdff$144 ($dff) from module day1_opt_d_microcoded (D = \_13, Q = \_63, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$224 ($sdff) from module day1_opt_d_microcoded (D = \_13, Q = \_63).
Adding SRST signal on $procdff$143 ($dff) from module day1_opt_d_microcoded (D = \_127, Q = \_59, rval = 18'000000000000000000).
Adding SRST signal on $procdff$142 ($dff) from module day1_opt_d_microcoded (D = \_15, Q = \_132, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:337:slice$231 ($sdff) from module day1_opt_d_microcoded (D = \_127 [9:0], Q = \_132).
Adding SRST signal on $procdff$141 ($dff) from module day1_opt_d_microcoded (D = \_16, Q = \_171, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$233 ($sdff) from module day1_opt_d_microcoded (D = \_178, Q = \_171).
Adding SRST signal on $procdff$140 ($dff) from module day1_opt_d_microcoded (D = \_180, Q = \_90, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$235 ($sdff) from module day1_opt_d_microcoded (D = \instruction_dir, Q = \_90).
Adding SRST signal on $procdff$139 ($dff) from module day1_opt_d_microcoded (D = { \_185 [4] \_185 [1] }, Q = { \_40 [4] \_40 [1] }, rval = 2'00).
Adding SRST signal on $procdff$139 ($dff) from module day1_opt_d_microcoded (D = { \_183 [3:2] \_183 [0] }, Q = { \_40 [3:2] \_40 [0] }, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$238 ($sdff) from module day1_opt_d_microcoded (D = { \_182 [3:2] \_182 [0] }, Q = { \_40 [3:2] \_40 [0] }).
Adding EN signal on $auto$ff.cc:337:slice$237 ($sdff) from module day1_opt_d_microcoded (D = { \_185 [4] \_185 [1] }, Q = { \_40 [4] \_40 [1] }).
Adding SRST signal on $procdff$138 ($dff) from module day1_opt_d_microcoded (D = \_187, Q = \_37, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$245 ($sdff) from module day1_opt_d_microcoded (D = \_187, Q = \_37).
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$219 ($sdffe) from module day1_opt_d_microcoded.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$219 ($sdffe) from module day1_opt_d_microcoded.

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 27 unused cells and 47 unused wires.
<suppressed ~52 debug messages>

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~3 debug messages>

2.8.9. Rerunning OPT passes. (Maybe there is more to do..)

2.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.8.13. Executing OPT_DFF pass (perform DFF optimizations).

2.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.8.16. Rerunning OPT passes. (Maybe there is more to do..)

2.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.8.20. Executing OPT_DFF pass (perform DFF optimizations).

2.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.8.23. Finished fast OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 5) from port B of cell day1_opt_d_microcoded.$auto$fsm_map.cc:77:implement_pattern_cache$205 ($eq).
Removed top 2 bits (of 4) from port B of cell day1_opt_d_microcoded.$auto$fsm_map.cc:77:implement_pattern_cache$198 ($eq).
Removed top 5 bits (of 7) from port B of cell day1_opt_d_microcoded.$auto$fsm_map.cc:77:implement_pattern_cache$196 ($eq).
Removed top 1 bits (of 3) from port B of cell day1_opt_d_microcoded.$auto$fsm_map.cc:77:implement_pattern_cache$186 ($eq).
Removed top 3 bits (of 6) from port B of cell day1_opt_d_microcoded.$auto$fsm_map.cc:77:implement_pattern_cache$179 ($eq).
Removed top 14 bits (of 32) from port B of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:217$13 ($add).
Removed top 11 bits (of 18) from port B of cell day1_opt_d_microcoded.$sub$build/day1_opt_d_microcoded.v:228$16 ($sub).
Removed top 8 bits (of 18) from port A of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:247$19 ($add).
Removed top 2 bits (of 18) from port B of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:247$19 ($add).
Removed top 1 bits (of 18) from port Y of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:247$19 ($add).
Removed top 8 bits (of 18) from port A of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:250$20 ($add).
Removed top 11 bits (of 18) from port B of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:250$20 ($add).
Removed top 7 bits (of 18) from port Y of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:250$20 ($add).
Removed top 7 bits (of 18) from port A of cell day1_opt_d_microcoded.$sub$build/day1_opt_d_microcoded.v:251$21 ($sub).
Removed top 8 bits (of 18) from port A of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:256$23 ($add).
Removed top 11 bits (of 18) from port B of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:256$23 ($add).
Removed top 7 bits (of 18) from port Y of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:256$23 ($add).
Removed top 7 bits (of 18) from port A of cell day1_opt_d_microcoded.$sub$build/day1_opt_d_microcoded.v:282$29 ($sub).
Removed top 11 bits (of 18) from port B of cell day1_opt_d_microcoded.$sub$build/day1_opt_d_microcoded.v:282$29 ($sub).
Removed top 6 bits (of 18) from port Y of cell day1_opt_d_microcoded.$sub$build/day1_opt_d_microcoded.v:282$29 ($sub).
Removed top 11 bits (of 18) from port B of cell day1_opt_d_microcoded.$lt$build/day1_opt_d_microcoded.v:302$36 ($lt).
Removed top 31 bits (of 32) from mux cell day1_opt_d_microcoded.$ternary$build/day1_opt_d_microcoded.v:326$47 ($mux).
Removed top 31 bits (of 32) from port B of cell day1_opt_d_microcoded.$add$build/day1_opt_d_microcoded.v:327$48 ($add).
Removed top 4 bits (of 5) from port B of cell day1_opt_d_microcoded.$sub$build/day1_opt_d_microcoded.v:378$71 ($sub).
Removed top 4 bits (of 5) from port B of cell day1_opt_d_microcoded.$eq$build/day1_opt_d_microcoded.v:388$75 ($eq).
Removed top 2 bits (of 18) from wire day1_opt_d_microcoded._118.
Removed top 5 bits (of 18) from wire day1_opt_d_microcoded._125.
Removed top 7 bits (of 18) from wire day1_opt_d_microcoded._141.
Removed top 9 bits (of 18) from wire day1_opt_d_microcoded._146.
Removed top 7 bits (of 18) from wire day1_opt_d_microcoded._148.
Removed top 1 bits (of 18) from wire day1_opt_d_microcoded._157.
Removed top 1 bits (of 18) from wire day1_opt_d_microcoded._158.
Removed top 31 bits (of 32) from wire day1_opt_d_microcoded._177.

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module day1_opt_d_microcoded:
  creating $macc model for $add$build/day1_opt_d_microcoded.v:217$13 ($add).
  creating $macc model for $add$build/day1_opt_d_microcoded.v:247$19 ($add).
  creating $macc model for $add$build/day1_opt_d_microcoded.v:250$20 ($add).
  creating $macc model for $add$build/day1_opt_d_microcoded.v:256$23 ($add).
  creating $macc model for $add$build/day1_opt_d_microcoded.v:327$48 ($add).
  creating $macc model for $sub$build/day1_opt_d_microcoded.v:212$11 ($sub).
  creating $macc model for $sub$build/day1_opt_d_microcoded.v:228$16 ($sub).
  creating $macc model for $sub$build/day1_opt_d_microcoded.v:251$21 ($sub).
  creating $macc model for $sub$build/day1_opt_d_microcoded.v:282$29 ($sub).
  creating $macc model for $sub$build/day1_opt_d_microcoded.v:378$71 ($sub).
  creating $alu model for $macc $sub$build/day1_opt_d_microcoded.v:378$71.
  creating $alu model for $macc $sub$build/day1_opt_d_microcoded.v:282$29.
  creating $alu model for $macc $sub$build/day1_opt_d_microcoded.v:251$21.
  creating $alu model for $macc $sub$build/day1_opt_d_microcoded.v:228$16.
  creating $alu model for $macc $sub$build/day1_opt_d_microcoded.v:212$11.
  creating $alu model for $macc $add$build/day1_opt_d_microcoded.v:327$48.
  creating $alu model for $macc $add$build/day1_opt_d_microcoded.v:256$23.
  creating $alu model for $macc $add$build/day1_opt_d_microcoded.v:250$20.
  creating $alu model for $macc $add$build/day1_opt_d_microcoded.v:247$19.
  creating $alu model for $macc $add$build/day1_opt_d_microcoded.v:217$13.
  creating $alu model for $lt$build/day1_opt_d_microcoded.v:302$36 ($lt): merged with $sub$build/day1_opt_d_microcoded.v:228$16.
  creating $alu model for $eq$build/day1_opt_d_microcoded.v:388$75 ($eq): merged with $sub$build/day1_opt_d_microcoded.v:378$71.
  creating $alu cell for $add$build/day1_opt_d_microcoded.v:217$13: $auto$alumacc.cc:512:replace_alu$258
  creating $alu cell for $add$build/day1_opt_d_microcoded.v:247$19: $auto$alumacc.cc:512:replace_alu$261
  creating $alu cell for $add$build/day1_opt_d_microcoded.v:250$20: $auto$alumacc.cc:512:replace_alu$264
  creating $alu cell for $add$build/day1_opt_d_microcoded.v:256$23: $auto$alumacc.cc:512:replace_alu$267
  creating $alu cell for $add$build/day1_opt_d_microcoded.v:327$48: $auto$alumacc.cc:512:replace_alu$270
  creating $alu cell for $sub$build/day1_opt_d_microcoded.v:212$11: $auto$alumacc.cc:512:replace_alu$273
  creating $alu cell for $sub$build/day1_opt_d_microcoded.v:228$16, $lt$build/day1_opt_d_microcoded.v:302$36: $auto$alumacc.cc:512:replace_alu$276
  creating $alu cell for $sub$build/day1_opt_d_microcoded.v:251$21: $auto$alumacc.cc:512:replace_alu$281
  creating $alu cell for $sub$build/day1_opt_d_microcoded.v:282$29: $auto$alumacc.cc:512:replace_alu$284
  creating $alu cell for $sub$build/day1_opt_d_microcoded.v:378$71, $eq$build/day1_opt_d_microcoded.v:388$75: $auto$alumacc.cc:512:replace_alu$287
  created 10 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~2 debug messages>

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.14.16. Finished fast OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~7 debug messages>

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
    Consolidated identical input bits for $mux cell $ternary$build/day1_opt_d_microcoded.v:283$30:
      Old ports: A={ \_144 [17] \_144 [17] \_144 [17] \_144 [17] \_144 [17] \_144 [17] \_144 [17] \_144 [10:0] }, B={ 7'0000000 \_148 }, Y=\_149
      New ports: A={ \_144 [17] \_144 [10:0] }, B={ 1'0 \_148 }, Y=\_149 [11:0]
      New connections: \_149 [17:12] = { \_149 [11] \_149 [11] \_149 [11] \_149 [11] \_149 [11] \_149 [11] }
    Consolidated identical input bits for $mux cell $ternary$build/day1_opt_d_microcoded.v:304$38:
      Old ports: A={ \_59 [16:0] \_63 [17] }, B={ $auto$wreduce.cc:514:run$251 [17:13] \_125 [12:2] \_59 [0] \_63 [17] }, Y=\_126
      New ports: A=\_59 [16:1], B={ $auto$wreduce.cc:514:run$251 [17:13] \_125 [12:2] }, Y=\_126 [17:2]
      New connections: \_126 [1:0] = { \_59 [0] \_63 [17] }
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 2 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.19.10. Rerunning OPT passes. (Maybe there is more to do..)

2.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \day1_opt_d_microcoded..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

2.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \day1_opt_d_microcoded.
Performed a total of 0 changes.

2.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
Removed a total of 0 cells.

2.19.14. Executing OPT_SHARE pass.

2.19.15. Executing OPT_DFF pass (perform DFF optimizations).

2.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..

2.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.

2.19.18. Finished fast OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$d78cca788ba412cf660d1859c68648428b17fe97\_90_alu for cells of type $alu.
Using template $paramod$7ed78c97ec2400ab6f86d987e21c698c6b6895ae\_90_alu for cells of type $alu.
Using template $paramod$53e6218276472b0cb8baf630fbb1fd59f233ed56\_90_alu for cells of type $alu.
Using template $paramod$66ec77ad03fd12c9dabfacff9efd0d4e34f37640\_90_alu for cells of type $alu.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$f7ea50b000f0aba7643ecb822eefa50fb6946a0a\_90_alu for cells of type $alu.
Using template $paramod$c2b0b22b0ba1d4b6d875278d21394e9100a45884\_90_alu for cells of type $alu.
Using template $paramod$c85f7f36eaf20b9dfdd10e675753f6620fd8e4e5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
No more expansions possible.
<suppressed ~2197 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~1170 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 118 unused cells and 657 unused wires.
<suppressed ~119 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\day1_opt_d_microcoded' to `<abc-temp-dir>/input.blif'..
Replacing 2 occurrences of constant undef bits with constant zero bits

2.22.1.1. Executed ABC.
Extracted 1049 gates and 1298 wires to a netlist network with 246 inputs and 138 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/p8/zvw_h9yx0rjb1g7xhctdry9m0000gn/T/yosys-abc-HdhUh4/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       30
ABC RESULTS:            ANDNOT cells:      225
ABC RESULTS:               MUX cells:      148
ABC RESULTS:              NAND cells:       47
ABC RESULTS:               NOR cells:       92
ABC RESULTS:               NOT cells:       66
ABC RESULTS:                OR cells:      130
ABC RESULTS:             ORNOT cells:       40
ABC RESULTS:              XNOR cells:       50
ABC RESULTS:               XOR cells:      172
ABC RESULTS:        internal signals:      914
ABC RESULTS:           input signals:      246
ABC RESULTS:          output signals:      138
Removing temp directory.
Removing global temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day1_opt_d_microcoded.
<suppressed ~58 debug messages>

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day1_opt_d_microcoded'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day1_opt_d_microcoded..
Removed 0 unused cells and 776 unused wires.
<suppressed ~23 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `day1_opt_d_microcoded'. Setting top module to day1_opt_d_microcoded.

2.24.1. Analyzing design hierarchy..
Top module:  \day1_opt_d_microcoded

2.24.2. Analyzing design hierarchy..
Top module:  \day1_opt_d_microcoded
Removed 0 unused modules.

2.25. Printing statistics.

=== day1_opt_d_microcoded ===

        +----------Local Count, excluding submodules.
        | 
      970 wires
     2013 wire bits
      104 public wires
     1147 public wire bits
        9 ports
       95 port bits
     1223 cells
      225   $_ANDNOT_
       30   $_AND_
        6   $_DFF_P_
      148   $_MUX_
       47   $_NAND_
       87   $_NOR_
       66   $_NOT_
       40   $_ORNOT_
      130   $_OR_
      183   $_SDFFE_PP0P_
        3   $_SDFFE_PP1P_
       36   $_SDFF_PP0_
       50   $_XNOR_
      172   $_XOR_

2.26. Executing CHECK pass (checking for obvious problems).
Checking module day1_opt_d_microcoded...
Found and reported 0 problems.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
   "invocation": "stat -tech cmos -json ",
   "modules": {
      "\\day1_opt_d_microcoded": {
         "num_wires":         970,
         "num_wire_bits":     2013,
         "num_pub_wires":     104,
         "num_pub_wire_bits": 1147,
         "num_ports":         9,
         "num_port_bits":     95,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1223,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 225,
            "$_AND_": 30,
            "$_DFF_P_": 6,
            "$_MUX_": 148,
            "$_NAND_": 47,
            "$_NOR_": 87,
            "$_NOT_": 66,
            "$_ORNOT_": 40,
            "$_OR_": 130,
            "$_SDFFE_PP0P_": 183,
            "$_SDFFE_PP1P_": 3,
            "$_SDFF_PP0_": 36,
            "$_XNOR_": 50,
            "$_XOR_": 172
         },
         "estimated_num_transistors": "7754+"
      }
   },
      "design": {
         "num_wires":         970,
         "num_wire_bits":     2013,
         "num_pub_wires":     104,
         "num_pub_wire_bits": 1147,
         "num_ports":         9,
         "num_port_bits":     95,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1223,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 225,
            "$_AND_": 30,
            "$_DFF_P_": 6,
            "$_MUX_": 148,
            "$_NAND_": 47,
            "$_NOR_": 87,
            "$_NOT_": 66,
            "$_ORNOT_": 40,
            "$_OR_": 130,
            "$_SDFFE_PP0P_": 183,
            "$_SDFFE_PP1P_": 3,
            "$_SDFF_PP0_": 36,
            "$_XNOR_": 50,
            "$_XOR_": 172
         },
         "estimated_num_transistors": "7754+"
      }
}

End of script. Logfile hash: 7b60c72bb2, CPU: user 0.46s system 0.04s, MEM: 33.33 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 23% 1x abc (0 sec), 17% 26x opt_clean (0 sec), ...
