ARM GAS  /tmp/ccsdcvoD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_NVIC_SetPriorityGrouping
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_NVIC_SetPriorityGrouping:
  27              	.LVL0:
  28              	.LFB126:
  29              		.file 1 "./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c"
   1:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
   2:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  11:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  13:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  16:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  17:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]     
  20:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  23:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
  29:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
ARM GAS  /tmp/ccsdcvoD.s 			page 2


  30:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  32:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
  37:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  38:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ========================================================
  40:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
  41:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****            
  43:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
  52:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  57:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  61:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                             
  63:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  67:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @attention
  70:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  71:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  72:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  73:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  74:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  75:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  76:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  77:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  78:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
  79:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
  80:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  81:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
  82:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *      without specific prior written permission.
  83:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  84:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  85:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  86:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
ARM GAS  /tmp/ccsdcvoD.s 			page 3


  87:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  88:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  89:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  90:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  91:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  92:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  93:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  94:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  95:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  96:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  97:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  98:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  99:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
 100:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 101:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
 102:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 103:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 104:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 105:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
 106:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 107:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 108:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 109:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 110:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 111:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 112:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 113:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 114:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 115:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 116:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 117:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 118:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 119:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 120:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 121:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 122:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 123:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 124:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 125:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 126:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 127:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim    
 128:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 129:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 130:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 131:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 132:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 133:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 134:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 135:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 136:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 137:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 138:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 139:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 140:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 141:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 142:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
 143:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
ARM GAS  /tmp/ccsdcvoD.s 			page 4


 144:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 145:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 146:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 147:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 148:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 149:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 150:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 151:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 152:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 153:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 154:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 155:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 156:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 157:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 158:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 159:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 160:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
  30              		.loc 1 160 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 162:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  35              		.loc 1 162 3 view .LVU1
 163:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 164:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 165:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
  36              		.loc 1 165 3 view .LVU2
  37              	.LBB38:
  38              	.LBI38:
  39              		.file 2 "./Libraries/CMSIS/Include/core_cm4.h"
   1:./Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:./Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./Libraries/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:./Libraries/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:./Libraries/CMSIS/Include/core_cm4.h **** 
   9:./Libraries/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:./Libraries/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:./Libraries/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:./Libraries/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:./Libraries/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:./Libraries/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:./Libraries/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:./Libraries/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:./Libraries/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:./Libraries/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:./Libraries/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:./Libraries/CMSIS/Include/core_cm4.h ****    *
  21:./Libraries/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:./Libraries/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:./Libraries/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:./Libraries/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:./Libraries/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
ARM GAS  /tmp/ccsdcvoD.s 			page 5


  26:./Libraries/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:./Libraries/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:./Libraries/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:./Libraries/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:./Libraries/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:./Libraries/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:./Libraries/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:./Libraries/CMSIS/Include/core_cm4.h **** 
  34:./Libraries/CMSIS/Include/core_cm4.h **** 
  35:./Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:./Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:./Libraries/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:./Libraries/CMSIS/Include/core_cm4.h **** #endif
  40:./Libraries/CMSIS/Include/core_cm4.h **** 
  41:./Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:./Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:./Libraries/CMSIS/Include/core_cm4.h **** 
  44:./Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:./Libraries/CMSIS/Include/core_cm4.h **** 
  46:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:./Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:./Libraries/CMSIS/Include/core_cm4.h **** #endif
  49:./Libraries/CMSIS/Include/core_cm4.h **** 
  50:./Libraries/CMSIS/Include/core_cm4.h **** /**
  51:./Libraries/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:./Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:./Libraries/CMSIS/Include/core_cm4.h **** 
  54:./Libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:./Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:./Libraries/CMSIS/Include/core_cm4.h **** 
  57:./Libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:./Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:./Libraries/CMSIS/Include/core_cm4.h **** 
  60:./Libraries/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:./Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:./Libraries/CMSIS/Include/core_cm4.h ****  */
  63:./Libraries/CMSIS/Include/core_cm4.h **** 
  64:./Libraries/CMSIS/Include/core_cm4.h **** 
  65:./Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:./Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:./Libraries/CMSIS/Include/core_cm4.h **** /**
  69:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:./Libraries/CMSIS/Include/core_cm4.h ****   @{
  71:./Libraries/CMSIS/Include/core_cm4.h ****  */
  72:./Libraries/CMSIS/Include/core_cm4.h **** 
  73:./Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:./Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:./Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:./Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:./Libraries/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:./Libraries/CMSIS/Include/core_cm4.h **** 
  79:./Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:./Libraries/CMSIS/Include/core_cm4.h **** 
  81:./Libraries/CMSIS/Include/core_cm4.h **** 
  82:./Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
ARM GAS  /tmp/ccsdcvoD.s 			page 6


  83:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:./Libraries/CMSIS/Include/core_cm4.h **** 
  87:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:./Libraries/CMSIS/Include/core_cm4.h **** 
  92:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:./Libraries/CMSIS/Include/core_cm4.h **** 
  97:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:./Libraries/CMSIS/Include/core_cm4.h **** 
 102:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:./Libraries/CMSIS/Include/core_cm4.h **** 
 106:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:./Libraries/CMSIS/Include/core_cm4.h **** 
 111:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:./Libraries/CMSIS/Include/core_cm4.h ****   #define __packed
 113:./Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:./Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:./Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:./Libraries/CMSIS/Include/core_cm4.h **** 
 117:./Libraries/CMSIS/Include/core_cm4.h **** #else
 118:./Libraries/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 120:./Libraries/CMSIS/Include/core_cm4.h **** 
 121:./Libraries/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:./Libraries/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:./Libraries/CMSIS/Include/core_cm4.h **** */
 124:./Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 129:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 132:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 133:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 135:./Libraries/CMSIS/Include/core_cm4.h **** 
 136:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  /tmp/ccsdcvoD.s 			page 7


 140:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 141:./Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 144:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 145:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 147:./Libraries/CMSIS/Include/core_cm4.h **** 
 148:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 153:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 156:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 157:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 159:./Libraries/CMSIS/Include/core_cm4.h **** 
 160:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 165:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 168:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 169:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:./Libraries/CMSIS/Include/core_cm4.h **** 
 172:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 177:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 180:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 181:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 183:./Libraries/CMSIS/Include/core_cm4.h **** 
 184:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:./Libraries/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 189:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 192:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 193:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 195:./Libraries/CMSIS/Include/core_cm4.h **** 
 196:./Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
ARM GAS  /tmp/ccsdcvoD.s 			page 8


 197:./Libraries/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:./Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:./Libraries/CMSIS/Include/core_cm4.h ****     #else
 201:./Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:./Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 203:./Libraries/CMSIS/Include/core_cm4.h ****     #endif
 204:./Libraries/CMSIS/Include/core_cm4.h ****   #else
 205:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 207:./Libraries/CMSIS/Include/core_cm4.h **** 
 208:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 209:./Libraries/CMSIS/Include/core_cm4.h **** 
 210:./Libraries/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:./Libraries/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:./Libraries/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:./Libraries/CMSIS/Include/core_cm4.h **** 
 214:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:./Libraries/CMSIS/Include/core_cm4.h **** }
 216:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 217:./Libraries/CMSIS/Include/core_cm4.h **** 
 218:./Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:./Libraries/CMSIS/Include/core_cm4.h **** 
 220:./Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:./Libraries/CMSIS/Include/core_cm4.h **** 
 222:./Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:./Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:./Libraries/CMSIS/Include/core_cm4.h **** 
 225:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:./Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 228:./Libraries/CMSIS/Include/core_cm4.h **** 
 229:./Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:./Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:./Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 235:./Libraries/CMSIS/Include/core_cm4.h **** 
 236:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:./Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 240:./Libraries/CMSIS/Include/core_cm4.h **** 
 241:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:./Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 245:./Libraries/CMSIS/Include/core_cm4.h **** 
 246:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:./Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 250:./Libraries/CMSIS/Include/core_cm4.h **** 
 251:./Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:./Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:./Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  /tmp/ccsdcvoD.s 			page 9


 254:./Libraries/CMSIS/Include/core_cm4.h ****   #endif
 255:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 256:./Libraries/CMSIS/Include/core_cm4.h **** 
 257:./Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:./Libraries/CMSIS/Include/core_cm4.h **** /**
 259:./Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:./Libraries/CMSIS/Include/core_cm4.h **** 
 261:./Libraries/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:./Libraries/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:./Libraries/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:./Libraries/CMSIS/Include/core_cm4.h **** */
 265:./Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:./Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:./Libraries/CMSIS/Include/core_cm4.h **** #else
 268:./Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:./Libraries/CMSIS/Include/core_cm4.h **** #endif
 270:./Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:./Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:./Libraries/CMSIS/Include/core_cm4.h **** 
 273:./Libraries/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:./Libraries/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:./Libraries/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:./Libraries/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:./Libraries/CMSIS/Include/core_cm4.h **** 
 278:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:./Libraries/CMSIS/Include/core_cm4.h **** 
 280:./Libraries/CMSIS/Include/core_cm4.h **** 
 281:./Libraries/CMSIS/Include/core_cm4.h **** 
 282:./Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:./Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:./Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 286:./Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:./Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:./Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:./Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:./Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:./Libraries/CMSIS/Include/core_cm4.h **** /**
 294:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:./Libraries/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:./Libraries/CMSIS/Include/core_cm4.h **** */
 297:./Libraries/CMSIS/Include/core_cm4.h **** 
 298:./Libraries/CMSIS/Include/core_cm4.h **** /**
 299:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 303:./Libraries/CMSIS/Include/core_cm4.h ****  */
 304:./Libraries/CMSIS/Include/core_cm4.h **** 
 305:./Libraries/CMSIS/Include/core_cm4.h **** /**
 306:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:./Libraries/CMSIS/Include/core_cm4.h ****  */
 308:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 309:./Libraries/CMSIS/Include/core_cm4.h **** {
 310:./Libraries/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccsdcvoD.s 			page 10


 311:./Libraries/CMSIS/Include/core_cm4.h ****   {
 312:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:./Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:./Libraries/CMSIS/Include/core_cm4.h **** 
 324:./Libraries/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:./Libraries/CMSIS/Include/core_cm4.h **** 
 328:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:./Libraries/CMSIS/Include/core_cm4.h **** 
 331:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:./Libraries/CMSIS/Include/core_cm4.h **** 
 334:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:./Libraries/CMSIS/Include/core_cm4.h **** 
 337:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:./Libraries/CMSIS/Include/core_cm4.h **** 
 340:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:./Libraries/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:./Libraries/CMSIS/Include/core_cm4.h **** 
 343:./Libraries/CMSIS/Include/core_cm4.h **** 
 344:./Libraries/CMSIS/Include/core_cm4.h **** /**
 345:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:./Libraries/CMSIS/Include/core_cm4.h ****  */
 347:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 348:./Libraries/CMSIS/Include/core_cm4.h **** {
 349:./Libraries/CMSIS/Include/core_cm4.h ****   struct
 350:./Libraries/CMSIS/Include/core_cm4.h ****   {
 351:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:./Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:./Libraries/CMSIS/Include/core_cm4.h **** 
 357:./Libraries/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:./Libraries/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:./Libraries/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:./Libraries/CMSIS/Include/core_cm4.h **** 
 361:./Libraries/CMSIS/Include/core_cm4.h **** 
 362:./Libraries/CMSIS/Include/core_cm4.h **** /**
 363:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:./Libraries/CMSIS/Include/core_cm4.h ****  */
 365:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 366:./Libraries/CMSIS/Include/core_cm4.h **** {
 367:./Libraries/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccsdcvoD.s 			page 11


 368:./Libraries/CMSIS/Include/core_cm4.h ****   {
 369:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:./Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:./Libraries/CMSIS/Include/core_cm4.h **** 
 384:./Libraries/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:./Libraries/CMSIS/Include/core_cm4.h **** 
 388:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:./Libraries/CMSIS/Include/core_cm4.h **** 
 391:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:./Libraries/CMSIS/Include/core_cm4.h **** 
 394:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:./Libraries/CMSIS/Include/core_cm4.h **** 
 397:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:./Libraries/CMSIS/Include/core_cm4.h **** 
 400:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:./Libraries/CMSIS/Include/core_cm4.h **** 
 403:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:./Libraries/CMSIS/Include/core_cm4.h **** 
 406:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:./Libraries/CMSIS/Include/core_cm4.h **** 
 409:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:./Libraries/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:./Libraries/CMSIS/Include/core_cm4.h **** 
 412:./Libraries/CMSIS/Include/core_cm4.h **** 
 413:./Libraries/CMSIS/Include/core_cm4.h **** /**
 414:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:./Libraries/CMSIS/Include/core_cm4.h ****  */
 416:./Libraries/CMSIS/Include/core_cm4.h **** typedef union
 417:./Libraries/CMSIS/Include/core_cm4.h **** {
 418:./Libraries/CMSIS/Include/core_cm4.h ****   struct
 419:./Libraries/CMSIS/Include/core_cm4.h ****   {
 420:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:./Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:./Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  /tmp/ccsdcvoD.s 			page 12


 425:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:./Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:./Libraries/CMSIS/Include/core_cm4.h **** 
 428:./Libraries/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:./Libraries/CMSIS/Include/core_cm4.h **** 
 432:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:./Libraries/CMSIS/Include/core_cm4.h **** 
 435:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:./Libraries/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:./Libraries/CMSIS/Include/core_cm4.h **** 
 438:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:./Libraries/CMSIS/Include/core_cm4.h **** 
 440:./Libraries/CMSIS/Include/core_cm4.h **** 
 441:./Libraries/CMSIS/Include/core_cm4.h **** /**
 442:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 446:./Libraries/CMSIS/Include/core_cm4.h ****  */
 447:./Libraries/CMSIS/Include/core_cm4.h **** 
 448:./Libraries/CMSIS/Include/core_cm4.h **** /**
 449:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:./Libraries/CMSIS/Include/core_cm4.h ****  */
 451:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 452:./Libraries/CMSIS/Include/core_cm4.h **** {
 453:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:./Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:./Libraries/CMSIS/Include/core_cm4.h **** 
 468:./Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:./Libraries/CMSIS/Include/core_cm4.h **** 
 472:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:./Libraries/CMSIS/Include/core_cm4.h **** 
 474:./Libraries/CMSIS/Include/core_cm4.h **** 
 475:./Libraries/CMSIS/Include/core_cm4.h **** /**
 476:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 480:./Libraries/CMSIS/Include/core_cm4.h ****  */
 481:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccsdcvoD.s 			page 13


 482:./Libraries/CMSIS/Include/core_cm4.h **** /**
 483:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:./Libraries/CMSIS/Include/core_cm4.h ****  */
 485:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 486:./Libraries/CMSIS/Include/core_cm4.h **** {
 487:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:./Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:./Libraries/CMSIS/Include/core_cm4.h **** 
 510:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:./Libraries/CMSIS/Include/core_cm4.h **** 
 514:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:./Libraries/CMSIS/Include/core_cm4.h **** 
 517:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:./Libraries/CMSIS/Include/core_cm4.h **** 
 520:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:./Libraries/CMSIS/Include/core_cm4.h **** 
 523:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:./Libraries/CMSIS/Include/core_cm4.h **** 
 526:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:./Libraries/CMSIS/Include/core_cm4.h **** 
 530:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:./Libraries/CMSIS/Include/core_cm4.h **** 
 533:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:./Libraries/CMSIS/Include/core_cm4.h **** 
 536:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccsdcvoD.s 			page 14


 539:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:./Libraries/CMSIS/Include/core_cm4.h **** 
 542:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:./Libraries/CMSIS/Include/core_cm4.h **** 
 545:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:./Libraries/CMSIS/Include/core_cm4.h **** 
 548:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:./Libraries/CMSIS/Include/core_cm4.h **** 
 551:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:./Libraries/CMSIS/Include/core_cm4.h **** 
 554:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:./Libraries/CMSIS/Include/core_cm4.h **** 
 557:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:./Libraries/CMSIS/Include/core_cm4.h **** 
 561:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:./Libraries/CMSIS/Include/core_cm4.h **** 
 565:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:./Libraries/CMSIS/Include/core_cm4.h **** 
 568:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:./Libraries/CMSIS/Include/core_cm4.h **** 
 571:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:./Libraries/CMSIS/Include/core_cm4.h **** 
 574:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:./Libraries/CMSIS/Include/core_cm4.h **** 
 577:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:./Libraries/CMSIS/Include/core_cm4.h **** 
 580:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:./Libraries/CMSIS/Include/core_cm4.h **** 
 583:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:./Libraries/CMSIS/Include/core_cm4.h **** 
 587:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:./Libraries/CMSIS/Include/core_cm4.h **** 
 590:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:./Libraries/CMSIS/Include/core_cm4.h **** 
 593:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
ARM GAS  /tmp/ccsdcvoD.s 			page 15


 596:./Libraries/CMSIS/Include/core_cm4.h **** 
 597:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:./Libraries/CMSIS/Include/core_cm4.h **** 
 600:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:./Libraries/CMSIS/Include/core_cm4.h **** 
 603:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:./Libraries/CMSIS/Include/core_cm4.h **** 
 606:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:./Libraries/CMSIS/Include/core_cm4.h **** 
 609:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:./Libraries/CMSIS/Include/core_cm4.h **** 
 612:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:./Libraries/CMSIS/Include/core_cm4.h **** 
 616:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:./Libraries/CMSIS/Include/core_cm4.h **** 
 619:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:./Libraries/CMSIS/Include/core_cm4.h **** 
 622:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:./Libraries/CMSIS/Include/core_cm4.h **** 
 625:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:./Libraries/CMSIS/Include/core_cm4.h **** 
 628:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:./Libraries/CMSIS/Include/core_cm4.h **** 
 631:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:./Libraries/CMSIS/Include/core_cm4.h **** 
 634:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:./Libraries/CMSIS/Include/core_cm4.h **** 
 637:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:./Libraries/CMSIS/Include/core_cm4.h **** 
 640:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:./Libraries/CMSIS/Include/core_cm4.h **** 
 643:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:./Libraries/CMSIS/Include/core_cm4.h **** 
 646:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:./Libraries/CMSIS/Include/core_cm4.h **** 
 649:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:./Libraries/CMSIS/Include/core_cm4.h **** 
 652:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
ARM GAS  /tmp/ccsdcvoD.s 			page 16


 653:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:./Libraries/CMSIS/Include/core_cm4.h **** 
 655:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:./Libraries/CMSIS/Include/core_cm4.h **** 
 659:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:./Libraries/CMSIS/Include/core_cm4.h **** 
 662:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:./Libraries/CMSIS/Include/core_cm4.h **** 
 665:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:./Libraries/CMSIS/Include/core_cm4.h **** 
 669:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:./Libraries/CMSIS/Include/core_cm4.h **** 
 672:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:./Libraries/CMSIS/Include/core_cm4.h **** 
 675:./Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:./Libraries/CMSIS/Include/core_cm4.h **** 
 679:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:./Libraries/CMSIS/Include/core_cm4.h **** 
 682:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:./Libraries/CMSIS/Include/core_cm4.h **** 
 685:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:./Libraries/CMSIS/Include/core_cm4.h **** 
 688:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:./Libraries/CMSIS/Include/core_cm4.h **** 
 691:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:./Libraries/CMSIS/Include/core_cm4.h **** 
 693:./Libraries/CMSIS/Include/core_cm4.h **** 
 694:./Libraries/CMSIS/Include/core_cm4.h **** /**
 695:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 699:./Libraries/CMSIS/Include/core_cm4.h ****  */
 700:./Libraries/CMSIS/Include/core_cm4.h **** 
 701:./Libraries/CMSIS/Include/core_cm4.h **** /**
 702:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:./Libraries/CMSIS/Include/core_cm4.h ****  */
 704:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 705:./Libraries/CMSIS/Include/core_cm4.h **** {
 706:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:./Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
ARM GAS  /tmp/ccsdcvoD.s 			page 17


 710:./Libraries/CMSIS/Include/core_cm4.h **** 
 711:./Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:./Libraries/CMSIS/Include/core_cm4.h **** 
 715:./Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:./Libraries/CMSIS/Include/core_cm4.h **** 
 719:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:./Libraries/CMSIS/Include/core_cm4.h **** 
 722:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:./Libraries/CMSIS/Include/core_cm4.h **** 
 725:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:./Libraries/CMSIS/Include/core_cm4.h **** 
 728:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:./Libraries/CMSIS/Include/core_cm4.h **** 
 731:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:./Libraries/CMSIS/Include/core_cm4.h **** 
 733:./Libraries/CMSIS/Include/core_cm4.h **** 
 734:./Libraries/CMSIS/Include/core_cm4.h **** /**
 735:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 739:./Libraries/CMSIS/Include/core_cm4.h ****  */
 740:./Libraries/CMSIS/Include/core_cm4.h **** 
 741:./Libraries/CMSIS/Include/core_cm4.h **** /**
 742:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:./Libraries/CMSIS/Include/core_cm4.h ****  */
 744:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 745:./Libraries/CMSIS/Include/core_cm4.h **** {
 746:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:./Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:./Libraries/CMSIS/Include/core_cm4.h **** 
 752:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:./Libraries/CMSIS/Include/core_cm4.h **** 
 756:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:./Libraries/CMSIS/Include/core_cm4.h **** 
 759:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:./Libraries/CMSIS/Include/core_cm4.h **** 
 762:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:./Libraries/CMSIS/Include/core_cm4.h **** 
 765:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  /tmp/ccsdcvoD.s 			page 18


 767:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:./Libraries/CMSIS/Include/core_cm4.h **** 
 769:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:./Libraries/CMSIS/Include/core_cm4.h **** 
 773:./Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:./Libraries/CMSIS/Include/core_cm4.h **** 
 777:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:./Libraries/CMSIS/Include/core_cm4.h **** 
 780:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:./Libraries/CMSIS/Include/core_cm4.h **** 
 783:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:./Libraries/CMSIS/Include/core_cm4.h **** 
 785:./Libraries/CMSIS/Include/core_cm4.h **** 
 786:./Libraries/CMSIS/Include/core_cm4.h **** /**
 787:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 791:./Libraries/CMSIS/Include/core_cm4.h ****  */
 792:./Libraries/CMSIS/Include/core_cm4.h **** 
 793:./Libraries/CMSIS/Include/core_cm4.h **** /**
 794:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:./Libraries/CMSIS/Include/core_cm4.h ****  */
 796:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 797:./Libraries/CMSIS/Include/core_cm4.h **** {
 798:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  union
 799:./Libraries/CMSIS/Include/core_cm4.h ****   {
 800:./Libraries/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:./Libraries/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:./Libraries/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:./Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccsdcvoD.s 			page 19


 824:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:./Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:./Libraries/CMSIS/Include/core_cm4.h **** 
 832:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:./Libraries/CMSIS/Include/core_cm4.h **** 
 836:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:./Libraries/CMSIS/Include/core_cm4.h **** 
 840:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:./Libraries/CMSIS/Include/core_cm4.h **** 
 843:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:./Libraries/CMSIS/Include/core_cm4.h **** 
 846:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:./Libraries/CMSIS/Include/core_cm4.h **** 
 849:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:./Libraries/CMSIS/Include/core_cm4.h **** 
 852:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:./Libraries/CMSIS/Include/core_cm4.h **** 
 855:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:./Libraries/CMSIS/Include/core_cm4.h **** 
 858:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:./Libraries/CMSIS/Include/core_cm4.h **** 
 861:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:./Libraries/CMSIS/Include/core_cm4.h **** 
 864:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:./Libraries/CMSIS/Include/core_cm4.h **** 
 868:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:./Libraries/CMSIS/Include/core_cm4.h **** 
 872:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:./Libraries/CMSIS/Include/core_cm4.h **** 
 876:./Libraries/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:./Libraries/CMSIS/Include/core_cm4.h **** 
 880:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  /tmp/ccsdcvoD.s 			page 20


 881:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:./Libraries/CMSIS/Include/core_cm4.h **** 
 883:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:./Libraries/CMSIS/Include/core_cm4.h **** 
 886:./Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:./Libraries/CMSIS/Include/core_cm4.h **** 
 888:./Libraries/CMSIS/Include/core_cm4.h **** 
 889:./Libraries/CMSIS/Include/core_cm4.h **** /**
 890:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:./Libraries/CMSIS/Include/core_cm4.h ****   @{
 894:./Libraries/CMSIS/Include/core_cm4.h ****  */
 895:./Libraries/CMSIS/Include/core_cm4.h **** 
 896:./Libraries/CMSIS/Include/core_cm4.h **** /**
 897:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:./Libraries/CMSIS/Include/core_cm4.h ****  */
 899:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 900:./Libraries/CMSIS/Include/core_cm4.h **** {
 901:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:./Libraries/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:./Libraries/CMSIS/Include/core_cm4.h **** 
 926:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:./Libraries/CMSIS/Include/core_cm4.h **** 
 930:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:./Libraries/CMSIS/Include/core_cm4.h **** 
 933:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:./Libraries/CMSIS/Include/core_cm4.h **** 
 936:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  /tmp/ccsdcvoD.s 			page 21


 938:./Libraries/CMSIS/Include/core_cm4.h **** 
 939:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:./Libraries/CMSIS/Include/core_cm4.h **** 
 942:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:./Libraries/CMSIS/Include/core_cm4.h **** 
 945:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:./Libraries/CMSIS/Include/core_cm4.h **** 
 948:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:./Libraries/CMSIS/Include/core_cm4.h **** 
 951:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:./Libraries/CMSIS/Include/core_cm4.h **** 
 954:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:./Libraries/CMSIS/Include/core_cm4.h **** 
 957:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:./Libraries/CMSIS/Include/core_cm4.h **** 
 960:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:./Libraries/CMSIS/Include/core_cm4.h **** 
 963:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:./Libraries/CMSIS/Include/core_cm4.h **** 
 966:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:./Libraries/CMSIS/Include/core_cm4.h **** 
 969:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:./Libraries/CMSIS/Include/core_cm4.h **** 
 972:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:./Libraries/CMSIS/Include/core_cm4.h **** 
 975:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:./Libraries/CMSIS/Include/core_cm4.h **** 
 978:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:./Libraries/CMSIS/Include/core_cm4.h **** 
 981:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:./Libraries/CMSIS/Include/core_cm4.h **** 
 985:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:./Libraries/CMSIS/Include/core_cm4.h **** 
 989:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:./Libraries/CMSIS/Include/core_cm4.h **** 
 993:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  /tmp/ccsdcvoD.s 			page 22


 995:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:./Libraries/CMSIS/Include/core_cm4.h **** 
 997:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:./Libraries/CMSIS/Include/core_cm4.h **** 
1001:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:./Libraries/CMSIS/Include/core_cm4.h **** 
1005:./Libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:./Libraries/CMSIS/Include/core_cm4.h **** 
1009:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:./Libraries/CMSIS/Include/core_cm4.h **** 
1012:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:./Libraries/CMSIS/Include/core_cm4.h **** 
1015:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:./Libraries/CMSIS/Include/core_cm4.h **** 
1018:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:./Libraries/CMSIS/Include/core_cm4.h **** 
1021:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:./Libraries/CMSIS/Include/core_cm4.h **** 
1024:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:./Libraries/CMSIS/Include/core_cm4.h **** 
1027:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:./Libraries/CMSIS/Include/core_cm4.h **** 
1030:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:./Libraries/CMSIS/Include/core_cm4.h **** 
1033:./Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:./Libraries/CMSIS/Include/core_cm4.h **** 
1035:./Libraries/CMSIS/Include/core_cm4.h **** 
1036:./Libraries/CMSIS/Include/core_cm4.h **** /**
1037:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1041:./Libraries/CMSIS/Include/core_cm4.h ****  */
1042:./Libraries/CMSIS/Include/core_cm4.h **** 
1043:./Libraries/CMSIS/Include/core_cm4.h **** /**
1044:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:./Libraries/CMSIS/Include/core_cm4.h ****  */
1046:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1047:./Libraries/CMSIS/Include/core_cm4.h **** {
1048:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  /tmp/ccsdcvoD.s 			page 23


1052:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:./Libraries/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:./Libraries/CMSIS/Include/core_cm4.h **** 
1074:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:./Libraries/CMSIS/Include/core_cm4.h **** 
1078:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:./Libraries/CMSIS/Include/core_cm4.h **** 
1082:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:./Libraries/CMSIS/Include/core_cm4.h **** 
1086:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:./Libraries/CMSIS/Include/core_cm4.h **** 
1089:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:./Libraries/CMSIS/Include/core_cm4.h **** 
1092:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:./Libraries/CMSIS/Include/core_cm4.h **** 
1095:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:./Libraries/CMSIS/Include/core_cm4.h **** 
1099:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:./Libraries/CMSIS/Include/core_cm4.h **** 
1102:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:./Libraries/CMSIS/Include/core_cm4.h **** 
1106:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccsdcvoD.s 			page 24


1109:./Libraries/CMSIS/Include/core_cm4.h **** 
1110:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:./Libraries/CMSIS/Include/core_cm4.h **** 
1113:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:./Libraries/CMSIS/Include/core_cm4.h **** 
1116:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:./Libraries/CMSIS/Include/core_cm4.h **** 
1119:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:./Libraries/CMSIS/Include/core_cm4.h **** 
1122:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:./Libraries/CMSIS/Include/core_cm4.h **** 
1125:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:./Libraries/CMSIS/Include/core_cm4.h **** 
1128:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:./Libraries/CMSIS/Include/core_cm4.h **** 
1132:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:./Libraries/CMSIS/Include/core_cm4.h **** 
1136:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:./Libraries/CMSIS/Include/core_cm4.h **** 
1139:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:./Libraries/CMSIS/Include/core_cm4.h **** 
1142:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:./Libraries/CMSIS/Include/core_cm4.h **** 
1145:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:./Libraries/CMSIS/Include/core_cm4.h **** 
1148:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:./Libraries/CMSIS/Include/core_cm4.h **** 
1151:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:./Libraries/CMSIS/Include/core_cm4.h **** 
1154:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:./Libraries/CMSIS/Include/core_cm4.h **** 
1158:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:./Libraries/CMSIS/Include/core_cm4.h **** 
1162:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccsdcvoD.s 			page 25


1166:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:./Libraries/CMSIS/Include/core_cm4.h **** 
1169:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:./Libraries/CMSIS/Include/core_cm4.h **** 
1172:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:./Libraries/CMSIS/Include/core_cm4.h **** 
1175:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:./Libraries/CMSIS/Include/core_cm4.h **** 
1178:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:./Libraries/CMSIS/Include/core_cm4.h **** 
1181:./Libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:./Libraries/CMSIS/Include/core_cm4.h **** 
1185:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:./Libraries/CMSIS/Include/core_cm4.h **** 
1188:./Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:./Libraries/CMSIS/Include/core_cm4.h **** 
1190:./Libraries/CMSIS/Include/core_cm4.h **** 
1191:./Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:./Libraries/CMSIS/Include/core_cm4.h **** /**
1193:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1197:./Libraries/CMSIS/Include/core_cm4.h ****  */
1198:./Libraries/CMSIS/Include/core_cm4.h **** 
1199:./Libraries/CMSIS/Include/core_cm4.h **** /**
1200:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:./Libraries/CMSIS/Include/core_cm4.h ****  */
1202:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1203:./Libraries/CMSIS/Include/core_cm4.h **** {
1204:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:./Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:./Libraries/CMSIS/Include/core_cm4.h **** 
1217:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:./Libraries/CMSIS/Include/core_cm4.h **** 
1221:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
ARM GAS  /tmp/ccsdcvoD.s 			page 26


1223:./Libraries/CMSIS/Include/core_cm4.h **** 
1224:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:./Libraries/CMSIS/Include/core_cm4.h **** 
1227:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:./Libraries/CMSIS/Include/core_cm4.h **** 
1231:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:./Libraries/CMSIS/Include/core_cm4.h **** 
1234:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:./Libraries/CMSIS/Include/core_cm4.h **** 
1237:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:./Libraries/CMSIS/Include/core_cm4.h **** 
1241:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:./Libraries/CMSIS/Include/core_cm4.h **** 
1245:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:./Libraries/CMSIS/Include/core_cm4.h **** 
1248:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:./Libraries/CMSIS/Include/core_cm4.h **** 
1251:./Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:./Libraries/CMSIS/Include/core_cm4.h **** 
1255:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:./Libraries/CMSIS/Include/core_cm4.h **** 
1258:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:./Libraries/CMSIS/Include/core_cm4.h **** 
1261:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:./Libraries/CMSIS/Include/core_cm4.h **** 
1264:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:./Libraries/CMSIS/Include/core_cm4.h **** 
1267:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:./Libraries/CMSIS/Include/core_cm4.h **** 
1270:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:./Libraries/CMSIS/Include/core_cm4.h **** 
1273:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:./Libraries/CMSIS/Include/core_cm4.h **** 
1276:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:./Libraries/CMSIS/Include/core_cm4.h **** 
1279:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/ccsdcvoD.s 			page 27


1280:./Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:./Libraries/CMSIS/Include/core_cm4.h **** 
1282:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1284:./Libraries/CMSIS/Include/core_cm4.h **** 
1285:./Libraries/CMSIS/Include/core_cm4.h **** 
1286:./Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:./Libraries/CMSIS/Include/core_cm4.h **** /**
1288:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1292:./Libraries/CMSIS/Include/core_cm4.h ****  */
1293:./Libraries/CMSIS/Include/core_cm4.h **** 
1294:./Libraries/CMSIS/Include/core_cm4.h **** /**
1295:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:./Libraries/CMSIS/Include/core_cm4.h ****  */
1297:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1298:./Libraries/CMSIS/Include/core_cm4.h **** {
1299:./Libraries/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:./Libraries/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:./Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:./Libraries/CMSIS/Include/core_cm4.h **** 
1307:./Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:./Libraries/CMSIS/Include/core_cm4.h **** 
1311:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:./Libraries/CMSIS/Include/core_cm4.h **** 
1314:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:./Libraries/CMSIS/Include/core_cm4.h **** 
1317:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:./Libraries/CMSIS/Include/core_cm4.h **** 
1320:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:./Libraries/CMSIS/Include/core_cm4.h **** 
1323:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:./Libraries/CMSIS/Include/core_cm4.h **** 
1326:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:./Libraries/CMSIS/Include/core_cm4.h **** 
1329:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:./Libraries/CMSIS/Include/core_cm4.h **** 
1332:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:./Libraries/CMSIS/Include/core_cm4.h **** 
1335:./Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
ARM GAS  /tmp/ccsdcvoD.s 			page 28


1337:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:./Libraries/CMSIS/Include/core_cm4.h **** 
1339:./Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:./Libraries/CMSIS/Include/core_cm4.h **** 
1343:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:./Libraries/CMSIS/Include/core_cm4.h **** 
1346:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:./Libraries/CMSIS/Include/core_cm4.h **** 
1349:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:./Libraries/CMSIS/Include/core_cm4.h **** 
1352:./Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:./Libraries/CMSIS/Include/core_cm4.h **** 
1356:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:./Libraries/CMSIS/Include/core_cm4.h **** 
1359:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:./Libraries/CMSIS/Include/core_cm4.h **** 
1362:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:./Libraries/CMSIS/Include/core_cm4.h **** 
1365:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:./Libraries/CMSIS/Include/core_cm4.h **** 
1368:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:./Libraries/CMSIS/Include/core_cm4.h **** 
1371:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:./Libraries/CMSIS/Include/core_cm4.h **** 
1374:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:./Libraries/CMSIS/Include/core_cm4.h **** 
1377:./Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:./Libraries/CMSIS/Include/core_cm4.h **** 
1381:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:./Libraries/CMSIS/Include/core_cm4.h **** 
1384:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:./Libraries/CMSIS/Include/core_cm4.h **** 
1387:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:./Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:./Libraries/CMSIS/Include/core_cm4.h **** 
1390:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1392:./Libraries/CMSIS/Include/core_cm4.h **** 
1393:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccsdcvoD.s 			page 29


1394:./Libraries/CMSIS/Include/core_cm4.h **** /**
1395:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1399:./Libraries/CMSIS/Include/core_cm4.h ****  */
1400:./Libraries/CMSIS/Include/core_cm4.h **** 
1401:./Libraries/CMSIS/Include/core_cm4.h **** /**
1402:./Libraries/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:./Libraries/CMSIS/Include/core_cm4.h ****  */
1404:./Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1405:./Libraries/CMSIS/Include/core_cm4.h **** {
1406:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:./Libraries/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:./Libraries/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:./Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:./Libraries/CMSIS/Include/core_cm4.h **** 
1412:./Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:./Libraries/CMSIS/Include/core_cm4.h **** 
1416:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:./Libraries/CMSIS/Include/core_cm4.h **** 
1419:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:./Libraries/CMSIS/Include/core_cm4.h **** 
1422:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:./Libraries/CMSIS/Include/core_cm4.h **** 
1425:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:./Libraries/CMSIS/Include/core_cm4.h **** 
1428:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:./Libraries/CMSIS/Include/core_cm4.h **** 
1431:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:./Libraries/CMSIS/Include/core_cm4.h **** 
1434:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:./Libraries/CMSIS/Include/core_cm4.h **** 
1437:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:./Libraries/CMSIS/Include/core_cm4.h **** 
1440:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:./Libraries/CMSIS/Include/core_cm4.h **** 
1443:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:./Libraries/CMSIS/Include/core_cm4.h **** 
1446:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:./Libraries/CMSIS/Include/core_cm4.h **** 
1449:./Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
ARM GAS  /tmp/ccsdcvoD.s 			page 30


1451:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:./Libraries/CMSIS/Include/core_cm4.h **** 
1453:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:./Libraries/CMSIS/Include/core_cm4.h **** 
1456:./Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:./Libraries/CMSIS/Include/core_cm4.h **** 
1460:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:./Libraries/CMSIS/Include/core_cm4.h **** 
1463:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:./Libraries/CMSIS/Include/core_cm4.h **** 
1466:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:./Libraries/CMSIS/Include/core_cm4.h **** 
1469:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:./Libraries/CMSIS/Include/core_cm4.h **** 
1472:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:./Libraries/CMSIS/Include/core_cm4.h **** 
1475:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:./Libraries/CMSIS/Include/core_cm4.h **** 
1478:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:./Libraries/CMSIS/Include/core_cm4.h **** 
1481:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:./Libraries/CMSIS/Include/core_cm4.h **** 
1484:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:./Libraries/CMSIS/Include/core_cm4.h **** 
1487:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:./Libraries/CMSIS/Include/core_cm4.h **** 
1490:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:./Libraries/CMSIS/Include/core_cm4.h **** 
1493:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:./Libraries/CMSIS/Include/core_cm4.h **** 
1496:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:./Libraries/CMSIS/Include/core_cm4.h **** 
1498:./Libraries/CMSIS/Include/core_cm4.h **** 
1499:./Libraries/CMSIS/Include/core_cm4.h **** /**
1500:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1504:./Libraries/CMSIS/Include/core_cm4.h ****  */
1505:./Libraries/CMSIS/Include/core_cm4.h **** 
1506:./Libraries/CMSIS/Include/core_cm4.h **** /**
1507:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
ARM GAS  /tmp/ccsdcvoD.s 			page 31


1508:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:./Libraries/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:./Libraries/CMSIS/Include/core_cm4.h **** */
1512:./Libraries/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:./Libraries/CMSIS/Include/core_cm4.h **** 
1514:./Libraries/CMSIS/Include/core_cm4.h **** /**
1515:./Libraries/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:./Libraries/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:./Libraries/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:./Libraries/CMSIS/Include/core_cm4.h **** */
1520:./Libraries/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:./Libraries/CMSIS/Include/core_cm4.h **** 
1522:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:./Libraries/CMSIS/Include/core_cm4.h **** 
1524:./Libraries/CMSIS/Include/core_cm4.h **** 
1525:./Libraries/CMSIS/Include/core_cm4.h **** /**
1526:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:./Libraries/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1530:./Libraries/CMSIS/Include/core_cm4.h ****  */
1531:./Libraries/CMSIS/Include/core_cm4.h **** 
1532:./Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:./Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:./Libraries/CMSIS/Include/core_cm4.h **** 
1542:./Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:./Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:./Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:./Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:./Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:./Libraries/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:./Libraries/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:./Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:./Libraries/CMSIS/Include/core_cm4.h **** 
1551:./Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:./Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:./Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1555:./Libraries/CMSIS/Include/core_cm4.h **** 
1556:./Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:./Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:./Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:./Libraries/CMSIS/Include/core_cm4.h **** #endif
1560:./Libraries/CMSIS/Include/core_cm4.h **** 
1561:./Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1562:./Libraries/CMSIS/Include/core_cm4.h **** 
1563:./Libraries/CMSIS/Include/core_cm4.h **** 
1564:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccsdcvoD.s 			page 32


1565:./Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:./Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:./Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:./Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:./Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1571:./Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:./Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:./Libraries/CMSIS/Include/core_cm4.h **** /**
1574:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:./Libraries/CMSIS/Include/core_cm4.h **** */
1576:./Libraries/CMSIS/Include/core_cm4.h **** 
1577:./Libraries/CMSIS/Include/core_cm4.h **** 
1578:./Libraries/CMSIS/Include/core_cm4.h **** 
1579:./Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:./Libraries/CMSIS/Include/core_cm4.h **** /**
1581:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1585:./Libraries/CMSIS/Include/core_cm4.h ****  */
1586:./Libraries/CMSIS/Include/core_cm4.h **** 
1587:./Libraries/CMSIS/Include/core_cm4.h **** /**
1588:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:./Libraries/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:./Libraries/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:./Libraries/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:./Libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:./Libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:./Libraries/CMSIS/Include/core_cm4.h ****  */
1596:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  40              		.loc 2 1596 22 view .LVU3
  41              	.LBB39:
1597:./Libraries/CMSIS/Include/core_cm4.h **** {
1598:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
  42              		.loc 2 1598 3 view .LVU4
1599:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  43              		.loc 2 1599 3 view .LVU5
1600:./Libraries/CMSIS/Include/core_cm4.h **** 
1601:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  44              		.loc 2 1601 3 view .LVU6
  45              		.loc 2 1601 14 is_stmt 0 view .LVU7
  46 0000 074A     		ldr	r2, .L2
  47 0002 D368     		ldr	r3, [r2, #12]
  48              	.LVL1:
1602:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  49              		.loc 2 1602 3 is_stmt 1 view .LVU8
  50              		.loc 2 1602 13 is_stmt 0 view .LVU9
  51 0004 23F4E063 		bic	r3, r3, #1792
  52              	.LVL2:
  53              		.loc 2 1602 13 view .LVU10
  54 0008 1B04     		lsls	r3, r3, #16
  55 000a 1B0C     		lsrs	r3, r3, #16
  56              	.LVL3:
1603:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  57              		.loc 2 1603 3 is_stmt 1 view .LVU11
ARM GAS  /tmp/ccsdcvoD.s 			page 33


1604:./Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:./Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  58              		.loc 2 1605 35 is_stmt 0 view .LVU12
  59 000c 0002     		lsls	r0, r0, #8
  60              	.LVL4:
  61              		.loc 2 1605 35 view .LVU13
  62 000e 00F4E060 		and	r0, r0, #1792
1604:./Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  63              		.loc 2 1604 62 view .LVU14
  64 0012 0343     		orrs	r3, r3, r0
  65              	.LVL5:
1603:./Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  66              		.loc 2 1603 14 view .LVU15
  67 0014 43F0BF63 		orr	r3, r3, #100139008
  68 0018 43F40033 		orr	r3, r3, #131072
  69              	.LVL6:
1606:./Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  70              		.loc 2 1606 3 is_stmt 1 view .LVU16
  71              		.loc 2 1606 14 is_stmt 0 view .LVU17
  72 001c D360     		str	r3, [r2, #12]
  73              	.LVL7:
  74              		.loc 2 1606 14 view .LVU18
  75              	.LBE39:
  76              	.LBE38:
 166:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
  77              		.loc 1 166 1 view .LVU19
  78 001e 7047     		bx	lr
  79              	.L3:
  80              		.align	2
  81              	.L2:
  82 0020 00ED00E0 		.word	-536810240
  83              		.cfi_endproc
  84              	.LFE126:
  86              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  87              		.align	1
  88              		.global	HAL_NVIC_SetPriority
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv4-sp-d16
  94              	HAL_NVIC_SetPriority:
  95              	.LVL8:
  96              	.LFB127:
 167:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 168:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 169:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 170:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 171:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 172:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 173:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 174:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 175:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 176:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 177:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 178:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 179:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 180:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccsdcvoD.s 			page 34


 181:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 182:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** { 
  97              		.loc 1 182 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		.loc 1 182 1 is_stmt 0 view .LVU21
 102 0000 00B5     		push	{lr}
 103              	.LCFI0:
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 14, -4
 183:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 106              		.loc 1 183 3 is_stmt 1 view .LVU22
 107              	.LVL9:
 184:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 185:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 186:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 108              		.loc 1 186 3 view .LVU23
 187:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 109              		.loc 1 187 3 view .LVU24
 188:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 189:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 110              		.loc 1 189 3 view .LVU25
 111              	.LBB46:
 112              	.LBI46:
1607:./Libraries/CMSIS/Include/core_cm4.h **** }
1608:./Libraries/CMSIS/Include/core_cm4.h **** 
1609:./Libraries/CMSIS/Include/core_cm4.h **** 
1610:./Libraries/CMSIS/Include/core_cm4.h **** /**
1611:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:./Libraries/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:./Libraries/CMSIS/Include/core_cm4.h ****  */
1615:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
 113              		.loc 2 1615 26 view .LVU26
 114              	.LBB47:
1616:./Libraries/CMSIS/Include/core_cm4.h **** {
1617:./Libraries/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 115              		.loc 2 1617 3 view .LVU27
 116              		.loc 2 1617 26 is_stmt 0 view .LVU28
 117 0002 194B     		ldr	r3, .L11
 118 0004 DB68     		ldr	r3, [r3, #12]
 119              		.loc 2 1617 11 view .LVU29
 120 0006 C3F30223 		ubfx	r3, r3, #8, #3
 121              	.LVL10:
 122              		.loc 2 1617 11 view .LVU30
 123              	.LBE47:
 124              	.LBE46:
 190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 191:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 125              		.loc 1 191 3 is_stmt 1 view .LVU31
 126              	.LBB48:
 127              	.LBI48:
1618:./Libraries/CMSIS/Include/core_cm4.h **** }
1619:./Libraries/CMSIS/Include/core_cm4.h **** 
1620:./Libraries/CMSIS/Include/core_cm4.h **** 
1621:./Libraries/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccsdcvoD.s 			page 35


1622:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
1623:./Libraries/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:./Libraries/CMSIS/Include/core_cm4.h ****  */
1626:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:./Libraries/CMSIS/Include/core_cm4.h **** {
1628:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:./Libraries/CMSIS/Include/core_cm4.h **** }
1630:./Libraries/CMSIS/Include/core_cm4.h **** 
1631:./Libraries/CMSIS/Include/core_cm4.h **** 
1632:./Libraries/CMSIS/Include/core_cm4.h **** /**
1633:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
1634:./Libraries/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:./Libraries/CMSIS/Include/core_cm4.h ****  */
1637:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:./Libraries/CMSIS/Include/core_cm4.h **** {
1639:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:./Libraries/CMSIS/Include/core_cm4.h **** }
1641:./Libraries/CMSIS/Include/core_cm4.h **** 
1642:./Libraries/CMSIS/Include/core_cm4.h **** 
1643:./Libraries/CMSIS/Include/core_cm4.h **** /**
1644:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:./Libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:./Libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:./Libraries/CMSIS/Include/core_cm4.h ****  */
1650:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:./Libraries/CMSIS/Include/core_cm4.h **** {
1652:./Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:./Libraries/CMSIS/Include/core_cm4.h **** }
1654:./Libraries/CMSIS/Include/core_cm4.h **** 
1655:./Libraries/CMSIS/Include/core_cm4.h **** 
1656:./Libraries/CMSIS/Include/core_cm4.h **** /**
1657:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:./Libraries/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:./Libraries/CMSIS/Include/core_cm4.h ****  */
1661:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:./Libraries/CMSIS/Include/core_cm4.h **** {
1663:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:./Libraries/CMSIS/Include/core_cm4.h **** }
1665:./Libraries/CMSIS/Include/core_cm4.h **** 
1666:./Libraries/CMSIS/Include/core_cm4.h **** 
1667:./Libraries/CMSIS/Include/core_cm4.h **** /**
1668:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:./Libraries/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:./Libraries/CMSIS/Include/core_cm4.h ****  */
1672:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:./Libraries/CMSIS/Include/core_cm4.h **** {
1674:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:./Libraries/CMSIS/Include/core_cm4.h **** }
1676:./Libraries/CMSIS/Include/core_cm4.h **** 
1677:./Libraries/CMSIS/Include/core_cm4.h **** 
1678:./Libraries/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccsdcvoD.s 			page 36


1679:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1680:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:./Libraries/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:./Libraries/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:./Libraries/CMSIS/Include/core_cm4.h ****  */
1685:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:./Libraries/CMSIS/Include/core_cm4.h **** {
1687:./Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:./Libraries/CMSIS/Include/core_cm4.h **** }
1689:./Libraries/CMSIS/Include/core_cm4.h **** 
1690:./Libraries/CMSIS/Include/core_cm4.h **** 
1691:./Libraries/CMSIS/Include/core_cm4.h **** /**
1692:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:./Libraries/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:./Libraries/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:./Libraries/CMSIS/Include/core_cm4.h ****  */
1698:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:./Libraries/CMSIS/Include/core_cm4.h **** {
1700:./Libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:./Libraries/CMSIS/Include/core_cm4.h ****   {
1702:./Libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:./Libraries/CMSIS/Include/core_cm4.h ****   }
1704:./Libraries/CMSIS/Include/core_cm4.h ****   else
1705:./Libraries/CMSIS/Include/core_cm4.h ****   {
1706:./Libraries/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:./Libraries/CMSIS/Include/core_cm4.h ****   }
1708:./Libraries/CMSIS/Include/core_cm4.h **** }
1709:./Libraries/CMSIS/Include/core_cm4.h **** 
1710:./Libraries/CMSIS/Include/core_cm4.h **** 
1711:./Libraries/CMSIS/Include/core_cm4.h **** /**
1712:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1713:./Libraries/CMSIS/Include/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:./Libraries/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:./Libraries/CMSIS/Include/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:./Libraries/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1718:./Libraries/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:./Libraries/CMSIS/Include/core_cm4.h ****  */
1720:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:./Libraries/CMSIS/Include/core_cm4.h **** {
1722:./Libraries/CMSIS/Include/core_cm4.h **** 
1723:./Libraries/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:./Libraries/CMSIS/Include/core_cm4.h ****   {
1725:./Libraries/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:./Libraries/CMSIS/Include/core_cm4.h ****   }
1727:./Libraries/CMSIS/Include/core_cm4.h ****   else
1728:./Libraries/CMSIS/Include/core_cm4.h ****   {
1729:./Libraries/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:./Libraries/CMSIS/Include/core_cm4.h ****   }
1731:./Libraries/CMSIS/Include/core_cm4.h **** }
1732:./Libraries/CMSIS/Include/core_cm4.h **** 
1733:./Libraries/CMSIS/Include/core_cm4.h **** 
1734:./Libraries/CMSIS/Include/core_cm4.h **** /**
1735:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
ARM GAS  /tmp/ccsdcvoD.s 			page 37


1736:./Libraries/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:./Libraries/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:./Libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:./Libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:./Libraries/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:./Libraries/CMSIS/Include/core_cm4.h ****  */
1745:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 128              		.loc 2 1745 26 view .LVU32
 129              	.LBB49:
1746:./Libraries/CMSIS/Include/core_cm4.h **** {
1747:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 130              		.loc 2 1747 3 view .LVU33
1748:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 131              		.loc 2 1748 3 view .LVU34
1749:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 132              		.loc 2 1749 3 view .LVU35
1750:./Libraries/CMSIS/Include/core_cm4.h **** 
1751:./Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 133              		.loc 2 1751 3 view .LVU36
 134              		.loc 2 1751 31 is_stmt 0 view .LVU37
 135 000a C3F1070C 		rsb	ip, r3, #7
 136              		.loc 2 1751 23 view .LVU38
 137 000e BCF1040F 		cmp	ip, #4
 138 0012 28BF     		it	cs
 139 0014 4FF0040C 		movcs	ip, #4
 140              	.LVL11:
1752:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 141              		.loc 2 1752 3 is_stmt 1 view .LVU39
 142              		.loc 2 1752 44 is_stmt 0 view .LVU40
 143 0018 03F1040E 		add	lr, r3, #4
 144              		.loc 2 1752 109 view .LVU41
 145 001c BEF1060F 		cmp	lr, #6
 146 0020 18D9     		bls	.L8
 147 0022 033B     		subs	r3, r3, #3
 148              	.LVL12:
 149              	.L5:
1753:./Libraries/CMSIS/Include/core_cm4.h **** 
1754:./Libraries/CMSIS/Include/core_cm4.h ****   return (
 150              		.loc 2 1754 3 is_stmt 1 view .LVU42
1755:./Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 151              		.loc 2 1755 30 is_stmt 0 view .LVU43
 152 0024 4FF0FF3E 		mov	lr, #-1
 153              	.LVL13:
 154              		.loc 2 1755 30 view .LVU44
 155 0028 0EFA0CFC 		lsl	ip, lr, ip
 156              	.LVL14:
 157              		.loc 2 1755 30 view .LVU45
 158 002c 21EA0C01 		bic	r1, r1, ip
 159              	.LVL15:
 160              		.loc 2 1755 82 view .LVU46
 161 0030 9940     		lsls	r1, r1, r3
1756:./Libraries/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 162              		.loc 2 1756 30 view .LVU47
 163 0032 0EFA03F3 		lsl	r3, lr, r3
ARM GAS  /tmp/ccsdcvoD.s 			page 38


 164              	.LVL16:
 165              		.loc 2 1756 30 view .LVU48
 166 0036 22EA0303 		bic	r3, r2, r3
1755:./Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 167              		.loc 2 1755 102 view .LVU49
 168 003a 1943     		orrs	r1, r1, r3
 169              	.LVL17:
1755:./Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 170              		.loc 2 1755 102 view .LVU50
 171              	.LBE49:
 172              	.LBE48:
 173              	.LBB51:
 174              	.LBI51:
1698:./Libraries/CMSIS/Include/core_cm4.h **** {
 175              		.loc 2 1698 22 is_stmt 1 view .LVU51
 176              	.LBB52:
1700:./Libraries/CMSIS/Include/core_cm4.h ****   {
 177              		.loc 2 1700 3 view .LVU52
1700:./Libraries/CMSIS/Include/core_cm4.h ****   {
 178              		.loc 2 1700 6 is_stmt 0 view .LVU53
 179 003c 0028     		cmp	r0, #0
 180 003e 0BDB     		blt	.L10
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 181              		.loc 2 1706 5 is_stmt 1 view .LVU54
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 182              		.loc 2 1706 57 is_stmt 0 view .LVU55
 183 0040 0901     		lsls	r1, r1, #4
 184              	.LVL18:
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 185              		.loc 2 1706 57 view .LVU56
 186 0042 C9B2     		uxtb	r1, r1
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 187              		.loc 2 1706 55 view .LVU57
 188 0044 00F16040 		add	r0, r0, #-536870912
 189              	.LVL19:
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 190              		.loc 2 1706 55 view .LVU58
 191 0048 00F56140 		add	r0, r0, #57600
 192 004c 80F80013 		strb	r1, [r0, #768]
 193              	.LVL20:
 194              	.L4:
1706:./Libraries/CMSIS/Include/core_cm4.h ****   }
 195              		.loc 2 1706 55 view .LVU59
 196              	.LBE52:
 197              	.LBE51:
 192:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 198              		.loc 1 192 1 view .LVU60
 199 0050 5DF804FB 		ldr	pc, [sp], #4
 200              	.LVL21:
 201              	.L8:
 202              	.LBB54:
 203              	.LBB50:
1752:./Libraries/CMSIS/Include/core_cm4.h **** 
 204              		.loc 2 1752 109 view .LVU61
 205 0054 0023     		movs	r3, #0
 206              	.LVL22:
1752:./Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccsdcvoD.s 			page 39


 207              		.loc 2 1752 109 view .LVU62
 208 0056 E5E7     		b	.L5
 209              	.LVL23:
 210              	.L10:
1752:./Libraries/CMSIS/Include/core_cm4.h **** 
 211              		.loc 2 1752 109 view .LVU63
 212              	.LBE50:
 213              	.LBE54:
 214              	.LBB55:
 215              	.LBB53:
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 216              		.loc 2 1702 5 is_stmt 1 view .LVU64
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 217              		.loc 2 1702 41 is_stmt 0 view .LVU65
 218 0058 00F00F00 		and	r0, r0, #15
 219              	.LVL24:
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 220              		.loc 2 1702 57 view .LVU66
 221 005c 0901     		lsls	r1, r1, #4
 222              	.LVL25:
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 223              		.loc 2 1702 57 view .LVU67
 224 005e C9B2     		uxtb	r1, r1
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 225              		.loc 2 1702 55 view .LVU68
 226 0060 024B     		ldr	r3, .L11+4
 227 0062 1954     		strb	r1, [r3, r0]
 228 0064 F4E7     		b	.L4
 229              	.L12:
 230 0066 00BF     		.align	2
 231              	.L11:
 232 0068 00ED00E0 		.word	-536810240
 233 006c 14ED00E0 		.word	-536810220
 234              	.LBE53:
 235              	.LBE55:
 236              		.cfi_endproc
 237              	.LFE127:
 239              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_NVIC_EnableIRQ
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	HAL_NVIC_EnableIRQ:
 248              	.LVL26:
 249              	.LFB128:
 193:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 194:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 195:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 202:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccsdcvoD.s 			page 40


 203:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 204:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 250              		.loc 1 204 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 205:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 255              		.loc 1 206 3 view .LVU70
 207:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 208:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 209:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 256              		.loc 1 209 3 view .LVU71
 257              	.LBB56:
 258              	.LBI56:
1626:./Libraries/CMSIS/Include/core_cm4.h **** {
 259              		.loc 2 1626 22 view .LVU72
 260              	.LBB57:
1628:./Libraries/CMSIS/Include/core_cm4.h **** }
 261              		.loc 2 1628 3 view .LVU73
1628:./Libraries/CMSIS/Include/core_cm4.h **** }
 262              		.loc 2 1628 97 is_stmt 0 view .LVU74
 263 0000 00F01F02 		and	r2, r0, #31
1628:./Libraries/CMSIS/Include/core_cm4.h **** }
 264              		.loc 2 1628 41 view .LVU75
 265 0004 4009     		lsrs	r0, r0, #5
 266              	.LVL27:
1628:./Libraries/CMSIS/Include/core_cm4.h **** }
 267              		.loc 2 1628 52 view .LVU76
 268 0006 0123     		movs	r3, #1
 269 0008 9340     		lsls	r3, r3, r2
1628:./Libraries/CMSIS/Include/core_cm4.h **** }
 270              		.loc 2 1628 50 view .LVU77
 271 000a 024A     		ldr	r2, .L14
 272 000c 42F82030 		str	r3, [r2, r0, lsl #2]
 273              	.LVL28:
1628:./Libraries/CMSIS/Include/core_cm4.h **** }
 274              		.loc 2 1628 50 view .LVU78
 275              	.LBE57:
 276              	.LBE56:
 210:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 277              		.loc 1 210 1 view .LVU79
 278 0010 7047     		bx	lr
 279              	.L15:
 280 0012 00BF     		.align	2
 281              	.L14:
 282 0014 00E100E0 		.word	-536813312
 283              		.cfi_endproc
 284              	.LFE128:
 286              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_NVIC_DisableIRQ
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccsdcvoD.s 			page 41


 294              	HAL_NVIC_DisableIRQ:
 295              	.LVL29:
 296              	.LFB129:
 211:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 212:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 213:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 214:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 215:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 216:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 217:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 218:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 219:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 220:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 297              		.loc 1 220 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		@ link register save eliminated.
 221:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 222:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 302              		.loc 1 222 3 view .LVU81
 223:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 224:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
 225:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 303              		.loc 1 225 3 view .LVU82
 304              	.LBB58:
 305              	.LBI58:
1637:./Libraries/CMSIS/Include/core_cm4.h **** {
 306              		.loc 2 1637 22 view .LVU83
 307              	.LBB59:
1639:./Libraries/CMSIS/Include/core_cm4.h **** }
 308              		.loc 2 1639 3 view .LVU84
1639:./Libraries/CMSIS/Include/core_cm4.h **** }
 309              		.loc 2 1639 97 is_stmt 0 view .LVU85
 310 0000 00F01F02 		and	r2, r0, #31
1639:./Libraries/CMSIS/Include/core_cm4.h **** }
 311              		.loc 2 1639 41 view .LVU86
 312 0004 4009     		lsrs	r0, r0, #5
 313              	.LVL30:
1639:./Libraries/CMSIS/Include/core_cm4.h **** }
 314              		.loc 2 1639 52 view .LVU87
 315 0006 0123     		movs	r3, #1
 316 0008 9340     		lsls	r3, r3, r2
1639:./Libraries/CMSIS/Include/core_cm4.h **** }
 317              		.loc 2 1639 50 view .LVU88
 318 000a 2030     		adds	r0, r0, #32
 319 000c 014A     		ldr	r2, .L17
 320 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 321              	.LVL31:
1639:./Libraries/CMSIS/Include/core_cm4.h **** }
 322              		.loc 2 1639 50 view .LVU89
 323              	.LBE59:
 324              	.LBE58:
 226:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 325              		.loc 1 226 1 view .LVU90
 326 0012 7047     		bx	lr
 327              	.L18:
ARM GAS  /tmp/ccsdcvoD.s 			page 42


 328              		.align	2
 329              	.L17:
 330 0014 00E100E0 		.word	-536813312
 331              		.cfi_endproc
 332              	.LFE129:
 334              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 335              		.align	1
 336              		.global	HAL_NVIC_SystemReset
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 340              		.fpu fpv4-sp-d16
 342              	HAL_NVIC_SystemReset:
 343              	.LFB130:
 227:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 228:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 229:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 230:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 231:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 233:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 344              		.loc 1 233 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ Volatile: function does not return.
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		@ link register save eliminated.
 234:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* System Reset */
 235:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 350              		.loc 1 235 3 view .LVU92
 351              	.LBB68:
 352              	.LBI68:
1757:./Libraries/CMSIS/Include/core_cm4.h ****          );
1758:./Libraries/CMSIS/Include/core_cm4.h **** }
1759:./Libraries/CMSIS/Include/core_cm4.h **** 
1760:./Libraries/CMSIS/Include/core_cm4.h **** 
1761:./Libraries/CMSIS/Include/core_cm4.h **** /**
1762:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1763:./Libraries/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:./Libraries/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1765:./Libraries/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1766:./Libraries/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:./Libraries/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:./Libraries/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:./Libraries/CMSIS/Include/core_cm4.h ****  */
1772:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:./Libraries/CMSIS/Include/core_cm4.h **** {
1774:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1777:./Libraries/CMSIS/Include/core_cm4.h **** 
1778:./Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:./Libraries/CMSIS/Include/core_cm4.h **** 
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
ARM GAS  /tmp/ccsdcvoD.s 			page 43


1782:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:./Libraries/CMSIS/Include/core_cm4.h **** }
1784:./Libraries/CMSIS/Include/core_cm4.h **** 
1785:./Libraries/CMSIS/Include/core_cm4.h **** 
1786:./Libraries/CMSIS/Include/core_cm4.h **** /**
1787:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1788:./Libraries/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:./Libraries/CMSIS/Include/core_cm4.h ****  */
1790:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
 353              		.loc 2 1790 22 view .LVU93
 354              	.LBB69:
1791:./Libraries/CMSIS/Include/core_cm4.h **** {
1792:./Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 355              		.loc 2 1792 3 view .LVU94
 356              	.LBB70:
 357              	.LBI70:
 358              		.file 3 "./Libraries/CMSIS/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:./Libraries/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
   9:./Libraries/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:./Libraries/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:./Libraries/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:./Libraries/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:./Libraries/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:./Libraries/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:./Libraries/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:./Libraries/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:./Libraries/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:./Libraries/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:./Libraries/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:./Libraries/CMSIS/Include/cmsis_gcc.h ****    *
  21:./Libraries/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:./Libraries/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:./Libraries/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:./Libraries/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:./Libraries/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:./Libraries/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:./Libraries/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:./Libraries/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:./Libraries/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:./Libraries/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:./Libraries/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:./Libraries/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  35:./Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  38:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /tmp/ccsdcvoD.s 			page 44


  41:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:./Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  45:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  46:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  47:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:./Libraries/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:./Libraries/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:./Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
  51:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  52:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  53:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  54:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:./Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  58:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  60:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  62:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  63:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  64:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  65:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:./Libraries/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  69:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  71:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  73:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  74:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  75:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  76:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  80:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  82:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  84:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
  87:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  88:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  89:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  90:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  94:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
  96:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccsdcvoD.s 			page 45


  98:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
  99:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 100:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 101:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 105:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 107:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 109:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 112:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 113:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 114:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 115:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 119:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 121:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 123:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 126:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 127:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 128:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 129:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 132:./Libraries/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 134:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 136:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 138:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 141:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 142:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 143:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 144:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 148:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 150:./Libraries/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 152:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccsdcvoD.s 			page 46


 155:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 156:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 157:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 158:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 162:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 164:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 166:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 167:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 168:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 169:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 173:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 175:./Libraries/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 180:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 182:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 183:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 186:./Libraries/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 188:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 190:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 192:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 193:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 194:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 195:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 199:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 201:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 203:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 206:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 207:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 208:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 209:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
ARM GAS  /tmp/ccsdcvoD.s 			page 47


 212:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 213:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 215:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 217:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 218:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 219:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 221:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 222:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:./Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 226:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 228:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 230:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 231:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 232:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 233:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:./Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 237:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 239:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 241:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 252:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 255:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 256:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 257:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 258:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 262:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 264:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 266:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 268:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccsdcvoD.s 			page 48


 269:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:./Libraries/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 274:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 276:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 278:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 279:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 281:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 285:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 287:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 289:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 292:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 293:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 295:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 299:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 301:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 303:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 306:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 307:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:./Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 319:./Libraries/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:./Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:./Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 325:./Libraries/CMSIS/Include/cmsis_gcc.h ****    return(0);
ARM GAS  /tmp/ccsdcvoD.s 			page 49


 326:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 327:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 328:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 329:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 330:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 331:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 335:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 337:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:./Libraries/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 343:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 344:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 345:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 347:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 348:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 351:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 352:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:./Libraries/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:./Libraries/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:./Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 356:./Libraries/CMSIS/Include/cmsis_gcc.h **** */
 357:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 358:./Libraries/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:./Libraries/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:./Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:./Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 365:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:./Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:./Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 368:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 369:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 370:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 373:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 375:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 377:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 378:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 379:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 380:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccsdcvoD.s 			page 50


 383:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 387:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 388:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 389:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 390:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:./Libraries/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 394:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 396:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 398:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 399:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 400:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 401:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 404:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 406:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 408:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 409:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 410:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 411:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:./Libraries/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:./Libraries/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 416:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 418:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 420:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 421:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 422:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 423:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:./Libraries/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 427:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 359              		.loc 3 427 53 view .LVU95
 360              	.LBB71:
 428:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 429:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 361              		.loc 3 429 3 view .LVU96
 362              		.syntax unified
 363              	@ 429 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 364 0000 BFF34F8F 		dsb 0xF
 365              	@ 0 "" 2
 366              		.thumb
 367              		.syntax unified
 368              	.LBE71:
ARM GAS  /tmp/ccsdcvoD.s 			page 51


 369              	.LBE70:
1793:./Libraries/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1794:./Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 370              		.loc 2 1794 3 view .LVU97
1795:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 371              		.loc 2 1795 32 is_stmt 0 view .LVU98
 372 0004 0549     		ldr	r1, .L21
 373 0006 CA68     		ldr	r2, [r1, #12]
 374              		.loc 2 1795 40 view .LVU99
 375 0008 02F4E062 		and	r2, r2, #1792
1794:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 376              		.loc 2 1794 17 view .LVU100
 377 000c 044B     		ldr	r3, .L21+4
 378 000e 1343     		orrs	r3, r3, r2
1794:./Libraries/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 379              		.loc 2 1794 15 view .LVU101
 380 0010 CB60     		str	r3, [r1, #12]
1796:./Libraries/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:./Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 381              		.loc 2 1797 3 is_stmt 1 view .LVU102
 382              	.LBB72:
 383              	.LBI72:
 427:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 384              		.loc 3 427 53 view .LVU103
 385              	.LBB73:
 386              		.loc 3 429 3 view .LVU104
 387              		.syntax unified
 388              	@ 429 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 389 0012 BFF34F8F 		dsb 0xF
 390              	@ 0 "" 2
 391              		.thumb
 392              		.syntax unified
 393              	.L20:
 394              	.LBE73:
 395              	.LBE72:
1798:./Libraries/CMSIS/Include/core_cm4.h **** 
1799:./Libraries/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
 396              		.loc 2 1799 3 view .LVU105
1800:./Libraries/CMSIS/Include/core_cm4.h ****   {
1801:./Libraries/CMSIS/Include/core_cm4.h ****     __NOP();
 397              		.loc 2 1801 5 view .LVU106
 398              	.LBB74:
 399              	.LBI74:
 373:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 400              		.loc 3 373 53 view .LVU107
 401              	.LBB75:
 375:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 402              		.loc 3 375 3 view .LVU108
 403              		.syntax unified
 404              	@ 375 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 405 0016 00BF     		nop
 406              	@ 0 "" 2
 407              		.thumb
 408              		.syntax unified
 409 0018 FDE7     		b	.L20
 410              	.L22:
 411 001a 00BF     		.align	2
ARM GAS  /tmp/ccsdcvoD.s 			page 52


 412              	.L21:
 413 001c 00ED00E0 		.word	-536810240
 414 0020 0400FA05 		.word	100270084
 415              	.LBE75:
 416              	.LBE74:
 417              	.LBE69:
 418              	.LBE68:
 419              		.cfi_endproc
 420              	.LFE130:
 422              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 423              		.align	1
 424              		.global	HAL_SYSTICK_Config
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 428              		.fpu fpv4-sp-d16
 430              	HAL_SYSTICK_Config:
 431              	.LVL32:
 432              	.LFB131:
 236:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 237:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 238:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 239:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 240:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 241:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 242:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 243:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 244:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 245:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 246:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 433              		.loc 1 246 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		@ link register save eliminated.
 247:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 438              		.loc 1 247 4 view .LVU110
 439              	.LBB76:
 440              	.LBI76:
1802:./Libraries/CMSIS/Include/core_cm4.h ****   }
1803:./Libraries/CMSIS/Include/core_cm4.h **** }
1804:./Libraries/CMSIS/Include/core_cm4.h **** 
1805:./Libraries/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1806:./Libraries/CMSIS/Include/core_cm4.h **** 
1807:./Libraries/CMSIS/Include/core_cm4.h **** 
1808:./Libraries/CMSIS/Include/core_cm4.h **** 
1809:./Libraries/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1810:./Libraries/CMSIS/Include/core_cm4.h **** /**
1811:./Libraries/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1812:./Libraries/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1813:./Libraries/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1814:./Libraries/CMSIS/Include/core_cm4.h ****   @{
1815:./Libraries/CMSIS/Include/core_cm4.h ****  */
1816:./Libraries/CMSIS/Include/core_cm4.h **** 
1817:./Libraries/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1818:./Libraries/CMSIS/Include/core_cm4.h **** 
1819:./Libraries/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccsdcvoD.s 			page 53


1820:./Libraries/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1821:./Libraries/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1822:./Libraries/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1823:./Libraries/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1824:./Libraries/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1825:./Libraries/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1826:./Libraries/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1827:./Libraries/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1828:./Libraries/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1829:./Libraries/CMSIS/Include/core_cm4.h ****  */
1830:./Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 441              		.loc 2 1830 26 view .LVU111
 442              	.LBB77:
1831:./Libraries/CMSIS/Include/core_cm4.h **** {
1832:./Libraries/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 443              		.loc 2 1832 3 view .LVU112
 444              		.loc 2 1832 14 is_stmt 0 view .LVU113
 445 0000 0138     		subs	r0, r0, #1
 446              	.LVL33:
 447              		.loc 2 1832 6 view .LVU114
 448 0002 B0F1807F 		cmp	r0, #16777216
 449 0006 0BD2     		bcs	.L25
1833:./Libraries/CMSIS/Include/core_cm4.h ****   {
1834:./Libraries/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
1835:./Libraries/CMSIS/Include/core_cm4.h ****   }
1836:./Libraries/CMSIS/Include/core_cm4.h **** 
1837:./Libraries/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 450              		.loc 2 1837 3 is_stmt 1 view .LVU115
 451              		.loc 2 1837 18 is_stmt 0 view .LVU116
 452 0008 4FF0E023 		mov	r3, #-536813568
 453 000c 5861     		str	r0, [r3, #20]
1838:./Libraries/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 454              		.loc 2 1838 3 is_stmt 1 view .LVU117
 455              	.LVL34:
 456              	.LBB78:
 457              	.LBI78:
1698:./Libraries/CMSIS/Include/core_cm4.h **** {
 458              		.loc 2 1698 22 view .LVU118
 459              	.LBB79:
1700:./Libraries/CMSIS/Include/core_cm4.h ****   {
 460              		.loc 2 1700 3 view .LVU119
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 461              		.loc 2 1702 5 view .LVU120
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 462              		.loc 2 1702 55 is_stmt 0 view .LVU121
 463 000e 054A     		ldr	r2, .L26
 464 0010 F021     		movs	r1, #240
 465 0012 82F82310 		strb	r1, [r2, #35]
 466              	.LVL35:
1702:./Libraries/CMSIS/Include/core_cm4.h ****   }
 467              		.loc 2 1702 55 view .LVU122
 468              	.LBE79:
 469              	.LBE78:
1839:./Libraries/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 470              		.loc 2 1839 3 is_stmt 1 view .LVU123
 471              		.loc 2 1839 18 is_stmt 0 view .LVU124
 472 0016 0020     		movs	r0, #0
ARM GAS  /tmp/ccsdcvoD.s 			page 54


 473              	.LVL36:
 474              		.loc 2 1839 18 view .LVU125
 475 0018 9861     		str	r0, [r3, #24]
1840:./Libraries/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 476              		.loc 2 1840 3 is_stmt 1 view .LVU126
 477              		.loc 2 1840 18 is_stmt 0 view .LVU127
 478 001a 0722     		movs	r2, #7
 479 001c 1A61     		str	r2, [r3, #16]
1841:./Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1842:./Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1843:./Libraries/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 480              		.loc 2 1843 3 is_stmt 1 view .LVU128
 481              		.loc 2 1843 10 is_stmt 0 view .LVU129
 482 001e 7047     		bx	lr
 483              	.L25:
1834:./Libraries/CMSIS/Include/core_cm4.h ****   }
 484              		.loc 2 1834 12 view .LVU130
 485 0020 0120     		movs	r0, #1
 486              	.LVL37:
1834:./Libraries/CMSIS/Include/core_cm4.h ****   }
 487              		.loc 2 1834 12 view .LVU131
 488              	.LBE77:
 489              	.LBE76:
 248:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 490              		.loc 1 248 1 view .LVU132
 491 0022 7047     		bx	lr
 492              	.L27:
 493              		.align	2
 494              	.L26:
 495 0024 00ED00E0 		.word	-536810240
 496              		.cfi_endproc
 497              	.LFE131:
 499              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 500              		.align	1
 501              		.global	HAL_MPU_Disable
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu fpv4-sp-d16
 507              	HAL_MPU_Disable:
 508              	.LFB132:
 249:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 250:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @}
 251:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 252:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 253:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 254:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
 255:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 256:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim   
 257:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 258:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 259:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 260:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 261:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 262:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 263:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
 264:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
ARM GAS  /tmp/ccsdcvoD.s 			page 55


 265:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 266:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 268:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 269:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 270:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 271:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 272:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 273:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 274:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 275:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 509              		.loc 1 275 1 is_stmt 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 276:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 277:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DMB();
 514              		.loc 1 277 3 view .LVU134
 515              	.LBB80:
 516              	.LBI80:
 430:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 431:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Include/cmsis_gcc.h **** 
 433:./Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 434:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:./Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:./Libraries/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:./Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 438:./Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 517              		.loc 3 438 53 view .LVU135
 518              	.LBB81:
 439:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 440:./Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 519              		.loc 3 440 3 view .LVU136
 520              		.syntax unified
 521              	@ 440 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 522 0000 BFF35F8F 		dmb 0xF
 523              	@ 0 "" 2
 524              		.thumb
 525              		.syntax unified
 526              	.LBE81:
 527              	.LBE80:
 278:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 279:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
 280:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 528              		.loc 1 280 3 view .LVU137
 529              		.loc 1 280 14 is_stmt 0 view .LVU138
 530 0004 044B     		ldr	r3, .L29
 531 0006 5A6A     		ldr	r2, [r3, #36]
 532 0008 22F48032 		bic	r2, r2, #65536
 533 000c 5A62     		str	r2, [r3, #36]
 281:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 282:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 283:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 534              		.loc 1 283 3 is_stmt 1 view .LVU139
 535              		.loc 1 283 13 is_stmt 0 view .LVU140
ARM GAS  /tmp/ccsdcvoD.s 			page 56


 536 000e 0022     		movs	r2, #0
 537 0010 C3F89420 		str	r2, [r3, #148]
 284:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 538              		.loc 1 284 1 view .LVU141
 539 0014 7047     		bx	lr
 540              	.L30:
 541 0016 00BF     		.align	2
 542              	.L29:
 543 0018 00ED00E0 		.word	-536810240
 544              		.cfi_endproc
 545              	.LFE132:
 547              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 548              		.align	1
 549              		.global	HAL_MPU_Enable
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 553              		.fpu fpv4-sp-d16
 555              	HAL_MPU_Enable:
 556              	.LVL38:
 557              	.LFB133:
 285:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 286:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 287:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 288:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 289:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 290:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 291:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 292:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 293:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 294:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 295:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 296:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 297:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 298:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 558              		.loc 1 298 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		@ link register save eliminated.
 299:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 300:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 563              		.loc 1 300 3 view .LVU143
 564              		.loc 1 300 27 is_stmt 0 view .LVU144
 565 0000 40F00100 		orr	r0, r0, #1
 566              	.LVL39:
 567              		.loc 1 300 13 view .LVU145
 568 0004 054B     		ldr	r3, .L32
 569 0006 C3F89400 		str	r0, [r3, #148]
 301:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 302:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 303:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 570              		.loc 1 303 3 is_stmt 1 view .LVU146
 571              		.loc 1 303 14 is_stmt 0 view .LVU147
 572 000a 5A6A     		ldr	r2, [r3, #36]
 573 000c 42F48032 		orr	r2, r2, #65536
 574 0010 5A62     		str	r2, [r3, #36]
ARM GAS  /tmp/ccsdcvoD.s 			page 57


 304:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 305:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 306:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DSB();
 575              		.loc 1 306 3 is_stmt 1 view .LVU148
 576              	.LBB82:
 577              	.LBI82:
 427:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 578              		.loc 3 427 53 view .LVU149
 579              	.LBB83:
 429:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 580              		.loc 3 429 3 view .LVU150
 581              		.syntax unified
 582              	@ 429 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 583 0012 BFF34F8F 		dsb 0xF
 584              	@ 0 "" 2
 585              		.thumb
 586              		.syntax unified
 587              	.LBE83:
 588              	.LBE82:
 307:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __ISB();
 589              		.loc 1 307 3 view .LVU151
 590              	.LBB84:
 591              	.LBI84:
 416:./Libraries/CMSIS/Include/cmsis_gcc.h **** {
 592              		.loc 3 416 53 view .LVU152
 593              	.LBB85:
 418:./Libraries/CMSIS/Include/cmsis_gcc.h **** }
 594              		.loc 3 418 3 view .LVU153
 595              		.syntax unified
 596              	@ 418 "./Libraries/CMSIS/Include/cmsis_gcc.h" 1
 597 0016 BFF36F8F 		isb 0xF
 598              	@ 0 "" 2
 599              		.thumb
 600              		.syntax unified
 601              	.LBE85:
 602              	.LBE84:
 308:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 603              		.loc 1 308 1 is_stmt 0 view .LVU154
 604 001a 7047     		bx	lr
 605              	.L33:
 606              		.align	2
 607              	.L32:
 608 001c 00ED00E0 		.word	-536810240
 609              		.cfi_endproc
 610              	.LFE133:
 612              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 613              		.align	1
 614              		.global	HAL_MPU_ConfigRegion
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 618              		.fpu fpv4-sp-d16
 620              	HAL_MPU_ConfigRegion:
 621              	.LVL40:
 622              	.LFB134:
 309:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 310:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
ARM GAS  /tmp/ccsdcvoD.s 			page 58


 311:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 312:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 313:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 314:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 315:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 316:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 317:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 623              		.loc 1 317 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 318:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 319:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 628              		.loc 1 319 3 view .LVU156
 320:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 629              		.loc 1 320 3 view .LVU157
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 322:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 323:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 630              		.loc 1 323 3 view .LVU158
 631              		.loc 1 323 22 is_stmt 0 view .LVU159
 632 0000 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 633              		.loc 1 323 12 view .LVU160
 634 0002 164B     		ldr	r3, .L37
 635 0004 C3F89820 		str	r2, [r3, #152]
 324:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 325:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 636              		.loc 1 325 3 is_stmt 1 view .LVU161
 637              		.loc 1 325 16 is_stmt 0 view .LVU162
 638 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 639              		.loc 1 325 6 view .LVU163
 640 000a FBB1     		cbz	r3, .L35
 326:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 327:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 328:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 641              		.loc 1 328 5 is_stmt 1 view .LVU164
 329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 642              		.loc 1 329 5 view .LVU165
 330:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 643              		.loc 1 330 5 view .LVU166
 331:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 644              		.loc 1 331 5 view .LVU167
 332:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 645              		.loc 1 332 5 view .LVU168
 333:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 646              		.loc 1 333 5 view .LVU169
 334:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 647              		.loc 1 334 5 view .LVU170
 335:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 648              		.loc 1 335 5 view .LVU171
 336:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
 337:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 649              		.loc 1 337 5 view .LVU172
 650              		.loc 1 337 25 is_stmt 0 view .LVU173
 651 000c 4368     		ldr	r3, [r0, #4]
 652              		.loc 1 337 15 view .LVU174
ARM GAS  /tmp/ccsdcvoD.s 			page 59


 653 000e 134A     		ldr	r2, .L37
 654 0010 C2F89C30 		str	r3, [r2, #156]
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 655              		.loc 1 338 5 is_stmt 1 view .LVU175
 656              		.loc 1 338 36 is_stmt 0 view .LVU176
 657 0014 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 658              		.loc 1 339 36 view .LVU177
 659 0016 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 660              		.loc 1 339 62 view .LVU178
 661 0018 1B06     		lsls	r3, r3, #24
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 662              		.loc 1 338 84 view .LVU179
 663 001a 43EA0173 		orr	r3, r3, r1, lsl #28
 340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 664              		.loc 1 340 36 view .LVU180
 665 001e 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 666              		.loc 1 339 84 view .LVU181
 667 0020 43EAC143 		orr	r3, r3, r1, lsl #19
 341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 668              		.loc 1 341 36 view .LVU182
 669 0024 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 670              		.loc 1 340 84 view .LVU183
 671 0026 43EA8143 		orr	r3, r3, r1, lsl #18
 342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 672              		.loc 1 342 36 view .LVU184
 673 002a 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 674              		.loc 1 341 84 view .LVU185
 675 002c 43EA4143 		orr	r3, r3, r1, lsl #17
 343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 676              		.loc 1 343 36 view .LVU186
 677 0030 C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 678              		.loc 1 342 84 view .LVU187
 679 0032 43EA0143 		orr	r3, r3, r1, lsl #16
 344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 680              		.loc 1 344 36 view .LVU188
 681 0036 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 682              		.loc 1 343 84 view .LVU189
 683 0038 43EA0123 		orr	r3, r3, r1, lsl #8
 345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 684              		.loc 1 345 36 view .LVU190
 685 003c 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 686              		.loc 1 344 84 view .LVU191
 687 003e 43EA4103 		orr	r3, r3, r1, lsl #1
 346:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 688              		.loc 1 346 36 view .LVU192
 689 0042 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 690              		.loc 1 345 84 view .LVU193
 691 0044 0B43     		orrs	r3, r3, r1
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
ARM GAS  /tmp/ccsdcvoD.s 			page 60


 692              		.loc 1 338 15 view .LVU194
 693 0046 C2F8A030 		str	r3, [r2, #160]
 694 004a 7047     		bx	lr
 695              	.L35:
 347:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 348:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 349:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 696              		.loc 1 350 5 is_stmt 1 view .LVU195
 697              		.loc 1 350 15 is_stmt 0 view .LVU196
 698 004c 034B     		ldr	r3, .L37
 699 004e 0022     		movs	r2, #0
 700 0050 C3F89C20 		str	r2, [r3, #156]
 351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 701              		.loc 1 351 5 is_stmt 1 view .LVU197
 702              		.loc 1 351 15 is_stmt 0 view .LVU198
 703 0054 C3F8A020 		str	r2, [r3, #160]
 352:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 353:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 704              		.loc 1 353 1 view .LVU199
 705 0058 7047     		bx	lr
 706              	.L38:
 707 005a 00BF     		.align	2
 708              	.L37:
 709 005c 00ED00E0 		.word	-536810240
 710              		.cfi_endproc
 711              	.LFE134:
 713              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 714              		.align	1
 715              		.global	HAL_NVIC_GetPriorityGrouping
 716              		.syntax unified
 717              		.thumb
 718              		.thumb_func
 719              		.fpu fpv4-sp-d16
 721              	HAL_NVIC_GetPriorityGrouping:
 722              	.LFB135:
 354:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 355:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 356:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 357:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 358:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 359:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 360:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 361:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 723              		.loc 1 361 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		@ link register save eliminated.
 362:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 363:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 728              		.loc 1 363 3 view .LVU201
 729              	.LBB86:
 730              	.LBI86:
1615:./Libraries/CMSIS/Include/core_cm4.h **** {
 731              		.loc 2 1615 26 view .LVU202
 732              	.LBB87:
ARM GAS  /tmp/ccsdcvoD.s 			page 61


1617:./Libraries/CMSIS/Include/core_cm4.h **** }
 733              		.loc 2 1617 3 view .LVU203
1617:./Libraries/CMSIS/Include/core_cm4.h **** }
 734              		.loc 2 1617 26 is_stmt 0 view .LVU204
 735 0000 024B     		ldr	r3, .L40
 736 0002 D868     		ldr	r0, [r3, #12]
 737              	.LBE87:
 738              	.LBE86:
 364:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 739              		.loc 1 364 1 view .LVU205
 740 0004 C0F30220 		ubfx	r0, r0, #8, #3
 741 0008 7047     		bx	lr
 742              	.L41:
 743 000a 00BF     		.align	2
 744              	.L40:
 745 000c 00ED00E0 		.word	-536810240
 746              		.cfi_endproc
 747              	.LFE135:
 749              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 750              		.align	1
 751              		.global	HAL_NVIC_GetPriority
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 755              		.fpu fpv4-sp-d16
 757              	HAL_NVIC_GetPriority:
 758              	.LVL41:
 759              	.LFB136:
 365:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 366:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 367:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 368:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 369:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 370:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 371:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 373:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 374:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 375:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 377:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 378:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 379:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 380:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 382:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
 383:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 384:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 385:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 386:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 387:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 388:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 760              		.loc 1 388 1 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 764              		.loc 1 388 1 is_stmt 0 view .LVU207
ARM GAS  /tmp/ccsdcvoD.s 			page 62


 765 0000 10B5     		push	{r4, lr}
 766              	.LCFI1:
 767              		.cfi_def_cfa_offset 8
 768              		.cfi_offset 4, -8
 769              		.cfi_offset 14, -4
 389:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 390:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 770              		.loc 1 390 3 is_stmt 1 view .LVU208
 391:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 392:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 771              		.loc 1 392 3 view .LVU209
 772              	.LVL42:
 773              	.LBB92:
 774              	.LBI92:
1720:./Libraries/CMSIS/Include/core_cm4.h **** {
 775              		.loc 2 1720 26 view .LVU210
 776              	.LBB93:
1723:./Libraries/CMSIS/Include/core_cm4.h ****   {
 777              		.loc 2 1723 3 view .LVU211
1723:./Libraries/CMSIS/Include/core_cm4.h ****   {
 778              		.loc 2 1723 6 is_stmt 0 view .LVU212
 779 0002 0028     		cmp	r0, #0
 780              	.LVL43:
1723:./Libraries/CMSIS/Include/core_cm4.h ****   {
 781              		.loc 2 1723 6 view .LVU213
 782 0004 22DB     		blt	.L48
1729:./Libraries/CMSIS/Include/core_cm4.h ****   }
 783              		.loc 2 1729 5 is_stmt 1 view .LVU214
1729:./Libraries/CMSIS/Include/core_cm4.h ****   }
 784              		.loc 2 1729 31 is_stmt 0 view .LVU215
 785 0006 00F16040 		add	r0, r0, #-536870912
 786 000a 00F56140 		add	r0, r0, #57600
 787 000e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
1729:./Libraries/CMSIS/Include/core_cm4.h ****   }
 788              		.loc 2 1729 73 view .LVU216
 789 0012 0009     		lsrs	r0, r0, #4
 790              	.L44:
 791              	.LVL44:
1729:./Libraries/CMSIS/Include/core_cm4.h ****   }
 792              		.loc 2 1729 73 view .LVU217
 793              	.LBE93:
 794              	.LBE92:
 795              	.LBB95:
 796              	.LBI95:
1772:./Libraries/CMSIS/Include/core_cm4.h **** {
 797              		.loc 2 1772 22 is_stmt 1 view .LVU218
 798              	.LBB96:
1774:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 799              		.loc 2 1774 3 view .LVU219
1774:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 800              		.loc 2 1774 12 is_stmt 0 view .LVU220
 801 0014 01F00701 		and	r1, r1, #7
 802              	.LVL45:
1775:./Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
 803              		.loc 2 1775 3 is_stmt 1 view .LVU221
1776:./Libraries/CMSIS/Include/core_cm4.h **** 
 804              		.loc 2 1776 3 view .LVU222
ARM GAS  /tmp/ccsdcvoD.s 			page 63


1778:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 805              		.loc 2 1778 3 view .LVU223
1778:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 806              		.loc 2 1778 31 is_stmt 0 view .LVU224
 807 0018 C1F1070C 		rsb	ip, r1, #7
1778:./Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 808              		.loc 2 1778 23 view .LVU225
 809 001c BCF1040F 		cmp	ip, #4
 810 0020 28BF     		it	cs
 811 0022 4FF0040C 		movcs	ip, #4
 812              	.LVL46:
1779:./Libraries/CMSIS/Include/core_cm4.h **** 
 813              		.loc 2 1779 3 is_stmt 1 view .LVU226
1779:./Libraries/CMSIS/Include/core_cm4.h **** 
 814              		.loc 2 1779 44 is_stmt 0 view .LVU227
 815 0026 0C1D     		adds	r4, r1, #4
1779:./Libraries/CMSIS/Include/core_cm4.h **** 
 816              		.loc 2 1779 109 view .LVU228
 817 0028 062C     		cmp	r4, #6
 818 002a 15D9     		bls	.L46
 819 002c 0339     		subs	r1, r1, #3
 820              	.LVL47:
 821              	.L45:
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 822              		.loc 2 1781 3 is_stmt 1 view .LVU229
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 823              		.loc 2 1781 33 is_stmt 0 view .LVU230
 824 002e 20FA01F4 		lsr	r4, r0, r1
 825              	.LVL48:
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 826              		.loc 2 1781 53 view .LVU231
 827 0032 4FF0FF3E 		mov	lr, #-1
 828 0036 0EFA0CFC 		lsl	ip, lr, ip
 829              	.LVL49:
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 830              		.loc 2 1781 53 view .LVU232
 831 003a 24EA0C04 		bic	r4, r4, ip
1781:./Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 832              		.loc 2 1781 21 view .LVU233
 833 003e 1460     		str	r4, [r2]
1782:./Libraries/CMSIS/Include/core_cm4.h **** }
 834              		.loc 2 1782 3 is_stmt 1 view .LVU234
1782:./Libraries/CMSIS/Include/core_cm4.h **** }
 835              		.loc 2 1782 53 is_stmt 0 view .LVU235
 836 0040 0EFA01F1 		lsl	r1, lr, r1
 837              	.LVL50:
1782:./Libraries/CMSIS/Include/core_cm4.h **** }
 838              		.loc 2 1782 53 view .LVU236
 839 0044 20EA0100 		bic	r0, r0, r1
 840              	.LVL51:
1782:./Libraries/CMSIS/Include/core_cm4.h **** }
 841              		.loc 2 1782 21 view .LVU237
 842 0048 1860     		str	r0, [r3]
 843              	.LVL52:
1782:./Libraries/CMSIS/Include/core_cm4.h **** }
 844              		.loc 2 1782 21 view .LVU238
 845              	.LBE96:
ARM GAS  /tmp/ccsdcvoD.s 			page 64


 846              	.LBE95:
 393:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 847              		.loc 1 393 1 view .LVU239
 848 004a 10BD     		pop	{r4, pc}
 849              	.LVL53:
 850              	.L48:
 851              	.LBB98:
 852              	.LBB94:
1725:./Libraries/CMSIS/Include/core_cm4.h ****   }
 853              		.loc 2 1725 5 is_stmt 1 view .LVU240
1725:./Libraries/CMSIS/Include/core_cm4.h ****   }
 854              		.loc 2 1725 59 is_stmt 0 view .LVU241
 855 004c 00F00F00 		and	r0, r0, #15
1725:./Libraries/CMSIS/Include/core_cm4.h ****   }
 856              		.loc 2 1725 31 view .LVU242
 857 0050 024C     		ldr	r4, .L49
 858 0052 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
1725:./Libraries/CMSIS/Include/core_cm4.h ****   }
 859              		.loc 2 1725 73 view .LVU243
 860 0054 0009     		lsrs	r0, r0, #4
 861 0056 DDE7     		b	.L44
 862              	.LVL54:
 863              	.L46:
1725:./Libraries/CMSIS/Include/core_cm4.h ****   }
 864              		.loc 2 1725 73 view .LVU244
 865              	.LBE94:
 866              	.LBE98:
 867              	.LBB99:
 868              	.LBB97:
1779:./Libraries/CMSIS/Include/core_cm4.h **** 
 869              		.loc 2 1779 109 view .LVU245
 870 0058 0021     		movs	r1, #0
 871              	.LVL55:
1779:./Libraries/CMSIS/Include/core_cm4.h **** 
 872              		.loc 2 1779 109 view .LVU246
 873 005a E8E7     		b	.L45
 874              	.L50:
 875              		.align	2
 876              	.L49:
 877 005c 14ED00E0 		.word	-536810220
 878              	.LBE97:
 879              	.LBE99:
 880              		.cfi_endproc
 881              	.LFE136:
 883              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 884              		.align	1
 885              		.global	HAL_NVIC_SetPendingIRQ
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 889              		.fpu fpv4-sp-d16
 891              	HAL_NVIC_SetPendingIRQ:
 892              	.LVL56:
 893              	.LFB137:
 394:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 395:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 396:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
ARM GAS  /tmp/ccsdcvoD.s 			page 65


 397:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 398:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 399:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 401:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 402:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 403:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 894              		.loc 1 403 1 is_stmt 1 view -0
 895              		.cfi_startproc
 896              		@ args = 0, pretend = 0, frame = 0
 897              		@ frame_needed = 0, uses_anonymous_args = 0
 898              		@ link register save eliminated.
 404:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 405:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 899              		.loc 1 405 3 view .LVU248
 406:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 407:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 408:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 900              		.loc 1 408 3 view .LVU249
 901              	.LBB100:
 902              	.LBI100:
1661:./Libraries/CMSIS/Include/core_cm4.h **** {
 903              		.loc 2 1661 22 view .LVU250
 904              	.LBB101:
1663:./Libraries/CMSIS/Include/core_cm4.h **** }
 905              		.loc 2 1663 3 view .LVU251
1663:./Libraries/CMSIS/Include/core_cm4.h **** }
 906              		.loc 2 1663 97 is_stmt 0 view .LVU252
 907 0000 00F01F02 		and	r2, r0, #31
1663:./Libraries/CMSIS/Include/core_cm4.h **** }
 908              		.loc 2 1663 41 view .LVU253
 909 0004 4009     		lsrs	r0, r0, #5
 910              	.LVL57:
1663:./Libraries/CMSIS/Include/core_cm4.h **** }
 911              		.loc 2 1663 52 view .LVU254
 912 0006 0123     		movs	r3, #1
 913 0008 9340     		lsls	r3, r3, r2
1663:./Libraries/CMSIS/Include/core_cm4.h **** }
 914              		.loc 2 1663 50 view .LVU255
 915 000a 4030     		adds	r0, r0, #64
 916 000c 014A     		ldr	r2, .L52
 917 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 918              	.LVL58:
1663:./Libraries/CMSIS/Include/core_cm4.h **** }
 919              		.loc 2 1663 50 view .LVU256
 920              	.LBE101:
 921              	.LBE100:
 409:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 922              		.loc 1 409 1 view .LVU257
 923 0012 7047     		bx	lr
 924              	.L53:
 925              		.align	2
 926              	.L52:
 927 0014 00E100E0 		.word	-536813312
 928              		.cfi_endproc
 929              	.LFE137:
 931              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
ARM GAS  /tmp/ccsdcvoD.s 			page 66


 932              		.align	1
 933              		.global	HAL_NVIC_GetPendingIRQ
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu fpv4-sp-d16
 939              	HAL_NVIC_GetPendingIRQ:
 940              	.LVL59:
 941              	.LFB138:
 410:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 413:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 414:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 415:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 416:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 417:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 418:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 419:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 420:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 421:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 942              		.loc 1 421 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 422:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 423:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 947              		.loc 1 423 3 view .LVU259
 424:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 425:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 426:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 948              		.loc 1 426 3 view .LVU260
 949              	.LBB102:
 950              	.LBI102:
1650:./Libraries/CMSIS/Include/core_cm4.h **** {
 951              		.loc 2 1650 26 view .LVU261
 952              	.LBB103:
1652:./Libraries/CMSIS/Include/core_cm4.h **** }
 953              		.loc 2 1652 3 view .LVU262
1652:./Libraries/CMSIS/Include/core_cm4.h **** }
 954              		.loc 2 1652 61 is_stmt 0 view .LVU263
 955 0000 4309     		lsrs	r3, r0, #5
1652:./Libraries/CMSIS/Include/core_cm4.h **** }
 956              		.loc 2 1652 33 view .LVU264
 957 0002 4033     		adds	r3, r3, #64
 958 0004 044A     		ldr	r2, .L55
 959 0006 52F82330 		ldr	r3, [r2, r3, lsl #2]
1652:./Libraries/CMSIS/Include/core_cm4.h **** }
 960              		.loc 2 1652 107 view .LVU265
 961 000a 00F01F00 		and	r0, r0, #31
 962              	.LVL60:
1652:./Libraries/CMSIS/Include/core_cm4.h **** }
 963              		.loc 2 1652 119 view .LVU266
 964 000e 23FA00F0 		lsr	r0, r3, r0
 965              	.LVL61:
1652:./Libraries/CMSIS/Include/core_cm4.h **** }
ARM GAS  /tmp/ccsdcvoD.s 			page 67


 966              		.loc 2 1652 119 view .LVU267
 967              	.LBE103:
 968              	.LBE102:
 427:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 969              		.loc 1 427 1 view .LVU268
 970 0012 00F00100 		and	r0, r0, #1
 971 0016 7047     		bx	lr
 972              	.L56:
 973              		.align	2
 974              	.L55:
 975 0018 00E100E0 		.word	-536813312
 976              		.cfi_endproc
 977              	.LFE138:
 979              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 980              		.align	1
 981              		.global	HAL_NVIC_ClearPendingIRQ
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 985              		.fpu fpv4-sp-d16
 987              	HAL_NVIC_ClearPendingIRQ:
 988              	.LVL62:
 989              	.LFB139:
 428:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 429:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 430:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 431:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 432:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 435:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 436:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 437:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 990              		.loc 1 437 1 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994              		@ link register save eliminated.
 438:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 439:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 995              		.loc 1 439 3 view .LVU270
 440:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 441:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 442:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 996              		.loc 1 442 3 view .LVU271
 997              	.LBB104:
 998              	.LBI104:
1672:./Libraries/CMSIS/Include/core_cm4.h **** {
 999              		.loc 2 1672 22 view .LVU272
 1000              	.LBB105:
1674:./Libraries/CMSIS/Include/core_cm4.h **** }
 1001              		.loc 2 1674 3 view .LVU273
1674:./Libraries/CMSIS/Include/core_cm4.h **** }
 1002              		.loc 2 1674 97 is_stmt 0 view .LVU274
 1003 0000 00F01F02 		and	r2, r0, #31
1674:./Libraries/CMSIS/Include/core_cm4.h **** }
 1004              		.loc 2 1674 41 view .LVU275
ARM GAS  /tmp/ccsdcvoD.s 			page 68


 1005 0004 4009     		lsrs	r0, r0, #5
 1006              	.LVL63:
1674:./Libraries/CMSIS/Include/core_cm4.h **** }
 1007              		.loc 2 1674 52 view .LVU276
 1008 0006 0123     		movs	r3, #1
 1009 0008 9340     		lsls	r3, r3, r2
1674:./Libraries/CMSIS/Include/core_cm4.h **** }
 1010              		.loc 2 1674 50 view .LVU277
 1011 000a 6030     		adds	r0, r0, #96
 1012 000c 014A     		ldr	r2, .L58
 1013 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 1014              	.LVL64:
1674:./Libraries/CMSIS/Include/core_cm4.h **** }
 1015              		.loc 2 1674 50 view .LVU278
 1016              	.LBE105:
 1017              	.LBE104:
 443:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1018              		.loc 1 443 1 view .LVU279
 1019 0012 7047     		bx	lr
 1020              	.L59:
 1021              		.align	2
 1022              	.L58:
 1023 0014 00E100E0 		.word	-536813312
 1024              		.cfi_endproc
 1025              	.LFE139:
 1027              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1028              		.align	1
 1029              		.global	HAL_NVIC_GetActive
 1030              		.syntax unified
 1031              		.thumb
 1032              		.thumb_func
 1033              		.fpu fpv4-sp-d16
 1035              	HAL_NVIC_GetActive:
 1036              	.LVL65:
 1037              	.LFB140:
 444:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 445:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 446:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 447:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 448:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 449:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 450:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 451:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 452:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 453:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 454:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1038              		.loc 1 454 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042              		@ link register save eliminated.
 455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 456:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1043              		.loc 1 456 3 view .LVU281
 457:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 458:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
ARM GAS  /tmp/ccsdcvoD.s 			page 69


 1044              		.loc 1 459 3 view .LVU282
 1045              	.LBB106:
 1046              	.LBI106:
1685:./Libraries/CMSIS/Include/core_cm4.h **** {
 1047              		.loc 2 1685 26 view .LVU283
 1048              	.LBB107:
1687:./Libraries/CMSIS/Include/core_cm4.h **** }
 1049              		.loc 2 1687 3 view .LVU284
1687:./Libraries/CMSIS/Include/core_cm4.h **** }
 1050              		.loc 2 1687 61 is_stmt 0 view .LVU285
 1051 0000 4309     		lsrs	r3, r0, #5
1687:./Libraries/CMSIS/Include/core_cm4.h **** }
 1052              		.loc 2 1687 33 view .LVU286
 1053 0002 8033     		adds	r3, r3, #128
 1054 0004 044A     		ldr	r2, .L61
 1055 0006 52F82330 		ldr	r3, [r2, r3, lsl #2]
1687:./Libraries/CMSIS/Include/core_cm4.h **** }
 1056              		.loc 2 1687 107 view .LVU287
 1057 000a 00F01F00 		and	r0, r0, #31
 1058              	.LVL66:
1687:./Libraries/CMSIS/Include/core_cm4.h **** }
 1059              		.loc 2 1687 119 view .LVU288
 1060 000e 23FA00F0 		lsr	r0, r3, r0
 1061              	.LVL67:
1687:./Libraries/CMSIS/Include/core_cm4.h **** }
 1062              		.loc 2 1687 119 view .LVU289
 1063              	.LBE107:
 1064              	.LBE106:
 460:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1065              		.loc 1 460 1 view .LVU290
 1066 0012 00F00100 		and	r0, r0, #1
 1067 0016 7047     		bx	lr
 1068              	.L62:
 1069              		.align	2
 1070              	.L61:
 1071 0018 00E100E0 		.word	-536813312
 1072              		.cfi_endproc
 1073              	.LFE140:
 1075              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1076              		.align	1
 1077              		.global	HAL_SYSTICK_CLKSourceConfig
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	HAL_SYSTICK_CLKSourceConfig:
 1084              	.LVL68:
 1085              	.LFB141:
 461:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 462:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 463:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 464:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 465:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 466:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 467:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 468:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 469:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccsdcvoD.s 			page 70


 470:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 471:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1086              		.loc 1 471 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 472:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 473:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 1091              		.loc 1 473 3 view .LVU292
 474:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1092              		.loc 1 474 3 view .LVU293
 1093              		.loc 1 474 6 is_stmt 0 view .LVU294
 1094 0000 0428     		cmp	r0, #4
 1095 0002 06D0     		beq	.L66
 475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 477:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 478:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 479:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 480:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 1096              		.loc 1 480 5 is_stmt 1 view .LVU295
 1097              		.loc 1 480 19 is_stmt 0 view .LVU296
 1098 0004 4FF0E022 		mov	r2, #-536813568
 1099 0008 1369     		ldr	r3, [r2, #16]
 1100 000a 23F00403 		bic	r3, r3, #4
 1101 000e 1361     		str	r3, [r2, #16]
 481:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 482:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1102              		.loc 1 482 1 view .LVU297
 1103 0010 7047     		bx	lr
 1104              	.L66:
 476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1105              		.loc 1 476 5 is_stmt 1 view .LVU298
 476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1106              		.loc 1 476 19 is_stmt 0 view .LVU299
 1107 0012 4FF0E022 		mov	r2, #-536813568
 1108 0016 1369     		ldr	r3, [r2, #16]
 1109 0018 43F00403 		orr	r3, r3, #4
 1110 001c 1361     		str	r3, [r2, #16]
 1111 001e 7047     		bx	lr
 1112              		.cfi_endproc
 1113              	.LFE141:
 1115              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1116              		.align	1
 1117              		.weak	HAL_SYSTICK_Callback
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1121              		.fpu fpv4-sp-d16
 1123              	HAL_SYSTICK_Callback:
 1124              	.LFB143:
 483:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 484:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 486:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 487:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccsdcvoD.s 			page 71


 488:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 489:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 490:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 491:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 492:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 493:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 494:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 496:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 497:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 498:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1125              		.loc 1 498 1 is_stmt 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
 499:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 500:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 501:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    */
 502:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1130              		.loc 1 502 1 view .LVU301
 1131 0000 7047     		bx	lr
 1132              		.cfi_endproc
 1133              	.LFE143:
 1135              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1136              		.align	1
 1137              		.global	HAL_SYSTICK_IRQHandler
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1141              		.fpu fpv4-sp-d16
 1143              	HAL_SYSTICK_IRQHandler:
 1144              	.LFB142:
 489:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1145              		.loc 1 489 1 view -0
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 0
 1148              		@ frame_needed = 0, uses_anonymous_args = 0
 1149 0000 08B5     		push	{r3, lr}
 1150              	.LCFI2:
 1151              		.cfi_def_cfa_offset 8
 1152              		.cfi_offset 3, -8
 1153              		.cfi_offset 14, -4
 490:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1154              		.loc 1 490 3 view .LVU303
 1155 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1156              	.LVL69:
 491:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 1157              		.loc 1 491 1 is_stmt 0 view .LVU304
 1158 0006 08BD     		pop	{r3, pc}
 1159              		.cfi_endproc
 1160              	.LFE142:
 1162              		.text
 1163              	.Letext0:
 1164              		.file 4 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1165              		.file 5 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1166              		.file 6 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccsdcvoD.s 			page 72


 1167              		.file 7 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1168              		.file 8 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccsdcvoD.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
     /tmp/ccsdcvoD.s:18     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccsdcvoD.s:26     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccsdcvoD.s:82     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/ccsdcvoD.s:87     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccsdcvoD.s:94     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccsdcvoD.s:232    .text.HAL_NVIC_SetPriority:0000000000000068 $d
     /tmp/ccsdcvoD.s:240    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccsdcvoD.s:247    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccsdcvoD.s:282    .text.HAL_NVIC_EnableIRQ:0000000000000014 $d
     /tmp/ccsdcvoD.s:287    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccsdcvoD.s:294    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccsdcvoD.s:330    .text.HAL_NVIC_DisableIRQ:0000000000000014 $d
     /tmp/ccsdcvoD.s:335    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccsdcvoD.s:342    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccsdcvoD.s:413    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccsdcvoD.s:423    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccsdcvoD.s:430    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccsdcvoD.s:495    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccsdcvoD.s:500    .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/ccsdcvoD.s:507    .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/ccsdcvoD.s:543    .text.HAL_MPU_Disable:0000000000000018 $d
     /tmp/ccsdcvoD.s:548    .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/ccsdcvoD.s:555    .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/ccsdcvoD.s:608    .text.HAL_MPU_Enable:000000000000001c $d
     /tmp/ccsdcvoD.s:613    .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/ccsdcvoD.s:620    .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/ccsdcvoD.s:709    .text.HAL_MPU_ConfigRegion:000000000000005c $d
     /tmp/ccsdcvoD.s:714    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccsdcvoD.s:721    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccsdcvoD.s:745    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccsdcvoD.s:750    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccsdcvoD.s:757    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccsdcvoD.s:877    .text.HAL_NVIC_GetPriority:000000000000005c $d
     /tmp/ccsdcvoD.s:884    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccsdcvoD.s:891    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccsdcvoD.s:927    .text.HAL_NVIC_SetPendingIRQ:0000000000000014 $d
     /tmp/ccsdcvoD.s:932    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccsdcvoD.s:939    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccsdcvoD.s:975    .text.HAL_NVIC_GetPendingIRQ:0000000000000018 $d
     /tmp/ccsdcvoD.s:980    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccsdcvoD.s:987    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccsdcvoD.s:1023   .text.HAL_NVIC_ClearPendingIRQ:0000000000000014 $d
     /tmp/ccsdcvoD.s:1028   .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccsdcvoD.s:1035   .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccsdcvoD.s:1071   .text.HAL_NVIC_GetActive:0000000000000018 $d
     /tmp/ccsdcvoD.s:1076   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccsdcvoD.s:1083   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccsdcvoD.s:1116   .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccsdcvoD.s:1123   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccsdcvoD.s:1136   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccsdcvoD.s:1143   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler

NO UNDEFINED SYMBOLS
