{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500510501005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500510501009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 20:28:20 2017 " "Processing started: Wed Jul 19 20:28:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500510501009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1500510501009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proj -c Proj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1500510501009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_7_1200mv_85c_slow.vo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_7_1200mv_85c_slow.vo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510501632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_7_1200mv_0c_slow.vo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_7_1200mv_0c_slow.vo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510501856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_min_1200mv_0c_fast.vo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_min_1200mv_0c_fast.vo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510502078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj.vo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj.vo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510502290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_7_1200mv_85c_v_slow.sdo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_7_1200mv_85c_v_slow.sdo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510502456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_7_1200mv_0c_v_slow.sdo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_7_1200mv_0c_v_slow.sdo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510502593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_min_1200mv_0c_v_fast.sdo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_min_1200mv_0c_v_fast.sdo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510502731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proj_v.sdo /courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/ simulation " "Generated file Proj_v.sdo in folder \"/courses/courses/cscb58s17/limcryst/PROJ/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1500510502875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1342 " "Peak virtual memory: 1342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500510503055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 20:28:23 2017 " "Processing ended: Wed Jul 19 20:28:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500510503055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500510503055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500510503055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1500510503055 ""}
