{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "ALUCTRL_tb",
        "ALUCTRL_tb"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "ALUCTRL_tb": [
            "ALUCTRL_tb",
            "Euz4F",
            "module"
        ]
    },
    "stat": {
        "ru_childs_end": {
            "ru_utime_sec": 0.0057289999999999997,
            "ru_nvcsw": 5,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0016360000000000001,
            "ru_minflt": 923,
            "ru_maxrss_kb": 15568,
            "ru_nivcsw": 0
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.023488999999999999,
            "ru_nvcsw": 28,
            "ru_majflt": 1,
            "ru_stime_sec": 0.014093,
            "ru_minflt": 5653,
            "ru_maxrss_kb": 81812,
            "ru_nivcsw": 0
        },
        "totalObjSize": 118370,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0057289999999999997,
            "ru_nvcsw": 5,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0016360000000000001,
            "ru_minflt": 923,
            "ru_maxrss_kb": 15568,
            "ru_nivcsw": 0
        },
        "mopSpeed": 111465.89259796806,
        "quadSpeed": 31930.333817126269,
        "nMops": 1152,
        "nQuads": 330,
        "ru_self_end": {
            "ru_utime_sec": 0.033824,
            "ru_nvcsw": 31,
            "ru_majflt": 4,
            "ru_stime_sec": 0.014496,
            "ru_minflt": 7077,
            "ru_maxrss_kb": 89856,
            "ru_nivcsw": 0
        },
        "CodeGen(%)": 30.555227057710503,
        "mop/quad": 3.4909090909090907,
        "outputSizePerQuad": 358.0,
        "Frontend(%)": 69.444772942289504
    },
    "CompileProcesses": [
        "cgproc.10100.json"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89837
    },
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/lindongyi/Gitee_Project/First_RV/VCS_Testench/ALUCTRL",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/home/lindongyi/Gitee_Project/First_RV/VCS_Testench/ALUCTRL/csrc",
        "daidir_abs": "/home/lindongyi/Gitee_Project/First_RV/VCS_Testench/ALUCTRL/simv.daidir",
        "archive_dir": "archive.0"
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}