// Seed: 2497335386
module module_0;
  wor id_2;
  assign id_1 = id_2 !== 1;
  assign module_1.id_5 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign #({id_2 == {1, 1'b0}, 1 ^ 1}) id_2 = id_2;
  reg id_3;
  module_0 modCall_1 ();
  always_comb @(*) id_1 <= 1;
  assign id_1 = id_3;
  assign id_3 = 1;
  always_comb @(posedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  or primCall (id_1, id_2, id_3);
  wor id_4 = 1;
  task id_5;
    begin : LABEL_0
      id_3 <= id_2;
    end
  endtask
  assign id_5 = id_2 <= (id_2);
  wire id_6;
endmodule
