#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 28 02:22:07 2022
# Process ID: 24020
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18516 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab10\lab10_4_1\lab10_4_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 825.117 ; gain = 177.273
update_compile_order -fileset sources_1
close_project
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: up_down_counter_fsm
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'up_down_counter_fsm' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:119]
	Parameter max_num bound to: 9999 - type: integer 
	Parameter start bound to: 0 - type: integer 
	Parameter s_wait bound to: 1 - type: integer 
	Parameter up bound to: 2 - type: integer 
	Parameter down bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:93]
	Parameter max_cnt bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:93]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:77]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (2#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'up_down_counter_fsm' (3#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.152 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1440.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1440.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 1542.812 ; gain = 102.660
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1542.812 ; gain = 121.500
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'up_down_counter_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj up_down_counter_fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module up_down_counter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sim_1/new/up_down_counter_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.sim/sim_1/behav/xsim'
"xelab -wto 153ddecb323f49c98181fbabc4c3b28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot up_down_counter_fsm_tb_behav xil_defaultlib.up_down_counter_fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 153ddecb323f49c98181fbabc4c3b28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot up_down_counter_fsm_tb_behav xil_defaultlib.up_down_counter_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bcd_to_7seg
Compiling module xil_defaultlib.up_down_counter_fsm
Compiling module xil_defaultlib.up_down_counter_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot up_down_counter_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "up_down_counter_fsm_tb_behav -key {Behavioral:sim_1:Functional:up_down_counter_fsm_tb} -tclbatch {up_down_counter_fsm_tb.tcl} -view {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/up_down_counter_fsm_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/up_down_counter_fsm_tb_behav.wcfg
source up_down_counter_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.812 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'up_down_counter_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1542.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.820 ; gain = 14.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'up_down_counter_fsm' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:119]
	Parameter max_num bound to: 9999 - type: integer 
	Parameter start bound to: 0 - type: integer 
	Parameter s_wait bound to: 1 - type: integer 
	Parameter up bound to: 2 - type: integer 
	Parameter down bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:93]
	Parameter max_cnt bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:93]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:77]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (2#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'up_down_counter_fsm' (3#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.836 ; gain = 28.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.383 ; gain = 29.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.383 ; gain = 29.570
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.496 ; gain = 49.684
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 28 02:31:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 28 02:32:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 02:33:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B462B7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.613 ; gain = 1079.738
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/up_down_counter_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/up_down_counter_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B462B7A
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2801.184 ; gain = 54.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'up_down_counter_fsm' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:119]
	Parameter max_num bound to: 9999 - type: integer 
	Parameter start bound to: 0 - type: integer 
	Parameter s_wait bound to: 1 - type: integer 
	Parameter up bound to: 2 - type: integer 
	Parameter down bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:93]
	Parameter max_cnt bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:93]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:77]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (2#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'up_down_counter_fsm' (3#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2828.102 ; gain = 80.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2850.996 ; gain = 103.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2850.996 ; gain = 103.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2934.527 ; gain = 187.402
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 28 02:38:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar 28 02:39:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 28 02:41:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B462B7A
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/up_down_counter_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/up_down_counter_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.runs/impl_1/up_down_counter_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B462B7A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 02:43:33 2022...
