Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 30 11:46:30 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpu_timing_summary_routed.rpt -pb fpu_timing_summary_routed.pb -rpx fpu_timing_summary_routed.rpx -warn_on_violation
| Design       : fpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (66)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.743ns  (logic 12.805ns (23.827%)  route 40.938ns (76.173%))
  Logic Levels:           36  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 r  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 r  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 r  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 r  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 r  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 f  output[7]_i_12/O
                         net (fo=30, routed)          1.169    51.012    output[7]_i_12_n_0
    SLICE_X31Y70         LUT6 (Prop_lut6_I4_O)        0.124    51.136 r  output[4]_i_10/O
                         net (fo=1, routed)           1.129    52.266    output[4]_i_10_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I2_O)        0.124    52.390 f  output[4]_i_4/O
                         net (fo=1, routed)           1.229    53.619    output[4]_i_4_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    53.743 r  output[4]_i_1/O
                         net (fo=1, routed)           0.000    53.743    output[4]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.588ns  (logic 12.805ns (23.896%)  route 40.782ns (76.104%))
  Logic Levels:           36  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.203    51.047    output[7]_i_12_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124    51.171 r  output[3]_i_8/O
                         net (fo=2, routed)           0.986    52.157    output[3]_i_8_n_0
    SLICE_X28Y67         LUT5 (Prop_lut5_I1_O)        0.124    52.281 r  output[2]_i_3/O
                         net (fo=1, routed)           1.182    53.464    output[2]_i_3_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124    53.588 r  output[2]_i_1/O
                         net (fo=1, routed)           0.000    53.588    output[2]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[-3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.264ns  (logic 12.681ns (23.808%)  route 40.583ns (76.192%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.620    51.464    output[7]_i_12_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I4_O)        0.124    51.588 r  output[-3]_i_5/O
                         net (fo=1, routed)           1.553    53.140    output[-3]_i_5_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.124    53.264 r  output[-3]_i_1/O
                         net (fo=1, routed)           0.000    53.264    output[-3]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  output_reg[-3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[-1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.045ns  (logic 12.681ns (23.907%)  route 40.364ns (76.093%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.845    51.689    output[7]_i_12_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I5_O)        0.124    51.813 r  output[-1]_i_2/O
                         net (fo=1, routed)           1.108    52.921    output[-1]_i_2_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124    53.045 r  output[-1]_i_1/O
                         net (fo=1, routed)           0.000    53.045    output[-1]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  output_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[-9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.031ns  (logic 12.681ns (23.913%)  route 40.349ns (76.087%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.678    51.521    output[7]_i_12_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.124    51.645 r  output[-9]_i_4/O
                         net (fo=1, routed)           1.262    52.907    output[-9]_i_4_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.124    53.031 r  output[-9]_i_1/O
                         net (fo=1, routed)           0.000    53.031    output[-9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  output_reg[-9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[-2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.936ns  (logic 12.681ns (23.956%)  route 40.255ns (76.044%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=4 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.513    51.356    output[7]_i_12_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I5_O)        0.124    51.480 r  output[-2]_i_2/O
                         net (fo=1, routed)           1.332    52.812    output[-2]_i_2_n_0
    SLICE_X6Y76          LUT4 (Prop_lut4_I0_O)        0.124    52.936 r  output[-2]_i_1/O
                         net (fo=1, routed)           0.000    52.936    output[-2]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  output_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.856ns  (logic 12.805ns (24.227%)  route 40.051ns (75.773%))
  Logic Levels:           36  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.203    51.047    output[7]_i_12_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.124    51.171 r  output[3]_i_8/O
                         net (fo=2, routed)           0.477    51.648    output[3]_i_8_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I2_O)        0.124    51.772 r  output[3]_i_3/O
                         net (fo=1, routed)           0.960    52.732    output[3]_i_3_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.124    52.856 r  output[3]_i_1/O
                         net (fo=1, routed)           0.000    52.856    output[3]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[-7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.810ns  (logic 12.681ns (24.013%)  route 40.129ns (75.987%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.454    51.298    output[7]_i_12_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    51.422 r  output[-7]_i_5/O
                         net (fo=1, routed)           1.265    52.686    output[-7]_i_5_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    52.810 r  output[-7]_i_1/O
                         net (fo=1, routed)           0.000    52.810    output[-7]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  output_reg[-7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[-8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.805ns  (logic 12.681ns (24.015%)  route 40.124ns (75.985%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.676    51.520    output[7]_i_12_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    51.644 r  output[-8]_i_4/O
                         net (fo=1, routed)           1.038    52.681    output[-8]_i_4_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124    52.805 r  output[-8]_i_1/O
                         net (fo=1, routed)           0.000    52.805    output[-8]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  output_reg[-8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[-18]
                            (input port)
  Destination:            output_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.682ns  (logic 12.681ns (24.071%)  route 40.001ns (75.929%))
  Logic Levels:           35  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input1[-18] (IN)
                         net (fo=0)                   0.000     0.000    input1[-18]
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  input1_IBUF[-18]_inst/O
                         net (fo=38, routed)          3.337     4.302    input1_IBUF[-18]
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     4.454 f  fract0_i_142/O
                         net (fo=1, routed)           0.803     5.257    fract0_i_142_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.583 r  fract0_i_95/O
                         net (fo=1, routed)           1.015     6.598    fract0_i_95_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.722 r  fract0_i_43/O
                         net (fo=25, routed)          3.246     9.968    fract0_i_43_n_0
    SLICE_X15Y66         LUT5 (Prop_lut5_I3_O)        0.154    10.122 r  fract0_i_64/O
                         net (fo=5, routed)           1.457    11.579    fractr[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.321    11.900 f  fract0_i_120/O
                         net (fo=18, routed)          1.284    13.183    fract0_i_120_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.326    13.509 r  fract0_i_133/O
                         net (fo=2, routed)           1.224    14.734    fract0_i_133_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  fract0_i_81/O
                         net (fo=2, routed)           0.977    15.835    fract0_i_81_n_0
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.959 r  fract0_i_31/O
                         net (fo=1, routed)           0.950    16.909    fractr[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    20.945 r  fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.947    fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    22.465 f  fract0__0/P[29]
                         net (fo=37, routed)          3.058    25.522    l102_in
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.646 f  output[7]_i_76/O
                         net (fo=56, routed)          1.478    27.124    output[7]_i_76_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124    27.248 r  output[3]_i_23/O
                         net (fo=10, routed)          1.148    28.396    output[3]_i_23_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    28.520 r  output[3]_i_28/O
                         net (fo=11, routed)          1.174    29.695    output[3]_i_28_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.819 f  output[3]_i_30/O
                         net (fo=3, routed)           0.772    30.591    output[3]_i_30_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.150    30.741 r  output[7]_i_183/O
                         net (fo=2, routed)           0.449    31.190    output[7]_i_183_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I3_O)        0.326    31.516 r  output[7]_i_103/O
                         net (fo=2, routed)           1.120    32.636    output[7]_i_103_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I0_O)        0.124    32.760 r  output[7]_i_107/O
                         net (fo=1, routed)           0.000    32.760    output[7]_i_107_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.403 f  output_reg[7]_i_41/O[3]
                         net (fo=6, routed)           0.843    34.246    output_reg[7]_i_41_n_4
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.307    34.553 r  output[3]_i_38/O
                         net (fo=1, routed)           0.940    35.493    output[3]_i_38_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.617 f  output[3]_i_25/O
                         net (fo=1, routed)           0.656    36.273    output[3]_i_25_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I3_O)        0.124    36.397 r  output[3]_i_9/O
                         net (fo=93, routed)          1.404    37.801    output[3]_i_9_n_0
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.124    37.925 r  output[-1]_i_99/O
                         net (fo=60, routed)          2.779    40.704    output[-1]_i_99_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I3_O)        0.124    40.828 r  output[7]_i_447/O
                         net (fo=701, routed)         3.005    43.833    output[7]_i_447_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124    43.957 r  output[7]_i_2019/O
                         net (fo=1, routed)           0.000    43.957    output[7]_i_2019_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.470 r  output_reg[7]_i_1542/CO[3]
                         net (fo=1, routed)           0.000    44.470    output_reg[7]_i_1542_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.587 r  output_reg[7]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    44.587    output_reg[7]_i_1000_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.704 f  output_reg[7]_i_538/CO[3]
                         net (fo=1, routed)           0.959    45.663    orx17_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.152    45.815 f  output[7]_i_278/O
                         net (fo=1, routed)           0.154    45.970    output[7]_i_278_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.326    46.296 f  output[7]_i_171/O
                         net (fo=1, routed)           1.036    47.332    output[7]_i_171_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    47.456 f  output[7]_i_97/O
                         net (fo=1, routed)           0.943    48.399    output[7]_i_97_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    48.523 f  output[7]_i_40/O
                         net (fo=1, routed)           1.197    49.719    output[7]_i_40_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.124    49.843 r  output[7]_i_12/O
                         net (fo=30, routed)          1.333    51.177    output[7]_i_12_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    51.301 r  output[7]_i_3/O
                         net (fo=1, routed)           1.257    52.558    output[7]_i_3_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124    52.682 r  output[7]_i_1/O
                         net (fo=1, routed)           0.000    52.682    output[7]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  output_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state[1]
                            (input port)
  Destination:            output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.554ns  (logic 0.208ns (13.367%)  route 1.347ns (86.633%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  state[1] (IN)
                         net (fo=0)                   0.000     0.000    state[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  state_IBUF[1]_inst/O
                         net (fo=15, routed)          1.347     1.509    state_IBUF[1]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.045     1.554 r  output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.554    output[0]_i_1_n_0
    SLICE_X8Y71          FDRE                                         r  output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[1]
                            (input port)
  Destination:            output_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 0.208ns (12.903%)  route 1.402ns (87.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  state[1] (IN)
                         net (fo=0)                   0.000     0.000    state[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  state_IBUF[1]_inst/O
                         net (fo=15, routed)          1.402     1.565    state_IBUF[1]
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.610 r  output[5]_i_1/O
                         net (fo=1, routed)           0.000     1.610    output[5]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  output_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[0]
                            (input port)
  Destination:            output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 0.215ns (12.873%)  route 1.453ns (87.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  state[0] (IN)
                         net (fo=0)                   0.000     0.000    state[0]
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  state_IBUF[0]_inst/O
                         net (fo=15, routed)          1.453     1.623    state_IBUF[0]
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.668 r  output[6]_i_1/O
                         net (fo=1, routed)           0.000     1.668    output[6]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[1]
                            (input port)
  Destination:            output_reg[-23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.208ns (12.220%)  route 1.492ns (87.780%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  state[1] (IN)
                         net (fo=0)                   0.000     0.000    state[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  state_IBUF[1]_inst/O
                         net (fo=15, routed)          1.492     1.655    state_IBUF[1]
    SLICE_X13Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.700 r  output[-23]_i_1/O
                         net (fo=1, routed)           0.000     1.700    output[-23]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  output_reg[-23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[1]
                            (input port)
  Destination:            output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 0.208ns (12.205%)  route 1.495ns (87.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  state[1] (IN)
                         net (fo=0)                   0.000     0.000    state[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  state_IBUF[1]_inst/O
                         net (fo=15, routed)          1.495     1.657    state_IBUF[1]
    SLICE_X9Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.702 r  output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.702    output[2]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[0]
                            (input port)
  Destination:            output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 0.215ns (12.382%)  route 1.519ns (87.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  state[0] (IN)
                         net (fo=0)                   0.000     0.000    state[0]
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  state_IBUF[0]_inst/O
                         net (fo=15, routed)          1.519     1.689    state_IBUF[0]
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  output[4]_i_1/O
                         net (fo=1, routed)           0.000     1.734    output[4]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[1]
                            (input port)
  Destination:            output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 0.208ns (11.651%)  route 1.576ns (88.349%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  state[1] (IN)
                         net (fo=0)                   0.000     0.000    state[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  state_IBUF[1]_inst/O
                         net (fo=15, routed)          1.576     1.738    state_IBUF[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  output[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    output[3]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[0]
                            (input port)
  Destination:            output_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 0.215ns (11.927%)  route 1.585ns (88.073%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  state[0] (IN)
                         net (fo=0)                   0.000     0.000    state[0]
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  state_IBUF[0]_inst/O
                         net (fo=15, routed)          1.422     1.592    state_IBUF[0]
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.637 r  output[8]_i_1/O
                         net (fo=32, routed)          0.163     1.800    output[8]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[0]
                            (input port)
  Destination:            output_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 0.215ns (11.927%)  route 1.585ns (88.073%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  state[0] (IN)
                         net (fo=0)                   0.000     0.000    state[0]
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  state_IBUF[0]_inst/O
                         net (fo=15, routed)          1.422     1.592    state_IBUF[0]
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.637 r  output[8]_i_1/O
                         net (fo=32, routed)          0.163     1.800    output[8]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state[0]
                            (input port)
  Destination:            output_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 0.215ns (11.920%)  route 1.586ns (88.080%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  state[0] (IN)
                         net (fo=0)                   0.000     0.000    state[0]
    K3                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  state_IBUF[0]_inst/O
                         net (fo=15, routed)          1.422     1.592    state_IBUF[0]
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.637 r  output[8]_i_1/O
                         net (fo=32, routed)          0.164     1.801    output[8]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  output_reg[4]/CE
  -------------------------------------------------------------------    -------------------





