 
cpldfit:  version L.68                              Xilinx Inc.
                                  Fitter Report
Design Name: decoder                             Date:  3-19-2010,  8:34AM
Device Used: XC9536XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
35 /36  ( 97%) 78  /180  ( 43%) 49 /108 ( 45%)   15 /36  ( 42%) 34 /34  (100%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          17/18       26/54       39/90      17/17*
FB2          18/18*      23/54       39/90      17/17*
             -----       -----       -----      -----    
             35/36       49/108      78/180     34/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'H3' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   11          11    |  I/O              :    28      28
Output        :   20          20    |  GCK/IO           :     3       3
Bidirectional :    2           2    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     34          34

** Power Data **

There are 35 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'H3' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ROM_SERIAL_SW' based upon the
   LOC constraint 'P1'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'ROM_SERIAL_SW_IBUF' is ignored. Most likely the signal is gated and
   therefore cannot be used as a global control signal.
*************************  Summary of Mapped Logic  ************************

** 22 Outputs **

Signal                                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                        Pts   Inps          No.  Type    Use     Mode Rate State
RDY                                         0     0     FB1_1   40   I/O     O       STD  FAST 
NIO4                                        4     5     FB1_5   44   GCK/I/O O       STD  FAST RESET
FROM_CS                                     2     7     FB1_6   2    I/O     O       STD  FAST RESET
D<0>                                        5     8     FB1_12  8    I/O     I/O     STD  FAST 
D<1>                                        4     8     FB1_13  12   I/O     I/O     STD  FAST 
LRST                                        0     0     FB1_14  13   I/O     O       STD  FAST 
RD                                          1     2     FB1_15  14   I/O     O       STD  FAST 
WR                                          1     2     FB1_16  16   I/O     O       STD  FAST 
WDI                                         3     5     FB2_1   39   I/O     O       STD  FAST 
NVSRAM_CS                                   6     7     FB2_2   38   I/O     O       STD  FAST 
VL5V_DIR                                    1     1     FB2_3   36   GTS/I/O O       STD  FAST 
DPRAM_CS                                    2     7     FB2_4   37   I/O     O       STD  FAST RESET
VL5V_OE                                     2     7     FB2_5   34   GTS/I/O O       STD  FAST RESET
INT3                                        1     2     FB2_7   32   I/O     O       STD  FAST 
INT2                                        1     2     FB2_8   31   I/O     O       STD  FAST 
INT1                                        2     3     FB2_9   30   I/O     O       STD  FAST 
INT0                                        1     2     FB2_10  29   I/O     O       STD  FAST 
EDGE_MODE                                   0     0     FB2_11  28   I/O     O       STD  FAST 
ERR_LED                                     4     4     FB2_13  23   I/O     O       STD  FAST RESET
RUN_LED                                     4     4     FB2_14  22   I/O     O       STD  FAST RESET
XL16L784_CS                                 2     7     FB2_16  20   I/O     O       STD  FAST RESET
W5100_CS                                    2     7     FB2_17  19   I/O     O       STD  FAST RESET

** 13 Buried Nodes **

Signal                                      Total Total Loc     Pwr  Reg Init
Name                                        Pts   Inps          Mode State
WR_BUFS<1>                                  2     2     FB1_3   STD  RESET
WR_BUFS<0>                                  2     3     FB1_4   STD  RESET
WDI_SEL_FLAG                                2     3     FB1_7   STD  
BOOT_2_INT_SEL                              2     3     FB1_8   STD  
XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT  3     6     FB1_9   STD  
LED_CS/LED_CS_SETF__$INT                    3     6     FB1_10  STD  
LED_CS                                      2     7     FB1_11  STD  RESET
D_0_IOBUFE/D_0_IOBUFE_TRST                  3     5     FB1_17  STD  
BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT      3     6     FB1_18  STD  
WDI_CS                                      2     7     FB2_6   STD  RESET
LONWK_CS                                    2     7     FB2_12  STD  RESET
INT_READ_CS                                 2     7     FB2_15  STD  RESET
BOOT_2_INT_CS                               2     7     FB2_18  STD  RESET

** 12 Inputs **

Signal                                      Loc     Pin  Pin     Pin     
Name                                                No.  Type    Use     
RWB                                         FB1_2   41   I/O     I
H3                                          FB1_3   43   GCK/I/O GCK/I
STRB                                        FB1_4   42   I/O     I
ROM_SERIAL_SW                               FB1_7   1    GCK/I/O I
A<20>                                       FB1_8   3    I/O     I
A<21>                                       FB1_9   5    I/O     I
A<22>                                       FB1_10  6    I/O     I
A<23>                                       FB1_11  7    I/O     I
W5100_INT                                   FB1_17  18   I/O     I
RST                                         FB2_6   33   GSR/I/O I
NIO3                                        FB2_12  27   I/O     I
XL16L784_INT                                FB2_15  21   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
RDY                   0       0     0   5     FB1_1   40    I/O     O
(unused)              0       0     0   5     FB1_2   41    I/O     I
WR_BUFS<1>            2       0     0   3     FB1_3   43    GCK/I/O GCK/I
WR_BUFS<0>            2       0     0   3     FB1_4   42    I/O     I
NIO4                  4       0     0   1     FB1_5   44    GCK/I/O O
FROM_CS               2       0     0   3     FB1_6   2     I/O     O
WDI_SEL_FLAG          2       0     0   3     FB1_7   1     GCK/I/O I
BOOT_2_INT_SEL        2       0     0   3     FB1_8   3     I/O     I
XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT
                      3       0     0   2     FB1_9   5     I/O     I
LED_CS/LED_CS_SETF__$INT
                      3       0     0   2     FB1_10  6     I/O     I
LED_CS                2       0     0   3     FB1_11  7     I/O     I
D<0>                  5       0     0   0     FB1_12  8     I/O     I/O
D<1>                  4       0     0   1     FB1_13  12    I/O     I/O
LRST                  0       0     0   5     FB1_14  13    I/O     O
RD                    1       0     0   4     FB1_15  14    I/O     O
WR                    1       0     0   4     FB1_16  16    I/O     O
D_0_IOBUFE/D_0_IOBUFE_TRST
                      3       0     0   2     FB1_17  18    I/O     I
BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT
                      3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<20>                       10: LED_CS                    19: STRB 
  2: A<21>                       11: LED_CS/LED_CS_SETF__$INT  20: RWB 
  3: A<22>                       12: LONWK_CS                  21: WDI_CS 
  4: A<23>                       13: D<0>.PIN                  22: WDI_SEL_FLAG 
  5: BOOT_2_INT_CS               14: NIO3                      23: WR_BUFS<0> 
  6: BOOT_2_INT_SEL              15: NIO4                      24: WR_BUFS<1> 
  7: D_0_IOBUFE/D_0_IOBUFE_TRST  16: ROM_SERIAL_SW             25: XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT 
  8: ERR_LED                     17: RST                       26: XL16L784_INT 
  9: INT_READ_CS                 18: RUN_LED                  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RDY                  ........................................ 0
WR_BUFS<1>           ................X.....X................. 2
WR_BUFS<0>           ................X.XX.................... 3
NIO4                 .........X.XX...X......X................ 5
FROM_CS              XXXX............X.X.....X............... 7
WDI_SEL_FLAG         ................X...XX.................. 3
BOOT_2_INT_SEL       ....XX..........X....................... 3
XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT 
                     XXXX............X.X..................... 6
LED_CS/LED_CS_SETF__$INT 
                     XXXX............X.X..................... 6
LED_CS               XXXX......X.....X.X..................... 7
D<0>                 .....XX.XX....X..X.X.....X.............. 8
D<1>                 .....XXXXX...X.X...X.................... 8
LRST                 ........................................ 0
RD                   ..................XX.................... 2
WR                   ..................XX.................... 2
D_0_IOBUFE/D_0_IOBUFE_TRST 
                     ........XX.X....X..X.................... 5
BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT 
                     XXXX............X.X..................... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
WDI                   3       0   \/1   1     FB2_1   39    I/O     O
NVSRAM_CS             6       1<-   0   0     FB2_2   38    I/O     O
VL5V_DIR              1       0     0   4     FB2_3   36    GTS/I/O O
DPRAM_CS              2       0     0   3     FB2_4   37    I/O     O
VL5V_OE               2       0     0   3     FB2_5   34    GTS/I/O O
WDI_CS                2       0     0   3     FB2_6   33    GSR/I/O I
INT3                  1       0     0   4     FB2_7   32    I/O     O
INT2                  1       0     0   4     FB2_8   31    I/O     O
INT1                  2       0     0   3     FB2_9   30    I/O     O
INT0                  1       0     0   4     FB2_10  29    I/O     O
EDGE_MODE             0       0     0   5     FB2_11  28    I/O     O
LONWK_CS              2       0     0   3     FB2_12  27    I/O     I
ERR_LED               4       0     0   1     FB2_13  23    I/O     O
RUN_LED               4       0     0   1     FB2_14  22    I/O     O
INT_READ_CS           2       0     0   3     FB2_15  21    I/O     I
XL16L784_CS           2       0     0   3     FB2_16  20    I/O     O
W5100_CS              2       0     0   3     FB2_17  19    I/O     O
BOOT_2_INT_CS         2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<20>                                    9: LED_CS            17: RWB 
  2: A<21>                                   10: D<1>.PIN          18: W5100_INT 
  3: A<22>                                   11: D<0>.PIN          19: WDI_CS 
  4: A<23>                                   12: NIO3              20: WDI_SEL_FLAG 
  5: BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT  13: NVSRAM_CS         21: WR_BUFS<1> 
  6: BOOT_2_INT_SEL                          14: ROM_SERIAL_SW     22: XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT 
  7: FROM_CS                                 15: RST               23: XL16L784_INT 
  8: H3                                      16: STRB             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
WDI                  ......XX.....X....XX.................... 5
NVSRAM_CS            XXXX........X.XX........................ 7
VL5V_DIR             ................X....................... 1
DPRAM_CS             XXXX..........XX.....X.................. 7
VL5V_OE              XXXX..........XX.....X.................. 7
WDI_CS               XXXX..........XX.....X.................. 7
INT3                 .....X.......X.......................... 2
INT2                 .....X...........X...................... 2
INT1                 .....X.....X.X.......................... 3
INT0                 .....X................X................. 2
EDGE_MODE            ........................................ 0
LONWK_CS             XXXX..........XX.....X.................. 7
ERR_LED              ........XX....X.....X................... 4
RUN_LED              ........X.X...X.....X................... 4
INT_READ_CS          XXXX..........XX.....X.................. 7
XL16L784_CS          XXXX..........XX.....X.................. 7
W5100_CS             XXXX..........XX.....X.................. 7
BOOT_2_INT_CS        XXXXX.........XX........................ 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_BOOT_2_INT_CS: FDCPE port map (BOOT_2_INT_CS,'0','0',BOOT_2_INT_CS_CLR,NOT BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT);
BOOT_2_INT_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND NOT A(21) AND A(20) AND NOT A(22));


BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT <= ((RST AND NOT STRB AND A(23))
	OR (RST AND NOT STRB AND NOT A(22))
	OR (RST AND NOT STRB AND NOT A(21) AND NOT A(20)));


BOOT_2_INT_SEL <= ((RST AND BOOT_2_INT_SEL)
	OR (RST AND NOT BOOT_2_INT_CS));


D_I(0) <= NOT (((NOT NIO4 AND NOT RWB AND INT_READ_CS)
	OR (NOT NIO4 AND LED_CS AND INT_READ_CS)
	OR (BOOT_2_INT_SEL AND NOT XL16L784_INT AND NOT INT_READ_CS)
	OR (NOT RUN_LED AND RWB AND NOT LED_CS AND INT_READ_CS)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= D_0_IOBUFE/D_0_IOBUFE_TRST;


D_I(1) <= ((BOOT_2_INT_SEL AND NOT INT_READ_CS AND NIO3)
	OR (NOT BOOT_2_INT_SEL AND NOT ROM_SERIAL_SW AND NOT INT_READ_CS)
	OR (ERR_LED AND RWB AND NOT LED_CS AND INT_READ_CS));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= D_0_IOBUFE/D_0_IOBUFE_TRST;

FDCPE_DPRAM_CS: FDCPE port map (DPRAM_CS,'0','0',DPRAM_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
DPRAM_CS_CLR <= (RST AND NOT STRB AND A(23) AND A(21) AND A(20) AND NOT A(22));


D_0_IOBUFE/D_0_IOBUFE_TRST <= ((RST AND NOT INT_READ_CS)
	OR (RST AND RWB AND NOT LED_CS)
	OR (RST AND RWB AND NOT LONWK_CS));


EDGE_MODE <= '1';

FDCPE_ERR_LED: FDCPE port map (ERR_LED,D(1).PIN,NOT WR_BUFS(1),NOT RST,'0',NOT LED_CS);

FDCPE_FROM_CS: FDCPE port map (FROM_CS,'0','0',FROM_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
FROM_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND NOT A(21) AND NOT A(20) AND A(22));


INT0 <= NOT ((BOOT_2_INT_SEL AND NOT XL16L784_INT));


INT1 <= ((BOOT_2_INT_SEL AND NIO3)
	OR (NOT BOOT_2_INT_SEL AND NOT ROM_SERIAL_SW));


INT2 <= NOT ((BOOT_2_INT_SEL AND NOT W5100_INT));


INT3 <= NOT ((NOT BOOT_2_INT_SEL AND NOT ROM_SERIAL_SW));

FDCPE_INT_READ_CS: FDCPE port map (INT_READ_CS,'0','0',INT_READ_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
INT_READ_CS_CLR <= (RST AND NOT STRB AND A(23) AND NOT A(21) AND NOT A(20) AND NOT A(22));

FDCPE_LED_CS: FDCPE port map (LED_CS,'0','0',LED_CS_CLR,NOT LED_CS/LED_CS_SETF__$INT);
LED_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND A(21) AND NOT A(20) AND NOT A(22));


LED_CS/LED_CS_SETF__$INT <= ((RST AND NOT STRB AND A(23))
	OR (RST AND NOT STRB AND NOT A(22))
	OR (RST AND NOT STRB AND NOT A(21) AND NOT A(20)));

FDCPE_LONWK_CS: FDCPE port map (LONWK_CS,'0','0',LONWK_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
LONWK_CS_CLR <= (RST AND NOT STRB AND A(23) AND A(21) AND NOT A(20) AND NOT A(22));


LRST_I <= '0';
LRST <= LRST_I when LRST_OE = '1' else 'Z';
LRST_OE <= '0';

FDCPE_NIO4: FDCPE port map (NIO4,D(0).PIN,NOT WR_BUFS(1),'0',NOT RST,NIO4_CE);
NIO4_CE <= (LED_CS AND NOT LONWK_CS);


NVSRAM_CS <= ((NOT RST)
	OR (STRB)
	OR (NOT A(23) AND A(21) AND A(22))
	OR (NVSRAM_CS AND NOT A(23))
	OR (NVSRAM_CS AND NOT A(22))
	OR (NOT A(23) AND A(20) AND A(22)));


RD <= NOT ((NOT STRB AND RWB));


RDY <= '0';

FDCPE_RUN_LED: FDCPE port map (RUN_LED,D(0).PIN,NOT WR_BUFS(1),NOT RST,'0',NOT LED_CS);


VL5V_DIR <= RWB;

FDCPE_VL5V_OE: FDCPE port map (VL5V_OE,'0','0',VL5V_OE_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
VL5V_OE_CLR <= (RST AND NOT STRB AND A(23) AND A(21) AND A(20) AND NOT A(22));

FDCPE_W5100_CS: FDCPE port map (W5100_CS,'0','0',W5100_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
W5100_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND A(21) AND A(20) AND NOT A(22));


WDI <= ((H3 AND NOT ROM_SERIAL_SW)
	OR (WDI_SEL_FLAG AND ROM_SERIAL_SW AND WDI_CS)
	OR (NOT WDI_SEL_FLAG AND ROM_SERIAL_SW AND FROM_CS));

FDCPE_WDI_CS: FDCPE port map (WDI_CS,'0','0',WDI_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
WDI_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND NOT A(21) AND NOT A(20) AND NOT A(22));


WDI_SEL_FLAG <= ((RST AND WDI_SEL_FLAG)
	OR (RST AND NOT WDI_CS));


WR <= NOT ((NOT STRB AND NOT RWB));

FDCPE_WR_BUFS0: FDCPE port map (WR_BUFS(0),WR_BUFS_D(0),H3,'0',NOT RST);
WR_BUFS_D(0) <= (NOT STRB AND NOT RWB);

FDCPE_WR_BUFS1: FDCPE port map (WR_BUFS(1),WR_BUFS(0),H3,'0',NOT RST);

FDCPE_XL16L784_CS: FDCPE port map (XL16L784_CS,'0','0',XL16L784_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
XL16L784_CS_CLR <= (RST AND NOT STRB AND A(23) AND NOT A(21) AND A(20) AND NOT A(22));


XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT <= ((RST AND NOT STRB AND A(23))
	OR (RST AND NOT STRB AND NOT A(22))
	OR (RST AND NOT STRB AND NOT A(21) AND NOT A(20)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9536XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 ROM_SERIAL_SW                    23 ERR_LED                       
  2 FROM_CS                          24 TDO                           
  3 A<20>                            25 GND                           
  4 GND                              26 VCC                           
  5 A<21>                            27 NIO3                          
  6 A<22>                            28 EDGE_MODE                     
  7 A<23>                            29 INT0                          
  8 D<0>                             30 INT1                          
  9 TDI                              31 INT2                          
 10 TMS                              32 INT3                          
 11 TCK                              33 RST                           
 12 D<1>                             34 VL5V_OE                       
 13 LRST                             35 VCC                           
 14 RD                               36 VL5V_DIR                      
 15 VCC                              37 DPRAM_CS                      
 16 WR                               38 NVSRAM_CS                     
 17 GND                              39 WDI                           
 18 W5100_INT                        40 RDY                           
 19 W5100_CS                         41 RWB                           
 20 XL16L784_CS                      42 STRB                          
 21 XL16L784_INT                     43 H3                            
 22 RUN_LED                          44 NIO4                          


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
