Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 12:05:49 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_366_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.968ns (29.997%)  route 2.259ns (70.003%))
  Logic Levels:           10  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 6.183 - 4.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.711ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.646ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=28664, routed)       1.775     2.726    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X129Y330       FDCE                                         r  Delay1No15_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y330       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.805 r  Delay1No15_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.786     3.591    Delay1No14_instance/Delay1No15_out[6]
    SLICE_X125Y375       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.690 r  Delay1No14_instance/geqOp_carry_i_13__1/O
                         net (fo=1, routed)           0.009     3.699    Sum10_2_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X125Y375       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.853 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.879    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y376       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.894 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.920    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y377       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.972 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.224     4.196    Delay1No14_instance/CO[0]
    SLICE_X126Y378       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     4.318 f  Delay1No14_instance/shiftedFracY_d1[49]_i_10__1/O
                         net (fo=2, routed)           0.201     4.519    Delay1No14_instance/shiftedFracY_d1[49]_i_10__1_n_0
    SLICE_X124Y380       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.557 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.116     4.673    Delay1No14_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X123Y379       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.797 f  Delay1No14_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.399     5.196    Delay1No14_instance/shiftVal__5[0]
    SLICE_X119Y373       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     5.286 r  Delay1No14_instance/shiftedFracY_d1[41]_i_2__1/O
                         net (fo=2, routed)           0.207     5.493    Delay1No14_instance/shiftedFracY_d1[41]_i_2__1_n_0
    SLICE_X119Y380       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.592 r  Delay1No14_instance/shiftedFracY_d1[37]_i_1__1/O
                         net (fo=2, routed)           0.215     5.807    Delay1No14_instance/level4__1[5]
    SLICE_X117Y375       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.903 r  Delay1No14_instance/shiftedFracY_d1[21]_i_1__1/O
                         net (fo=1, routed)           0.050     5.953    Sum10_2_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X117Y375       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=28664, routed)       1.523     6.183    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y375       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.360     6.543    
                         clock uncertainty           -0.035     6.507    
    SLICE_X117Y375       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.532    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  0.580    




