#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed May  2 14:48:23 2018
# Process ID: 12524
# Current directory: H:/FPGA-Neural-Network-/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12620 H:\FPGA-Neural-Network-\ip_repo\edit_axis_fifo_v1_0.xpr
# Log file: H:/FPGA-Neural-Network-/ip_repo/vivado.log
# Journal file: H:/FPGA-Neural-Network-/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.xpr
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
launch_runs bram_blk_mem_gen_0_0_synth_1
wait_on_run bram_blk_mem_gen_0_0_synth_1
synth_design -rtl -name rtl_1
make_wrapper -files [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd] -fileset [get_filesets sources_1] -inst_template
open_bd_design {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}
startgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_intf_nets BRAM_PORTA_0_1]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_intf_ports BRAM_PORTA_0] [get_bd_intf_ports BRAM_PORTB_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins mig_7series_0/sys_rst]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_ports reset_rtl]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {1872} CONFIG.Read_Width_A {96} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
startgroup
make_bd_pins_external  [get_bd_cells blk_mem_gen_0]
make_bd_intf_pins_external  [get_bd_cells blk_mem_gen_0]
endgroup
make_wrapper -files [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd] -top
generate_target all [get_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
catch { config_ip_cache -export [get_ips -all bram_blk_mem_gen_0_1] }
export_ip_user_files -of_objects [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
launch_runs -jobs 4 bram_blk_mem_gen_0_1_synth_1
export_simulation -of_objects [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd] -directory H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.ip_user_files/sim_scripts -ip_user_files_dir H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.ip_user_files -ipstatic_source_dir H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/modelsim} {questa=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/questa} {riviera=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run bram_blk_mem_gen_0_1_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
synth_design -rtl -name rtl_1
set_param synth.elaboration.rodinMoreOptions {rt::set_parameter var_size_limit 131072}
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
synth_design -rtl -name rtl_1
set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 131072}
generate_target all [get_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
export_ip_user_files -of_objects [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
export_simulation -of_objects [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd] -directory H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.ip_user_files/sim_scripts -ip_user_files_dir H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.ip_user_files -ipstatic_source_dir H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/modelsim} {questa=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/questa} {riviera=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=H:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}
reset_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
