# uart_module

10 MBit UART Module written in VHDL

Please add 2 FIFO by using Xilinx's FIFO Generator IP inside UART module.<br>
Baud rate can be given as generic
