{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740515156362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740515156362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:25:56 2025 " "Processing started: Tue Feb 25 15:25:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740515156362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515156362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ultrasonic -c ultrasonic " "Command: quartus_map --read_settings_files=on --write_settings_files=off ultrasonic -c ultrasonic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515156362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740515156528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740515156528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dis.v 1 1 " "Found 1 design units, including 1 entities, in source file dis.v" { { "Info" "ISGN_ENTITY_NAME" "1 dis " "Found entity 1: dis" {  } { { "dis.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/dis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740515164887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515164887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDtoSSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file BCDtoSSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740515164887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515164887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic " "Found entity 1: ultrasonic" {  } { { "ultrasonic.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/ultrasonic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740515164888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515164888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ultrasonic " "Elaborating entity \"ultrasonic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740515164928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ultrasonic.v(22) " "Verilog HDL assignment warning at ultrasonic.v(22): truncated value with size 32 to match size of target (24)" {  } { { "ultrasonic.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/ultrasonic.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515164929 "|ultrasonic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ultrasonic.v(23) " "Verilog HDL assignment warning at ultrasonic.v(23): truncated value with size 32 to match size of target (12)" {  } { { "ultrasonic.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/ultrasonic.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515164929 "|ultrasonic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ultrasonic.v(26) " "Verilog HDL assignment warning at ultrasonic.v(26): truncated value with size 32 to match size of target (16)" {  } { { "ultrasonic.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/ultrasonic.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515164930 "|ultrasonic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dis dis:Dis " "Elaborating entity \"dis\" for hierarchy \"dis:Dis\"" {  } { { "ultrasonic.v" "Dis" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/ultrasonic.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740515164938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start dis.v(13) " "Verilog HDL or VHDL warning at dis.v(13): object \"start\" assigned a value but never read" {  } { { "dis.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/dis.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740515164939 "|ultrasonic|dis:Dis"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test dis.v(19) " "Verilog HDL or VHDL warning at dis.v(19): object \"test\" assigned a value but never read" {  } { { "dis.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/dis.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740515164939 "|ultrasonic|dis:Dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 dis.v(29) " "Verilog HDL assignment warning at dis.v(29): truncated value with size 32 to match size of target (27)" {  } { { "dis.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/dis.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515164939 "|ultrasonic|dis:Dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dis.v(35) " "Verilog HDL assignment warning at dis.v(35): truncated value with size 32 to match size of target (2)" {  } { { "dis.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/dis.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515164939 "|ultrasonic|dis:Dis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg dis:Dis\|BCDtoSSeg:bcd " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"dis:Dis\|BCDtoSSeg:bcd\"" {  } { { "dis.v" "bcd" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/dis.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740515164940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740515165581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740515166042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740515166134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740515166134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740515166171 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740515166171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740515166171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740515166171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740515166177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:26:06 2025 " "Processing ended: Tue Feb 25 15:26:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740515166177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740515166177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740515166177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515166177 ""}
