<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="1" showDebugLogEntries="1" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="249" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Interface Protocols/Serial,Library/University Program,Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions/Configuration and Programming,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/On Chip Memory,Project,Library/Basic Functions,Library/Interface Protocols,Library/University Program/Generic IO" />
 <window width="1920" height="1040" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
