#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ea400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ea590 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17dd2d0 .functor NOT 1, L_0x18514c0, C4<0>, C4<0>, C4<0>;
L_0x18512f0 .functor XOR 2, L_0x18511b0, L_0x1851250, C4<00>, C4<00>;
L_0x1851400 .functor XOR 2, L_0x18512f0, L_0x1851360, C4<00>, C4<00>;
v0x183c1f0_0 .net *"_ivl_10", 1 0, L_0x1851360;  1 drivers
v0x183c2f0_0 .net *"_ivl_12", 1 0, L_0x1851400;  1 drivers
v0x183c3d0_0 .net *"_ivl_2", 1 0, L_0x1851110;  1 drivers
v0x183c490_0 .net *"_ivl_4", 1 0, L_0x18511b0;  1 drivers
v0x183c570_0 .net *"_ivl_6", 1 0, L_0x1851250;  1 drivers
v0x183c6a0_0 .net *"_ivl_8", 1 0, L_0x18512f0;  1 drivers
v0x183c780_0 .net "a", 0 0, v0x1837d00_0;  1 drivers
v0x183c820_0 .net "b", 0 0, v0x1837da0_0;  1 drivers
v0x183c8c0_0 .net "c", 0 0, v0x1837e40_0;  1 drivers
v0x183c960_0 .var "clk", 0 0;
v0x183ca00_0 .net "d", 0 0, v0x1837f80_0;  1 drivers
v0x183caa0_0 .net "out_pos_dut", 0 0, L_0x1850f50;  1 drivers
v0x183cb40_0 .net "out_pos_ref", 0 0, L_0x183e070;  1 drivers
v0x183cbe0_0 .net "out_sop_dut", 0 0, L_0x184ebc0;  1 drivers
v0x183cc80_0 .net "out_sop_ref", 0 0, L_0x18124b0;  1 drivers
v0x183cd20_0 .var/2u "stats1", 223 0;
v0x183cdc0_0 .var/2u "strobe", 0 0;
v0x183ce60_0 .net "tb_match", 0 0, L_0x18514c0;  1 drivers
v0x183cf30_0 .net "tb_mismatch", 0 0, L_0x17dd2d0;  1 drivers
v0x183cfd0_0 .net "wavedrom_enable", 0 0, v0x1838250_0;  1 drivers
v0x183d0a0_0 .net "wavedrom_title", 511 0, v0x18382f0_0;  1 drivers
L_0x1851110 .concat [ 1 1 0 0], L_0x183e070, L_0x18124b0;
L_0x18511b0 .concat [ 1 1 0 0], L_0x183e070, L_0x18124b0;
L_0x1851250 .concat [ 1 1 0 0], L_0x1850f50, L_0x184ebc0;
L_0x1851360 .concat [ 1 1 0 0], L_0x183e070, L_0x18124b0;
L_0x18514c0 .cmp/eeq 2, L_0x1851110, L_0x1851400;
S_0x17ea720 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17ea590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17dd6b0 .functor AND 1, v0x1837e40_0, v0x1837f80_0, C4<1>, C4<1>;
L_0x17dda90 .functor NOT 1, v0x1837d00_0, C4<0>, C4<0>, C4<0>;
L_0x17dde70 .functor NOT 1, v0x1837da0_0, C4<0>, C4<0>, C4<0>;
L_0x17de0f0 .functor AND 1, L_0x17dda90, L_0x17dde70, C4<1>, C4<1>;
L_0x17f50a0 .functor AND 1, L_0x17de0f0, v0x1837e40_0, C4<1>, C4<1>;
L_0x18124b0 .functor OR 1, L_0x17dd6b0, L_0x17f50a0, C4<0>, C4<0>;
L_0x183d4f0 .functor NOT 1, v0x1837da0_0, C4<0>, C4<0>, C4<0>;
L_0x183d560 .functor OR 1, L_0x183d4f0, v0x1837f80_0, C4<0>, C4<0>;
L_0x183d670 .functor AND 1, v0x1837e40_0, L_0x183d560, C4<1>, C4<1>;
L_0x183d730 .functor NOT 1, v0x1837d00_0, C4<0>, C4<0>, C4<0>;
L_0x183d800 .functor OR 1, L_0x183d730, v0x1837da0_0, C4<0>, C4<0>;
L_0x183d870 .functor AND 1, L_0x183d670, L_0x183d800, C4<1>, C4<1>;
L_0x183d9f0 .functor NOT 1, v0x1837da0_0, C4<0>, C4<0>, C4<0>;
L_0x183da60 .functor OR 1, L_0x183d9f0, v0x1837f80_0, C4<0>, C4<0>;
L_0x183d980 .functor AND 1, v0x1837e40_0, L_0x183da60, C4<1>, C4<1>;
L_0x183dbf0 .functor NOT 1, v0x1837d00_0, C4<0>, C4<0>, C4<0>;
L_0x183dcf0 .functor OR 1, L_0x183dbf0, v0x1837f80_0, C4<0>, C4<0>;
L_0x183ddb0 .functor AND 1, L_0x183d980, L_0x183dcf0, C4<1>, C4<1>;
L_0x183df60 .functor XNOR 1, L_0x183d870, L_0x183ddb0, C4<0>, C4<0>;
v0x17dcc00_0 .net *"_ivl_0", 0 0, L_0x17dd6b0;  1 drivers
v0x17dd000_0 .net *"_ivl_12", 0 0, L_0x183d4f0;  1 drivers
v0x17dd3e0_0 .net *"_ivl_14", 0 0, L_0x183d560;  1 drivers
v0x17dd7c0_0 .net *"_ivl_16", 0 0, L_0x183d670;  1 drivers
v0x17ddba0_0 .net *"_ivl_18", 0 0, L_0x183d730;  1 drivers
v0x17ddf80_0 .net *"_ivl_2", 0 0, L_0x17dda90;  1 drivers
v0x17de200_0 .net *"_ivl_20", 0 0, L_0x183d800;  1 drivers
v0x1836270_0 .net *"_ivl_24", 0 0, L_0x183d9f0;  1 drivers
v0x1836350_0 .net *"_ivl_26", 0 0, L_0x183da60;  1 drivers
v0x1836430_0 .net *"_ivl_28", 0 0, L_0x183d980;  1 drivers
v0x1836510_0 .net *"_ivl_30", 0 0, L_0x183dbf0;  1 drivers
v0x18365f0_0 .net *"_ivl_32", 0 0, L_0x183dcf0;  1 drivers
v0x18366d0_0 .net *"_ivl_36", 0 0, L_0x183df60;  1 drivers
L_0x7f81fea1a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1836790_0 .net *"_ivl_38", 0 0, L_0x7f81fea1a018;  1 drivers
v0x1836870_0 .net *"_ivl_4", 0 0, L_0x17dde70;  1 drivers
v0x1836950_0 .net *"_ivl_6", 0 0, L_0x17de0f0;  1 drivers
v0x1836a30_0 .net *"_ivl_8", 0 0, L_0x17f50a0;  1 drivers
v0x1836b10_0 .net "a", 0 0, v0x1837d00_0;  alias, 1 drivers
v0x1836bd0_0 .net "b", 0 0, v0x1837da0_0;  alias, 1 drivers
v0x1836c90_0 .net "c", 0 0, v0x1837e40_0;  alias, 1 drivers
v0x1836d50_0 .net "d", 0 0, v0x1837f80_0;  alias, 1 drivers
v0x1836e10_0 .net "out_pos", 0 0, L_0x183e070;  alias, 1 drivers
v0x1836ed0_0 .net "out_sop", 0 0, L_0x18124b0;  alias, 1 drivers
v0x1836f90_0 .net "pos0", 0 0, L_0x183d870;  1 drivers
v0x1837050_0 .net "pos1", 0 0, L_0x183ddb0;  1 drivers
L_0x183e070 .functor MUXZ 1, L_0x7f81fea1a018, L_0x183d870, L_0x183df60, C4<>;
S_0x18371d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17ea590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1837d00_0 .var "a", 0 0;
v0x1837da0_0 .var "b", 0 0;
v0x1837e40_0 .var "c", 0 0;
v0x1837ee0_0 .net "clk", 0 0, v0x183c960_0;  1 drivers
v0x1837f80_0 .var "d", 0 0;
v0x1838070_0 .var/2u "fail", 0 0;
v0x1838110_0 .var/2u "fail1", 0 0;
v0x18381b0_0 .net "tb_match", 0 0, L_0x18514c0;  alias, 1 drivers
v0x1838250_0 .var "wavedrom_enable", 0 0;
v0x18382f0_0 .var "wavedrom_title", 511 0;
E_0x17e8d70/0 .event negedge, v0x1837ee0_0;
E_0x17e8d70/1 .event posedge, v0x1837ee0_0;
E_0x17e8d70 .event/or E_0x17e8d70/0, E_0x17e8d70/1;
S_0x1837500 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18371d0;
 .timescale -12 -12;
v0x1837740_0 .var/2s "i", 31 0;
E_0x17e8c10 .event posedge, v0x1837ee0_0;
S_0x1837840 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18371d0;
 .timescale -12 -12;
v0x1837a40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1837b20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18371d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18384d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17ea590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x184e840 .functor OR 1, L_0x184e340, L_0x184e6d0, C4<0>, C4<0>;
L_0x184ebc0 .functor OR 1, L_0x184e840, L_0x184ea40, C4<0>, C4<0>;
L_0x184f1e0 .functor OR 1, L_0x184ee10, L_0x184f040, C4<0>, C4<0>;
L_0x184f540 .functor OR 1, L_0x184f1e0, L_0x184f390, C4<0>, C4<0>;
L_0x184f4d0 .functor OR 1, L_0x184f540, L_0x184f740, C4<0>, C4<0>;
L_0x184fd70 .functor OR 1, L_0x184f4d0, L_0x184fba0, C4<0>, C4<0>;
L_0x1850190 .functor OR 1, L_0x184fd70, L_0x184ffb0, C4<0>, C4<0>;
L_0x1850790 .functor OR 1, L_0x1850190, L_0x18505a0, C4<0>, C4<0>;
L_0x1850b40 .functor OR 1, L_0x1850790, L_0x1850940, C4<0>, C4<0>;
L_0x1850f50 .functor OR 1, L_0x1850b40, L_0x1850d40, C4<0>, C4<0>;
v0x1838690_0 .net *"_ivl_0", 31 0, L_0x183e220;  1 drivers
L_0x7f81fea1a648 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x1838770_0 .net/2u *"_ivl_100", 31 0, L_0x7f81fea1a648;  1 drivers
v0x1838850_0 .net *"_ivl_102", 0 0, L_0x1850940;  1 drivers
v0x1838920_0 .net *"_ivl_104", 0 0, L_0x1850b40;  1 drivers
v0x1838a00_0 .net *"_ivl_106", 31 0, L_0x1850c50;  1 drivers
L_0x7f81fea1a690 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1838b30_0 .net *"_ivl_109", 30 0, L_0x7f81fea1a690;  1 drivers
L_0x7f81fea1a0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1838c10_0 .net *"_ivl_11", 30 0, L_0x7f81fea1a0f0;  1 drivers
L_0x7f81fea1a6d8 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x1838cf0_0 .net/2u *"_ivl_110", 31 0, L_0x7f81fea1a6d8;  1 drivers
v0x1838dd0_0 .net *"_ivl_112", 0 0, L_0x1850d40;  1 drivers
L_0x7f81fea1a138 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x1838f20_0 .net/2u *"_ivl_12", 31 0, L_0x7f81fea1a138;  1 drivers
v0x1839000_0 .net *"_ivl_14", 0 0, L_0x184e6d0;  1 drivers
v0x18390c0_0 .net *"_ivl_16", 0 0, L_0x184e840;  1 drivers
v0x18391a0_0 .net *"_ivl_18", 31 0, L_0x184e950;  1 drivers
L_0x7f81fea1a180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1839280_0 .net *"_ivl_21", 30 0, L_0x7f81fea1a180;  1 drivers
L_0x7f81fea1a1c8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x1839360_0 .net/2u *"_ivl_22", 31 0, L_0x7f81fea1a1c8;  1 drivers
v0x1839440_0 .net *"_ivl_24", 0 0, L_0x184ea40;  1 drivers
v0x1839500_0 .net *"_ivl_28", 31 0, L_0x184ed20;  1 drivers
L_0x7f81fea1a060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18396f0_0 .net *"_ivl_3", 30 0, L_0x7f81fea1a060;  1 drivers
L_0x7f81fea1a210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18397d0_0 .net *"_ivl_31", 30 0, L_0x7f81fea1a210;  1 drivers
L_0x7f81fea1a258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18398b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f81fea1a258;  1 drivers
v0x1839990_0 .net *"_ivl_34", 0 0, L_0x184ee10;  1 drivers
v0x1839a50_0 .net *"_ivl_36", 31 0, L_0x184ef50;  1 drivers
L_0x7f81fea1a2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1839b30_0 .net *"_ivl_39", 30 0, L_0x7f81fea1a2a0;  1 drivers
L_0x7f81fea1a0a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1839c10_0 .net/2u *"_ivl_4", 31 0, L_0x7f81fea1a0a8;  1 drivers
L_0x7f81fea1a2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1839cf0_0 .net/2u *"_ivl_40", 31 0, L_0x7f81fea1a2e8;  1 drivers
v0x1839dd0_0 .net *"_ivl_42", 0 0, L_0x184f040;  1 drivers
v0x1839e90_0 .net *"_ivl_44", 0 0, L_0x184f1e0;  1 drivers
v0x1839f70_0 .net *"_ivl_46", 31 0, L_0x184f2a0;  1 drivers
L_0x7f81fea1a330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183a050_0 .net *"_ivl_49", 30 0, L_0x7f81fea1a330;  1 drivers
L_0x7f81fea1a378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x183a130_0 .net/2u *"_ivl_50", 31 0, L_0x7f81fea1a378;  1 drivers
v0x183a210_0 .net *"_ivl_52", 0 0, L_0x184f390;  1 drivers
v0x183a2d0_0 .net *"_ivl_54", 0 0, L_0x184f540;  1 drivers
v0x183a3b0_0 .net *"_ivl_56", 31 0, L_0x184f650;  1 drivers
L_0x7f81fea1a3c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183a6a0_0 .net *"_ivl_59", 30 0, L_0x7f81fea1a3c0;  1 drivers
v0x183a780_0 .net *"_ivl_6", 0 0, L_0x184e340;  1 drivers
L_0x7f81fea1a408 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x183a840_0 .net/2u *"_ivl_60", 31 0, L_0x7f81fea1a408;  1 drivers
v0x183a920_0 .net *"_ivl_62", 0 0, L_0x184f740;  1 drivers
v0x183a9e0_0 .net *"_ivl_64", 0 0, L_0x184f4d0;  1 drivers
v0x183aac0_0 .net *"_ivl_66", 31 0, L_0x184f9a0;  1 drivers
L_0x7f81fea1a450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183aba0_0 .net *"_ivl_69", 30 0, L_0x7f81fea1a450;  1 drivers
L_0x7f81fea1a498 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x183ac80_0 .net/2u *"_ivl_70", 31 0, L_0x7f81fea1a498;  1 drivers
v0x183ad60_0 .net *"_ivl_72", 0 0, L_0x184fba0;  1 drivers
v0x183ae20_0 .net *"_ivl_74", 0 0, L_0x184fd70;  1 drivers
v0x183af00_0 .net *"_ivl_76", 31 0, L_0x184fec0;  1 drivers
L_0x7f81fea1a4e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183afe0_0 .net *"_ivl_79", 30 0, L_0x7f81fea1a4e0;  1 drivers
v0x183b0c0_0 .net *"_ivl_8", 31 0, L_0x184e480;  1 drivers
L_0x7f81fea1a528 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x183b1a0_0 .net/2u *"_ivl_80", 31 0, L_0x7f81fea1a528;  1 drivers
v0x183b280_0 .net *"_ivl_82", 0 0, L_0x184ffb0;  1 drivers
v0x183b340_0 .net *"_ivl_84", 0 0, L_0x1850190;  1 drivers
v0x183b420_0 .net *"_ivl_86", 31 0, L_0x18502a0;  1 drivers
L_0x7f81fea1a570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183b500_0 .net *"_ivl_89", 30 0, L_0x7f81fea1a570;  1 drivers
L_0x7f81fea1a5b8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x183b5e0_0 .net/2u *"_ivl_90", 31 0, L_0x7f81fea1a5b8;  1 drivers
v0x183b6c0_0 .net *"_ivl_92", 0 0, L_0x18505a0;  1 drivers
v0x183b780_0 .net *"_ivl_94", 0 0, L_0x1850790;  1 drivers
v0x183b860_0 .net *"_ivl_96", 31 0, L_0x18500f0;  1 drivers
L_0x7f81fea1a600 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183b940_0 .net *"_ivl_99", 30 0, L_0x7f81fea1a600;  1 drivers
v0x183ba20_0 .net "a", 0 0, v0x1837d00_0;  alias, 1 drivers
v0x183bac0_0 .net "b", 0 0, v0x1837da0_0;  alias, 1 drivers
v0x183bbb0_0 .net "c", 0 0, v0x1837e40_0;  alias, 1 drivers
v0x183bca0_0 .net "d", 0 0, v0x1837f80_0;  alias, 1 drivers
v0x183bd90_0 .net "out_pos", 0 0, L_0x1850f50;  alias, 1 drivers
v0x183be50_0 .net "out_sop", 0 0, L_0x184ebc0;  alias, 1 drivers
L_0x183e220 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a060;
L_0x184e340 .cmp/eq 32, L_0x183e220, L_0x7f81fea1a0a8;
L_0x184e480 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a0f0;
L_0x184e6d0 .cmp/eq 32, L_0x184e480, L_0x7f81fea1a138;
L_0x184e950 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a180;
L_0x184ea40 .cmp/eq 32, L_0x184e950, L_0x7f81fea1a1c8;
L_0x184ed20 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a210;
L_0x184ee10 .cmp/eq 32, L_0x184ed20, L_0x7f81fea1a258;
L_0x184ef50 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a2a0;
L_0x184f040 .cmp/eq 32, L_0x184ef50, L_0x7f81fea1a2e8;
L_0x184f2a0 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a330;
L_0x184f390 .cmp/eq 32, L_0x184f2a0, L_0x7f81fea1a378;
L_0x184f650 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a3c0;
L_0x184f740 .cmp/eq 32, L_0x184f650, L_0x7f81fea1a408;
L_0x184f9a0 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a450;
L_0x184fba0 .cmp/eq 32, L_0x184f9a0, L_0x7f81fea1a498;
L_0x184fec0 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a4e0;
L_0x184ffb0 .cmp/eq 32, L_0x184fec0, L_0x7f81fea1a528;
L_0x18502a0 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a570;
L_0x18505a0 .cmp/eq 32, L_0x18502a0, L_0x7f81fea1a5b8;
L_0x18500f0 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a600;
L_0x1850940 .cmp/eq 32, L_0x18500f0, L_0x7f81fea1a648;
L_0x1850c50 .concat [ 1 31 0 0], v0x1837d00_0, L_0x7f81fea1a690;
L_0x1850d40 .cmp/eq 32, L_0x1850c50, L_0x7f81fea1a6d8;
S_0x183bfd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17ea590;
 .timescale -12 -12;
E_0x17d29f0 .event anyedge, v0x183cdc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x183cdc0_0;
    %nor/r;
    %assign/vec4 v0x183cdc0_0, 0;
    %wait E_0x17d29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18371d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1838070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1838110_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18371d0;
T_4 ;
    %wait E_0x17e8d70;
    %load/vec4 v0x18381b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1838070_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18371d0;
T_5 ;
    %wait E_0x17e8c10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %wait E_0x17e8c10;
    %load/vec4 v0x1838070_0;
    %store/vec4 v0x1838110_0, 0, 1;
    %fork t_1, S_0x1837500;
    %jmp t_0;
    .scope S_0x1837500;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1837740_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1837740_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17e8c10;
    %load/vec4 v0x1837740_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1837740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1837740_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18371d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e8d70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1837f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1837da0_0, 0;
    %assign/vec4 v0x1837d00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1838070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1838110_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17ea590;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183c960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183cdc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17ea590;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x183c960_0;
    %inv;
    %store/vec4 v0x183c960_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17ea590;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1837ee0_0, v0x183cf30_0, v0x183c780_0, v0x183c820_0, v0x183c8c0_0, v0x183ca00_0, v0x183cc80_0, v0x183cbe0_0, v0x183cb40_0, v0x183caa0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17ea590;
T_9 ;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17ea590;
T_10 ;
    %wait E_0x17e8d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183cd20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
    %load/vec4 v0x183ce60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x183cd20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x183cc80_0;
    %load/vec4 v0x183cc80_0;
    %load/vec4 v0x183cbe0_0;
    %xor;
    %load/vec4 v0x183cc80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x183cb40_0;
    %load/vec4 v0x183cb40_0;
    %load/vec4 v0x183caa0_0;
    %xor;
    %load/vec4 v0x183cb40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x183cd20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x183cd20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
