Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Panoramix\Documents\RISCV\AvalonMM.qsys --synthesis=VHDL --output-directory=C:\Users\Panoramix\Documents\RISCV\AvalonMM\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading RISCV/AvalonMM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_master
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding led_r [altera_avalon_pio 18.1]
Progress: Parameterizing module led_r
Progress: Adding leg_g [altera_avalon_pio 18.1]
Progress: Parameterizing module leg_g
Progress: Adding mm_bridge [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding vga [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga
Progress: Adding vga_dma [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module vga_dma
Progress: Adding vga_pll [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module vga_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AvalonMM.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AvalonMM.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: AvalonMM.sdram_pll: Refclk Freq: 50.0
Info: AvalonMM.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: AvalonMM.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: AvalonMM.vga_dma.avalon_pixel_source/vga.avalon_vga_sink: The source data signal is 10 bits, but the sink is 30 bits. Avalon-ST Adapter will be inserted.
Warning: AvalonMM.: You have exported the interface mm_bridge.s0 but not its associated clock interface.  Export the driver of mm_bridge.clk
Warning: AvalonMM.: You have exported the interface mm_bridge.s0 but not its associated reset interface.  Export the driver(s) of mm_bridge.reset
Info: AvalonMM: Generating AvalonMM "AvalonMM" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink1
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Error: avalon_st_adapter.data_format_adapter_0: The output interface has no empty signal, but this adapter has been configured to adapt a narrow input interface  symbols per beat(1) to a wide output interface symbols per beat(3).
Error: Generation stopped, 18 or more modules remaining
Info: AvalonMM: Done "AvalonMM" with 16 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
