<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="hls_ALU" solutionName="solution1" date="2021-10-23T11:25:33.297+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: hls_ALU.cpp:5:9" projectName="hls_ALU" solutionName="solution1" date="2021-10-23T11:25:26.942+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
