Timing Analyzer report for DrinksMachine
Mon May 13 14:00:42 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'FreqDivider:freq_1hz|clkOut'
 14. Slow 1200mV 85C Model Hold: 'FreqDivider:freq_1hz|clkOut'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'FreqDivider:freq_1hz|clkOut'
 25. Slow 1200mV 0C Model Hold: 'FreqDivider:freq_1hz|clkOut'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'FreqDivider:freq_1hz|clkOut'
 35. Fast 1200mV 0C Model Hold: 'FreqDivider:freq_1hz|clkOut'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; DrinksMachine                                          ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; CLOCK_50                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                    ;
; FreqDivider:freq_1hz|clkOut ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FreqDivider:freq_1hz|clkOut } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                           ;
+------------+-----------------+-----------------------------+------------------------------------------------+
; 196.19 MHz ; 196.19 MHz      ; CLOCK_50                    ;                                                ;
; 630.12 MHz ; 437.64 MHz      ; FreqDivider:freq_1hz|clkOut ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -4.097 ; -178.531      ;
; FreqDivider:freq_1hz|clkOut ; -0.587 ; -2.016        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; FreqDivider:freq_1hz|clkOut ; 0.403 ; 0.000         ;
; CLOCK_50                    ; 0.574 ; 0.000         ;
+-----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.000 ; -86.525       ;
; FreqDivider:freq_1hz|clkOut ; -1.285 ; -7.710        ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -4.097 ; FreqDivider:freq_1hz|s_counter[8]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.016      ;
; -4.075 ; FreqDivider:freq_1hz|s_counter[9]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.994      ;
; -3.922 ; FreqDivider:freq_1hz|s_counter[7]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.841      ;
; -3.883 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.401      ;
; -3.883 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.401      ;
; -3.883 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.401      ;
; -3.883 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.401      ;
; -3.849 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.367      ;
; -3.849 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.367      ;
; -3.849 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.367      ;
; -3.849 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.367      ;
; -3.798 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.316      ;
; -3.798 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.316      ;
; -3.798 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.316      ;
; -3.798 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.316      ;
; -3.796 ; FreqDivider:freq_1hz|s_counter[10] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.715      ;
; -3.790 ; FreqDivider:freq_1hz|s_counter[22] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.709      ;
; -3.786 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.704      ;
; -3.786 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.704      ;
; -3.786 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.704      ;
; -3.786 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.704      ;
; -3.747 ; FreqDivider:freq_1hz|s_counter[30] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.665      ;
; -3.734 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.253      ;
; -3.734 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.253      ;
; -3.734 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.253      ;
; -3.734 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.253      ;
; -3.716 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.234      ;
; -3.716 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.234      ;
; -3.716 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.234      ;
; -3.716 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.234      ;
; -3.712 ; FreqDivider:freq_1hz|s_counter[26] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.630      ;
; -3.708 ; FreqDivider:freq_1hz|s_counter[28] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.626      ;
; -3.707 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.225      ;
; -3.707 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.225      ;
; -3.707 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.225      ;
; -3.707 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.225      ;
; -3.707 ; FreqDivider:freq_1hz|s_counter[29] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.625      ;
; -3.700 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.613      ;
; -3.700 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.613      ;
; -3.700 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.613      ;
; -3.700 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.613      ;
; -3.652 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.170      ;
; -3.652 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.170      ;
; -3.652 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.170      ;
; -3.652 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.170      ;
; -3.644 ; FreqDivider:freq_1hz|s_counter[21] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.563      ;
; -3.643 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.161      ;
; -3.643 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.161      ;
; -3.643 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.161      ;
; -3.643 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.161      ;
; -3.641 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.159      ;
; -3.641 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.159      ;
; -3.641 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.159      ;
; -3.641 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.159      ;
; -3.633 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.152      ;
; -3.633 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.152      ;
; -3.633 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.152      ;
; -3.633 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.152      ;
; -3.625 ; FreqDivider:freq_1hz|s_counter[13] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.544      ;
; -3.619 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.537      ;
; -3.619 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.537      ;
; -3.619 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.537      ;
; -3.619 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.537      ;
; -3.615 ; FreqDivider:freq_1hz|s_counter[14] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.534      ;
; -3.598 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.117      ;
; -3.598 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.117      ;
; -3.598 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.117      ;
; -3.598 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.117      ;
; -3.595 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.513      ;
; -3.595 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.513      ;
; -3.595 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.513      ;
; -3.595 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.513      ;
; -3.590 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.108      ;
; -3.590 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.108      ;
; -3.590 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.108      ;
; -3.590 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.108      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.573 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.096      ;
; -3.572 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.090      ;
; -3.572 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.090      ;
; -3.572 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.090      ;
; -3.572 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.090      ;
; -3.562 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.480      ;
; -3.562 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.480      ;
; -3.562 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.480      ;
; -3.562 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.480      ;
; -3.560 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.079      ;
; -3.560 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.079      ;
; -3.560 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.079      ;
; -3.560 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.479     ; 4.079      ;
; -3.539 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.062      ;
; -3.539 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.062      ;
; -3.539 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.062      ;
; -3.539 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.062      ;
; -3.539 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 4.062      ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FreqDivider:freq_1hz|clkOut'                                                                                                                                                  ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.587 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 1.505      ;
; -0.423 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 1.341      ;
; -0.414 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.079     ; 1.333      ;
; -0.399 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.079     ; 1.318      ;
; -0.398 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 1.316      ;
; -0.395 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 1.313      ;
; -0.240 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.079     ; 1.159      ;
; -0.235 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 1.153      ;
; -0.219 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.079     ; 1.138      ;
; -0.194 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 1.112      ;
; -0.044 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.079     ; 0.963      ;
; 0.118  ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.079     ; 0.801      ;
; 0.184  ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.080     ; 0.734      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FreqDivider:freq_1hz|clkOut'                                                                                                                                                  ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.403 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 0.669      ;
; 0.439 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.079      ; 0.704      ;
; 0.618 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 0.884      ;
; 0.696 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 0.962      ;
; 0.767 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 1.033      ;
; 0.779 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.079      ; 1.044      ;
; 0.788 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.079      ; 1.053      ;
; 0.897 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.079      ; 1.162      ;
; 0.926 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.079      ; 1.191      ;
; 0.932 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 1.198      ;
; 0.939 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 1.205      ;
; 0.965 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 1.231      ;
; 1.054 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.080      ; 1.320      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                        ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                            ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.574 ; TimerN:timer1|s_count[29]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.240      ;
; 0.579 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.239      ;
; 0.579 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.239      ;
; 0.585 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[23]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.251      ;
; 0.590 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.256      ;
; 0.592 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[1]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.252      ;
; 0.594 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.254      ;
; 0.594 ; TimerN:timer1|s_count[28]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.260      ;
; 0.597 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.257      ;
; 0.599 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.259      ;
; 0.603 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.263      ;
; 0.638 ; TimerN:timer1|s_count[15]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.920      ;
; 0.639 ; TimerN:timer1|s_count[5]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.921      ;
; 0.640 ; TimerN:timer1|s_count[19]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; TimerN:timer1|s_count[21]                   ; TimerN:timer1|s_count[21]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; TimerN:timer1|s_count[1]                    ; TimerN:timer1|s_count[1]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; TimerN:timer1|s_count[11]                   ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.922      ;
; 0.641 ; TimerN:timer1|s_count[6]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.923      ;
; 0.641 ; TimerN:timer1|s_count[17]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.923      ;
; 0.641 ; TimerN:timer1|s_count[27]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.923      ;
; 0.643 ; TimerN:timer1|s_count[25]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; TimerN:timer1|s_count[23]                   ; TimerN:timer1|s_count[23]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.925      ;
; 0.644 ; TimerN:timer1|s_count[14]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.926      ;
; 0.644 ; TimerN:timer1|s_count[2]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.926      ;
; 0.645 ; TimerN:timer1|s_count[20]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; TimerN:timer1|s_count[4]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.927      ;
; 0.645 ; TimerN:timer1|s_count[8]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.927      ;
; 0.646 ; TimerN:timer1|s_count[26]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.928      ;
; 0.646 ; TimerN:timer1|s_count[30]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.928      ;
; 0.646 ; TimerN:timer1|s_count[24]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 0.928      ;
; 0.655 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[3]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[13]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; FreqDivider:freq_1hz|s_counter[5]           ; FreqDivider:freq_1hz|s_counter[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; TimerN:timer1|s_count[29]                   ; TimerN:timer1|s_count[29]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; FreqDivider:freq_1hz|s_counter[4]           ; FreqDivider:freq_1hz|s_counter[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:freq_1hz|s_counter[2]           ; FreqDivider:freq_1hz|s_counter[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:freq_1hz|s_counter[1]           ; FreqDivider:freq_1hz|s_counter[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[9]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[22]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TimerN:timer1|s_count[31]                   ; TimerN:timer1|s_count[31]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[28]          ; FreqDivider:freq_1hz|s_counter[28] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[18]          ; FreqDivider:freq_1hz|s_counter[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[11]          ; FreqDivider:freq_1hz|s_counter[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[10]          ; FreqDivider:freq_1hz|s_counter[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[9]           ; FreqDivider:freq_1hz|s_counter[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[3]           ; FreqDivider:freq_1hz|s_counter[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; FreqDivider:freq_1hz|s_counter[29]          ; FreqDivider:freq_1hz|s_counter[29] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; FreqDivider:freq_1hz|s_counter[27]          ; FreqDivider:freq_1hz|s_counter[27] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; FreqDivider:freq_1hz|s_counter[26]          ; FreqDivider:freq_1hz|s_counter[26] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; FreqDivider:freq_1hz|s_counter[30]          ; FreqDivider:freq_1hz|s_counter[30] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; FreqDivider:freq_1hz|s_counter[16]          ; FreqDivider:freq_1hz|s_counter[16] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[10]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[12]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; FreqDivider:freq_1hz|s_counter[8]           ; FreqDivider:freq_1hz|s_counter[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; FreqDivider:freq_1hz|s_counter[6]           ; FreqDivider:freq_1hz|s_counter[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; TimerN:timer1|s_count[28]                   ; TimerN:timer1|s_count[28]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; FreqDivider:freq_1hz|s_counter[24]          ; FreqDivider:freq_1hz|s_counter[24] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.680 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[7]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.946      ;
; 0.682 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[0]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.682 ; FreqDivider:freq_1hz|s_counter[0]           ; FreqDivider:freq_1hz|s_counter[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.700 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.360      ;
; 0.700 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.360      ;
; 0.702 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.362      ;
; 0.705 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.365      ;
; 0.711 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.377      ;
; 0.716 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.382      ;
; 0.720 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.380      ;
; 0.723 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.383      ;
; 0.725 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.385      ;
; 0.825 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.475      ; 1.486      ;
; 0.831 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.491      ;
; 0.833 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.493      ;
; 0.837 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.503      ;
; 0.844 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.504      ;
; 0.845 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.475      ; 1.506      ;
; 0.846 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.506      ;
; 0.849 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.509      ;
; 0.850 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.510      ;
; 0.933 ; DrinksFSM:drink_machine|s_currentState.SMAX ; TimerN:timer1|timerOut             ; FreqDivider:freq_1hz|clkOut ; CLOCK_50    ; 0.000        ; -0.138     ; 1.011      ;
; 0.951 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.475      ; 1.612      ;
; 0.954 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.614      ;
; 0.956 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.475      ; 1.617      ;
; 0.957 ; TimerN:timer1|s_count[1]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.239      ;
; 0.957 ; TimerN:timer1|s_count[5]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.239      ;
; 0.958 ; TimerN:timer1|s_count[19]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.240      ;
; 0.960 ; TimerN:timer1|s_count[23]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.242      ;
; 0.960 ; TimerN:timer1|s_count[25]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.242      ;
; 0.968 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.480      ; 1.634      ;
; 0.971 ; TimerN:timer1|s_count[14]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.253      ;
; 0.971 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.475      ; 1.632      ;
; 0.971 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.475      ; 1.632      ;
; 0.972 ; TimerN:timer1|s_count[20]                   ; TimerN:timer1|s_count[21]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.254      ;
; 0.972 ; TimerN:timer1|s_count[4]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.254      ;
; 0.973 ; TimerN:timer1|s_count[24]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.255      ;
; 0.973 ; TimerN:timer1|s_count[6]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.255      ;
; 0.973 ; TimerN:timer1|s_count[26]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.096      ; 1.255      ;
; 0.973 ; FreqDivider:freq_1hz|s_counter[5]           ; FreqDivider:freq_1hz|s_counter[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; FreqDivider:freq_1hz|s_counter[1]           ; FreqDivider:freq_1hz|s_counter[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[10]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.474      ; 1.635      ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                           ;
+------------+-----------------+-----------------------------+------------------------------------------------+
; 212.81 MHz ; 212.81 MHz      ; CLOCK_50                    ;                                                ;
; 699.79 MHz ; 437.64 MHz      ; FreqDivider:freq_1hz|clkOut ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.699 ; -156.784      ;
; FreqDivider:freq_1hz|clkOut ; -0.429 ; -1.326        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; FreqDivider:freq_1hz|clkOut ; 0.356 ; 0.000         ;
; CLOCK_50                    ; 0.520 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.000 ; -86.525       ;
; FreqDivider:freq_1hz|clkOut ; -1.285 ; -7.710        ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                          ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.699 ; FreqDivider:freq_1hz|s_counter[8]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.627      ;
; -3.679 ; FreqDivider:freq_1hz|s_counter[9]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.607      ;
; -3.550 ; FreqDivider:freq_1hz|s_counter[7]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.478      ;
; -3.484 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.046      ;
; -3.484 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.046      ;
; -3.484 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.046      ;
; -3.484 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.046      ;
; -3.453 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.015      ;
; -3.453 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.015      ;
; -3.453 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.015      ;
; -3.453 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 4.015      ;
; -3.432 ; FreqDivider:freq_1hz|s_counter[10] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.360      ;
; -3.397 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.959      ;
; -3.397 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.959      ;
; -3.397 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.959      ;
; -3.397 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.959      ;
; -3.384 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.312      ;
; -3.384 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.312      ;
; -3.384 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.312      ;
; -3.384 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.312      ;
; -3.368 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.932      ;
; -3.368 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.932      ;
; -3.368 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.932      ;
; -3.368 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.932      ;
; -3.363 ; FreqDivider:freq_1hz|s_counter[30] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.291      ;
; -3.347 ; FreqDivider:freq_1hz|s_counter[22] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.275      ;
; -3.338 ; FreqDivider:freq_1hz|s_counter[28] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.266      ;
; -3.335 ; FreqDivider:freq_1hz|s_counter[26] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.263      ;
; -3.329 ; FreqDivider:freq_1hz|s_counter[29] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.257      ;
; -3.324 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.886      ;
; -3.324 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.886      ;
; -3.324 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.886      ;
; -3.324 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.886      ;
; -3.311 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.234      ;
; -3.311 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.234      ;
; -3.311 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.234      ;
; -3.311 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.234      ;
; -3.311 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.873      ;
; -3.311 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.873      ;
; -3.311 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.873      ;
; -3.311 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.873      ;
; -3.288 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.850      ;
; -3.288 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.850      ;
; -3.288 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.850      ;
; -3.288 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.850      ;
; -3.271 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.835      ;
; -3.271 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.835      ;
; -3.271 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.835      ;
; -3.271 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.835      ;
; -3.262 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 3.825      ;
; -3.262 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 3.825      ;
; -3.262 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 3.825      ;
; -3.262 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 3.825      ;
; -3.260 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.822      ;
; -3.260 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.822      ;
; -3.260 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.822      ;
; -3.260 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.822      ;
; -3.245 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.809      ;
; -3.245 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.809      ;
; -3.245 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.809      ;
; -3.245 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.809      ;
; -3.240 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.168      ;
; -3.240 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.168      ;
; -3.240 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.168      ;
; -3.240 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.168      ;
; -3.221 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.149      ;
; -3.221 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.149      ;
; -3.221 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.149      ;
; -3.221 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.149      ;
; -3.220 ; FreqDivider:freq_1hz|s_counter[21] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.148      ;
; -3.217 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.779      ;
; -3.217 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.779      ;
; -3.217 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.779      ;
; -3.217 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.779      ;
; -3.209 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.771      ;
; -3.209 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.771      ;
; -3.209 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.771      ;
; -3.209 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.771      ;
; -3.201 ; FreqDivider:freq_1hz|s_counter[13] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.129      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.195 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[13]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.762      ;
; -3.192 ; FreqDivider:freq_1hz|s_counter[14] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.120      ;
; -3.192 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.756      ;
; -3.192 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.756      ;
; -3.192 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.756      ;
; -3.192 ; TimerN:timer1|s_count[5]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 3.756      ;
; -3.190 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.118      ;
; -3.190 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.118      ;
; -3.190 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.118      ;
; -3.190 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.118      ;
; -3.164 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.731      ;
; -3.164 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.731      ;
; -3.164 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.731      ;
; -3.164 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.731      ;
; -3.164 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.731      ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FreqDivider:freq_1hz|clkOut'                                                                                                                                                   ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.429 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 1.358      ;
; -0.279 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 1.208      ;
; -0.274 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.071     ; 1.202      ;
; -0.270 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.071     ; 1.198      ;
; -0.270 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 1.199      ;
; -0.267 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 1.196      ;
; -0.114 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.071     ; 1.042      ;
; -0.104 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.071     ; 1.032      ;
; -0.092 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 1.021      ;
; -0.074 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 1.003      ;
; 0.067  ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 0.862      ;
; 0.207  ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.071     ; 0.721      ;
; 0.270  ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.070     ; 0.659      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FreqDivider:freq_1hz|clkOut'                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.356 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 0.597      ;
; 0.405 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.071      ; 0.647      ;
; 0.570 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.071      ; 0.812      ;
; 0.637 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 0.878      ;
; 0.717 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.071      ; 0.959      ;
; 0.728 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.071      ; 0.970      ;
; 0.730 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 0.971      ;
; 0.823 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 1.064      ;
; 0.852 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 1.093      ;
; 0.852 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.071      ; 1.094      ;
; 0.859 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 1.100      ;
; 0.877 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.071      ; 1.119      ;
; 0.968 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.070      ; 1.209      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                            ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.520 ; TimerN:timer1|s_count[29]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.128      ;
; 0.524 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[23]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.132      ;
; 0.526 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.127      ;
; 0.526 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.127      ;
; 0.532 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[1]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.133      ;
; 0.534 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.135      ;
; 0.535 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.143      ;
; 0.539 ; TimerN:timer1|s_count[28]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.147      ;
; 0.543 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.144      ;
; 0.545 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.146      ;
; 0.550 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.151      ;
; 0.584 ; TimerN:timer1|s_count[15]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.840      ;
; 0.585 ; TimerN:timer1|s_count[5]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.841      ;
; 0.585 ; TimerN:timer1|s_count[19]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; TimerN:timer1|s_count[21]                   ; TimerN:timer1|s_count[21]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.842      ;
; 0.586 ; TimerN:timer1|s_count[27]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; TimerN:timer1|s_count[11]                   ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.842      ;
; 0.587 ; TimerN:timer1|s_count[6]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; TimerN:timer1|s_count[17]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.844      ;
; 0.588 ; TimerN:timer1|s_count[1]                    ; TimerN:timer1|s_count[1]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.844      ;
; 0.589 ; TimerN:timer1|s_count[25]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.846      ;
; 0.589 ; TimerN:timer1|s_count[23]                   ; TimerN:timer1|s_count[23]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.846      ;
; 0.590 ; TimerN:timer1|s_count[20]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; TimerN:timer1|s_count[30]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; TimerN:timer1|s_count[14]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.846      ;
; 0.590 ; TimerN:timer1|s_count[2]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.846      ;
; 0.591 ; TimerN:timer1|s_count[26]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.848      ;
; 0.591 ; TimerN:timer1|s_count[4]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.847      ;
; 0.591 ; TimerN:timer1|s_count[24]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 0.848      ;
; 0.591 ; TimerN:timer1|s_count[8]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 0.847      ;
; 0.599 ; FreqDivider:freq_1hz|s_counter[5]           ; FreqDivider:freq_1hz|s_counter[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FreqDivider:freq_1hz|s_counter[4]           ; FreqDivider:freq_1hz|s_counter[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FreqDivider:freq_1hz|s_counter[2]           ; FreqDivider:freq_1hz|s_counter[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[3]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[13]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; FreqDivider:freq_1hz|s_counter[28]          ; FreqDivider:freq_1hz|s_counter[28] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:freq_1hz|s_counter[18]          ; FreqDivider:freq_1hz|s_counter[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:freq_1hz|s_counter[10]          ; FreqDivider:freq_1hz|s_counter[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; TimerN:timer1|s_count[29]                   ; TimerN:timer1|s_count[29]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; FreqDivider:freq_1hz|s_counter[30]          ; FreqDivider:freq_1hz|s_counter[30] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:freq_1hz|s_counter[26]          ; FreqDivider:freq_1hz|s_counter[26] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:freq_1hz|s_counter[1]           ; FreqDivider:freq_1hz|s_counter[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; TimerN:timer1|s_count[31]                   ; TimerN:timer1|s_count[31]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[29]          ; FreqDivider:freq_1hz|s_counter[29] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[11]          ; FreqDivider:freq_1hz|s_counter[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[9]           ; FreqDivider:freq_1hz|s_counter[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[3]           ; FreqDivider:freq_1hz|s_counter[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[22]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; FreqDivider:freq_1hz|s_counter[27]          ; FreqDivider:freq_1hz|s_counter[27] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:freq_1hz|s_counter[16]          ; FreqDivider:freq_1hz|s_counter[16] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[9]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; FreqDivider:freq_1hz|s_counter[8]           ; FreqDivider:freq_1hz|s_counter[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:freq_1hz|s_counter[6]           ; FreqDivider:freq_1hz|s_counter[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; FreqDivider:freq_1hz|s_counter[24]          ; FreqDivider:freq_1hz|s_counter[24] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[10]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[12]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; TimerN:timer1|s_count[28]                   ; TimerN:timer1|s_count[28]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.622 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[7]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.864      ;
; 0.624 ; FreqDivider:freq_1hz|s_counter[0]           ; FreqDivider:freq_1hz|s_counter[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.624 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[0]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.226      ;
; 0.625 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.226      ;
; 0.630 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.231      ;
; 0.634 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.242      ;
; 0.636 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.237      ;
; 0.644 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.245      ;
; 0.645 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.253      ;
; 0.653 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.254      ;
; 0.655 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.256      ;
; 0.733 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.336      ;
; 0.744 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.352      ;
; 0.746 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.347      ;
; 0.751 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.352      ;
; 0.752 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.353      ;
; 0.752 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.355      ;
; 0.754 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.355      ;
; 0.759 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.360      ;
; 0.763 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.364      ;
; 0.841 ; DrinksFSM:drink_machine|s_currentState.SMAX ; TimerN:timer1|timerOut             ; FreqDivider:freq_1hz|clkOut ; CLOCK_50    ; 0.000        ; -0.106     ; 0.936      ;
; 0.843 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.446      ;
; 0.850 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.451      ;
; 0.854 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.457      ;
; 0.862 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.465      ;
; 0.862 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.465      ;
; 0.865 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.473      ;
; 0.871 ; TimerN:timer1|s_count[5]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 1.127      ;
; 0.871 ; TimerN:timer1|s_count[19]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 1.128      ;
; 0.873 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.474      ;
; 0.873 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.432      ; 1.476      ;
; 0.875 ; TimerN:timer1|s_count[1]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 1.131      ;
; 0.876 ; TimerN:timer1|s_count[23]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 1.133      ;
; 0.876 ; TimerN:timer1|s_count[25]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 1.133      ;
; 0.878 ; TimerN:timer1|s_count[20]                   ; TimerN:timer1|s_count[21]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 1.135      ;
; 0.878 ; TimerN:timer1|s_count[14]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 1.134      ;
; 0.879 ; TimerN:timer1|s_count[4]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 1.135      ;
; 0.879 ; TimerN:timer1|s_count[24]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 1.136      ;
; 0.879 ; TimerN:timer1|s_count[26]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.086      ; 1.136      ;
; 0.880 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.430      ; 1.481      ;
; 0.885 ; FreqDivider:freq_1hz|s_counter[5]           ; FreqDivider:freq_1hz|s_counter[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; TimerN:timer1|s_count[6]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.085      ; 1.142      ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.504 ; -53.488       ;
; FreqDivider:freq_1hz|clkOut ; 0.236  ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; FreqDivider:freq_1hz|clkOut ; 0.183 ; 0.000         ;
; CLOCK_50                    ; 0.260 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -3.000 ; -72.268       ;
; FreqDivider:freq_1hz|clkOut ; -1.000 ; -6.000        ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                          ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -1.504 ; FreqDivider:freq_1hz|s_counter[8]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.451      ;
; -1.488 ; FreqDivider:freq_1hz|s_counter[9]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.435      ;
; -1.419 ; FreqDivider:freq_1hz|s_counter[7]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.366      ;
; -1.412 ; FreqDivider:freq_1hz|s_counter[22] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.358      ;
; -1.354 ; FreqDivider:freq_1hz|s_counter[10] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.301      ;
; -1.335 ; FreqDivider:freq_1hz|s_counter[21] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.281      ;
; -1.334 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.091      ;
; -1.334 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.091      ;
; -1.334 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.091      ;
; -1.334 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.091      ;
; -1.326 ; FreqDivider:freq_1hz|s_counter[26] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.272      ;
; -1.326 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.083      ;
; -1.326 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.083      ;
; -1.326 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.083      ;
; -1.326 ; TimerN:timer1|s_count[26]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.083      ;
; -1.324 ; FreqDivider:freq_1hz|s_counter[13] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.270      ;
; -1.324 ; FreqDivider:freq_1hz|s_counter[30] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.270      ;
; -1.323 ; FreqDivider:freq_1hz|s_counter[14] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.269      ;
; -1.315 ; FreqDivider:freq_1hz|s_counter[28] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.261      ;
; -1.308 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.254      ;
; -1.308 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.254      ;
; -1.308 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.254      ;
; -1.308 ; TimerN:timer1|s_count[31]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.254      ;
; -1.306 ; FreqDivider:freq_1hz|s_counter[29] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.252      ;
; -1.300 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.057      ;
; -1.300 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.057      ;
; -1.300 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.057      ;
; -1.300 ; TimerN:timer1|s_count[23]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.057      ;
; -1.271 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.028      ;
; -1.271 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.028      ;
; -1.271 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.028      ;
; -1.271 ; TimerN:timer1|s_count[25]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.028      ;
; -1.270 ; FreqDivider:freq_1hz|s_counter[2]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.217      ;
; -1.266 ; FreqDivider:freq_1hz|s_counter[4]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.213      ;
; -1.261 ; FreqDivider:freq_1hz|s_counter[12] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.207      ;
; -1.260 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.017      ;
; -1.260 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.017      ;
; -1.260 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.017      ;
; -1.260 ; TimerN:timer1|s_count[19]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 2.017      ;
; -1.255 ; FreqDivider:freq_1hz|s_counter[20] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.201      ;
; -1.254 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.010      ;
; -1.254 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.010      ;
; -1.254 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.010      ;
; -1.254 ; TimerN:timer1|s_count[8]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 2.010      ;
; -1.247 ; FreqDivider:freq_1hz|s_counter[3]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.194      ;
; -1.239 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.996      ;
; -1.239 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.996      ;
; -1.239 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.996      ;
; -1.239 ; TimerN:timer1|s_count[21]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.996      ;
; -1.236 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.178      ;
; -1.236 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.178      ;
; -1.236 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.178      ;
; -1.236 ; TimerN:timer1|s_count[7]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.178      ;
; -1.226 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.983      ;
; -1.226 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.983      ;
; -1.226 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.983      ;
; -1.226 ; TimerN:timer1|s_count[20]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.983      ;
; -1.224 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.170      ;
; -1.224 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.170      ;
; -1.224 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.170      ;
; -1.224 ; TimerN:timer1|s_count[28]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.170      ;
; -1.222 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.977      ;
; -1.222 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.977      ;
; -1.222 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.977      ;
; -1.222 ; TimerN:timer1|s_count[16]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.232     ; 1.977      ;
; -1.220 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.977      ;
; -1.220 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.977      ;
; -1.220 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.977      ;
; -1.220 ; TimerN:timer1|s_count[27]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.977      ;
; -1.219 ; FreqDivider:freq_1hz|s_counter[5]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.166      ;
; -1.219 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.165      ;
; -1.219 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.165      ;
; -1.219 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.165      ;
; -1.219 ; TimerN:timer1|s_count[22]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.165      ;
; -1.206 ; FreqDivider:freq_1hz|s_counter[11] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; FreqDivider:freq_1hz|s_counter[1]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.153      ;
; -1.201 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.147      ;
; -1.201 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.147      ;
; -1.201 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.147      ;
; -1.201 ; TimerN:timer1|s_count[29]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.147      ;
; -1.200 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.956      ;
; -1.200 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.956      ;
; -1.200 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.956      ;
; -1.200 ; TimerN:timer1|s_count[6]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.956      ;
; -1.198 ; FreqDivider:freq_1hz|s_counter[0]  ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.145      ;
; -1.187 ; FreqDivider:freq_1hz|s_counter[19] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.133      ;
; -1.177 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.933      ;
; -1.177 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.933      ;
; -1.177 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.933      ;
; -1.177 ; TimerN:timer1|s_count[2]           ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.933      ;
; -1.173 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.930      ;
; -1.173 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.930      ;
; -1.173 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.930      ;
; -1.173 ; TimerN:timer1|s_count[24]          ; TimerN:timer1|s_count[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.930      ;
; -1.171 ; FreqDivider:freq_1hz|s_counter[27] ; FreqDivider:freq_1hz|clkOut ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.117      ;
; -1.170 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 1.931      ;
; -1.170 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 1.931      ;
; -1.170 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 1.931      ;
; -1.170 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 1.931      ;
; -1.170 ; TimerN:timer1|s_count[30]          ; TimerN:timer1|s_count[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 1.931      ;
+--------+------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FreqDivider:freq_1hz|clkOut'                                                                                                                                                  ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.236 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.711      ;
; 0.307 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.640      ;
; 0.307 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.640      ;
; 0.311 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.636      ;
; 0.312 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.635      ;
; 0.344 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.603      ;
; 0.392 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.555      ;
; 0.393 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.554      ;
; 0.401 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.546      ;
; 0.416 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.531      ;
; 0.480 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.467      ;
; 0.567 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.380      ;
; 0.597 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 1.000        ; -0.040     ; 0.350      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FreqDivider:freq_1hz|clkOut'                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.183 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.307      ;
; 0.195 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.319      ;
; 0.268 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.392      ;
; 0.319 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.443      ;
; 0.337 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.461      ;
; 0.342 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.466      ;
; 0.350 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.474      ;
; 0.399 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.523      ;
; 0.416 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.540      ;
; 0.417 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.541      ;
; 0.421 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.SMAX   ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.545      ;
; 0.443 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.567      ;
; 0.478 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 0.000        ; 0.040      ; 0.602      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                            ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.260 ; TimerN:timer1|s_count[29]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.574      ;
; 0.262 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.573      ;
; 0.262 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.573      ;
; 0.270 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[23]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.584      ;
; 0.272 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[1]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.583      ;
; 0.273 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.587      ;
; 0.274 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.585      ;
; 0.275 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.586      ;
; 0.275 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.586      ;
; 0.275 ; TimerN:timer1|s_count[28]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.589      ;
; 0.277 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.588      ;
; 0.285 ; FreqDivider:freq_1hz|clkOut                 ; FreqDivider:freq_1hz|clkOut        ; FreqDivider:freq_1hz|clkOut ; CLOCK_50    ; 0.000        ; 1.644      ; 2.148      ;
; 0.291 ; TimerN:timer1|s_count[15]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.423      ;
; 0.292 ; TimerN:timer1|s_count[5]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.424      ;
; 0.293 ; TimerN:timer1|s_count[6]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[17]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[19]                   ; TimerN:timer1|s_count[19]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[21]                   ; TimerN:timer1|s_count[21]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[27]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[1]                    ; TimerN:timer1|s_count[1]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[11]                   ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.294 ; TimerN:timer1|s_count[25]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; TimerN:timer1|s_count[14]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; TimerN:timer1|s_count[23]                   ; TimerN:timer1|s_count[23]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; TimerN:timer1|s_count[2]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; TimerN:timer1|s_count[8]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; TimerN:timer1|s_count[20]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; TimerN:timer1|s_count[30]                   ; TimerN:timer1|s_count[30]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; TimerN:timer1|s_count[4]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; TimerN:timer1|s_count[24]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; TimerN:timer1|s_count[26]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[30]          ; FreqDivider:freq_1hz|s_counter[30] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[5]           ; FreqDivider:freq_1hz|s_counter[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[3]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[13]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; TimerN:timer1|s_count[31]                   ; TimerN:timer1|s_count[31]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[29]          ; FreqDivider:freq_1hz|s_counter[29] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[28]          ; FreqDivider:freq_1hz|s_counter[28] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[26]          ; FreqDivider:freq_1hz|s_counter[26] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[16]          ; FreqDivider:freq_1hz|s_counter[16] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[18]          ; FreqDivider:freq_1hz|s_counter[18] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[4]           ; FreqDivider:freq_1hz|s_counter[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[2]           ; FreqDivider:freq_1hz|s_counter[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[1]           ; FreqDivider:freq_1hz|s_counter[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[29]                   ; TimerN:timer1|s_count[29]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[27]          ; FreqDivider:freq_1hz|s_counter[27] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[24]          ; FreqDivider:freq_1hz|s_counter[24] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[11]          ; FreqDivider:freq_1hz|s_counter[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[10]          ; FreqDivider:freq_1hz|s_counter[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[9]           ; FreqDivider:freq_1hz|s_counter[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[6]           ; FreqDivider:freq_1hz|s_counter[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[3]           ; FreqDivider:freq_1hz|s_counter[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[9]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[22]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; FreqDivider:freq_1hz|s_counter[8]           ; FreqDivider:freq_1hz|s_counter[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[10]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[12]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; TimerN:timer1|s_count[28]                   ; TimerN:timer1|s_count[28]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.311 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[0]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; FreqDivider:freq_1hz|s_counter[0]           ; FreqDivider:freq_1hz|s_counter[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[7]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.325 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.636      ;
; 0.325 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.636      ;
; 0.327 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.638      ;
; 0.328 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.639      ;
; 0.336 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.650      ;
; 0.339 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.653      ;
; 0.340 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.651      ;
; 0.341 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.652      ;
; 0.343 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.654      ;
; 0.373 ; DrinksFSM:drink_machine|s_currentState.SMAX ; TimerN:timer1|timerOut             ; FreqDivider:freq_1hz|clkOut ; CLOCK_50    ; 0.000        ; -0.034     ; 0.453      ;
; 0.392 ; TimerN:timer1|s_count[13]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.226      ; 0.702      ;
; 0.394 ; TimerN:timer1|s_count[3]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.705      ;
; 0.396 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[14]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.707      ;
; 0.402 ; TimerN:timer1|s_count[22]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.230      ; 0.716      ;
; 0.404 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.715      ;
; 0.404 ; TimerN:timer1|s_count[7]                    ; TimerN:timer1|s_count[11]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.715      ;
; 0.406 ; TimerN:timer1|s_count[10]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.717      ;
; 0.407 ; TimerN:timer1|s_count[0]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.227      ; 0.718      ;
; 0.407 ; TimerN:timer1|s_count[12]                   ; TimerN:timer1|s_count[17]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.226      ; 0.717      ;
; 0.441 ; TimerN:timer1|s_count[5]                    ; TimerN:timer1|s_count[6]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.573      ;
; 0.442 ; TimerN:timer1|s_count[1]                    ; TimerN:timer1|s_count[2]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; TimerN:timer1|s_count[19]                   ; TimerN:timer1|s_count[20]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.443 ; TimerN:timer1|s_count[23]                   ; TimerN:timer1|s_count[24]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.575      ;
; 0.443 ; TimerN:timer1|s_count[25]                   ; TimerN:timer1|s_count[26]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.575      ;
; 0.448 ; FreqDivider:freq_1hz|s_counter[5]           ; FreqDivider:freq_1hz|s_counter[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; FreqDivider:freq_1hz|s_counter[29]          ; FreqDivider:freq_1hz|s_counter[30] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; FreqDivider:freq_1hz|s_counter[1]           ; FreqDivider:freq_1hz|s_counter[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; FreqDivider:freq_1hz|s_counter[27]          ; FreqDivider:freq_1hz|s_counter[28] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; FreqDivider:freq_1hz|s_counter[3]           ; FreqDivider:freq_1hz|s_counter[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; FreqDivider:freq_1hz|s_counter[9]           ; FreqDivider:freq_1hz|s_counter[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; TimerN:timer1|s_count[9]                    ; TimerN:timer1|s_count[10]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; FreqDivider:freq_1hz|s_counter[7]           ; FreqDivider:freq_1hz|s_counter[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; TimerN:timer1|s_count[14]                   ; TimerN:timer1|s_count[15]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.584      ;
; 0.453 ; TimerN:timer1|s_count[20]                   ; TimerN:timer1|s_count[21]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; TimerN:timer1|s_count[4]                    ; TimerN:timer1|s_count[5]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; TimerN:timer1|s_count[24]                   ; TimerN:timer1|s_count[25]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.454 ; TimerN:timer1|s_count[6]                    ; TimerN:timer1|s_count[8]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.586      ;
; 0.454 ; TimerN:timer1|s_count[26]                   ; TimerN:timer1|s_count[27]          ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.586      ;
; 0.455 ; TimerN:timer1|s_count[2]                    ; TimerN:timer1|s_count[4]           ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.048      ; 0.587      ;
+-------+---------------------------------------------+------------------------------------+-----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+------------------------------+----------+-------+----------+---------+---------------------+
; Clock                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -4.097   ; 0.183 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                    ; -4.097   ; 0.260 ; N/A      ; N/A     ; -3.000              ;
;  FreqDivider:freq_1hz|clkOut ; -0.587   ; 0.183 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS              ; -180.547 ; 0.0   ; 0.0      ; 0.0     ; -94.235             ;
;  CLOCK_50                    ; -178.531 ; 0.000 ; N/A      ; N/A     ; -86.525             ;
;  FreqDivider:freq_1hz|clkOut ; -2.016   ; 0.000 ; N/A      ; N/A     ; -7.710              ;
+------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; CLOCK_50                    ; CLOCK_50                    ; 2921     ; 0        ; 0        ; 0        ;
; FreqDivider:freq_1hz|clkOut ; CLOCK_50                    ; 34       ; 1        ; 0        ; 0        ;
; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 13       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; CLOCK_50                    ; CLOCK_50                    ; 2921     ; 0        ; 0        ; 0        ;
; FreqDivider:freq_1hz|clkOut ; CLOCK_50                    ; 34       ; 1        ; 0        ; 0        ;
; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; 13       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+-----------------------------+-----------------------------+------+-------------+
; Target                      ; Clock                       ; Type ; Status      ;
+-----------------------------+-----------------------------+------+-------------+
; CLOCK_50                    ; CLOCK_50                    ; Base ; Constrained ;
; FreqDivider:freq_1hz|clkOut ; FreqDivider:freq_1hz|clkOut ; Base ; Constrained ;
+-----------------------------+-----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon May 13 14:00:40 2024
Info: Command: quartus_sta DrinksMachine -c DrinksMachine
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DrinksMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name FreqDivider:freq_1hz|clkOut FreqDivider:freq_1hz|clkOut
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.097            -178.531 CLOCK_50 
    Info (332119):    -0.587              -2.016 FreqDivider:freq_1hz|clkOut 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 FreqDivider:freq_1hz|clkOut 
    Info (332119):     0.574               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.525 CLOCK_50 
    Info (332119):    -1.285              -7.710 FreqDivider:freq_1hz|clkOut 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.699            -156.784 CLOCK_50 
    Info (332119):    -0.429              -1.326 FreqDivider:freq_1hz|clkOut 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 FreqDivider:freq_1hz|clkOut 
    Info (332119):     0.520               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -86.525 CLOCK_50 
    Info (332119):    -1.285              -7.710 FreqDivider:freq_1hz|clkOut 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.504             -53.488 CLOCK_50 
    Info (332119):     0.236               0.000 FreqDivider:freq_1hz|clkOut 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 FreqDivider:freq_1hz|clkOut 
    Info (332119):     0.260               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.268 CLOCK_50 
    Info (332119):    -1.000              -6.000 FreqDivider:freq_1hz|clkOut 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Mon May 13 14:00:42 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


