#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 23 14:37:29 2024
# Process ID: 227246
# Current directory: /workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1
# Command line: vivado -log logicnet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source logicnet.tcl
# Log file: /workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/logicnet.vds
# Journal file: /workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/vivado.jou
# Running On: 7ca2124810b8, OS: Linux, CPU Frequency: 4100.000 MHz, CPU Physical cores: 6, Host memory: 134810 MB
#-----------------------------------------------------------
source logicnet.tcl -notrace
Command: synth_design -top logicnet -part xcu280-fsvh2892-2L-e -directive PerformanceOptimized -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 227251
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3636.832 ; gain = 430.762 ; free physical = 88618 ; free virtual = 102683
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/myreg.v:1]
	Parameter DataWidth bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (1#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (2#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (3#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (4#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (5#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (6#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (7#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (8#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (9#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (10#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (11#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (12#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (13#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (14#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (15#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (16#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (17#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (18#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (19#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (20#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (21#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (22#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (23#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (24#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (25#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (26#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N24.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N25' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N25.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N25' (27#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N25.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N26' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N26.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N26' (28#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N26.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N27' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N27.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N27' (29#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N27.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N28' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N28.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N28' (30#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N28.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N29' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N29.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N29' (31#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N29.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N30' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N30.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N30' (32#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N30.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N31' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N31.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N31' (33#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N31.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N32' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N32' (34#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N32.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N33' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N33.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N33' (35#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N33.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N34' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N34.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N34' (36#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N34.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N35' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N35.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N35' (37#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N35.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N36' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N36.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N36' (38#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N36.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N37' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N37.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N37' (39#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N37.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N38' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N38.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N38' (40#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N38.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N39' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N39.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N39' (41#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N39.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N40' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N40.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N40' (42#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N40.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N41' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N41' (43#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N41.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N42' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N42.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N42' (44#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N42.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N43' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N43.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N43' (45#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N43.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N44' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N44.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N44' (46#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N44.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N45' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N45.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N45' (47#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N45.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N46' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N46.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N46' (48#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N46.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N47' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N47.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N47' (49#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N47.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N48' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N48.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N48' (50#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N48.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N49' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N49.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N49' (51#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N49.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N50' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N50.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N50' (52#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N50.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N51' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N51.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N51' (53#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N51.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N52' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N52.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N52' (54#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N52.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N53' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N53.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N53' (55#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N53.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N54' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N54.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N54' (56#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N54.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N55' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N55.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N55' (57#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N55.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N56' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N56.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N56' (58#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N56.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N57' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N57.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N57' (59#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N57.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N58' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N58.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N58' (60#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N58.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N59' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N59.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N59' (61#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N59.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N60' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N60.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N60' (62#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N60.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N61' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N61.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N61' (63#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N61.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N62' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N62.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N62' (64#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N62.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N63' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N63.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N63' (65#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N63.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N64' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N64' (66#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N64.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N65' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N65' (67#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N65.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N66' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N66' (68#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N66.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N67' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N67.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N67' (69#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N67.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N68' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N68.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N68' (70#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N68.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N69' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N69.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N69' (71#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N69.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N70' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N70.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N70' (72#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N70.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N71' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N71.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N71' (73#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N71.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N72' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N72.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N72' (74#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N72.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N73' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N73.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N73' (75#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N73.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N74' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N74.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N74' (76#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N74.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N75' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N75.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N75' (77#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N75.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N76' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N76.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N76' (78#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N76.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N77' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N77.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N77' (79#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N77.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N78' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N78.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N78' (80#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N78.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N79' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N79.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N79' (81#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N79.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N80' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N80.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N80' (82#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N80.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N81' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N81.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N81' (83#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N81.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N82' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N82.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N82' (84#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N82.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N83' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N83.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N83' (85#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N83.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N84' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N84.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N84' (86#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N84.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N85' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N85.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N85' (87#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N85.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N86' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N86.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N86' (88#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N86.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N87' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N87.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N87' (89#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N87.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N88' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N88.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N88' (90#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N88.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N89' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N89.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N89' (91#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N89.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N90' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N90.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N90' (92#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N90.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N91' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N91.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N91' (93#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N91.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N92' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N92.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N92' (94#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N92.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N93' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N93.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N93' (95#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N93.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N94' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N94.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N94' (96#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N94.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N95' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N95.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N95' (97#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N95.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N96' [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N96.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer0_N96' (98#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N96.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N97' (99#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N97.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N98' (100#1) [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/layer0_N98.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
WARNING: [Synth 8-7129] Port M0[255] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[254] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[249] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[248] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[243] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[242] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[235] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[234] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[233] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[232] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[217] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[216] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[199] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[198] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[197] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[196] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[191] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[190] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[167] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[166] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[161] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[160] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[155] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[154] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[153] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[152] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[141] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[140] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[137] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[136] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[135] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[134] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[101] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[100] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[87] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[86] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[73] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[72] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[53] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[52] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[47] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[46] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[31] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[30] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[10] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[5] in module layer0_N115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[4] in module layer0_N115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[3] in module layer0_N115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[2] in module layer0_N115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[1] in module layer0_N115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[0] in module layer0_N115 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[5] in module layer0_N75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[4] in module layer0_N75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[3] in module layer0_N75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[2] in module layer0_N75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[1] in module layer0_N75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[0] in module layer0_N75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[5] in module layer0_N20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[4] in module layer0_N20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[3] in module layer0_N20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[2] in module layer0_N20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[1] in module layer0_N20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[0] in module layer0_N20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[502] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[498] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[487] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[485] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[481] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[478] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[471] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[466] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[465] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[458] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[454] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[439] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[431] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[430] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[426] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[423] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[414] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[411] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[405] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[401] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[396] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[394] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[387] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[378] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[376] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[374] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[367] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[366] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[364] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[360] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[358] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[349] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[338] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[330] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[325] in module layer0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[313] in module layer0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4381.309 ; gain = 1175.238 ; free physical = 89206 ; free virtual = 103244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4381.309 ; gain = 1175.238 ; free physical = 89314 ; free virtual = 103352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4381.309 ; gain = 1175.238 ; free physical = 89314 ; free virtual = 103352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4381.309 ; gain = 0.000 ; free physical = 89309 ; free virtual = 103347
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/logicnet.xdc]
Finished Parsing XDC File [/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/logicnet.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4459.434 ; gain = 0.000 ; free physical = 89167 ; free virtual = 103205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4459.434 ; gain = 0.000 ; free physical = 89166 ; free virtual = 103204
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 89279 ; free virtual = 103316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 89277 ; free virtual = 103314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 89276 ; free virtual = 103313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:13 ; elapsed = 00:05:16 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81472 ; free virtual = 95532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:43 ; elapsed = 00:11:50 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81451 ; free virtual = 95587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|layer0_N0   | M1r                              | 64x2          | LUT            | 
|layer0_N1   | M1r                              | 64x2          | LUT            | 
|layer0_N2   | M1r                              | 64x2          | LUT            | 
|layer0_N3   | M1r                              | 64x2          | LUT            | 
|layer0_N4   | M1r                              | 64x1          | LUT            | 
|layer0_N5   | M1r                              | 64x2          | LUT            | 
|layer0_N6   | M1r                              | 64x2          | LUT            | 
|layer0_N7   | M1r                              | 64x2          | LUT            | 
|layer0_N8   | M1r                              | 64x1          | LUT            | 
|layer0_N9   | M1r                              | 64x2          | LUT            | 
|layer0_N10  | M1r                              | 64x2          | LUT            | 
|layer0_N11  | M1r                              | 64x2          | LUT            | 
|layer0_N12  | M1r                              | 64x2          | LUT            | 
|layer0_N13  | M1r                              | 64x1          | LUT            | 
|layer0_N14  | M1r                              | 64x2          | LUT            | 
|layer0_N15  | M1r                              | 64x2          | LUT            | 
|layer0_N16  | M1r                              | 64x2          | LUT            | 
|layer0_N17  | M1r                              | 64x2          | LUT            | 
|layer0_N18  | M1r                              | 64x2          | LUT            | 
|layer0_N19  | M1r                              | 64x2          | LUT            | 
|layer0_N21  | M1r                              | 64x1          | LUT            | 
|layer0_N22  | M1r                              | 64x2          | LUT            | 
|layer0_N23  | M1r                              | 64x2          | LUT            | 
|layer0_N24  | M1r                              | 64x2          | LUT            | 
|layer0_N25  | M1r                              | 64x2          | LUT            | 
|layer0_N26  | M1r                              | 64x2          | LUT            | 
|layer0_N27  | M1r                              | 64x1          | LUT            | 
|layer0_N28  | M1r                              | 64x2          | LUT            | 
|layer0_N29  | M1r                              | 64x2          | LUT            | 
|layer0_N30  | M1r                              | 64x2          | LUT            | 
|layer0_N31  | M1r                              | 64x2          | LUT            | 
|layer0_N32  | M1r                              | 64x2          | LUT            | 
|layer0_N33  | M1r                              | 64x2          | LUT            | 
|layer0_N34  | M1r                              | 64x2          | LUT            | 
|layer0_N35  | M1r                              | 64x1          | LUT            | 
|layer0_N36  | M1r                              | 64x2          | LUT            | 
|layer0_N37  | M1r                              | 64x2          | LUT            | 
|layer0_N38  | M1r                              | 64x2          | LUT            | 
|layer0_N39  | M1r                              | 64x2          | LUT            | 
|layer0_N40  | M1r                              | 64x2          | LUT            | 
|layer0_N41  | M1r                              | 64x2          | LUT            | 
|layer0_N42  | M1r                              | 64x2          | LUT            | 
|layer0_N43  | M1r                              | 64x2          | LUT            | 
|layer0_N44  | M1r                              | 64x2          | LUT            | 
|layer0_N45  | M1r                              | 64x2          | LUT            | 
|layer0_N46  | M1r                              | 64x2          | LUT            | 
|layer0_N47  | M1r                              | 64x1          | LUT            | 
|layer0_N48  | M1r                              | 64x1          | LUT            | 
|layer0_N49  | M1r                              | 64x2          | LUT            | 
|layer0_N50  | M1r                              | 64x2          | LUT            | 
|layer0_N51  | M1r                              | 64x2          | LUT            | 
|layer0_N52  | M1r                              | 64x2          | LUT            | 
|layer0_N53  | M1r                              | 64x2          | LUT            | 
|layer0_N54  | M1r                              | 64x2          | LUT            | 
|layer0_N55  | M1r                              | 64x2          | LUT            | 
|layer0_N56  | M1r                              | 64x2          | LUT            | 
|layer0_N57  | M1r                              | 64x2          | LUT            | 
|layer0_N58  | M1r                              | 64x2          | LUT            | 
|layer0_N59  | M1r                              | 64x2          | LUT            | 
|layer0_N60  | M1r                              | 64x2          | LUT            | 
|layer0_N61  | M1r                              | 64x1          | LUT            | 
|layer0_N62  | M1r                              | 64x2          | LUT            | 
|layer0_N63  | M1r                              | 64x2          | LUT            | 
|layer0_N64  | M1r                              | 64x2          | LUT            | 
|layer0_N65  | M1r                              | 64x1          | LUT            | 
|layer0_N66  | M1r                              | 64x2          | LUT            | 
|layer0_N67  | M1r                              | 64x2          | LUT            | 
|layer0_N68  | M1r                              | 64x2          | LUT            | 
|layer0_N69  | M1r                              | 64x1          | LUT            | 
|layer0_N70  | M1r                              | 64x2          | LUT            | 
|layer0_N71  | M1r                              | 64x2          | LUT            | 
|layer0_N72  | M1r                              | 64x2          | LUT            | 
|layer0_N73  | M1r                              | 64x2          | LUT            | 
|layer0_N74  | M1r                              | 64x2          | LUT            | 
|layer0_N76  | M1r                              | 64x2          | LUT            | 
|layer0_N77  | M1r                              | 64x2          | LUT            | 
|layer0_N78  | M1r                              | 64x2          | LUT            | 
|layer0_N79  | M1r                              | 64x2          | LUT            | 
|layer0_N80  | M1r                              | 64x2          | LUT            | 
|layer0_N81  | M1r                              | 64x2          | LUT            | 
|layer0_N82  | M1r                              | 64x1          | LUT            | 
|layer0_N83  | M1r                              | 64x2          | LUT            | 
|layer0_N84  | M1r                              | 64x2          | LUT            | 
|layer0_N85  | M1r                              | 64x2          | LUT            | 
|layer0_N86  | M1r                              | 64x2          | LUT            | 
|layer0_N87  | M1r                              | 64x2          | LUT            | 
|layer0_N88  | M1r                              | 64x2          | LUT            | 
|layer0_N89  | M1r                              | 64x1          | LUT            | 
|layer0_N90  | M1r                              | 64x1          | LUT            | 
|layer0_N91  | M1r                              | 64x1          | LUT            | 
|layer0_N92  | M1r                              | 64x2          | LUT            | 
|layer0_N93  | M1r                              | 64x2          | LUT            | 
|layer0_N94  | M1r                              | 64x2          | LUT            | 
|layer0_N95  | M1r                              | 64x2          | LUT            | 
|layer0_N96  | M1r                              | 64x2          | LUT            | 
|layer0_N97  | M1r                              | 64x2          | LUT            | 
|layer0_N98  | M1r                              | 64x2          | LUT            | 
|layer0_N99  | M1r                              | 64x2          | LUT            | 
|layer0_N100 | M1r                              | 64x1          | LUT            | 
|layer0_N101 | M1r                              | 64x2          | LUT            | 
|layer0_N102 | M1r                              | 64x2          | LUT            | 
|layer0_N103 | M1r                              | 64x2          | LUT            | 
|layer0_N104 | M1r                              | 64x2          | LUT            | 
|layer0_N105 | M1r                              | 64x2          | LUT            | 
|layer0_N106 | M1r                              | 64x2          | LUT            | 
|layer0_N107 | M1r                              | 64x1          | LUT            | 
|layer0_N108 | M1r                              | 64x2          | LUT            | 
|layer0_N109 | M1r                              | 64x1          | LUT            | 
|layer0_N110 | M1r                              | 64x2          | LUT            | 
|layer0_N111 | M1r                              | 64x2          | LUT            | 
|layer0_N112 | M1r                              | 64x2          | LUT            | 
|layer0_N113 | M1r                              | 64x2          | LUT            | 
|layer0_N114 | M1r                              | 64x2          | LUT            | 
|layer0_N116 | M1r                              | 64x2          | LUT            | 
|layer0_N117 | M1r                              | 64x2          | LUT            | 
|layer0_N118 | M1r                              | 64x2          | LUT            | 
|layer0_N119 | M1r                              | 64x1          | LUT            | 
|layer0_N120 | M1r                              | 64x2          | LUT            | 
|layer0_N121 | M1r                              | 64x2          | LUT            | 
|layer0_N122 | M1r                              | 64x2          | LUT            | 
|layer0_N123 | M1r                              | 64x2          | LUT            | 
|layer0_N124 | M1r                              | 64x2          | LUT            | 
|layer0_N125 | M1r                              | 64x2          | LUT            | 
|layer0_N126 | M1r                              | 64x2          | LUT            | 
|layer0_N127 | M1r                              | 64x2          | LUT            | 
|layer1_N0   | M1r                              | 4096x2        | LUT            | 
|layer1_N1   | M1r                              | 4096x2        | LUT            | 
|layer1_N2   | M1r                              | 4096x2        | LUT            | 
|layer1_N3   | M1r                              | 4096x2        | LUT            | 
|layer1_N4   | M1r                              | 4096x2        | LUT            | 
|layer1_N5   | M1r                              | 4096x2        | LUT            | 
|layer1_N6   | M1r                              | 4096x2        | LUT            | 
|layer1_N7   | M1r                              | 4096x2        | LUT            | 
|layer1_N8   | M1r                              | 4096x2        | LUT            | 
|layer1_N9   | M1r                              | 4096x2        | LUT            | 
|layer1_N10  | M1r                              | 4096x2        | LUT            | 
|layer1_N11  | M1r                              | 4096x2        | LUT            | 
|layer1_N12  | M1r                              | 4096x2        | LUT            | 
|layer1_N13  | M1r                              | 4096x2        | LUT            | 
|layer1_N14  | M1r                              | 4096x2        | LUT            | 
|layer1_N15  | M1r                              | 4096x2        | LUT            | 
|layer1_N16  | M1r                              | 4096x2        | LUT            | 
|layer1_N17  | M1r                              | 4096x2        | LUT            | 
|layer1_N18  | M1r                              | 4096x2        | LUT            | 
|layer1_N19  | M1r                              | 4096x2        | LUT            | 
|layer1_N20  | M1r                              | 4096x2        | LUT            | 
|layer1_N21  | M1r                              | 4096x2        | LUT            | 
|layer1_N22  | M1r                              | 4096x2        | LUT            | 
|layer1_N23  | M1r                              | 4096x2        | LUT            | 
|layer1_N24  | M1r                              | 4096x2        | LUT            | 
|layer1_N25  | M1r                              | 4096x2        | LUT            | 
|layer1_N26  | M1r                              | 4096x2        | LUT            | 
|layer1_N27  | M1r                              | 4096x2        | LUT            | 
|layer1_N28  | M1r                              | 4096x2        | LUT            | 
|layer1_N29  | M1r                              | 4096x2        | LUT            | 
|layer1_N30  | M1r                              | 4096x2        | LUT            | 
|layer1_N31  | M1r                              | 4096x2        | LUT            | 
|layer2_N0   | M1r                              | 16384x2       | LUT            | 
|layer2_N1   | M1r                              | 16384x2       | LUT            | 
|layer2_N2   | M1r                              | 16384x2       | LUT            | 
|layer2_N3   | M1r                              | 16384x2       | LUT            | 
|layer2_N4   | M1r                              | 16384x2       | LUT            | 
|layer2_N5   | M1r                              | 16384x2       | LUT            | 
|layer2_N6   | M1r                              | 16384x2       | LUT            | 
|layer2_N7   | M1r                              | 16384x2       | LUT            | 
|layer2_N8   | M1r                              | 16384x2       | LUT            | 
|layer2_N9   | M1r                              | 16384x2       | LUT            | 
|layer2_N10  | M1r                              | 16384x2       | LUT            | 
|layer2_N11  | M1r                              | 16384x2       | LUT            | 
|layer2_N12  | M1r                              | 16384x2       | LUT            | 
|layer2_N13  | M1r                              | 16384x2       | LUT            | 
|layer2_N14  | M1r                              | 16384x2       | LUT            | 
|layer1_N0   | M1r                              | 4096x2        | LUT            | 
|layer1_N1   | M1r                              | 4096x2        | LUT            | 
|layer1_N2   | M1r                              | 4096x2        | LUT            | 
|layer1_N3   | M1r                              | 4096x2        | LUT            | 
|layer1_N5   | M1r                              | 4096x2        | LUT            | 
|layer1_N6   | M1r                              | 4096x2        | LUT            | 
|layer1_N7   | M1r                              | 4096x2        | LUT            | 
|layer1_N8   | M1r                              | 4096x2        | LUT            | 
|layer1_N9   | M1r                              | 4096x2        | LUT            | 
|layer1_N10  | M1r                              | 4096x2        | LUT            | 
|layer1_N11  | M1r                              | 4096x2        | LUT            | 
|layer1_N12  | M1r                              | 4096x2        | LUT            | 
|layer1_N13  | M1r                              | 4096x2        | LUT            | 
|layer1_N14  | M1r                              | 4096x2        | LUT            | 
|logicnet    | layer0_inst/layer0_N65_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N66_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N67_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N68_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N69_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N70_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N71_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N72_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N73_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N74_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N76_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N77_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N78_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N79_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N80_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N81_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N82_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N83_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N84_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N85_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N86_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N87_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N88_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N89_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N90_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N91_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N92_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N93_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N94_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N95_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N96_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N97_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N98_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N99_inst/M1r  | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N100_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N101_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N102_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N103_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N104_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N105_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N106_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N107_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N108_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N109_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N110_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N111_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N112_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N113_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N114_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N116_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N117_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N118_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N119_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N120_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N121_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N122_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N123_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N124_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N125_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N126_inst/M1r | 64x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N127_inst/M1r | 64x2          | LUT            | 
+------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:50 ; elapsed = 00:11:59 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 80987 ; free virtual = 95123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:51 ; elapsed = 00:12:00 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 80981 ; free virtual = 95117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RETIMING: forward move fails for register layer1_reg/data_out_reg[130] along load instance layer1_inst/layer1_N15_inst/i_1123
RETIMING: forward move fails for register layer1_reg/data_out_reg[130] along load instance layer1_inst/layer1_N15_inst/i_1134
RETIMING: forward move fails for register layer1_reg/data_out_reg[236] along load instance layer1_inst/layer1_N10_inst/i_798
RETIMING: forward move fails for register layer1_reg/data_out_reg[236] along load instance layer1_inst/layer1_N10_inst/i_803
RETIMING: forward move fails for register layer1_reg/data_out_reg[236] along load instance layer1_inst/layer1_N10_inst/i_805
RETIMING: forward move fails for register layer1_reg/data_out_reg[236] along load instance layer1_inst/layer1_N10_inst/i_819
RETIMING: forward move fails for register layer1_reg/data_out_reg[236] along load instance layer1_inst/layer1_N10_inst/i_822
RETIMING: forward move fails for register layer1_reg/data_out_reg[70] along load instance layer1_inst/layer1_N26_inst/i_1976
RETIMING: forward move fails for register layer1_reg/data_out_reg[70] along load instance layer1_inst/layer1_N26_inst/i_1990
INFO: [Synth 8-5816] Retiming module `logicnet`
	Numbers of forward move = 116, and backward move = 0

	Retimed registers names:
		layer1_reg/data_out_reg[102]_fret
		layer1_reg/data_out_reg[104]_fret
		layer1_reg/data_out_reg[104]_fret__0
		layer1_reg/data_out_reg[107]_fret
		layer1_reg/data_out_reg[107]_fret__0
		layer1_reg/data_out_reg[108]_fret
		layer1_reg/data_out_reg[108]_fret__0
		layer1_reg/data_out_reg[108]_fret__1
		layer1_reg/data_out_reg[108]_fret__10
		layer1_reg/data_out_reg[108]_fret__11
		layer1_reg/data_out_reg[108]_fret__12
		layer1_reg/data_out_reg[108]_fret__13
		layer1_reg/data_out_reg[108]_fret__14
		layer1_reg/data_out_reg[108]_fret__15
		layer1_reg/data_out_reg[108]_fret__16
		layer1_reg/data_out_reg[108]_fret__17
		layer1_reg/data_out_reg[108]_fret__18
		layer1_reg/data_out_reg[108]_fret__19
		layer1_reg/data_out_reg[108]_fret__2
		layer1_reg/data_out_reg[108]_fret__20
		layer1_reg/data_out_reg[108]_fret__21
		layer1_reg/data_out_reg[108]_fret__22
		layer1_reg/data_out_reg[108]_fret__23
		layer1_reg/data_out_reg[108]_fret__24
		layer1_reg/data_out_reg[108]_fret__25
		layer1_reg/data_out_reg[108]_fret__26
		layer1_reg/data_out_reg[108]_fret__27
		layer1_reg/data_out_reg[108]_fret__3
		layer1_reg/data_out_reg[108]_fret__4
		layer1_reg/data_out_reg[108]_fret__7
		layer1_reg/data_out_reg[108]_fret__9
		layer1_reg/data_out_reg[109]_fret
		layer1_reg/data_out_reg[109]_fret__0
		layer1_reg/data_out_reg[109]_fret__1
		layer1_reg/data_out_reg[109]_fret__2
		layer1_reg/data_out_reg[109]_fret__3
		layer1_reg/data_out_reg[109]_fret__4
		layer1_reg/data_out_reg[118]_fret
		layer1_reg/data_out_reg[118]_fret__0
		layer1_reg/data_out_reg[118]_fret__1
		layer1_reg/data_out_reg[118]_fret__2
		layer1_reg/data_out_reg[118]_fret__3
		layer1_reg/data_out_reg[118]_fret__4
		layer1_reg/data_out_reg[118]_fret__5
		layer1_reg/data_out_reg[119]_fret
		layer1_reg/data_out_reg[119]_fret__10
		layer1_reg/data_out_reg[119]_fret__11
		layer1_reg/data_out_reg[119]_fret__12
		layer1_reg/data_out_reg[119]_fret__13
		layer1_reg/data_out_reg[119]_fret__14
		layer1_reg/data_out_reg[119]_fret__15
		layer1_reg/data_out_reg[119]_fret__16
		layer1_reg/data_out_reg[119]_fret__17
		layer1_reg/data_out_reg[119]_fret__18
		layer1_reg/data_out_reg[119]_fret__2
		layer1_reg/data_out_reg[119]_fret__20
		layer1_reg/data_out_reg[119]_fret__21
		layer1_reg/data_out_reg[119]_fret__22
		layer1_reg/data_out_reg[119]_fret__23
		layer1_reg/data_out_reg[119]_fret__24
		layer1_reg/data_out_reg[119]_fret__25
		layer1_reg/data_out_reg[119]_fret__26
		layer1_reg/data_out_reg[119]_fret__27
		layer1_reg/data_out_reg[119]_fret__28
		layer1_reg/data_out_reg[119]_fret__29
		layer1_reg/data_out_reg[119]_fret__3
		layer1_reg/data_out_reg[119]_fret__30
		layer1_reg/data_out_reg[119]_fret__31
		layer1_reg/data_out_reg[119]_fret__32
		layer1_reg/data_out_reg[119]_fret__33
		layer1_reg/data_out_reg[119]_fret__34
		layer1_reg/data_out_reg[119]_fret__35
		layer1_reg/data_out_reg[119]_fret__36
		layer1_reg/data_out_reg[119]_fret__37
		layer1_reg/data_out_reg[119]_fret__38
		layer1_reg/data_out_reg[119]_fret__39
		layer1_reg/data_out_reg[119]_fret__4
		layer1_reg/data_out_reg[119]_fret__40
		layer1_reg/data_out_reg[119]_fret__5
		layer1_reg/data_out_reg[119]_fret__6
		layer1_reg/data_out_reg[119]_fret__8
		layer1_reg/data_out_reg[119]_fret__9
		layer1_reg/data_out_reg[122]_fret
		layer1_reg/data_out_reg[126]_fret
		layer1_reg/data_out_reg[128]_fret
		layer1_reg/data_out_reg[128]_fret__0
		layer1_reg/data_out_reg[128]_fret__1
		layer1_reg/data_out_reg[128]_fret__10
		layer1_reg/data_out_reg[128]_fret__11
		layer1_reg/data_out_reg[128]_fret__12
		layer1_reg/data_out_reg[128]_fret__13
		layer1_reg/data_out_reg[128]_fret__14
		layer1_reg/data_out_reg[128]_fret__15
		layer1_reg/data_out_reg[128]_fret__2
		layer1_reg/data_out_reg[128]_fret__3
		layer1_reg/data_out_reg[128]_fret__4
		layer1_reg/data_out_reg[128]_fret__5
		layer1_reg/data_out_reg[128]_fret__6
		layer1_reg/data_out_reg[128]_fret__7
		layer1_reg/data_out_reg[128]_fret__8
		layer1_reg/data_out_reg[128]_fret__9
		layer1_reg/data_out_reg[130]_fret
		layer1_reg/data_out_reg[13]_fret
		layer1_reg/data_out_reg[13]_fret__0
		layer1_reg/data_out_reg[146]_fret
		layer1_reg/data_out_reg[146]_fret__0
		layer1_reg/data_out_reg[146]_fret__2
		layer1_reg/data_out_reg[146]_fret__3
		layer1_reg/data_out_reg[149]_fret
		layer1_reg/data_out_reg[149]_fret__0
		layer1_reg/data_out_reg[14]_fret
		layer1_reg/data_out_reg[14]_fret__0
		layer1_reg/data_out_reg[14]_fret__1
		layer1_reg/data_out_reg[14]_fret__2
		layer1_reg/data_out_reg[156]_fret
		layer1_reg/data_out_reg[15]_fret
		layer1_reg/data_out_reg[15]_fret__0
		layer1_reg/data_out_reg[15]_fret__1
		layer1_reg/data_out_reg[15]_fret__2
		layer1_reg/data_out_reg[15]_fret__3
		layer1_reg/data_out_reg[15]_fret__4
		layer1_reg/data_out_reg[15]_fret__5
		layer1_reg/data_out_reg[15]_fret__6
		layer1_reg/data_out_reg[15]_fret__7
		layer1_reg/data_out_reg[15]_fret__8
		layer1_reg/data_out_reg[162]_fret
		layer1_reg/data_out_reg[162]_fret__0
		layer1_reg/data_out_reg[162]_fret__1
		layer1_reg/data_out_reg[162]_fret__2
		layer1_reg/data_out_reg[162]_fret__3
		layer1_reg/data_out_reg[162]_fret__4
		layer1_reg/data_out_reg[162]_fret__5
		layer1_reg/data_out_reg[162]_fret__6
		layer1_reg/data_out_reg[162]_fret__7
		layer1_reg/data_out_reg[162]_fret__8
		layer1_reg/data_out_reg[162]_fret__9
		layer1_reg/data_out_reg[168]_fret
		layer1_reg/data_out_reg[168]_fret__0
		layer1_reg/data_out_reg[168]_fret__2
		layer1_reg/data_out_reg[169]_fret__0
		layer1_reg/data_out_reg[169]_fret__1
		layer1_reg/data_out_reg[169]_fret__20
		layer1_reg/data_out_reg[169]_fret__22
		layer1_reg/data_out_reg[169]_fret__2__0
		layer1_reg/data_out_reg[169]_fret__3__0
		layer1_reg/data_out_reg[16]_fret
		layer1_reg/data_out_reg[16]_fret__0
		layer1_reg/data_out_reg[171]_fret
		layer1_reg/data_out_reg[171]_fret__0
		layer1_reg/data_out_reg[171]_fret__2
		layer1_reg/data_out_reg[171]_fret__3
		layer1_reg/data_out_reg[171]_fret__4
		layer1_reg/data_out_reg[172]_fret
		layer1_reg/data_out_reg[172]_fret__1
		layer1_reg/data_out_reg[172]_fret__4
		layer1_reg/data_out_reg[172]_fret__5
		layer1_reg/data_out_reg[172]_fret__6
		layer1_reg/data_out_reg[174]_fret
		layer1_reg/data_out_reg[174]_fret__0
		layer1_reg/data_out_reg[174]_fret__1
		layer1_reg/data_out_reg[174]_fret__10
		layer1_reg/data_out_reg[174]_fret__11
		layer1_reg/data_out_reg[174]_fret__12
		layer1_reg/data_out_reg[174]_fret__13
		layer1_reg/data_out_reg[174]_fret__14
		layer1_reg/data_out_reg[174]_fret__15
		layer1_reg/data_out_reg[174]_fret__16
		layer1_reg/data_out_reg[174]_fret__17
		layer1_reg/data_out_reg[174]_fret__18
		layer1_reg/data_out_reg[174]_fret__19
		layer1_reg/data_out_reg[174]_fret__2
		layer1_reg/data_out_reg[174]_fret__20
		layer1_reg/data_out_reg[174]_fret__21
		layer1_reg/data_out_reg[174]_fret__22
		layer1_reg/data_out_reg[174]_fret__23
		layer1_reg/data_out_reg[174]_fret__24
		layer1_reg/data_out_reg[174]_fret__25
		layer1_reg/data_out_reg[174]_fret__26
		layer1_reg/data_out_reg[174]_fret__27
		layer1_reg/data_out_reg[174]_fret__3
		layer1_reg/data_out_reg[174]_fret__4
		layer1_reg/data_out_reg[174]_fret__5
		layer1_reg/data_out_reg[174]_fret__6
		layer1_reg/data_out_reg[174]_fret__7
		layer1_reg/data_out_reg[174]_fret__8
		layer1_reg/data_out_reg[174]_fret__9
		layer1_reg/data_out_reg[177]_fret
		layer1_reg/data_out_reg[177]_fret__1
		layer1_reg/data_out_reg[177]_fret__10
		layer1_reg/data_out_reg[177]_fret__11
		layer1_reg/data_out_reg[177]_fret__12
		layer1_reg/data_out_reg[177]_fret__13
		layer1_reg/data_out_reg[177]_fret__3
		layer1_reg/data_out_reg[177]_fret__4
		layer1_reg/data_out_reg[177]_fret__5
		layer1_reg/data_out_reg[177]_fret__6
		layer1_reg/data_out_reg[177]_fret__7
		layer1_reg/data_out_reg[177]_fret__8
		layer1_reg/data_out_reg[177]_fret__9
		layer1_reg/data_out_reg[180]_fret
		layer1_reg/data_out_reg[184]_fret
		layer1_reg/data_out_reg[184]_fret__0
		layer1_reg/data_out_reg[189]_fret
		layer1_reg/data_out_reg[189]_fret__0
		layer1_reg/data_out_reg[189]_fret__1
		layer1_reg/data_out_reg[189]_fret__2
		layer1_reg/data_out_reg[189]_fret__3
		layer1_reg/data_out_reg[189]_fret__4
		layer1_reg/data_out_reg[189]_fret__5
		layer1_reg/data_out_reg[189]_fret__6
		layer1_reg/data_out_reg[189]_fret__7
		layer1_reg/data_out_reg[194]_fret
		layer1_reg/data_out_reg[194]_fret__0
		layer1_reg/data_out_reg[194]_fret__1
		layer1_reg/data_out_reg[194]_fret__2
		layer1_reg/data_out_reg[194]_fret__3
		layer1_reg/data_out_reg[194]_fret__4
		layer1_reg/data_out_reg[194]_fret__5
		layer1_reg/data_out_reg[194]_fret__6
		layer1_reg/data_out_reg[194]_fret__7
		layer1_reg/data_out_reg[195]_fret
		layer1_reg/data_out_reg[195]_fret__0
		layer1_reg/data_out_reg[195]_fret__1
		layer1_reg/data_out_reg[195]_fret__2
		layer1_reg/data_out_reg[195]_fret__3
		layer1_reg/data_out_reg[195]_fret__4
		layer1_reg/data_out_reg[195]_fret__5
		layer1_reg/data_out_reg[195]_fret__6
		layer1_reg/data_out_reg[201]_fret
		layer1_reg/data_out_reg[201]_fret__0
		layer1_reg/data_out_reg[202]_fret
		layer1_reg/data_out_reg[202]_fret__0
		layer1_reg/data_out_reg[202]_fret__1
		layer1_reg/data_out_reg[202]_fret__10
		layer1_reg/data_out_reg[202]_fret__11
		layer1_reg/data_out_reg[202]_fret__12
		layer1_reg/data_out_reg[202]_fret__2
		layer1_reg/data_out_reg[202]_fret__3
		layer1_reg/data_out_reg[202]_fret__4
		layer1_reg/data_out_reg[202]_fret__5
		layer1_reg/data_out_reg[202]_fret__6
		layer1_reg/data_out_reg[202]_fret__7
		layer1_reg/data_out_reg[202]_fret__8
		layer1_reg/data_out_reg[202]_fret__9
		layer1_reg/data_out_reg[203]_fret
		layer1_reg/data_out_reg[203]_fret__0
		layer1_reg/data_out_reg[203]_fret__1
		layer1_reg/data_out_reg[203]_fret__10
		layer1_reg/data_out_reg[203]_fret__11
		layer1_reg/data_out_reg[203]_fret__12
		layer1_reg/data_out_reg[203]_fret__13
		layer1_reg/data_out_reg[203]_fret__14
		layer1_reg/data_out_reg[203]_fret__15
		layer1_reg/data_out_reg[203]_fret__16
		layer1_reg/data_out_reg[203]_fret__17
		layer1_reg/data_out_reg[203]_fret__18
		layer1_reg/data_out_reg[203]_fret__19
		layer1_reg/data_out_reg[203]_fret__2
		layer1_reg/data_out_reg[203]_fret__20
		layer1_reg/data_out_reg[203]_fret__21
		layer1_reg/data_out_reg[203]_fret__22
		layer1_reg/data_out_reg[203]_fret__23
		layer1_reg/data_out_reg[203]_fret__24
		layer1_reg/data_out_reg[203]_fret__25
		layer1_reg/data_out_reg[203]_fret__26
		layer1_reg/data_out_reg[203]_fret__27
		layer1_reg/data_out_reg[203]_fret__28
		layer1_reg/data_out_reg[203]_fret__29
		layer1_reg/data_out_reg[203]_fret__3
		layer1_reg/data_out_reg[203]_fret__30
		layer1_reg/data_out_reg[203]_fret__31
		layer1_reg/data_out_reg[203]_fret__32
		layer1_reg/data_out_reg[203]_fret__33
		layer1_reg/data_out_reg[203]_fret__34
		layer1_reg/data_out_reg[203]_fret__35
		layer1_reg/data_out_reg[203]_fret__36
		layer1_reg/data_out_reg[203]_fret__37
		layer1_reg/data_out_reg[203]_fret__38
		layer1_reg/data_out_reg[203]_fret__4
		layer1_reg/data_out_reg[203]_fret__5
		layer1_reg/data_out_reg[203]_fret__6
		layer1_reg/data_out_reg[203]_fret__7
		layer1_reg/data_out_reg[203]_fret__8
		layer1_reg/data_out_reg[203]_fret__9
		layer1_reg/data_out_reg[205]_fret
		layer1_reg/data_out_reg[205]_fret__0
		layer1_reg/data_out_reg[205]_fret__1
		layer1_reg/data_out_reg[205]_fret__2
		layer1_reg/data_out_reg[205]_fret__3
		layer1_reg/data_out_reg[205]_fret__4
		layer1_reg/data_out_reg[205]_fret__5
		layer1_reg/data_out_reg[205]_fret__6
		layer1_reg/data_out_reg[205]_fret__7
		layer1_reg/data_out_reg[205]_fret__8
		layer1_reg/data_out_reg[209]_fret__10
		layer1_reg/data_out_reg[209]_fret__11
		layer1_reg/data_out_reg[209]_fret__12
		layer1_reg/data_out_reg[209]_fret__12__0
		layer1_reg/data_out_reg[209]_fret__13
		layer1_reg/data_out_reg[209]_fret__13__0
		layer1_reg/data_out_reg[209]_fret__14
		layer1_reg/data_out_reg[209]_fret__14__0
		layer1_reg/data_out_reg[209]_fret__15
		layer1_reg/data_out_reg[209]_fret__15__0
		layer1_reg/data_out_reg[209]_fret__16
		layer1_reg/data_out_reg[209]_fret__16__0
		layer1_reg/data_out_reg[209]_fret__17
		layer1_reg/data_out_reg[209]_fret__17__0
		layer1_reg/data_out_reg[209]_fret__18
		layer1_reg/data_out_reg[209]_fret__18__0
		layer1_reg/data_out_reg[209]_fret__19
		layer1_reg/data_out_reg[209]_fret__2
		layer1_reg/data_out_reg[209]_fret__20
		layer1_reg/data_out_reg[209]_fret__21
		layer1_reg/data_out_reg[209]_fret__22
		layer1_reg/data_out_reg[209]_fret__23
		layer1_reg/data_out_reg[209]_fret__24
		layer1_reg/data_out_reg[209]_fret__25
		layer1_reg/data_out_reg[209]_fret__26
		layer1_reg/data_out_reg[209]_fret__27
		layer1_reg/data_out_reg[209]_fret__28
		layer1_reg/data_out_reg[209]_fret__29
		layer1_reg/data_out_reg[209]_fret__30
		layer1_reg/data_out_reg[209]_fret__31
		layer1_reg/data_out_reg[209]_fret__32
		layer1_reg/data_out_reg[209]_fret__33
		layer1_reg/data_out_reg[209]_fret__34
		layer1_reg/data_out_reg[209]_fret__4
		layer1_reg/data_out_reg[209]_fret__8
		layer1_reg/data_out_reg[209]_fret__9
		layer1_reg/data_out_reg[218]_fret__1
		layer1_reg/data_out_reg[218]_fret__10
		layer1_reg/data_out_reg[218]_fret__11
		layer1_reg/data_out_reg[218]_fret__12
		layer1_reg/data_out_reg[218]_fret__13
		layer1_reg/data_out_reg[218]_fret__14
		layer1_reg/data_out_reg[218]_fret__15
		layer1_reg/data_out_reg[218]_fret__16
		layer1_reg/data_out_reg[218]_fret__17
		layer1_reg/data_out_reg[218]_fret__18
		layer1_reg/data_out_reg[218]_fret__19
		layer1_reg/data_out_reg[218]_fret__2
		layer1_reg/data_out_reg[218]_fret__20
		layer1_reg/data_out_reg[218]_fret__21
		layer1_reg/data_out_reg[218]_fret__22
		layer1_reg/data_out_reg[218]_fret__3
		layer1_reg/data_out_reg[218]_fret__4
		layer1_reg/data_out_reg[218]_fret__5
		layer1_reg/data_out_reg[218]_fret__6
		layer1_reg/data_out_reg[218]_fret__7
		layer1_reg/data_out_reg[218]_fret__8
		layer1_reg/data_out_reg[218]_fret__9
		layer1_reg/data_out_reg[221]_fret
		layer1_reg/data_out_reg[221]_fret__0
		layer1_reg/data_out_reg[221]_fret__1
		layer1_reg/data_out_reg[221]_fret__2
		layer1_reg/data_out_reg[221]_fret__3
		layer1_reg/data_out_reg[221]_fret__4
		layer1_reg/data_out_reg[222]_fret
		layer1_reg/data_out_reg[222]_fret__0
		layer1_reg/data_out_reg[222]_fret__1
		layer1_reg/data_out_reg[222]_fret__2
		layer1_reg/data_out_reg[222]_fret__3
		layer1_reg/data_out_reg[222]_fret__4
		layer1_reg/data_out_reg[222]_fret__5
		layer1_reg/data_out_reg[223]_fret
		layer1_reg/data_out_reg[223]_fret__0
		layer1_reg/data_out_reg[223]_fret__1
		layer1_reg/data_out_reg[223]_fret__10
		layer1_reg/data_out_reg[223]_fret__11
		layer1_reg/data_out_reg[223]_fret__12
		layer1_reg/data_out_reg[223]_fret__13
		layer1_reg/data_out_reg[223]_fret__14
		layer1_reg/data_out_reg[223]_fret__15
		layer1_reg/data_out_reg[223]_fret__16
		layer1_reg/data_out_reg[223]_fret__17
		layer1_reg/data_out_reg[223]_fret__18
		layer1_reg/data_out_reg[223]_fret__19
		layer1_reg/data_out_reg[223]_fret__2
		layer1_reg/data_out_reg[223]_fret__20
		layer1_reg/data_out_reg[223]_fret__21
		layer1_reg/data_out_reg[223]_fret__22
		layer1_reg/data_out_reg[223]_fret__23
		layer1_reg/data_out_reg[223]_fret__24
		layer1_reg/data_out_reg[223]_fret__25
		layer1_reg/data_out_reg[223]_fret__26
		layer1_reg/data_out_reg[223]_fret__27
		layer1_reg/data_out_reg[223]_fret__3
		layer1_reg/data_out_reg[223]_fret__4
		layer1_reg/data_out_reg[223]_fret__5
		layer1_reg/data_out_reg[223]_fret__6
		layer1_reg/data_out_reg[223]_fret__7
		layer1_reg/data_out_reg[223]_fret__8
		layer1_reg/data_out_reg[223]_fret__9
		layer1_reg/data_out_reg[227]_fret
		layer1_reg/data_out_reg[227]_fret__0
		layer1_reg/data_out_reg[227]_fret__1
		layer1_reg/data_out_reg[227]_fret__2
		layer1_reg/data_out_reg[227]_fret__3
		layer1_reg/data_out_reg[227]_fret__4
		layer1_reg/data_out_reg[228]_fret
		layer1_reg/data_out_reg[228]_fret__1
		layer1_reg/data_out_reg[228]_fret__10
		layer1_reg/data_out_reg[228]_fret__3
		layer1_reg/data_out_reg[228]_fret__4
		layer1_reg/data_out_reg[228]_fret__5
		layer1_reg/data_out_reg[228]_fret__6
		layer1_reg/data_out_reg[228]_fret__7
		layer1_reg/data_out_reg[228]_fret__8
		layer1_reg/data_out_reg[228]_fret__9
		layer1_reg/data_out_reg[236]_fret
		layer1_reg/data_out_reg[236]_fret__0
		layer1_reg/data_out_reg[236]_fret__1
		layer1_reg/data_out_reg[236]_fret__10
		layer1_reg/data_out_reg[236]_fret__11
		layer1_reg/data_out_reg[236]_fret__12
		layer1_reg/data_out_reg[236]_fret__13
		layer1_reg/data_out_reg[236]_fret__14
		layer1_reg/data_out_reg[236]_fret__15
		layer1_reg/data_out_reg[236]_fret__16
		layer1_reg/data_out_reg[236]_fret__17
		layer1_reg/data_out_reg[236]_fret__18
		layer1_reg/data_out_reg[236]_fret__19
		layer1_reg/data_out_reg[236]_fret__2
		layer1_reg/data_out_reg[236]_fret__20
		layer1_reg/data_out_reg[236]_fret__21
		layer1_reg/data_out_reg[236]_fret__22
		layer1_reg/data_out_reg[236]_fret__23
		layer1_reg/data_out_reg[236]_fret__24
		layer1_reg/data_out_reg[236]_fret__26
		layer1_reg/data_out_reg[236]_fret__27
		layer1_reg/data_out_reg[236]_fret__3
		layer1_reg/data_out_reg[236]_fret__4
		layer1_reg/data_out_reg[236]_fret__5
		layer1_reg/data_out_reg[236]_fret__6
		layer1_reg/data_out_reg[236]_fret__7
		layer1_reg/data_out_reg[236]_fret__8
		layer1_reg/data_out_reg[236]_fret__9
		layer1_reg/data_out_reg[244]_fret
		layer1_reg/data_out_reg[244]_fret__0
		layer1_reg/data_out_reg[245]_fret
		layer1_reg/data_out_reg[245]_fret__0
		layer1_reg/data_out_reg[245]_fret__1
		layer1_reg/data_out_reg[245]_fret__2
		layer1_reg/data_out_reg[245]_fret__3
		layer1_reg/data_out_reg[245]_fret__4
		layer1_reg/data_out_reg[245]_fret__5
		layer1_reg/data_out_reg[245]_fret__6
		layer1_reg/data_out_reg[245]_fret__7
		layer1_reg/data_out_reg[245]_fret__8
		layer1_reg/data_out_reg[247]_fret
		layer1_reg/data_out_reg[247]_fret__0
		layer1_reg/data_out_reg[250]_fret
		layer1_reg/data_out_reg[250]_fret__0
		layer1_reg/data_out_reg[250]_fret__1
		layer1_reg/data_out_reg[250]_fret__2
		layer1_reg/data_out_reg[250]_fret__3
		layer1_reg/data_out_reg[250]_fret__5
		layer1_reg/data_out_reg[250]_fret__6
		layer1_reg/data_out_reg[250]_fret__7
		layer1_reg/data_out_reg[251]_fret
		layer1_reg/data_out_reg[251]_fret__10
		layer1_reg/data_out_reg[251]_fret__11
		layer1_reg/data_out_reg[251]_fret__12
		layer1_reg/data_out_reg[251]_fret__13
		layer1_reg/data_out_reg[251]_fret__14
		layer1_reg/data_out_reg[251]_fret__15
		layer1_reg/data_out_reg[251]_fret__2
		layer1_reg/data_out_reg[251]_fret__3
		layer1_reg/data_out_reg[251]_fret__4
		layer1_reg/data_out_reg[251]_fret__5
		layer1_reg/data_out_reg[251]_fret__6
		layer1_reg/data_out_reg[251]_fret__7
		layer1_reg/data_out_reg[251]_fret__8
		layer1_reg/data_out_reg[251]_fret__9
		layer1_reg/data_out_reg[25]_fret
		layer1_reg/data_out_reg[25]_fret__0
		layer1_reg/data_out_reg[25]_fret__1
		layer1_reg/data_out_reg[26]_fret
		layer1_reg/data_out_reg[26]_fret__0
		layer1_reg/data_out_reg[26]_fret__1
		layer1_reg/data_out_reg[27]_fret
		layer1_reg/data_out_reg[27]_fret__0
		layer1_reg/data_out_reg[27]_fret__1
		layer1_reg/data_out_reg[27]_fret__2
		layer1_reg/data_out_reg[27]_fret__3
		layer1_reg/data_out_reg[38]_fret
		layer1_reg/data_out_reg[38]_fret__0
		layer1_reg/data_out_reg[38]_fret__1
		layer1_reg/data_out_reg[38]_fret__2
		layer1_reg/data_out_reg[43]_fret
		layer1_reg/data_out_reg[45]_fret
		layer1_reg/data_out_reg[45]_fret__0
		layer1_reg/data_out_reg[49]_fret
		layer1_reg/data_out_reg[4]_fret
		layer1_reg/data_out_reg[4]_fret__0
		layer1_reg/data_out_reg[4]_fret__1
		layer1_reg/data_out_reg[51]_fret
		layer1_reg/data_out_reg[51]_fret__0
		layer1_reg/data_out_reg[51]_fret__1
		layer1_reg/data_out_reg[51]_fret__2
		layer1_reg/data_out_reg[57]_fret
		layer1_reg/data_out_reg[59]_fret
		layer1_reg/data_out_reg[59]_fret__0
		layer1_reg/data_out_reg[59]_fret__1
		layer1_reg/data_out_reg[59]_fret__10
		layer1_reg/data_out_reg[59]_fret__11
		layer1_reg/data_out_reg[59]_fret__12
		layer1_reg/data_out_reg[59]_fret__13
		layer1_reg/data_out_reg[59]_fret__14
		layer1_reg/data_out_reg[59]_fret__15
		layer1_reg/data_out_reg[59]_fret__16
		layer1_reg/data_out_reg[59]_fret__17
		layer1_reg/data_out_reg[59]_fret__18
		layer1_reg/data_out_reg[59]_fret__19
		layer1_reg/data_out_reg[59]_fret__2
		layer1_reg/data_out_reg[59]_fret__20
		layer1_reg/data_out_reg[59]_fret__21
		layer1_reg/data_out_reg[59]_fret__22
		layer1_reg/data_out_reg[59]_fret__23
		layer1_reg/data_out_reg[59]_fret__24
		layer1_reg/data_out_reg[59]_fret__25
		layer1_reg/data_out_reg[59]_fret__26
		layer1_reg/data_out_reg[59]_fret__27
		layer1_reg/data_out_reg[59]_fret__3
		layer1_reg/data_out_reg[59]_fret__4
		layer1_reg/data_out_reg[59]_fret__5
		layer1_reg/data_out_reg[59]_fret__6
		layer1_reg/data_out_reg[59]_fret__7
		layer1_reg/data_out_reg[59]_fret__8
		layer1_reg/data_out_reg[59]_fret__9
		layer1_reg/data_out_reg[5]_fret
		layer1_reg/data_out_reg[5]_fret__0
		layer1_reg/data_out_reg[5]_fret__1
		layer1_reg/data_out_reg[5]_fret__10
		layer1_reg/data_out_reg[5]_fret__11
		layer1_reg/data_out_reg[5]_fret__12
		layer1_reg/data_out_reg[5]_fret__13
		layer1_reg/data_out_reg[5]_fret__14
		layer1_reg/data_out_reg[5]_fret__15
		layer1_reg/data_out_reg[5]_fret__16
		layer1_reg/data_out_reg[5]_fret__2
		layer1_reg/data_out_reg[5]_fret__3
		layer1_reg/data_out_reg[5]_fret__4
		layer1_reg/data_out_reg[5]_fret__5
		layer1_reg/data_out_reg[5]_fret__6
		layer1_reg/data_out_reg[5]_fret__7
		layer1_reg/data_out_reg[5]_fret__8
		layer1_reg/data_out_reg[5]_fret__9
		layer1_reg/data_out_reg[60]_fret
		layer1_reg/data_out_reg[60]_fret__0
		layer1_reg/data_out_reg[60]_fret__1
		layer1_reg/data_out_reg[60]_fret__2
		layer1_reg/data_out_reg[61]_fret
		layer1_reg/data_out_reg[61]_fret__0
		layer1_reg/data_out_reg[61]_fret__1
		layer1_reg/data_out_reg[66]_fret
		layer1_reg/data_out_reg[66]_fret__0
		layer1_reg/data_out_reg[66]_fret__1
		layer1_reg/data_out_reg[66]_fret__2
		layer1_reg/data_out_reg[66]_fret__3
		layer1_reg/data_out_reg[66]_fret__4
		layer1_reg/data_out_reg[66]_fret__5
		layer1_reg/data_out_reg[66]_fret__6
		layer1_reg/data_out_reg[67]_fret
		layer1_reg/data_out_reg[67]_fret__0
		layer1_reg/data_out_reg[67]_fret__1
		layer1_reg/data_out_reg[67]_fret__2
		layer1_reg/data_out_reg[67]_fret__3
		layer1_reg/data_out_reg[67]_fret__4
		layer1_reg/data_out_reg[67]_fret__5
		layer1_reg/data_out_reg[69]_fret
		layer1_reg/data_out_reg[70]_fret
		layer1_reg/data_out_reg[70]_fret__0
		layer1_reg/data_out_reg[71]_fret__0
		layer1_reg/data_out_reg[71]_fret__1
		layer1_reg/data_out_reg[71]_fret__10
		layer1_reg/data_out_reg[71]_fret__11
		layer1_reg/data_out_reg[71]_fret__12
		layer1_reg/data_out_reg[71]_fret__14
		layer1_reg/data_out_reg[71]_fret__16
		layer1_reg/data_out_reg[71]_fret__17
		layer1_reg/data_out_reg[71]_fret__18
		layer1_reg/data_out_reg[71]_fret__19
		layer1_reg/data_out_reg[71]_fret__2
		layer1_reg/data_out_reg[71]_fret__20
		layer1_reg/data_out_reg[71]_fret__21
		layer1_reg/data_out_reg[71]_fret__22
		layer1_reg/data_out_reg[71]_fret__23
		layer1_reg/data_out_reg[71]_fret__24
		layer1_reg/data_out_reg[71]_fret__25
		layer1_reg/data_out_reg[71]_fret__26
		layer1_reg/data_out_reg[71]_fret__27
		layer1_reg/data_out_reg[71]_fret__28
		layer1_reg/data_out_reg[71]_fret__29
		layer1_reg/data_out_reg[71]_fret__3
		layer1_reg/data_out_reg[71]_fret__5
		layer1_reg/data_out_reg[71]_fret__6
		layer1_reg/data_out_reg[71]_fret__7
		layer1_reg/data_out_reg[71]_fret__9
		layer1_reg/data_out_reg[78]_fret
		layer1_reg/data_out_reg[78]_fret__0
		layer1_reg/data_out_reg[78]_fret__1
		layer1_reg/data_out_reg[79]_fret
		layer1_reg/data_out_reg[79]_fret__0
		layer1_reg/data_out_reg[79]_fret__0__0
		layer1_reg/data_out_reg[79]_fret__1
		layer1_reg/data_out_reg[79]_fret__2
		layer1_reg/data_out_reg[79]_fret__3
		layer1_reg/data_out_reg[79]_fret__4
		layer1_reg/data_out_reg[79]_fret__5
		layer1_reg/data_out_reg[79]_fret__6
		layer1_reg/data_out_reg[93]_fret
		layer1_reg/data_out_reg[93]_fret__0
		layer1_reg/data_out_reg[93]_fret__1
		layer1_reg/data_out_reg[93]_fret__2
		layer1_reg/data_out_reg[93]_fret__3
 

INFO: [Synth 8-5816] Retiming module `logicnet' done


WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[177]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[177]_fret__2) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[218]_fret) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[218]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[228]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[228]_fret__2) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[146]_fret__1) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[56]_fret) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__2) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__3) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__4) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__5) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__6) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__7) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__8) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__9) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__10) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__11) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__12) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__13) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__14) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__15) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__16) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__17) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__18) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__19) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[169]_fret__21) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[108]_fret__5) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[108]_fret__6) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[108]_fret__8) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[119]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[119]_fret__1) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[119]_fret__7) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[119]_fret__19) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[236]_fret__25) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[172]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[172]_fret__2) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[172]_fret__3) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret__1) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret__3) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret__5) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret__6) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[209]_fret__7) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[251]_fret__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[251]_fret__1) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[250]_fret__4) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[71]_fret) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[71]_fret__4) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[71]_fret__8) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[71]_fret__13) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[71]_fret__15) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[79]_fret__2__0) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[168]_fret__1) is unused and will be removed from module logicnet.
WARNING: [Synth 8-3332] Sequential element (layer1_reg/data_out_reg[171]_fret__1) is unused and will be removed from module logicnet.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:55 ; elapsed = 00:12:03 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:58 ; elapsed = 00:12:06 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:58 ; elapsed = 00:12:06 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:58 ; elapsed = 00:12:07 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:58 ; elapsed = 00:12:07 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:58 ; elapsed = 00:12:07 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:58 ; elapsed = 00:12:07 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+-----+
|Retiming summary:   |     | 
+--------------------+-----+
|Forward Retiming    | 116 | 
|Backward Retiming   | 0   | 
|New registers added | 617 | 
|Registers deleted   | 0   | 
+--------------------+-----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |    34|
|3     |LUT3  |    81|
|4     |LUT4  |   136|
|5     |LUT5  |   737|
|6     |LUT6  |  3471|
|7     |MUXF7 |   390|
|8     |MUXF8 |   117|
|9     |FDRE  |   996|
|10    |FDSE  |   241|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:58 ; elapsed = 00:12:07 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 81116 ; free virtual = 95252
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:58 ; elapsed = 00:12:02 . Memory (MB): peak = 4459.434 ; gain = 1175.238 ; free physical = 89135 ; free virtual = 103272
Synthesis Optimization Complete : Time (s): cpu = 00:12:03 ; elapsed = 00:12:08 . Memory (MB): peak = 4459.434 ; gain = 1253.363 ; free physical = 89136 ; free virtual = 103272
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4459.434 ; gain = 0.000 ; free physical = 89120 ; free virtual = 103256
INFO: [Netlist 29-17] Analyzing 507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4459.434 ; gain = 0.000 ; free physical = 89068 ; free virtual = 103204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1bb7ed23
INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 258 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:11 ; elapsed = 00:12:17 . Memory (MB): peak = 4459.434 ; gain = 1702.727 ; free physical = 89267 ; free virtual = 103403
INFO: [Common 17-1381] The checkpoint '/workspace/logicnets/experiments/15_classification_sample/cybernid/verilog/results_logicnet/vivadocompile/vivadocompile.runs/synth_1/logicnet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file logicnet_utilization_synth.rpt -pb logicnet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 14:49:57 2024...
