Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Sun Oct 10 00:08:42 2021


Cell Usage:
GTP_GRS                       1 use
GTP_LUT2                     36 uses
GTP_LUT5                     32 uses
GTP_LUT5M                   256 uses
GTP_MUX2LUT6                128 uses
GTP_MUX2LUT7                 64 uses
GTP_MUX2LUT8                 32 uses
GTP_RAM16X1SP              1024 uses

I/O ports: 76
GTP_INBUF                  44 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 1348 of 17536 (7.69%)
	LUTs as dram: 1024 of 4440 (23.06%)
	LUTs as logic: 324
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 76 of 240 (31.67%)


Number of unique control sets : 0


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ram                  | 1348     | 0      | 1024                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 76     | 0           | 0           | 0            | 0        | 0             | 128          | 64           | 32           | 0       | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_Inferred             1000.000     {0 500}        Declared              1024           0  {clk} 
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_Inferred                            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_Inferred                                      497.999       0.000              0           1024
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : addr_i[5] (port)
Endpoint    : data_o[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 addr_i[5]                                               0.000       0.000 f       addr_i[5] (port) 
                                   net (fanout=1)        0.000       0.000         addr_i[5]        
                                                                                   addr_i_ibuf[5]/I (GTP_INBUF)
                                   td                    1.312       1.312 f       addr_i_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1024)     3.529       4.841         nt_addr_i[5]     
                                                                           f       _ram_24_0/ADDR[3] (GTP_RAM16X1SP)
                                   td                    0.383       5.224 r       _ram_24_0/DO (GTP_RAM16X1SP)
                                   net (fanout=1)        0.370       5.594         _N825            
                                                                                   N6_61[0]/I2 (GTP_LUT5M)
                                   td                    0.332       5.926 r       N6_61[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.926         _N3008           
                                                                                   N6_62[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       5.928 r       N6_62[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.928         _N3040           
                                                                                   N6_63[0]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       6.079 r       N6_63[0]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       6.079         _N3072           
                                                                                   N6_64[0]/I0 (GTP_MUX2LUT8)
                                   td                    0.078       6.157 r       N6_64[0]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370       6.527         _N3104           
                                                                                   N6_65[0]/I1 (GTP_LUT2)
                                   td                    0.174       6.701 f       N6_65[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       7.571         _N3168           
                                                                                   data_o_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       9.980 f       data_o_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.980         data_o[0]        
 data_o[0]                                                                 f       data_o[0] (port) 

 Data arrival time                                                   9.980         Logic Levels: 8  
                                                                                   Logic: 4.841ns(48.507%), Route: 5.139ns(51.493%)
====================================================================================================

====================================================================================================

Startpoint  : addr_i[5] (port)
Endpoint    : data_o[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 addr_i[5]                                               0.000       0.000 f       addr_i[5] (port) 
                                   net (fanout=1)        0.000       0.000         addr_i[5]        
                                                                                   addr_i_ibuf[5]/I (GTP_INBUF)
                                   td                    1.312       1.312 f       addr_i_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1024)     3.529       4.841         nt_addr_i[5]     
                                                                           f       _ram_24_1/ADDR[3] (GTP_RAM16X1SP)
                                   td                    0.383       5.224 r       _ram_24_1/DO (GTP_RAM16X1SP)
                                   net (fanout=1)        0.370       5.594         _N826            
                                                                                   N6_61[1]/I2 (GTP_LUT5M)
                                   td                    0.332       5.926 r       N6_61[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.926         _N3009           
                                                                                   N6_62[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       5.928 r       N6_62[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.928         _N3041           
                                                                                   N6_63[1]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       6.079 r       N6_63[1]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       6.079         _N3073           
                                                                                   N6_64[1]/I0 (GTP_MUX2LUT8)
                                   td                    0.078       6.157 r       N6_64[1]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370       6.527         _N3105           
                                                                                   N6_65[1]/I1 (GTP_LUT2)
                                   td                    0.174       6.701 f       N6_65[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       7.571         _N3169           
                                                                                   data_o_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       9.980 f       data_o_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.980         data_o[1]        
 data_o[1]                                                                 f       data_o[1] (port) 

 Data arrival time                                                   9.980         Logic Levels: 8  
                                                                                   Logic: 4.841ns(48.507%), Route: 5.139ns(51.493%)
====================================================================================================

====================================================================================================

Startpoint  : addr_i[5] (port)
Endpoint    : data_o[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 addr_i[5]                                               0.000       0.000 f       addr_i[5] (port) 
                                   net (fanout=1)        0.000       0.000         addr_i[5]        
                                                                                   addr_i_ibuf[5]/I (GTP_INBUF)
                                   td                    1.312       1.312 f       addr_i_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1024)     3.529       4.841         nt_addr_i[5]     
                                                                           f       _ram_24_2/ADDR[3] (GTP_RAM16X1SP)
                                   td                    0.383       5.224 r       _ram_24_2/DO (GTP_RAM16X1SP)
                                   net (fanout=1)        0.370       5.594         _N827            
                                                                                   N6_61[2]/I2 (GTP_LUT5M)
                                   td                    0.332       5.926 r       N6_61[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.926         _N3010           
                                                                                   N6_62[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       5.928 r       N6_62[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.928         _N3042           
                                                                                   N6_63[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       6.079 r       N6_63[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       6.079         _N3074           
                                                                                   N6_64[2]/I0 (GTP_MUX2LUT8)
                                   td                    0.078       6.157 r       N6_64[2]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370       6.527         _N3106           
                                                                                   N6_65[2]/I1 (GTP_LUT2)
                                   td                    0.174       6.701 f       N6_65[2]/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       7.571         _N3170           
                                                                                   data_o_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.409       9.980 f       data_o_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.980         data_o[2]        
 data_o[2]                                                                 f       data_o[2] (port) 

 Data arrival time                                                   9.980         Logic Levels: 8  
                                                                                   Logic: 4.841ns(48.507%), Route: 5.139ns(51.493%)
====================================================================================================

====================================================================================================

Startpoint  : data_i[15] (port)
Endpoint    : _ram_10_15/DI (GTP_RAM16X1SP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 data_i[15]                                              0.000       0.000 r       data_i[15] (port)
                                   net (fanout=1)        0.000       0.000         data_i[15]       
                                                                                   data_i_ibuf[15]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       data_i_ibuf[15]/O (GTP_INBUF)
                                   net (fanout=32)       1.248       2.459         nt_data_i[15]    
                                                                           r       _ram_10_15/DI (GTP_RAM16X1SP)

 Data arrival time                                                   2.459         Logic Levels: 1  
                                                                                   Logic: 1.211ns(49.248%), Route: 1.248ns(50.752%)
====================================================================================================

====================================================================================================

Startpoint  : data_i[31] (port)
Endpoint    : _ram_31_31/DI (GTP_RAM16X1SP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 data_i[31]                                              0.000       0.000 r       data_i[31] (port)
                                   net (fanout=1)        0.000       0.000         data_i[31]       
                                                                                   data_i_ibuf[31]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       data_i_ibuf[31]/O (GTP_INBUF)
                                   net (fanout=32)       1.248       2.459         nt_data_i[31]    
                                                                           r       _ram_31_31/DI (GTP_RAM16X1SP)

 Data arrival time                                                   2.459         Logic Levels: 1  
                                                                                   Logic: 1.211ns(49.248%), Route: 1.248ns(50.752%)
====================================================================================================

====================================================================================================

Startpoint  : data_i[25] (port)
Endpoint    : _ram_31_25/DI (GTP_RAM16X1SP)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 data_i[25]                                              0.000       0.000 r       data_i[25] (port)
                                   net (fanout=1)        0.000       0.000         data_i[25]       
                                                                                   data_i_ibuf[25]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       data_i_ibuf[25]/O (GTP_INBUF)
                                   net (fanout=32)       1.248       2.459         nt_data_i[25]    
                                                                           r       _ram_31_25/DI (GTP_RAM16X1SP)

 Data arrival time                                                   2.459         Logic Levels: 1  
                                                                                   Logic: 1.211ns(49.248%), Route: 1.248ns(50.752%)
====================================================================================================

{clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.999     499.899         1.900           Low Pulse Width                           _ram_31_31/WCLK
 497.999     499.899         1.900           Low Pulse Width                           _ram_0_0/WCLK
 497.999     499.899         1.900           Low Pulse Width                           _ram_31_29/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                               
+---------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/git_riscv_complete/compile/ram_comp.adf       
| Output     | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/git_riscv_complete/synthesize/ram_syn.adf     
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/git_riscv_complete/synthesize/ram_syn.vm      
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/git_riscv_complete/synthesize/ram.snr         
+---------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 125,616,128 bytes
Total CPU  time to synthesize completion : 2.391 sec
Total real time to synthesize completion : 4.000 sec
