<ENTRY>
{
 "thisFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:28 2020",
 "timestampMillis": "1606846528474",
 "buildStep": {
  "cmdId": "141ab090-b5be-4c42-ba06-a46edf257ade",
  "name": "v++",
  "logFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/link.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2020.2_1120_2158/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp \"param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -l -g -t hw -R 1 --platform xilinx_u50_gen3x16_xdma_201920_3 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --temp_dir ././../build/HBM_banks2_overlap/temp_dir --report_dir ././../build/HBM_banks2_overlap/report_dir --log_dir ././../build/HBM_banks2_overlap/log_dir --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/HBM_banks2_overlap.cfg -I./../reference_files -DNDDR_BANKS=2 ././../build/HBM_banks2_overlap/vadd_hw.xo -o ././../build/HBM_banks2_overlap/vadd_hw.xclbin ",
  "args": [
   "-l",
   "-g",
   "-t",
   "hw",
   "-R",
   "1",
   "--platform",
   "xilinx_u50_gen3x16_xdma_201920_3",
   "--profile_kernel",
   "data:all:all:all",
   "--profile_kernel",
   "stall:all:all:all",
   "--temp_dir",
   "././../build/HBM_banks2_overlap/temp_dir",
   "--report_dir",
   "././../build/HBM_banks2_overlap/report_dir",
   "--log_dir",
   "././../build/HBM_banks2_overlap/log_dir",
   "--config",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/HBM_banks2_overlap.cfg",
   "-I./../reference_files",
   "-DNDDR_BANKS=2",
   "././../build/HBM_banks2_overlap/vadd_hw.xo",
   "-o",
   "././../build/HBM_banks2_overlap/vadd_hw.xclbin"
  ],
  "iniFiles": [
   {
    "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/HBM_banks2_overlap.cfg",
    "content": "[connectivity]\nsp=vadd_1.in1:HBM[0:1]\nsp=vadd_1.in2:HBM[1:2]\nsp=vadd_1.out:HBM[3:4]\n"
   }
  ],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:28 2020",
 "timestampMillis": "1606846528476",
 "status": {
  "cmdId": "141ab090-b5be-4c42-ba06-a46edf257ade",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Tue Dec  1 10:15:33 2020",
 "timestampMillis": "1606846533450",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u50_gen3x16_xdma_201920_3.xpfm",
  "hardwareDsa": "hw.xsa",
  "platformDirectory": "/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "vadd_hw",
    "file": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vadd",
     "file": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xo/vadd/vadd/cpu_sources/kernel.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "vadd_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2020.2. SW Build (by xbuild) on 2020-11-18-05:13:29"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:33 2020",
 "timestampMillis": "1606846533674",
 "buildStep": {
  "cmdId": "1dffcc67-4982-481e-a148-ea0cfba35ecd",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xo --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/syslinkConfig.ini --xpfm /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int --temp_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/sys_link",
  "args": [
   "--xo",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xo",
   "--config",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/syslinkConfig.ini",
   "--xpfm",
   "/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int",
   "--temp_dir",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/syslinkConfig.ini",
    "content": "sp=vadd_1.in1:HBM[0:1]\nsp=vadd_1.in2:HBM[1:2]\nsp=vadd_1.out:HBM[3:4]\n\n"
   }
  ],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:33 2020",
 "timestampMillis": "1606846533675",
 "status": {
  "cmdId": "1dffcc67-4982-481e-a148-ea0cfba35ecd",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:48 2020",
 "timestampMillis": "1606846548907",
 "status": {
  "cmdId": "1dffcc67-4982-481e-a148-ea0cfba35ecd",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:48 2020",
 "timestampMillis": "1606846548912",
 "buildStep": {
  "cmdId": "5c66b12f-72ae-4f91-9d5a-2918f37b4805",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/sdsl.dat -rtd /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/cf2sw.rtd -nofilter /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/cf2sw_full.rtd -xclbin /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xclbin_orig.xml -o /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/sdsl.dat",
   "-rtd",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/cf2sw.rtd",
   "-nofilter",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xclbin_orig.xml",
   "-o",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:48 2020",
 "timestampMillis": "1606846548913",
 "status": {
  "cmdId": "5c66b12f-72ae-4f91-9d5a-2918f37b4805",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:51 2020",
 "timestampMillis": "1606846551990",
 "status": {
  "cmdId": "5c66b12f-72ae-4f91-9d5a-2918f37b4805",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:51 2020",
 "timestampMillis": "1606846551999",
 "buildStep": {
  "cmdId": "23b5c224-6735-4716-a75b-3744114f0cde",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:52 2020",
 "timestampMillis": "1606846552000",
 "status": {
  "cmdId": "23b5c224-6735-4716-a75b-3744114f0cde",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:53 2020",
 "timestampMillis": "1606846553414",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:53 2020",
 "timestampMillis": "1606846553416",
 "status": {
  "cmdId": "23b5c224-6735-4716-a75b-3744114f0cde",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:53 2020",
 "timestampMillis": "1606846553425",
 "buildStep": {
  "cmdId": "ef7da39a-ef6e-4410-9f41-0a6b9b280a02",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 -g --remote_ip_cache /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/.ipcache --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --output_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int --log_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/log_dir/link --report_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vplConfig.ini -k /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link --no-info --iprepo /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/run_link/vpl.pb /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u50_gen3x16_xdma_201920_3",
   "-g",
   "--remote_ip_cache",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/.ipcache",
   "--profile_kernel",
   "data:all:all:all",
   "--profile_kernel",
   "stall:all:all:all",
   "--output_dir",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int",
   "--log_dir",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/log_dir/link",
   "--report_dir",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link",
   "--config",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vplConfig.ini",
   "-k",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link",
   "--no-info",
   "--iprepo",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0",
   "--messageDb",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/run_link/vpl.pb",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vplConfig.ini",
    "content": "[advanced]\nparam=compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=hw_emu.enableDebugWaveform=1\nparam=hw_emu.enableProfiling=1\nparam=compiler.vppCurrentWorkingDir=/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile\nmisc=BinaryName=vadd_hw\n\n[connectivity]\nnk=vadd:1:vadd_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nparam=project.writeIntermediateCheckpoints=1\n\n"
   }
  ],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:53 2020",
 "timestampMillis": "1606846553426",
 "status": {
  "cmdId": "ef7da39a-ef6e-4410-9f41-0a6b9b280a02",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:55 2020",
 "timestampMillis": "1606846555414",
 "buildStep": {
  "cmdId": "f9c6e61a-69ce-4112-ba8b-a6b10774d430",
  "name": "vpl",
  "logFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/link.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2020.2_1120_2158/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 -g --remote_ip_cache /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/.ipcache --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --output_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int --log_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/log_dir/link --report_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vplConfig.ini -k /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link --no-info --iprepo /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/run_link/vpl.pb /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:55 2020",
 "timestampMillis": "1606846555414",
 "status": {
  "cmdId": "f9c6e61a-69ce-4112-ba8b-a6b10774d430",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Tue Dec  1 10:15:58 2020",
 "timestampMillis": "1606846558648",
 "vivadoProject": {
  "openDir": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 10:15:58 2020",
 "timestampMillis": "1606846558650",
 "buildStep": {
  "cmdId": "cb53c4b8-1182-4cde-8ec2-1298428f0fef",
  "name": "vivado",
  "logFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:58 2020",
 "timestampMillis": "1606846558651",
 "status": {
  "cmdId": "cb53c4b8-1182-4cde-8ec2-1298428f0fef",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:18:02 2020",
 "timestampMillis": "1606846682408",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/debug_ip_layout.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "DEBUG_IP_LAYOUT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851333",
 "status": {
  "cmdId": "cb53c4b8-1182-4cde-8ec2-1298428f0fef",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851621",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851624",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851627",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851630",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851633",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851636",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851639",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851642",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851650",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851653",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851656",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851659",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851662",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851666",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851671",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/syn/ulp_hmss_0_0_synth_1_ulp_hmss_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851674",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/syn/ulp_dpa_mon0_0_synth_1_ulp_dpa_mon0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851677",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/syn/ulp_vadd_1_0_synth_1_ulp_vadd_1_0_utilization_synth.rpt",
  "name": "vadd",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851680",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/syn/bd_85ad_hbm_inst_0_synth_1_bd_85ad_hbm_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851683",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/syn/bd_85ad_interconnect1_0_0_synth_1_bd_85ad_interconnect1_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851686",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/syn/bd_85ad_interconnect0_2_0_synth_1_bd_85ad_interconnect0_2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851761",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:31 2020",
 "timestampMillis": "1606850851817",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863804",
 "status": {
  "cmdId": "f9c6e61a-69ce-4112-ba8b-a6b10774d430",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863829",
 "status": {
  "cmdId": "ef7da39a-ef6e-4410-9f41-0a6b9b280a02",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863838",
 "buildStep": {
  "cmdId": "b81d6c46-d172-4d41-8b8b-6bf55da9cff9",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863839",
 "status": {
  "cmdId": "b81d6c46-d172-4d41-8b8b-6bf55da9cff9",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863846",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863946",
 "buildStep": {
  "cmdId": "37559e35-6291-4133-b28d-6d2d2580c178",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/address_map.xml -sdsl /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/sdsl.dat -xclbin /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xclbin_orig.xml -rtd /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.rtd -o /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.xml",
  "args": [
   "-a",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/address_map.xml",
   "-sdsl",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/sdsl.dat",
   "-xclbin",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/xclbin_orig.xml",
   "-rtd",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.rtd",
   "-o",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.xml"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:43 2020",
 "timestampMillis": "1606850863948",
 "status": {
  "cmdId": "37559e35-6291-4133-b28d-6d2d2580c178",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866640",
 "status": {
  "cmdId": "37559e35-6291-4133-b28d-6d2d2580c178",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866647",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866648",
 "buildStep": {
  "cmdId": "40226a2c-a176-4cb0-9639-e6e372964a69",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.rtd",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866649",
 "status": {
  "cmdId": "40226a2c-a176-4cb0-9639-e6e372964a69",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866651",
 "status": {
  "cmdId": "40226a2c-a176-4cb0-9639-e6e372964a69",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866654",
 "status": {
  "cmdId": "b81d6c46-d172-4d41-8b8b-6bf55da9cff9",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866663",
 "buildStep": {
  "cmdId": "2b7712fc-d258-482a-9d41-cedad3b3d117",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.rtd --append-section :JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw_xml.rtd --add-section BUILD_METADATA:JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.xml --add-section SYSTEM_METADATA:RAW:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/HBM_banks2_overlap/vadd_hw.xclbin",
  "args": [
   "--add-section",
   "DEBUG_IP_LAYOUT:JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/debug_ip_layout.rtd",
   "--add-section",
   "BITSTREAM:RAW:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.rtd",
   "--append-section",
   ":JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/vadd_hw.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3",
   "--output",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/HBM_banks2_overlap/vadd_hw.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866664",
 "status": {
  "cmdId": "2b7712fc-d258-482a-9d41-cedad3b3d117",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866971",
 "status": {
  "cmdId": "2b7712fc-d258-482a-9d41-cedad3b3d117",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866977",
 "buildStep": {
  "cmdId": "690c89bf-d20f-45d6-bb24-04deb92138db",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/HBM_banks2_overlap/vadd_hw.xclbin.info --input /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/HBM_banks2_overlap/vadd_hw.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/HBM_banks2_overlap/vadd_hw.xclbin.info",
   "--input",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/HBM_banks2_overlap/vadd_hw.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:46 2020",
 "timestampMillis": "1606850866978",
 "status": {
  "cmdId": "690c89bf-d20f-45d6-bb24-04deb92138db",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:47 2020",
 "timestampMillis": "1606850867505",
 "status": {
  "cmdId": "690c89bf-d20f-45d6-bb24-04deb92138db",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 11:27:47 2020",
 "timestampMillis": "1606850867512",
 "buildStep": {
  "cmdId": "1b2ea8c6-0e4b-4ba1-9ba0-f8f06e91747a",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:47 2020",
 "timestampMillis": "1606850867512",
 "status": {
  "cmdId": "1b2ea8c6-0e4b-4ba1-9ba0-f8f06e91747a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:47 2020",
 "timestampMillis": "1606850867515",
 "status": {
  "cmdId": "1b2ea8c6-0e4b-4ba1-9ba0-f8f06e91747a",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:47 2020",
 "timestampMillis": "1606850867535",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/system_estimate_vadd_hw.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:50 2020",
 "timestampMillis": "1606850870136",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/link/v++_link_vadd_hw_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:50 2020",
 "timestampMillis": "1606850870136",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/v++_link_vadd_hw_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 11:27:50 2020",
 "timestampMillis": "1606850870139",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/log_dir/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 11:27:50 2020",
 "timestampMillis": "1606850870143",
 "status": {
  "cmdId": "141ab090-b5be-4c42-ba06-a46edf257ade",
  "state": "CS_PASSED"
 }
}
</ENTRY>
