// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/15/2021 16:50:10"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_layer (
	clk,
	start,
	dram_in,
	iram_in_ext,
	data_out,
	addr_ext,
	mem_write_data_ext,
	mem_write_ins,
	read_en_ext,
	data_in_ext,
	iram_in);
input 	clk;
input 	start;
output 	[15:0] dram_in;
input 	[15:0] iram_in_ext;
output 	[15:0] data_out;
input 	[15:0] addr_ext;
input 	mem_write_data_ext;
input 	mem_write_ins;
input 	[1:0] read_en_ext;
input 	[15:0] data_in_ext;
output 	[15:0] iram_in;

// Design Ports Information
// dram_in[0]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[2]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[5]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[8]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[9]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[10]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[11]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[13]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[14]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_in[15]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[8]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[9]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[11]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[13]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[14]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[15]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[9]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[10]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[11]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[12]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[0]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[3]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[8]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[9]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[10]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[11]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[12]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[14]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in[15]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data_ext	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[0]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[1]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[3]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[4]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[10]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[11]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[13]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_ext[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_ins	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[3]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[7]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[8]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[10]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[11]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[12]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[14]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iram_in_ext[15]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_en_ext[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_en_ext[0]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[0]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[2]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[5]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[7]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_ext[8]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \addr_ext[9]~input_o ;
wire \addr_ext[10]~input_o ;
wire \addr_ext[11]~input_o ;
wire \addr_ext[12]~input_o ;
wire \addr_ext[13]~input_o ;
wire \addr_ext[14]~input_o ;
wire \addr_ext[15]~input_o ;
wire \dram_in[0]~output_o ;
wire \dram_in[1]~output_o ;
wire \dram_in[2]~output_o ;
wire \dram_in[3]~output_o ;
wire \dram_in[4]~output_o ;
wire \dram_in[5]~output_o ;
wire \dram_in[6]~output_o ;
wire \dram_in[7]~output_o ;
wire \dram_in[8]~output_o ;
wire \dram_in[9]~output_o ;
wire \dram_in[10]~output_o ;
wire \dram_in[11]~output_o ;
wire \dram_in[12]~output_o ;
wire \dram_in[13]~output_o ;
wire \dram_in[14]~output_o ;
wire \dram_in[15]~output_o ;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \data_out[8]~output_o ;
wire \data_out[9]~output_o ;
wire \data_out[10]~output_o ;
wire \data_out[11]~output_o ;
wire \data_out[12]~output_o ;
wire \data_out[13]~output_o ;
wire \data_out[14]~output_o ;
wire \data_out[15]~output_o ;
wire \iram_in[0]~output_o ;
wire \iram_in[1]~output_o ;
wire \iram_in[2]~output_o ;
wire \iram_in[3]~output_o ;
wire \iram_in[4]~output_o ;
wire \iram_in[5]~output_o ;
wire \iram_in[6]~output_o ;
wire \iram_in[7]~output_o ;
wire \iram_in[8]~output_o ;
wire \iram_in[9]~output_o ;
wire \iram_in[10]~output_o ;
wire \iram_in[11]~output_o ;
wire \iram_in[12]~output_o ;
wire \iram_in[13]~output_o ;
wire \iram_in[14]~output_o ;
wire \iram_in[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \data_in_ext[0]~input_o ;
wire \mem_write_data_ext~input_o ;
wire \start~input_o ;
wire \state_machine|Add0~5 ;
wire \state_machine|Add0~6_combout ;
wire \state_machine|always0~0_combout ;
wire \Processor|control_unit|control_out[0]~feeder_combout ;
wire \~GND~combout ;
wire \Processor|control_unit|control_out[4]~0_combout ;
wire \state_machine|Add0~7 ;
wire \state_machine|Add0~9 ;
wire \state_machine|Add0~10_combout ;
wire \state_machine|state~25_combout ;
wire \state_machine|state~26_combout ;
wire \Processor|control_unit|control_out[4]~1_combout ;
wire \state_machine|Equal0~0_combout ;
wire \Processor|control_unit|control_out[3]~feeder_combout ;
wire \Processor|datapath|BUS|Mux15~2_combout ;
wire \Processor|datapath|PC|data_out[0]~16_combout ;
wire \Processor|control_unit|control_out[4]~feeder_combout ;
wire \Processor|control_unit|control_out[4]~2_combout ;
wire \Processor|datapath|BUS|Mux15~5_combout ;
wire \Processor|datapath|BUS|Mux15~6_combout ;
wire \Processor|control_unit|Mux6~0_combout ;
wire \Processor|datapath|BUS|Mux15~3_combout ;
wire \mem_write_ins~input_o ;
wire \iram_in_ext[0]~input_o ;
wire \data_out~1_combout ;
wire \read_en_ext[1]~input_o ;
wire \read_en_ext[0]~input_o ;
wire \Processor|control_unit|Mux3~0_combout ;
wire \Processor|control_unit|Mux2~0_combout ;
wire \addr_out~0_combout ;
wire \always0~0_combout ;
wire \always0~2_combout ;
wire \addr_out~4_combout ;
wire \always0~1_combout ;
wire \addr_out~1_combout ;
wire \addr_ext[0]~input_o ;
wire \addr_out~2_combout ;
wire \addr_out~3_combout ;
wire \addr_out~5_combout ;
wire \addr_out[8]~6_combout ;
wire \addr_ext[1]~input_o ;
wire \addr_out~7_combout ;
wire \addr_out[8]~8_combout ;
wire \addr_ext[2]~input_o ;
wire \addr_out~9_combout ;
wire \addr_ext[3]~input_o ;
wire \addr_out~10_combout ;
wire \addr_ext[4]~input_o ;
wire \addr_out~11_combout ;
wire \addr_ext[5]~input_o ;
wire \addr_out~12_combout ;
wire \addr_ext[6]~input_o ;
wire \addr_out~13_combout ;
wire \addr_ext[7]~input_o ;
wire \addr_out~14_combout ;
wire \addr_ext[8]~input_o ;
wire \addr_out~15_combout ;
wire \data_in_ext[1]~input_o ;
wire \data_out~2_combout ;
wire \data_out[1]~reg0_q ;
wire \data_in_ext[2]~input_o ;
wire \data_out~3_combout ;
wire \data_out[2]~reg0_q ;
wire \data_in_ext[3]~input_o ;
wire \data_out~4_combout ;
wire \data_out[3]~reg0_q ;
wire \data_in_ext[4]~input_o ;
wire \data_out~5_combout ;
wire \data_out[4]~reg0_q ;
wire \data_in_ext[5]~input_o ;
wire \data_out~6_combout ;
wire \data_out[5]~reg0_q ;
wire \data_in_ext[6]~input_o ;
wire \data_out~7_combout ;
wire \data_out[6]~reg0_q ;
wire \data_in_ext[7]~input_o ;
wire \data_out~8_combout ;
wire \data_out[7]~reg0_q ;
wire \data_in_ext[8]~input_o ;
wire \data_out~9_combout ;
wire \data_out[8]~reg0_q ;
wire \data_in_ext[9]~input_o ;
wire \data_out~10_combout ;
wire \data_out[9]~reg0_q ;
wire \data_in_ext[10]~input_o ;
wire \data_out~11_combout ;
wire \data_out[10]~reg0_q ;
wire \data_in_ext[11]~input_o ;
wire \data_out~12_combout ;
wire \data_out[11]~reg0_q ;
wire \data_in_ext[12]~input_o ;
wire \data_out~13_combout ;
wire \data_out[12]~reg0_q ;
wire \data_in_ext[13]~input_o ;
wire \data_out~14_combout ;
wire \data_out[13]~reg0_q ;
wire \data_in_ext[14]~input_o ;
wire \data_out~15_combout ;
wire \data_out[14]~reg0_q ;
wire \data_in_ext[15]~input_o ;
wire \data_out~16_combout ;
wire \data_out[15]~reg0_q ;
wire \Processor|datapath|DR|data_out[1]~feeder_combout ;
wire \Processor|datapath|BUS|Mux13~2_combout ;
wire \Processor|datapath|AR|data_out[3]~feeder_combout ;
wire \Processor|datapath|BUS|Mux11~2_combout ;
wire \Processor|datapath|BUS|Mux9~2_combout ;
wire \Processor|datapath|BUS|Mux7~2_combout ;
wire \iram_in_ext[1]~input_o ;
wire \iram_in_ext[2]~input_o ;
wire \iram_in_ext[3]~input_o ;
wire \iram_in_ext[4]~input_o ;
wire \iram_in_ext[5]~input_o ;
wire \iram_in_ext[6]~input_o ;
wire \iram_in_ext[7]~input_o ;
wire \iram_in_ext[8]~input_o ;
wire \iram_in_ext[9]~input_o ;
wire \iram_in_ext[10]~input_o ;
wire \iram_in_ext[11]~input_o ;
wire \iram_in_ext[12]~input_o ;
wire \iram_in_ext[13]~input_o ;
wire \iram_in_ext[14]~input_o ;
wire \iram_in_ext[15]~input_o ;
wire \Processor|datapath|BUS|Mux7~3_combout ;
wire \Processor|datapath|BUS|Mux7~4_combout ;
wire \Processor|datapath|BUS|Mux7~5_combout ;
wire \Processor|datapath|BUS|Mux7~6_combout ;
wire \Processor|datapath|BUS|Mux8~2_combout ;
wire \Processor|datapath|BUS|Mux8~3_combout ;
wire \Processor|datapath|BUS|Mux8~4_combout ;
wire \Processor|datapath|BUS|Mux8~5_combout ;
wire \Processor|datapath|BUS|Mux8~6_combout ;
wire \Processor|datapath|BUS|Mux9~3_combout ;
wire \Processor|datapath|BUS|Mux9~4_combout ;
wire \Processor|datapath|BUS|Mux9~5_combout ;
wire \Processor|datapath|BUS|Mux9~6_combout ;
wire \Processor|datapath|BUS|Mux10~2_combout ;
wire \Processor|datapath|BUS|Mux10~3_combout ;
wire \Processor|datapath|BUS|Mux10~4_combout ;
wire \Processor|datapath|BUS|Mux10~5_combout ;
wire \Processor|datapath|BUS|Mux10~6_combout ;
wire \Processor|datapath|BUS|Mux11~3_combout ;
wire \Processor|datapath|BUS|Mux11~4_combout ;
wire \Processor|datapath|BUS|Mux11~5_combout ;
wire \Processor|datapath|BUS|Mux11~6_combout ;
wire \Processor|datapath|BUS|Mux12~2_combout ;
wire \Processor|datapath|BUS|Mux12~3_combout ;
wire \Processor|datapath|BUS|Mux12~4_combout ;
wire \Processor|datapath|BUS|Mux12~5_combout ;
wire \Processor|datapath|BUS|Mux12~6_combout ;
wire \Processor|datapath|BUS|Mux13~3_combout ;
wire \Processor|datapath|BUS|Mux13~4_combout ;
wire \Processor|datapath|BUS|Mux13~5_combout ;
wire \Processor|datapath|BUS|Mux13~6_combout ;
wire \Processor|datapath|BUS|Mux14~2_combout ;
wire \Processor|datapath|BUS|Mux14~3_combout ;
wire \Processor|datapath|BUS|Mux14~4_combout ;
wire \Processor|datapath|BUS|Mux14~5_combout ;
wire \Processor|datapath|BUS|Mux14~6_combout ;
wire \Processor|datapath|BUS|Mux15~4_combout ;
wire \Processor|datapath|BUS|Mux15~7_combout ;
wire \Processor|datapath|BUS|Mux15~8_combout ;
wire \Processor|datapath|BUS|Mux15~9_combout ;
wire \Processor|control_unit|Mux7~0_combout ;
wire \Processor|control_unit|control_out[4]~3_combout ;
wire \Processor|datapath|PC|data_out[9]~18_combout ;
wire \Processor|datapath|PC|data_out[0]~17 ;
wire \Processor|datapath|PC|data_out[1]~19_combout ;
wire \Processor|datapath|PC|data_out[1]~20 ;
wire \Processor|datapath|PC|data_out[2]~21_combout ;
wire \Processor|datapath|PC|data_out[2]~22 ;
wire \Processor|datapath|PC|data_out[3]~23_combout ;
wire \Processor|datapath|PC|data_out[3]~24 ;
wire \Processor|datapath|PC|data_out[4]~25_combout ;
wire \Processor|datapath|PC|data_out[4]~26 ;
wire \Processor|datapath|PC|data_out[5]~27_combout ;
wire \Processor|datapath|PC|data_out[5]~28 ;
wire \Processor|datapath|PC|data_out[6]~29_combout ;
wire \Processor|datapath|PC|data_out[6]~30 ;
wire \Processor|datapath|PC|data_out[7]~31_combout ;
wire \Processor|datapath|PC|data_out[7]~32 ;
wire \Processor|datapath|PC|data_out[8]~33_combout ;
wire \Processor|datapath|PC|data_out[8]~34 ;
wire \Processor|datapath|PC|data_out[9]~35_combout ;
wire \Processor|datapath|BUS|Mux6~2_combout ;
wire \Processor|datapath|BUS|Mux6~3_combout ;
wire \Processor|datapath|BUS|Mux6~4_combout ;
wire \Processor|datapath|BUS|Mux6~5_combout ;
wire \Processor|datapath|BUS|Mux6~6_combout ;
wire \Processor|datapath|PC|data_out[9]~36 ;
wire \Processor|datapath|PC|data_out[10]~37_combout ;
wire \Processor|datapath|BUS|Mux5~2_combout ;
wire \Processor|datapath|BUS|Mux5~3_combout ;
wire \Processor|datapath|BUS|Mux5~4_combout ;
wire \Processor|datapath|BUS|Mux5~5_combout ;
wire \Processor|datapath|BUS|Mux5~6_combout ;
wire \Processor|datapath|IR|data_out[10]~feeder_combout ;
wire \Processor|datapath|PC|data_out[10]~38 ;
wire \Processor|datapath|PC|data_out[11]~39_combout ;
wire \Processor|datapath|BUS|Mux4~2_combout ;
wire \Processor|datapath|BUS|Mux4~3_combout ;
wire \Processor|datapath|BUS|Mux4~4_combout ;
wire \Processor|datapath|BUS|Mux4~5_combout ;
wire \Processor|datapath|BUS|Mux4~6_combout ;
wire \Processor|datapath|IR|data_out[11]~feeder_combout ;
wire \state_machine|state[3]~18_combout ;
wire \Processor|datapath|PC|data_out[11]~40 ;
wire \Processor|datapath|PC|data_out[12]~41_combout ;
wire \Processor|datapath|BUS|Mux3~2_combout ;
wire \Processor|datapath|BUS|Mux3~3_combout ;
wire \Processor|datapath|BUS|Mux3~4_combout ;
wire \Processor|datapath|BUS|Mux3~5_combout ;
wire \Processor|datapath|BUS|Mux3~6_combout ;
wire \Processor|datapath|IR|data_out[12]~feeder_combout ;
wire \state_machine|always0~1_combout ;
wire \state_machine|state[1]~1_combout ;
wire \state_machine|state~5_combout ;
wire \state_machine|state[3]~19_combout ;
wire \state_machine|state[3]~20_combout ;
wire \state_machine|state[3]~21_combout ;
wire \state_machine|always0~2_combout ;
wire \state_machine|always0~3_combout ;
wire \state_machine|state[1]~4_combout ;
wire \state_machine|state[1]~10_combout ;
wire \state_machine|state[1]~9_combout ;
wire \state_machine|state[1]~11_combout ;
wire \state_machine|Add0~1 ;
wire \state_machine|Add0~2_combout ;
wire \state_machine|state[1]~12_combout ;
wire \state_machine|state[1]~13_combout ;
wire \state_machine|Add0~3 ;
wire \state_machine|Add0~4_combout ;
wire \state_machine|state[2]~6_combout ;
wire \state_machine|state[2]~7_combout ;
wire \state_machine|state[2]~8_combout ;
wire \state_machine|always0~4_combout ;
wire \state_machine|always0~5_combout ;
wire \state_machine|state[1]~2_combout ;
wire \Processor|datapath|PC|data_out[12]~42 ;
wire \Processor|datapath|PC|data_out[13]~43_combout ;
wire \Processor|datapath|DR|data_out[13]~feeder_combout ;
wire \Processor|datapath|BUS|Mux2~2_combout ;
wire \Processor|datapath|BUS|Mux2~3_combout ;
wire \Processor|datapath|BUS|Mux2~4_combout ;
wire \Processor|datapath|BUS|Mux2~5_combout ;
wire \Processor|datapath|BUS|Mux2~6_combout ;
wire \Processor|datapath|PC|data_out[13]~44 ;
wire \Processor|datapath|PC|data_out[14]~45_combout ;
wire \Processor|datapath|BUS|Mux1~2_combout ;
wire \Processor|datapath|BUS|Mux1~3_combout ;
wire \Processor|datapath|BUS|Mux1~4_combout ;
wire \Processor|datapath|BUS|Mux1~5_combout ;
wire \Processor|datapath|BUS|Mux1~6_combout ;
wire \Processor|datapath|PC|data_out[14]~46 ;
wire \Processor|datapath|PC|data_out[15]~47_combout ;
wire \Processor|datapath|BUS|Mux0~2_combout ;
wire \Processor|datapath|BUS|Mux0~3_combout ;
wire \Processor|datapath|BUS|Mux0~4_combout ;
wire \Processor|datapath|BUS|Mux0~5_combout ;
wire \Processor|datapath|BUS|Mux0~6_combout ;
wire \state_machine|state[1]~0_combout ;
wire \state_machine|state[1]~3_combout ;
wire \state_machine|Add0~8_combout ;
wire \state_machine|state[4]~22_combout ;
wire \state_machine|state[4]~23_combout ;
wire \state_machine|state[4]~24_combout ;
wire \state_machine|Equal0~1_combout ;
wire \state_machine|Equal0~2_combout ;
wire \state_machine|Add0~0_combout ;
wire \state_machine|state[0]~16_combout ;
wire \state_machine|always0~6_combout ;
wire \state_machine|state[0]~14_combout ;
wire \state_machine|state[0]~15_combout ;
wire \state_machine|state[0]~17_combout ;
wire \Processor|control_unit|Mux1~0_combout ;
wire \mem_write_data_proc~feeder_combout ;
wire \mem_write_data_proc~q ;
wire \data_out~0_combout ;
wire \data_out[0]~reg0_q ;
wire [15:0] \memory_ip_data|altsyncram_component|auto_generated|q_a ;
wire [15:0] addr_out;
wire [15:0] \memory_ip_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \Processor|control_unit|control_out ;
wire [15:0] \Processor|datapath|PC|data_out ;
wire [15:0] \Processor|datapath|IR|data_out ;
wire [15:0] \Processor|datapath|DR|data_out ;
wire [1:0] read_en;
wire [15:0] \Processor|datapath|AR|data_out ;
wire [15:0] \Processor|datapath|R|data_out ;
wire [5:0] \state_machine|state ;

wire [17:0] \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memory_ip_data|altsyncram_component|auto_generated|q_a [0] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [1] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [2] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [3] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [4] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [5] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [6] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [7] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [8] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [9] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [10] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [11] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [12] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [13] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [14] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memory_ip_data|altsyncram_component|auto_generated|q_a [15] = \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [0] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [1] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [2] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [3] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [4] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [5] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [6] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [7] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [8] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [9] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [10] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [11] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [12] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [13] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [14] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memory_ip_inst|altsyncram_component|auto_generated|q_a [15] = \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \dram_in[0]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[0]~output .bus_hold = "false";
defparam \dram_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \dram_in[1]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[1]~output .bus_hold = "false";
defparam \dram_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \dram_in[2]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[2]~output .bus_hold = "false";
defparam \dram_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \dram_in[3]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[3]~output .bus_hold = "false";
defparam \dram_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \dram_in[4]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[4]~output .bus_hold = "false";
defparam \dram_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \dram_in[5]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[5]~output .bus_hold = "false";
defparam \dram_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \dram_in[6]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[6]~output .bus_hold = "false";
defparam \dram_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \dram_in[7]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[7]~output .bus_hold = "false";
defparam \dram_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \dram_in[8]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[8]~output .bus_hold = "false";
defparam \dram_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \dram_in[9]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[9]~output .bus_hold = "false";
defparam \dram_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \dram_in[10]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[10]~output .bus_hold = "false";
defparam \dram_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \dram_in[11]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[11]~output .bus_hold = "false";
defparam \dram_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \dram_in[12]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[12]~output .bus_hold = "false";
defparam \dram_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \dram_in[13]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[13]~output .bus_hold = "false";
defparam \dram_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \dram_in[14]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[14]~output .bus_hold = "false";
defparam \dram_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \dram_in[15]~output (
	.i(\memory_ip_data|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_in[15]~output .bus_hold = "false";
defparam \dram_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \data_out[0]~output (
	.i(\data_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \data_out[1]~output (
	.i(\data_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \data_out[2]~output (
	.i(\data_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \data_out[3]~output (
	.i(\data_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \data_out[4]~output (
	.i(\data_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \data_out[5]~output (
	.i(\data_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \data_out[6]~output (
	.i(\data_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \data_out[7]~output (
	.i(\data_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \data_out[8]~output (
	.i(\data_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[8]~output .bus_hold = "false";
defparam \data_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \data_out[9]~output (
	.i(\data_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[9]~output .bus_hold = "false";
defparam \data_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data_out[10]~output (
	.i(\data_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[10]~output .bus_hold = "false";
defparam \data_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \data_out[11]~output (
	.i(\data_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[11]~output .bus_hold = "false";
defparam \data_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \data_out[12]~output (
	.i(\data_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[12]~output .bus_hold = "false";
defparam \data_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \data_out[13]~output (
	.i(\data_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[13]~output .bus_hold = "false";
defparam \data_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \data_out[14]~output (
	.i(\data_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[14]~output .bus_hold = "false";
defparam \data_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \data_out[15]~output (
	.i(\data_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[15]~output .bus_hold = "false";
defparam \data_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \iram_in[0]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[0]~output .bus_hold = "false";
defparam \iram_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \iram_in[1]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[1]~output .bus_hold = "false";
defparam \iram_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \iram_in[2]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[2]~output .bus_hold = "false";
defparam \iram_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \iram_in[3]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[3]~output .bus_hold = "false";
defparam \iram_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \iram_in[4]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[4]~output .bus_hold = "false";
defparam \iram_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \iram_in[5]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[5]~output .bus_hold = "false";
defparam \iram_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \iram_in[6]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[6]~output .bus_hold = "false";
defparam \iram_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \iram_in[7]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[7]~output .bus_hold = "false";
defparam \iram_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \iram_in[8]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[8]~output .bus_hold = "false";
defparam \iram_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \iram_in[9]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[9]~output .bus_hold = "false";
defparam \iram_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \iram_in[10]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[10]~output .bus_hold = "false";
defparam \iram_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \iram_in[11]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[11]~output .bus_hold = "false";
defparam \iram_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \iram_in[12]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[12]~output .bus_hold = "false";
defparam \iram_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \iram_in[13]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[13]~output .bus_hold = "false";
defparam \iram_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \iram_in[14]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[14]~output .bus_hold = "false";
defparam \iram_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \iram_in[15]~output (
	.i(\memory_ip_inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iram_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \iram_in[15]~output .bus_hold = "false";
defparam \iram_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \data_in_ext[0]~input (
	.i(data_in_ext[0]),
	.ibar(gnd),
	.o(\data_in_ext[0]~input_o ));
// synopsys translate_off
defparam \data_in_ext[0]~input .bus_hold = "false";
defparam \data_in_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \mem_write_data_ext~input (
	.i(mem_write_data_ext),
	.ibar(gnd),
	.o(\mem_write_data_ext~input_o ));
// synopsys translate_off
defparam \mem_write_data_ext~input .bus_hold = "false";
defparam \mem_write_data_ext~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \state_machine|Add0~4 (
// Equation(s):
// \state_machine|Add0~4_combout  = (\state_machine|state [2] & (\state_machine|Add0~3  $ (GND))) # (!\state_machine|state [2] & (!\state_machine|Add0~3  & VCC))
// \state_machine|Add0~5  = CARRY((\state_machine|state [2] & !\state_machine|Add0~3 ))

	.dataa(\state_machine|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~3 ),
	.combout(\state_machine|Add0~4_combout ),
	.cout(\state_machine|Add0~5 ));
// synopsys translate_off
defparam \state_machine|Add0~4 .lut_mask = 16'hA50A;
defparam \state_machine|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \state_machine|Add0~6 (
// Equation(s):
// \state_machine|Add0~6_combout  = (\state_machine|state [3] & (!\state_machine|Add0~5 )) # (!\state_machine|state [3] & ((\state_machine|Add0~5 ) # (GND)))
// \state_machine|Add0~7  = CARRY((!\state_machine|Add0~5 ) # (!\state_machine|state [3]))

	.dataa(gnd),
	.datab(\state_machine|state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~5 ),
	.combout(\state_machine|Add0~6_combout ),
	.cout(\state_machine|Add0~7 ));
// synopsys translate_off
defparam \state_machine|Add0~6 .lut_mask = 16'h3C3F;
defparam \state_machine|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \state_machine|always0~0 (
// Equation(s):
// \state_machine|always0~0_combout  = (\state_machine|state [0] & !\state_machine|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~0 .lut_mask = 16'h00F0;
defparam \state_machine|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \Processor|control_unit|control_out[0]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[0]~feeder_combout  = \state_machine|always0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|always0~0_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \Processor|control_unit|control_out[4]~0 (
// Equation(s):
// \Processor|control_unit|control_out[4]~0_combout  = (\state_machine|state [0] & (\state_machine|state [2] & \state_machine|state [1]))

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[4]~0 .lut_mask = 16'hA000;
defparam \Processor|control_unit|control_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \state_machine|Add0~8 (
// Equation(s):
// \state_machine|Add0~8_combout  = (\state_machine|state [4] & (\state_machine|Add0~7  $ (GND))) # (!\state_machine|state [4] & (!\state_machine|Add0~7  & VCC))
// \state_machine|Add0~9  = CARRY((\state_machine|state [4] & !\state_machine|Add0~7 ))

	.dataa(\state_machine|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~7 ),
	.combout(\state_machine|Add0~8_combout ),
	.cout(\state_machine|Add0~9 ));
// synopsys translate_off
defparam \state_machine|Add0~8 .lut_mask = 16'hA50A;
defparam \state_machine|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \state_machine|Add0~10 (
// Equation(s):
// \state_machine|Add0~10_combout  = \state_machine|Add0~9  $ (\state_machine|state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [5]),
	.cin(\state_machine|Add0~9 ),
	.combout(\state_machine|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Add0~10 .lut_mask = 16'h0FF0;
defparam \state_machine|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \state_machine|state~25 (
// Equation(s):
// \state_machine|state~25_combout  = (!\state_machine|Equal0~2_combout  & ((\start~input_o ) # (\state_machine|state [5])))

	.dataa(\start~input_o ),
	.datab(\state_machine|state [5]),
	.datac(\state_machine|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_machine|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~25 .lut_mask = 16'h0E0E;
defparam \state_machine|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \state_machine|state~26 (
// Equation(s):
// \state_machine|state~26_combout  = (\state_machine|state[1]~2_combout  & (\state_machine|state~25_combout  & ((\state_machine|Add0~10_combout ) # (!\start~input_o ))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[1]~2_combout ),
	.datac(\state_machine|Add0~10_combout ),
	.datad(\state_machine|state~25_combout ),
	.cin(gnd),
	.combout(\state_machine|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~26 .lut_mask = 16'hC400;
defparam \state_machine|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \state_machine|state[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[5] .is_wysiwyg = "true";
defparam \state_machine|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \Processor|control_unit|control_out[4]~1 (
// Equation(s):
// \Processor|control_unit|control_out[4]~1_combout  = (!\state_machine|state [4] & (!\state_machine|state [5] & ((!\state_machine|state [3]) # (!\Processor|control_unit|control_out[4]~0_combout ))))

	.dataa(\state_machine|state [4]),
	.datab(\Processor|control_unit|control_out[4]~0_combout ),
	.datac(\state_machine|state [3]),
	.datad(\state_machine|state [5]),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[4]~1 .lut_mask = 16'h0015;
defparam \Processor|control_unit|control_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \Processor|control_unit|control_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[0] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \state_machine|Equal0~0 (
// Equation(s):
// \state_machine|Equal0~0_combout  = (!\state_machine|state [0] & !\state_machine|state [1])

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Equal0~0 .lut_mask = 16'h0055;
defparam \state_machine|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \Processor|control_unit|control_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|Equal0~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[2] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \Processor|control_unit|control_out[3]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[3]~feeder_combout  = \state_machine|always0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|always0~0_combout ),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[3]~feeder .lut_mask = 16'hFF00;
defparam \Processor|control_unit|control_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \Processor|control_unit|control_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[3] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~2_combout  = (\Processor|control_unit|control_out [2]) # (\Processor|control_unit|control_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|control_unit|control_out [2]),
	.datad(\Processor|control_unit|control_out [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~2 .lut_mask = 16'hFFF0;
defparam \Processor|datapath|BUS|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \Processor|datapath|PC|data_out[0]~16 (
// Equation(s):
// \Processor|datapath|PC|data_out[0]~16_combout  = \Processor|datapath|PC|data_out [0] $ (VCC)
// \Processor|datapath|PC|data_out[0]~17  = CARRY(\Processor|datapath|PC|data_out [0])

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Processor|datapath|PC|data_out[0]~16_combout ),
	.cout(\Processor|datapath|PC|data_out[0]~17 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \Processor|datapath|PC|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \Processor|control_unit|control_out[4]~feeder (
// Equation(s):
// \Processor|control_unit|control_out[4]~feeder_combout  = \state_machine|always0~0_combout 

	.dataa(gnd),
	.datab(\state_machine|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[4]~feeder .lut_mask = 16'hCCCC;
defparam \Processor|control_unit|control_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \Processor|control_unit|control_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(!\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[4] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \Processor|datapath|AR|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \Processor|control_unit|control_out[4]~2 (
// Equation(s):
// \Processor|control_unit|control_out[4]~2_combout  = (\state_machine|state [1] & \state_machine|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [2]),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[4]~2 .lut_mask = 16'hF000;
defparam \Processor|control_unit|control_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \Processor|control_unit|control_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[1] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~5_combout  = (\Processor|control_unit|control_out [3] & (!\Processor|control_unit|control_out [2] & (!\Processor|control_unit|control_out [1] & !\Processor|control_unit|control_out [0]))) # 
// (!\Processor|control_unit|control_out [3] & (\Processor|control_unit|control_out [2]))

	.dataa(\Processor|control_unit|control_out [3]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [1]),
	.datad(\Processor|control_unit|control_out [0]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~5 .lut_mask = 16'h4446;
defparam \Processor|datapath|BUS|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~6_combout  = (\Processor|control_unit|control_out [3]) # ((\Processor|control_unit|control_out [1] & !\Processor|control_unit|control_out [2]))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(gnd),
	.datac(\Processor|control_unit|control_out [2]),
	.datad(\Processor|control_unit|control_out [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~6 .lut_mask = 16'hFF0A;
defparam \Processor|datapath|BUS|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \Processor|control_unit|Mux6~0 (
// Equation(s):
// \Processor|control_unit|Mux6~0_combout  = (!\state_machine|state [0] & \state_machine|state [1])

	.dataa(gnd),
	.datab(\state_machine|state [0]),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux6~0 .lut_mask = 16'h3300;
defparam \Processor|control_unit|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \Processor|control_unit|control_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux6~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[9] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \Processor|datapath|IR|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \Processor|control_unit|control_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[4]~0_combout ),
	.asdata(\state_machine|state [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\state_machine|state [3]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[5] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \Processor|datapath|DR|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux15~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \Processor|datapath|R|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~3_combout  = (\Processor|control_unit|control_out [0] & (((\Processor|datapath|R|data_out [0]) # (\Processor|control_unit|control_out [1])))) # (!\Processor|control_unit|control_out [0] & (\Processor|datapath|DR|data_out [0] 
// & ((!\Processor|control_unit|control_out [1]))))

	.dataa(\Processor|datapath|DR|data_out [0]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [0]),
	.datad(\Processor|control_unit|control_out [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~3 .lut_mask = 16'hCCE2;
defparam \Processor|datapath|BUS|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \mem_write_ins~input (
	.i(mem_write_ins),
	.ibar(gnd),
	.o(\mem_write_ins~input_o ));
// synopsys translate_off
defparam \mem_write_ins~input .bus_hold = "false";
defparam \mem_write_ins~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \iram_in_ext[0]~input (
	.i(iram_in_ext[0]),
	.ibar(gnd),
	.o(\iram_in_ext[0]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[0]~input .bus_hold = "false";
defparam \iram_in_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \Processor|datapath|AR|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \data_out~1 (
// Equation(s):
// \data_out~1_combout  = \mem_write_data_ext~input_o  $ (\mem_write_data_proc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~1 .lut_mask = 16'h0FF0;
defparam \data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \read_en_ext[1]~input (
	.i(read_en_ext[1]),
	.ibar(gnd),
	.o(\read_en_ext[1]~input_o ));
// synopsys translate_off
defparam \read_en_ext[1]~input .bus_hold = "false";
defparam \read_en_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \read_en_ext[0]~input (
	.i(read_en_ext[0]),
	.ibar(gnd),
	.o(\read_en_ext[0]~input_o ));
// synopsys translate_off
defparam \read_en_ext[0]~input .bus_hold = "false";
defparam \read_en_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \Processor|control_unit|Mux3~0 (
// Equation(s):
// \Processor|control_unit|Mux3~0_combout  = (\state_machine|state [3] & (!\state_machine|state [2] & (\state_machine|state [0] $ (\state_machine|state [1])))) # (!\state_machine|state [3] & (!\state_machine|state [0] & ((\state_machine|state [1]))))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [3]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux3~0 .lut_mask = 16'h1508;
defparam \Processor|control_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \Processor|control_unit|control_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[12] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \read_en[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|control_unit|control_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en[0] .is_wysiwyg = "true";
defparam \read_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \Processor|control_unit|Mux2~0 (
// Equation(s):
// \Processor|control_unit|Mux2~0_combout  = (\state_machine|state [3] & (!\state_machine|state [2] & ((!\state_machine|state [1]) # (!\state_machine|state [0])))) # (!\state_machine|state [3] & (\state_machine|state [0] & (\state_machine|state [2] & 
// \state_machine|state [1])))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [3]),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux2~0 .lut_mask = 16'h240C;
defparam \Processor|control_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \Processor|control_unit|control_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[13] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \read_en[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|control_unit|control_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en[1] .is_wysiwyg = "true";
defparam \read_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \addr_out~0 (
// Equation(s):
// \addr_out~0_combout  = (\read_en_ext[1]~input_o  & (((\read_en_ext[0]~input_o  & !read_en[0])) # (!read_en[1]))) # (!\read_en_ext[1]~input_o  & (\read_en_ext[0]~input_o  & (!read_en[0])))

	.dataa(\read_en_ext[1]~input_o ),
	.datab(\read_en_ext[0]~input_o ),
	.datac(read_en[0]),
	.datad(read_en[1]),
	.cin(gnd),
	.combout(\addr_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~0 .lut_mask = 16'h0CAE;
defparam \addr_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (read_en[0] & !\read_en_ext[0]~input_o )

	.dataa(read_en[0]),
	.datab(gnd),
	.datac(\read_en_ext[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0A0A;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h00F0;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \addr_out~4 (
// Equation(s):
// \addr_out~4_combout  = (!\addr_out~0_combout  & ((\always0~0_combout ) # ((\data_out~1_combout  & !\always0~2_combout ))))

	.dataa(\data_out~1_combout ),
	.datab(\addr_out~0_combout ),
	.datac(\always0~0_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\addr_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~4 .lut_mask = 16'h3032;
defparam \addr_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (read_en[1] & !\read_en_ext[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(read_en[1]),
	.datad(\read_en_ext[1]~input_o ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h00F0;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneive_lcell_comb \addr_out~1 (
// Equation(s):
// \addr_out~1_combout  = (!\always0~0_combout  & (addr_out[0] & (!\data_out~1_combout  & !\addr_out~0_combout )))

	.dataa(\always0~0_combout ),
	.datab(addr_out[0]),
	.datac(\data_out~1_combout ),
	.datad(\addr_out~0_combout ),
	.cin(gnd),
	.combout(\addr_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~1 .lut_mask = 16'h0004;
defparam \addr_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \addr_ext[0]~input (
	.i(addr_ext[0]),
	.ibar(gnd),
	.o(\addr_ext[0]~input_o ));
// synopsys translate_off
defparam \addr_ext[0]~input .bus_hold = "false";
defparam \addr_ext[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \addr_out~2 (
// Equation(s):
// \addr_out~2_combout  = (\addr_out~0_combout ) # ((!\always0~0_combout  & (!\mem_write_data_proc~q  & \mem_write_data_ext~input_o )))

	.dataa(\always0~0_combout ),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\addr_out~0_combout ),
	.cin(gnd),
	.combout(\addr_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~2 .lut_mask = 16'hFF10;
defparam \addr_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \addr_out~3 (
// Equation(s):
// \addr_out~3_combout  = (!\always0~1_combout  & ((\addr_out~1_combout ) # ((\addr_ext[0]~input_o  & \addr_out~2_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\addr_out~1_combout ),
	.datac(\addr_ext[0]~input_o ),
	.datad(\addr_out~2_combout ),
	.cin(gnd),
	.combout(\addr_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~3 .lut_mask = 16'h5444;
defparam \addr_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \addr_out~5 (
// Equation(s):
// \addr_out~5_combout  = (\addr_out~3_combout ) # ((\Processor|datapath|AR|data_out [0] & ((\addr_out~4_combout ) # (\always0~1_combout ))))

	.dataa(\Processor|datapath|AR|data_out [0]),
	.datab(\addr_out~4_combout ),
	.datac(\always0~1_combout ),
	.datad(\addr_out~3_combout ),
	.cin(gnd),
	.combout(\addr_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~5 .lut_mask = 16'hFFA8;
defparam \addr_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \addr_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[0] .is_wysiwyg = "true";
defparam \addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \addr_out[8]~6 (
// Equation(s):
// \addr_out[8]~6_combout  = (!\always0~1_combout  & ((\addr_out~0_combout ) # ((!\always0~0_combout  & \always0~2_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\addr_out~0_combout ),
	.datac(\always0~0_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\addr_out[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out[8]~6 .lut_mask = 16'h4544;
defparam \addr_out[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \addr_ext[1]~input (
	.i(addr_ext[1]),
	.ibar(gnd),
	.o(\addr_ext[1]~input_o ));
// synopsys translate_off
defparam \addr_ext[1]~input .bus_hold = "false";
defparam \addr_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \addr_out~7 (
// Equation(s):
// \addr_out~7_combout  = (\addr_out[8]~6_combout  & \addr_ext[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr_out[8]~6_combout ),
	.datad(\addr_ext[1]~input_o ),
	.cin(gnd),
	.combout(\addr_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~7 .lut_mask = 16'hF000;
defparam \addr_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \addr_out[8]~8 (
// Equation(s):
// \addr_out[8]~8_combout  = (\always0~1_combout ) # ((\always0~0_combout ) # ((\data_out~1_combout ) # (\addr_out~0_combout )))

	.dataa(\always0~1_combout ),
	.datab(\always0~0_combout ),
	.datac(\data_out~1_combout ),
	.datad(\addr_out~0_combout ),
	.cin(gnd),
	.combout(\addr_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out[8]~8 .lut_mask = 16'hFFFE;
defparam \addr_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \addr_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[1] .is_wysiwyg = "true";
defparam \addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N22
cycloneive_io_ibuf \addr_ext[2]~input (
	.i(addr_ext[2]),
	.ibar(gnd),
	.o(\addr_ext[2]~input_o ));
// synopsys translate_off
defparam \addr_ext[2]~input .bus_hold = "false";
defparam \addr_ext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \addr_out~9 (
// Equation(s):
// \addr_out~9_combout  = (\addr_out[8]~6_combout  & \addr_ext[2]~input_o )

	.dataa(gnd),
	.datab(\addr_out[8]~6_combout ),
	.datac(\addr_ext[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~9 .lut_mask = 16'hC0C0;
defparam \addr_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \addr_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[2] .is_wysiwyg = "true";
defparam \addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \addr_ext[3]~input (
	.i(addr_ext[3]),
	.ibar(gnd),
	.o(\addr_ext[3]~input_o ));
// synopsys translate_off
defparam \addr_ext[3]~input .bus_hold = "false";
defparam \addr_ext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \addr_out~10 (
// Equation(s):
// \addr_out~10_combout  = (\addr_out[8]~6_combout  & \addr_ext[3]~input_o )

	.dataa(gnd),
	.datab(\addr_out[8]~6_combout ),
	.datac(\addr_ext[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~10 .lut_mask = 16'hC0C0;
defparam \addr_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \addr_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[3] .is_wysiwyg = "true";
defparam \addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \addr_ext[4]~input (
	.i(addr_ext[4]),
	.ibar(gnd),
	.o(\addr_ext[4]~input_o ));
// synopsys translate_off
defparam \addr_ext[4]~input .bus_hold = "false";
defparam \addr_ext[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \addr_out~11 (
// Equation(s):
// \addr_out~11_combout  = (\addr_out[8]~6_combout  & \addr_ext[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr_out[8]~6_combout ),
	.datad(\addr_ext[4]~input_o ),
	.cin(gnd),
	.combout(\addr_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~11 .lut_mask = 16'hF000;
defparam \addr_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \addr_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[4] .is_wysiwyg = "true";
defparam \addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \addr_ext[5]~input (
	.i(addr_ext[5]),
	.ibar(gnd),
	.o(\addr_ext[5]~input_o ));
// synopsys translate_off
defparam \addr_ext[5]~input .bus_hold = "false";
defparam \addr_ext[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \addr_out~12 (
// Equation(s):
// \addr_out~12_combout  = (\addr_out[8]~6_combout  & \addr_ext[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr_out[8]~6_combout ),
	.datad(\addr_ext[5]~input_o ),
	.cin(gnd),
	.combout(\addr_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~12 .lut_mask = 16'hF000;
defparam \addr_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \addr_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[5] .is_wysiwyg = "true";
defparam \addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \addr_ext[6]~input (
	.i(addr_ext[6]),
	.ibar(gnd),
	.o(\addr_ext[6]~input_o ));
// synopsys translate_off
defparam \addr_ext[6]~input .bus_hold = "false";
defparam \addr_ext[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \addr_out~13 (
// Equation(s):
// \addr_out~13_combout  = (\addr_out[8]~6_combout  & \addr_ext[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr_out[8]~6_combout ),
	.datad(\addr_ext[6]~input_o ),
	.cin(gnd),
	.combout(\addr_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~13 .lut_mask = 16'hF000;
defparam \addr_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \addr_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[6] .is_wysiwyg = "true";
defparam \addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \addr_ext[7]~input (
	.i(addr_ext[7]),
	.ibar(gnd),
	.o(\addr_ext[7]~input_o ));
// synopsys translate_off
defparam \addr_ext[7]~input .bus_hold = "false";
defparam \addr_ext[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \addr_out~14 (
// Equation(s):
// \addr_out~14_combout  = (\addr_out[8]~6_combout  & \addr_ext[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr_out[8]~6_combout ),
	.datad(\addr_ext[7]~input_o ),
	.cin(gnd),
	.combout(\addr_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~14 .lut_mask = 16'hF000;
defparam \addr_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \addr_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[7] .is_wysiwyg = "true";
defparam \addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \addr_ext[8]~input (
	.i(addr_ext[8]),
	.ibar(gnd),
	.o(\addr_ext[8]~input_o ));
// synopsys translate_off
defparam \addr_ext[8]~input .bus_hold = "false";
defparam \addr_ext[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \addr_out~15 (
// Equation(s):
// \addr_out~15_combout  = (\addr_ext[8]~input_o  & \addr_out[8]~6_combout )

	.dataa(gnd),
	.datab(\addr_ext[8]~input_o ),
	.datac(\addr_out[8]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr_out~15 .lut_mask = 16'hC0C0;
defparam \addr_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \addr_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_out[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_out[8] .is_wysiwyg = "true";
defparam \addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \data_in_ext[1]~input (
	.i(data_in_ext[1]),
	.ibar(gnd),
	.o(\data_in_ext[1]~input_o ));
// synopsys translate_off
defparam \data_in_ext[1]~input .bus_hold = "false";
defparam \data_in_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \data_out~2 (
// Equation(s):
// \data_out~2_combout  = (\data_in_ext[1]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[1]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~2 .lut_mask = 16'h00A0;
defparam \data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \data_out[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[1]~reg0 .is_wysiwyg = "true";
defparam \data_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N22
cycloneive_io_ibuf \data_in_ext[2]~input (
	.i(data_in_ext[2]),
	.ibar(gnd),
	.o(\data_in_ext[2]~input_o ));
// synopsys translate_off
defparam \data_in_ext[2]~input .bus_hold = "false";
defparam \data_in_ext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \data_out~3 (
// Equation(s):
// \data_out~3_combout  = (!\mem_write_data_proc~q  & (\mem_write_data_ext~input_o  & \data_in_ext[2]~input_o ))

	.dataa(gnd),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\data_in_ext[2]~input_o ),
	.cin(gnd),
	.combout(\data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~3 .lut_mask = 16'h3000;
defparam \data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \data_out[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[2]~reg0 .is_wysiwyg = "true";
defparam \data_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \data_in_ext[3]~input (
	.i(data_in_ext[3]),
	.ibar(gnd),
	.o(\data_in_ext[3]~input_o ));
// synopsys translate_off
defparam \data_in_ext[3]~input .bus_hold = "false";
defparam \data_in_ext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \data_out~4 (
// Equation(s):
// \data_out~4_combout  = (\data_in_ext[3]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[3]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~4 .lut_mask = 16'h00C0;
defparam \data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \data_out[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[3]~reg0 .is_wysiwyg = "true";
defparam \data_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \data_in_ext[4]~input (
	.i(data_in_ext[4]),
	.ibar(gnd),
	.o(\data_in_ext[4]~input_o ));
// synopsys translate_off
defparam \data_in_ext[4]~input .bus_hold = "false";
defparam \data_in_ext[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \data_out~5 (
// Equation(s):
// \data_out~5_combout  = (\data_in_ext[4]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[4]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~5 .lut_mask = 16'h00A0;
defparam \data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \data_out[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[4]~reg0 .is_wysiwyg = "true";
defparam \data_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \data_in_ext[5]~input (
	.i(data_in_ext[5]),
	.ibar(gnd),
	.o(\data_in_ext[5]~input_o ));
// synopsys translate_off
defparam \data_in_ext[5]~input .bus_hold = "false";
defparam \data_in_ext[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \data_out~6 (
// Equation(s):
// \data_out~6_combout  = (\data_in_ext[5]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[5]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~6 .lut_mask = 16'h00C0;
defparam \data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \data_out[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[5]~reg0 .is_wysiwyg = "true";
defparam \data_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \data_in_ext[6]~input (
	.i(data_in_ext[6]),
	.ibar(gnd),
	.o(\data_in_ext[6]~input_o ));
// synopsys translate_off
defparam \data_in_ext[6]~input .bus_hold = "false";
defparam \data_in_ext[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \data_out~7 (
// Equation(s):
// \data_out~7_combout  = (\data_in_ext[6]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[6]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~7 .lut_mask = 16'h00A0;
defparam \data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \data_out[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[6]~reg0 .is_wysiwyg = "true";
defparam \data_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \data_in_ext[7]~input (
	.i(data_in_ext[7]),
	.ibar(gnd),
	.o(\data_in_ext[7]~input_o ));
// synopsys translate_off
defparam \data_in_ext[7]~input .bus_hold = "false";
defparam \data_in_ext[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \data_out~8 (
// Equation(s):
// \data_out~8_combout  = (\data_in_ext[7]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[7]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~8 .lut_mask = 16'h00A0;
defparam \data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \data_out[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[7]~reg0 .is_wysiwyg = "true";
defparam \data_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \data_in_ext[8]~input (
	.i(data_in_ext[8]),
	.ibar(gnd),
	.o(\data_in_ext[8]~input_o ));
// synopsys translate_off
defparam \data_in_ext[8]~input .bus_hold = "false";
defparam \data_in_ext[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \data_out~9 (
// Equation(s):
// \data_out~9_combout  = (\data_in_ext[8]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[8]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~9 .lut_mask = 16'h00C0;
defparam \data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \data_out[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[8]~reg0 .is_wysiwyg = "true";
defparam \data_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \data_in_ext[9]~input (
	.i(data_in_ext[9]),
	.ibar(gnd),
	.o(\data_in_ext[9]~input_o ));
// synopsys translate_off
defparam \data_in_ext[9]~input .bus_hold = "false";
defparam \data_in_ext[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \data_out~10 (
// Equation(s):
// \data_out~10_combout  = (\mem_write_data_ext~input_o  & (\data_in_ext[9]~input_o  & !\mem_write_data_proc~q ))

	.dataa(\mem_write_data_ext~input_o ),
	.datab(gnd),
	.datac(\data_in_ext[9]~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~10 .lut_mask = 16'h00A0;
defparam \data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \data_out[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[9]~reg0 .is_wysiwyg = "true";
defparam \data_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \data_in_ext[10]~input (
	.i(data_in_ext[10]),
	.ibar(gnd),
	.o(\data_in_ext[10]~input_o ));
// synopsys translate_off
defparam \data_in_ext[10]~input .bus_hold = "false";
defparam \data_in_ext[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \data_out~11 (
// Equation(s):
// \data_out~11_combout  = (\data_in_ext[10]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[10]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~11 .lut_mask = 16'h00A0;
defparam \data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \data_out[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[10]~reg0 .is_wysiwyg = "true";
defparam \data_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \data_in_ext[11]~input (
	.i(data_in_ext[11]),
	.ibar(gnd),
	.o(\data_in_ext[11]~input_o ));
// synopsys translate_off
defparam \data_in_ext[11]~input .bus_hold = "false";
defparam \data_in_ext[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \data_out~12 (
// Equation(s):
// \data_out~12_combout  = (\data_in_ext[11]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[11]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~12 .lut_mask = 16'h00C0;
defparam \data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \data_out[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[11]~reg0 .is_wysiwyg = "true";
defparam \data_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N8
cycloneive_io_ibuf \data_in_ext[12]~input (
	.i(data_in_ext[12]),
	.ibar(gnd),
	.o(\data_in_ext[12]~input_o ));
// synopsys translate_off
defparam \data_in_ext[12]~input .bus_hold = "false";
defparam \data_in_ext[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \data_out~13 (
// Equation(s):
// \data_out~13_combout  = (\data_in_ext[12]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[12]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~13 .lut_mask = 16'h00A0;
defparam \data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \data_out[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[12]~reg0 .is_wysiwyg = "true";
defparam \data_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \data_in_ext[13]~input (
	.i(data_in_ext[13]),
	.ibar(gnd),
	.o(\data_in_ext[13]~input_o ));
// synopsys translate_off
defparam \data_in_ext[13]~input .bus_hold = "false";
defparam \data_in_ext[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \data_out~14 (
// Equation(s):
// \data_out~14_combout  = (\data_in_ext[13]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(gnd),
	.datab(\data_in_ext[13]~input_o ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~14 .lut_mask = 16'h00C0;
defparam \data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \data_out[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[13]~reg0 .is_wysiwyg = "true";
defparam \data_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N1
cycloneive_io_ibuf \data_in_ext[14]~input (
	.i(data_in_ext[14]),
	.ibar(gnd),
	.o(\data_in_ext[14]~input_o ));
// synopsys translate_off
defparam \data_in_ext[14]~input .bus_hold = "false";
defparam \data_in_ext[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \data_out~15 (
// Equation(s):
// \data_out~15_combout  = (!\mem_write_data_proc~q  & (\mem_write_data_ext~input_o  & \data_in_ext[14]~input_o ))

	.dataa(gnd),
	.datab(\mem_write_data_proc~q ),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\data_in_ext[14]~input_o ),
	.cin(gnd),
	.combout(\data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~15 .lut_mask = 16'h3000;
defparam \data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \data_out[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[14]~reg0 .is_wysiwyg = "true";
defparam \data_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \data_in_ext[15]~input (
	.i(data_in_ext[15]),
	.ibar(gnd),
	.o(\data_in_ext[15]~input_o ));
// synopsys translate_off
defparam \data_in_ext[15]~input .bus_hold = "false";
defparam \data_in_ext[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \data_out~16 (
// Equation(s):
// \data_out~16_combout  = (\data_in_ext[15]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[15]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~16 .lut_mask = 16'h00A0;
defparam \data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \data_out[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[15]~reg0 .is_wysiwyg = "true";
defparam \data_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\data_out[15]~reg0_q ,\data_out[14]~reg0_q ,\data_out[13]~reg0_q ,\data_out[12]~reg0_q ,\data_out[11]~reg0_q ,\data_out[10]~reg0_q ,\data_out[9]~reg0_q ,\data_out[8]~reg0_q ,\data_out[7]~reg0_q ,\data_out[6]~reg0_q ,\data_out[5]~reg0_q ,\data_out[4]~reg0_q ,
\data_out[3]~reg0_q ,\data_out[2]~reg0_q ,\data_out[1]~reg0_q ,\data_out[0]~reg0_q }),
	.portaaddr({addr_out[8],addr_out[7],addr_out[6],addr_out[5],addr_out[4],addr_out[3],addr_out[2],addr_out[1],addr_out[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_ip_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_ip:memory_ip_data|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated|ALTSYNCRAM";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \memory_ip_data|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \Processor|datapath|R|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \Processor|datapath|DR|data_out[1]~feeder (
// Equation(s):
// \Processor|datapath|DR|data_out[1]~feeder_combout  = \Processor|datapath|BUS|Mux14~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Mux14~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|DR|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|DR|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \Processor|datapath|DR|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|DR|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \Processor|datapath|R|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \Processor|datapath|DR|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Mux13~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux13~2_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|control_unit|control_out [1]) # ((\Processor|datapath|R|data_out [2])))) # (!\Processor|control_unit|control_out [0] & (!\Processor|control_unit|control_out 
// [1] & ((\Processor|datapath|DR|data_out [2]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\Processor|datapath|R|data_out [2]),
	.datad(\Processor|datapath|DR|data_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux13~2 .lut_mask = 16'hB9A8;
defparam \Processor|datapath|BUS|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \Processor|datapath|AR|data_out[3]~feeder (
// Equation(s):
// \Processor|datapath|AR|data_out[3]~feeder_combout  = \Processor|datapath|BUS|Mux12~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Mux12~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|AR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|AR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \Processor|datapath|AR|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|AR|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \Processor|datapath|R|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \Processor|datapath|DR|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux12~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \Processor|datapath|AR|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \Processor|datapath|DR|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux11~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \Processor|datapath|R|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Mux11~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux11~2_combout  = (\Processor|control_unit|control_out [1] & (((\Processor|control_unit|control_out [0])))) # (!\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0] & ((\Processor|datapath|R|data_out 
// [4]))) # (!\Processor|control_unit|control_out [0] & (\Processor|datapath|DR|data_out [4]))))

	.dataa(\Processor|datapath|DR|data_out [4]),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\Processor|datapath|R|data_out [4]),
	.datad(\Processor|control_unit|control_out [0]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux11~2 .lut_mask = 16'hFC22;
defparam \Processor|datapath|BUS|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \Processor|datapath|AR|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \Processor|datapath|R|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \Processor|datapath|DR|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \Processor|datapath|AR|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \Processor|datapath|R|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \Processor|datapath|DR|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Mux9~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux9~2_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|control_unit|control_out [1]) # ((\Processor|datapath|R|data_out [6])))) # (!\Processor|control_unit|control_out [0] & (!\Processor|control_unit|control_out 
// [1] & ((\Processor|datapath|DR|data_out [6]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\Processor|datapath|R|data_out [6]),
	.datad(\Processor|datapath|DR|data_out [6]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux9~2 .lut_mask = 16'hB9A8;
defparam \Processor|datapath|BUS|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \Processor|datapath|AR|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \Processor|datapath|R|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \Processor|datapath|DR|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \Processor|datapath|AR|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \Processor|datapath|R|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \Processor|datapath|DR|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Mux7~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux7~2_combout  = (\Processor|control_unit|control_out [1] & (\Processor|control_unit|control_out [0])) # (!\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0] & (\Processor|datapath|R|data_out [8])) 
// # (!\Processor|control_unit|control_out [0] & ((\Processor|datapath|DR|data_out [8])))))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [8]),
	.datad(\Processor|datapath|DR|data_out [8]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux7~2 .lut_mask = 16'hD9C8;
defparam \Processor|datapath|BUS|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \iram_in_ext[1]~input (
	.i(iram_in_ext[1]),
	.ibar(gnd),
	.o(\iram_in_ext[1]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[1]~input .bus_hold = "false";
defparam \iram_in_ext[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \iram_in_ext[2]~input (
	.i(iram_in_ext[2]),
	.ibar(gnd),
	.o(\iram_in_ext[2]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[2]~input .bus_hold = "false";
defparam \iram_in_ext[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \iram_in_ext[3]~input (
	.i(iram_in_ext[3]),
	.ibar(gnd),
	.o(\iram_in_ext[3]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[3]~input .bus_hold = "false";
defparam \iram_in_ext[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N15
cycloneive_io_ibuf \iram_in_ext[4]~input (
	.i(iram_in_ext[4]),
	.ibar(gnd),
	.o(\iram_in_ext[4]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[4]~input .bus_hold = "false";
defparam \iram_in_ext[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \iram_in_ext[5]~input (
	.i(iram_in_ext[5]),
	.ibar(gnd),
	.o(\iram_in_ext[5]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[5]~input .bus_hold = "false";
defparam \iram_in_ext[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \iram_in_ext[6]~input (
	.i(iram_in_ext[6]),
	.ibar(gnd),
	.o(\iram_in_ext[6]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[6]~input .bus_hold = "false";
defparam \iram_in_ext[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \iram_in_ext[7]~input (
	.i(iram_in_ext[7]),
	.ibar(gnd),
	.o(\iram_in_ext[7]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[7]~input .bus_hold = "false";
defparam \iram_in_ext[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \iram_in_ext[8]~input (
	.i(iram_in_ext[8]),
	.ibar(gnd),
	.o(\iram_in_ext[8]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[8]~input .bus_hold = "false";
defparam \iram_in_ext[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \iram_in_ext[9]~input (
	.i(iram_in_ext[9]),
	.ibar(gnd),
	.o(\iram_in_ext[9]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[9]~input .bus_hold = "false";
defparam \iram_in_ext[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cycloneive_io_ibuf \iram_in_ext[10]~input (
	.i(iram_in_ext[10]),
	.ibar(gnd),
	.o(\iram_in_ext[10]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[10]~input .bus_hold = "false";
defparam \iram_in_ext[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \iram_in_ext[11]~input (
	.i(iram_in_ext[11]),
	.ibar(gnd),
	.o(\iram_in_ext[11]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[11]~input .bus_hold = "false";
defparam \iram_in_ext[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \iram_in_ext[12]~input (
	.i(iram_in_ext[12]),
	.ibar(gnd),
	.o(\iram_in_ext[12]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[12]~input .bus_hold = "false";
defparam \iram_in_ext[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \iram_in_ext[13]~input (
	.i(iram_in_ext[13]),
	.ibar(gnd),
	.o(\iram_in_ext[13]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[13]~input .bus_hold = "false";
defparam \iram_in_ext[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \iram_in_ext[14]~input (
	.i(iram_in_ext[14]),
	.ibar(gnd),
	.o(\iram_in_ext[14]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[14]~input .bus_hold = "false";
defparam \iram_in_ext[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \iram_in_ext[15]~input (
	.i(iram_in_ext[15]),
	.ibar(gnd),
	.o(\iram_in_ext[15]~input_o ));
// synopsys translate_off
defparam \iram_in_ext[15]~input .bus_hold = "false";
defparam \iram_in_ext[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\mem_write_ins~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\iram_in_ext[15]~input_o ,\iram_in_ext[14]~input_o ,\iram_in_ext[13]~input_o ,\iram_in_ext[12]~input_o ,\iram_in_ext[11]~input_o ,\iram_in_ext[10]~input_o ,\iram_in_ext[9]~input_o ,\iram_in_ext[8]~input_o ,\iram_in_ext[7]~input_o ,\iram_in_ext[6]~input_o ,
\iram_in_ext[5]~input_o ,\iram_in_ext[4]~input_o ,\iram_in_ext[3]~input_o ,\iram_in_ext[2]~input_o ,\iram_in_ext[1]~input_o ,\iram_in_ext[0]~input_o }),
	.portaaddr({\Processor|datapath|IR|data_out [8],\Processor|datapath|IR|data_out [7],\Processor|datapath|IR|data_out [6],\Processor|datapath|IR|data_out [5],\Processor|datapath|IR|data_out [4],\Processor|datapath|IR|data_out [3],\Processor|datapath|IR|data_out [2],\Processor|datapath|IR|data_out [1],
\Processor|datapath|IR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_ip:memory_ip_inst|altsyncram:altsyncram_component|altsyncram_2gh1:auto_generated|ALTSYNCRAM";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \memory_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Mux7~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux7~3_combout  = (\Processor|control_unit|control_out [1] & ((\Processor|datapath|BUS|Mux7~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [8])) # (!\Processor|datapath|BUS|Mux7~2_combout  & 
// ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [8]))))) # (!\Processor|control_unit|control_out [1] & (\Processor|datapath|BUS|Mux7~2_combout ))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|datapath|BUS|Mux7~2_combout ),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [8]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux7~3 .lut_mask = 16'hE6C4;
defparam \Processor|datapath|BUS|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux7~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux7~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [8])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux7~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [8]),
	.datad(\Processor|datapath|BUS|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux7~4 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Mux7~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux7~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux7~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux7~4_combout  & 
// ((\Processor|datapath|AR|data_out [8]))) # (!\Processor|datapath|BUS|Mux7~4_combout  & (\Processor|datapath|PC|data_out [8]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [8]),
	.datac(\Processor|datapath|AR|data_out [8]),
	.datad(\Processor|datapath|BUS|Mux7~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux7~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Mux7~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux7~6_combout  = (\Processor|datapath|BUS|Mux7~5_combout  & ((\Processor|control_unit|control_out [0]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [2]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|datapath|BUS|Mux7~5_combout ),
	.datad(\Processor|control_unit|control_out [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux7~6 .lut_mask = 16'hF0E0;
defparam \Processor|datapath|BUS|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \Processor|datapath|IR|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Mux8~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux8~2_combout  = (\Processor|control_unit|control_out [0] & (((\Processor|control_unit|control_out [1])))) # (!\Processor|control_unit|control_out [0] & ((\Processor|control_unit|control_out [1] & 
// ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [7]))) # (!\Processor|control_unit|control_out [1] & (\Processor|datapath|DR|data_out [7]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|datapath|DR|data_out [7]),
	.datac(\Processor|control_unit|control_out [1]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux8~2 .lut_mask = 16'hF4A4;
defparam \Processor|datapath|BUS|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Mux8~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux8~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux8~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [7])) # (!\Processor|datapath|BUS|Mux8~2_combout  & 
// ((\Processor|datapath|R|data_out [7]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux8~2_combout ))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\memory_ip_data|altsyncram_component|auto_generated|q_a [7]),
	.datac(\Processor|datapath|R|data_out [7]),
	.datad(\Processor|datapath|BUS|Mux8~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux8~3 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Mux8~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux8~4_combout  = (\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|BUS|Mux15~5_combout  & (\Processor|datapath|IR|data_out [7]))) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// (((\Processor|datapath|BUS|Mux8~3_combout )) # (!\Processor|datapath|BUS|Mux15~5_combout )))

	.dataa(\Processor|datapath|BUS|Mux15~6_combout ),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|IR|data_out [7]),
	.datad(\Processor|datapath|BUS|Mux8~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux8~4 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Mux8~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux8~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux8~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux8~4_combout  & 
// ((\Processor|datapath|AR|data_out [7]))) # (!\Processor|datapath|BUS|Mux8~4_combout  & (\Processor|datapath|PC|data_out [7]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [7]),
	.datac(\Processor|datapath|AR|data_out [7]),
	.datad(\Processor|datapath|BUS|Mux8~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux8~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Mux8~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux8~6_combout  = (\Processor|datapath|BUS|Mux8~5_combout  & ((\Processor|control_unit|control_out [3]) # ((\Processor|control_unit|control_out [2]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [3]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux8~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux8~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \Processor|datapath|IR|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Mux9~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux9~3_combout  = (\Processor|datapath|BUS|Mux9~2_combout  & (((\memory_ip_data|altsyncram_component|auto_generated|q_a [6])) # (!\Processor|control_unit|control_out [1]))) # (!\Processor|datapath|BUS|Mux9~2_combout  & 
// (\Processor|control_unit|control_out [1] & ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\Processor|datapath|BUS|Mux9~2_combout ),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux9~3 .lut_mask = 16'hE6A2;
defparam \Processor|datapath|BUS|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Mux9~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux9~4_combout  = (\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|BUS|Mux15~5_combout  & (\Processor|datapath|IR|data_out [6]))) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// (((\Processor|datapath|BUS|Mux9~3_combout )) # (!\Processor|datapath|BUS|Mux15~5_combout )))

	.dataa(\Processor|datapath|BUS|Mux15~6_combout ),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|IR|data_out [6]),
	.datad(\Processor|datapath|BUS|Mux9~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux9~4 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux9~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux9~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux9~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux9~4_combout  & 
// ((\Processor|datapath|AR|data_out [6]))) # (!\Processor|datapath|BUS|Mux9~4_combout  & (\Processor|datapath|PC|data_out [6]))))

	.dataa(\Processor|datapath|PC|data_out [6]),
	.datab(\Processor|datapath|BUS|Mux15~2_combout ),
	.datac(\Processor|datapath|AR|data_out [6]),
	.datad(\Processor|datapath|BUS|Mux9~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux9~5 .lut_mask = 16'hFC22;
defparam \Processor|datapath|BUS|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Mux9~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux9~6_combout  = (\Processor|datapath|BUS|Mux9~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [0]) # (\Processor|control_unit|control_out [3]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|BUS|Mux9~5_combout ),
	.datad(\Processor|control_unit|control_out [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux9~6 .lut_mask = 16'hF0E0;
defparam \Processor|datapath|BUS|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \Processor|datapath|IR|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Mux10~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux10~2_combout  = (\Processor|control_unit|control_out [0] & (((\Processor|control_unit|control_out [1])))) # (!\Processor|control_unit|control_out [0] & ((\Processor|control_unit|control_out [1] & 
// ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [5]))) # (!\Processor|control_unit|control_out [1] & (\Processor|datapath|DR|data_out [5]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|datapath|DR|data_out [5]),
	.datac(\Processor|control_unit|control_out [1]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux10~2 .lut_mask = 16'hF4A4;
defparam \Processor|datapath|BUS|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Mux10~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux10~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux10~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [5])) # (!\Processor|datapath|BUS|Mux10~2_combout  & 
// ((\Processor|datapath|R|data_out [5]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux10~2_combout ))))

	.dataa(\memory_ip_data|altsyncram_component|auto_generated|q_a [5]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [5]),
	.datad(\Processor|datapath|BUS|Mux10~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux10~3 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux10~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux10~4_combout  = (\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|BUS|Mux15~5_combout  & (\Processor|datapath|IR|data_out [5]))) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// (((\Processor|datapath|BUS|Mux10~3_combout )) # (!\Processor|datapath|BUS|Mux15~5_combout )))

	.dataa(\Processor|datapath|BUS|Mux15~6_combout ),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|IR|data_out [5]),
	.datad(\Processor|datapath|BUS|Mux10~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux10~4 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Mux10~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux10~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux10~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux10~4_combout  & 
// ((\Processor|datapath|AR|data_out [5]))) # (!\Processor|datapath|BUS|Mux10~4_combout  & (\Processor|datapath|PC|data_out [5]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [5]),
	.datac(\Processor|datapath|AR|data_out [5]),
	.datad(\Processor|datapath|BUS|Mux10~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux10~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Mux10~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux10~6_combout  = (\Processor|datapath|BUS|Mux10~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux10~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux10~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \Processor|datapath|IR|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Mux11~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux11~3_combout  = (\Processor|datapath|BUS|Mux11~2_combout  & (((\memory_ip_data|altsyncram_component|auto_generated|q_a [4])) # (!\Processor|control_unit|control_out [1]))) # (!\Processor|datapath|BUS|Mux11~2_combout  & 
// (\Processor|control_unit|control_out [1] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\Processor|datapath|BUS|Mux11~2_combout ),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux11~3 .lut_mask = 16'hEA62;
defparam \Processor|datapath|BUS|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux11~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux11~4_combout  = (\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|BUS|Mux15~5_combout  & (\Processor|datapath|IR|data_out [4]))) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// (((\Processor|datapath|BUS|Mux11~3_combout )) # (!\Processor|datapath|BUS|Mux15~5_combout )))

	.dataa(\Processor|datapath|BUS|Mux15~6_combout ),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|IR|data_out [4]),
	.datad(\Processor|datapath|BUS|Mux11~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux11~4 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Mux11~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux11~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux11~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux11~4_combout  & 
// ((\Processor|datapath|AR|data_out [4]))) # (!\Processor|datapath|BUS|Mux11~4_combout  & (\Processor|datapath|PC|data_out [4]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [4]),
	.datac(\Processor|datapath|AR|data_out [4]),
	.datad(\Processor|datapath|BUS|Mux11~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux11~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Mux11~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux11~6_combout  = (\Processor|datapath|BUS|Mux11~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux11~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux11~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \Processor|datapath|IR|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux12~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux12~2_combout  = (\Processor|control_unit|control_out [0] & (\Processor|control_unit|control_out [1])) # (!\Processor|control_unit|control_out [0] & ((\Processor|control_unit|control_out [1] & 
// ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\Processor|control_unit|control_out [1] & (\Processor|datapath|DR|data_out [3]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\Processor|datapath|DR|data_out [3]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux12~2 .lut_mask = 16'hDC98;
defparam \Processor|datapath|BUS|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Mux12~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux12~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux12~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [3])) # (!\Processor|datapath|BUS|Mux12~2_combout  & 
// ((\Processor|datapath|R|data_out [3]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux12~2_combout ))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\memory_ip_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\Processor|datapath|R|data_out [3]),
	.datad(\Processor|datapath|BUS|Mux12~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux12~3 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Mux12~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux12~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [3])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux12~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [3]),
	.datad(\Processor|datapath|BUS|Mux12~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux12~4 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Mux12~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux12~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux12~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux12~4_combout  & 
// (\Processor|datapath|AR|data_out [3])) # (!\Processor|datapath|BUS|Mux12~4_combout  & ((\Processor|datapath|PC|data_out [3])))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|AR|data_out [3]),
	.datac(\Processor|datapath|PC|data_out [3]),
	.datad(\Processor|datapath|BUS|Mux12~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux12~5 .lut_mask = 16'hEE50;
defparam \Processor|datapath|BUS|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux12~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux12~6_combout  = (\Processor|datapath|BUS|Mux12~5_combout  & ((\Processor|control_unit|control_out [0]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [2]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [2]),
	.datad(\Processor|datapath|BUS|Mux12~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux12~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \Processor|datapath|IR|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Mux13~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux13~3_combout  = (\Processor|datapath|BUS|Mux13~2_combout  & (((\memory_ip_data|altsyncram_component|auto_generated|q_a [2])) # (!\Processor|control_unit|control_out [1]))) # (!\Processor|datapath|BUS|Mux13~2_combout  & 
// (\Processor|control_unit|control_out [1] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\Processor|datapath|BUS|Mux13~2_combout ),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux13~3 .lut_mask = 16'hEA62;
defparam \Processor|datapath|BUS|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Mux13~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux13~4_combout  = (\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|BUS|Mux15~5_combout  & (\Processor|datapath|IR|data_out [2]))) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// (((\Processor|datapath|BUS|Mux13~3_combout )) # (!\Processor|datapath|BUS|Mux15~5_combout )))

	.dataa(\Processor|datapath|BUS|Mux15~6_combout ),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|IR|data_out [2]),
	.datad(\Processor|datapath|BUS|Mux13~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux13~4 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \Processor|datapath|AR|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Mux13~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux13~5_combout  = (\Processor|datapath|BUS|Mux13~4_combout  & (((\Processor|datapath|AR|data_out [2]) # (\Processor|datapath|BUS|Mux15~2_combout )))) # (!\Processor|datapath|BUS|Mux13~4_combout  & (\Processor|datapath|PC|data_out 
// [2] & ((!\Processor|datapath|BUS|Mux15~2_combout ))))

	.dataa(\Processor|datapath|PC|data_out [2]),
	.datab(\Processor|datapath|BUS|Mux13~4_combout ),
	.datac(\Processor|datapath|AR|data_out [2]),
	.datad(\Processor|datapath|BUS|Mux15~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux13~5 .lut_mask = 16'hCCE2;
defparam \Processor|datapath|BUS|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux13~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux13~6_combout  = (\Processor|datapath|BUS|Mux13~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [0]) # (\Processor|control_unit|control_out [3]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|BUS|Mux13~5_combout ),
	.datad(\Processor|control_unit|control_out [3]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux13~6 .lut_mask = 16'hF0E0;
defparam \Processor|datapath|BUS|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \Processor|datapath|IR|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Mux14~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux14~2_combout  = (\Processor|control_unit|control_out [1] & (((\Processor|control_unit|control_out [0]) # (\memory_ip_inst|altsyncram_component|auto_generated|q_a [1])))) # (!\Processor|control_unit|control_out [1] & 
// (\Processor|datapath|DR|data_out [1] & (!\Processor|control_unit|control_out [0])))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|datapath|DR|data_out [1]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux14~2 .lut_mask = 16'hAEA4;
defparam \Processor|datapath|BUS|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Mux14~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux14~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux14~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [1])) # (!\Processor|datapath|BUS|Mux14~2_combout  & 
// ((\Processor|datapath|R|data_out [1]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux14~2_combout ))))

	.dataa(\memory_ip_data|altsyncram_component|auto_generated|q_a [1]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [1]),
	.datad(\Processor|datapath|BUS|Mux14~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux14~3 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux14~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux14~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [1])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux14~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [1]),
	.datad(\Processor|datapath|BUS|Mux14~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux14~4 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Mux14~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux14~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux14~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux14~4_combout  & 
// ((\Processor|datapath|AR|data_out [1]))) # (!\Processor|datapath|BUS|Mux14~4_combout  & (\Processor|datapath|PC|data_out [1]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [1]),
	.datac(\Processor|datapath|AR|data_out [1]),
	.datad(\Processor|datapath|BUS|Mux14~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux14~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Mux14~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux14~6_combout  = (\Processor|datapath|BUS|Mux14~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux14~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux14~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \Processor|datapath|IR|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~4_combout  = (\Processor|control_unit|control_out [1] & ((\Processor|datapath|BUS|Mux15~3_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [0])) # (!\Processor|datapath|BUS|Mux15~3_combout  & 
// ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [0]))))) # (!\Processor|control_unit|control_out [1] & (\Processor|datapath|BUS|Mux15~3_combout ))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|datapath|BUS|Mux15~3_combout ),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~4 .lut_mask = 16'hE6C4;
defparam \Processor|datapath|BUS|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~7 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~7_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [0])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux15~4_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [0]),
	.datad(\Processor|datapath|BUS|Mux15~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~7 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~8 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~8_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux15~7_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux15~7_combout  & 
// ((\Processor|datapath|AR|data_out [0]))) # (!\Processor|datapath|BUS|Mux15~7_combout  & (\Processor|datapath|PC|data_out [0]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [0]),
	.datac(\Processor|datapath|AR|data_out [0]),
	.datad(\Processor|datapath|BUS|Mux15~7_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~8 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Mux15~9 (
// Equation(s):
// \Processor|datapath|BUS|Mux15~9_combout  = (\Processor|datapath|BUS|Mux15~8_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux15~8_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux15~9 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \Processor|control_unit|Mux7~0 (
// Equation(s):
// \Processor|control_unit|Mux7~0_combout  = (\state_machine|state [3] & (\state_machine|state [0] & (!\state_machine|state [1] & !\state_machine|state [2]))) # (!\state_machine|state [3] & (!\state_machine|state [0] & (\state_machine|state [1] & 
// \state_machine|state [2])))

	.dataa(\state_machine|state [3]),
	.datab(\state_machine|state [0]),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [2]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux7~0 .lut_mask = 16'h1008;
defparam \Processor|control_unit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \Processor|control_unit|control_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[8] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \Processor|control_unit|control_out[4]~3 (
// Equation(s):
// \Processor|control_unit|control_out[4]~3_combout  = (\state_machine|state [0] & \state_machine|state [1])

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\Processor|control_unit|control_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|control_out[4]~3 .lut_mask = 16'hAA00;
defparam \Processor|control_unit|control_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \Processor|control_unit|control_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|control_out[4]~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(\state_machine|state [2]),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[7] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \Processor|datapath|PC|data_out[9]~18 (
// Equation(s):
// \Processor|datapath|PC|data_out[9]~18_combout  = (\Processor|control_unit|control_out [7]) # (\Processor|control_unit|control_out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|control_unit|control_out [7]),
	.datad(\Processor|control_unit|control_out [8]),
	.cin(gnd),
	.combout(\Processor|datapath|PC|data_out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[9]~18 .lut_mask = 16'hFFF0;
defparam \Processor|datapath|PC|data_out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \Processor|datapath|PC|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[0]~16_combout ),
	.asdata(\Processor|datapath|BUS|Mux15~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[0] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \Processor|datapath|PC|data_out[1]~19 (
// Equation(s):
// \Processor|datapath|PC|data_out[1]~19_combout  = (\Processor|datapath|PC|data_out [1] & (!\Processor|datapath|PC|data_out[0]~17 )) # (!\Processor|datapath|PC|data_out [1] & ((\Processor|datapath|PC|data_out[0]~17 ) # (GND)))
// \Processor|datapath|PC|data_out[1]~20  = CARRY((!\Processor|datapath|PC|data_out[0]~17 ) # (!\Processor|datapath|PC|data_out [1]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[0]~17 ),
	.combout(\Processor|datapath|PC|data_out[1]~19_combout ),
	.cout(\Processor|datapath|PC|data_out[1]~20 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[1]~19 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N3
dffeas \Processor|datapath|PC|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[1]~19_combout ),
	.asdata(\Processor|datapath|BUS|Mux14~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[1] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \Processor|datapath|PC|data_out[2]~21 (
// Equation(s):
// \Processor|datapath|PC|data_out[2]~21_combout  = (\Processor|datapath|PC|data_out [2] & (\Processor|datapath|PC|data_out[1]~20  $ (GND))) # (!\Processor|datapath|PC|data_out [2] & (!\Processor|datapath|PC|data_out[1]~20  & VCC))
// \Processor|datapath|PC|data_out[2]~22  = CARRY((\Processor|datapath|PC|data_out [2] & !\Processor|datapath|PC|data_out[1]~20 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[1]~20 ),
	.combout(\Processor|datapath|PC|data_out[2]~21_combout ),
	.cout(\Processor|datapath|PC|data_out[2]~22 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[2]~21 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \Processor|datapath|PC|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[2]~21_combout ),
	.asdata(\Processor|datapath|BUS|Mux13~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[2] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \Processor|datapath|PC|data_out[3]~23 (
// Equation(s):
// \Processor|datapath|PC|data_out[3]~23_combout  = (\Processor|datapath|PC|data_out [3] & (!\Processor|datapath|PC|data_out[2]~22 )) # (!\Processor|datapath|PC|data_out [3] & ((\Processor|datapath|PC|data_out[2]~22 ) # (GND)))
// \Processor|datapath|PC|data_out[3]~24  = CARRY((!\Processor|datapath|PC|data_out[2]~22 ) # (!\Processor|datapath|PC|data_out [3]))

	.dataa(\Processor|datapath|PC|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[2]~22 ),
	.combout(\Processor|datapath|PC|data_out[3]~23_combout ),
	.cout(\Processor|datapath|PC|data_out[3]~24 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[3]~23 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \Processor|datapath|PC|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[3]~23_combout ),
	.asdata(\Processor|datapath|BUS|Mux12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[3] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \Processor|datapath|PC|data_out[4]~25 (
// Equation(s):
// \Processor|datapath|PC|data_out[4]~25_combout  = (\Processor|datapath|PC|data_out [4] & (\Processor|datapath|PC|data_out[3]~24  $ (GND))) # (!\Processor|datapath|PC|data_out [4] & (!\Processor|datapath|PC|data_out[3]~24  & VCC))
// \Processor|datapath|PC|data_out[4]~26  = CARRY((\Processor|datapath|PC|data_out [4] & !\Processor|datapath|PC|data_out[3]~24 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[3]~24 ),
	.combout(\Processor|datapath|PC|data_out[4]~25_combout ),
	.cout(\Processor|datapath|PC|data_out[4]~26 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[4]~25 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \Processor|datapath|PC|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[4]~25_combout ),
	.asdata(\Processor|datapath|BUS|Mux11~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[4] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \Processor|datapath|PC|data_out[5]~27 (
// Equation(s):
// \Processor|datapath|PC|data_out[5]~27_combout  = (\Processor|datapath|PC|data_out [5] & (!\Processor|datapath|PC|data_out[4]~26 )) # (!\Processor|datapath|PC|data_out [5] & ((\Processor|datapath|PC|data_out[4]~26 ) # (GND)))
// \Processor|datapath|PC|data_out[5]~28  = CARRY((!\Processor|datapath|PC|data_out[4]~26 ) # (!\Processor|datapath|PC|data_out [5]))

	.dataa(\Processor|datapath|PC|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[4]~26 ),
	.combout(\Processor|datapath|PC|data_out[5]~27_combout ),
	.cout(\Processor|datapath|PC|data_out[5]~28 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[5]~27 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \Processor|datapath|PC|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[5]~27_combout ),
	.asdata(\Processor|datapath|BUS|Mux10~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[5] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \Processor|datapath|PC|data_out[6]~29 (
// Equation(s):
// \Processor|datapath|PC|data_out[6]~29_combout  = (\Processor|datapath|PC|data_out [6] & (\Processor|datapath|PC|data_out[5]~28  $ (GND))) # (!\Processor|datapath|PC|data_out [6] & (!\Processor|datapath|PC|data_out[5]~28  & VCC))
// \Processor|datapath|PC|data_out[6]~30  = CARRY((\Processor|datapath|PC|data_out [6] & !\Processor|datapath|PC|data_out[5]~28 ))

	.dataa(\Processor|datapath|PC|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[5]~28 ),
	.combout(\Processor|datapath|PC|data_out[6]~29_combout ),
	.cout(\Processor|datapath|PC|data_out[6]~30 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[6]~29 .lut_mask = 16'hA50A;
defparam \Processor|datapath|PC|data_out[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \Processor|datapath|PC|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[6]~29_combout ),
	.asdata(\Processor|datapath|BUS|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[6] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \Processor|datapath|PC|data_out[7]~31 (
// Equation(s):
// \Processor|datapath|PC|data_out[7]~31_combout  = (\Processor|datapath|PC|data_out [7] & (!\Processor|datapath|PC|data_out[6]~30 )) # (!\Processor|datapath|PC|data_out [7] & ((\Processor|datapath|PC|data_out[6]~30 ) # (GND)))
// \Processor|datapath|PC|data_out[7]~32  = CARRY((!\Processor|datapath|PC|data_out[6]~30 ) # (!\Processor|datapath|PC|data_out [7]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[6]~30 ),
	.combout(\Processor|datapath|PC|data_out[7]~31_combout ),
	.cout(\Processor|datapath|PC|data_out[7]~32 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[7]~31 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \Processor|datapath|PC|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[7]~31_combout ),
	.asdata(\Processor|datapath|BUS|Mux8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[7] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneive_lcell_comb \Processor|datapath|PC|data_out[8]~33 (
// Equation(s):
// \Processor|datapath|PC|data_out[8]~33_combout  = (\Processor|datapath|PC|data_out [8] & (\Processor|datapath|PC|data_out[7]~32  $ (GND))) # (!\Processor|datapath|PC|data_out [8] & (!\Processor|datapath|PC|data_out[7]~32  & VCC))
// \Processor|datapath|PC|data_out[8]~34  = CARRY((\Processor|datapath|PC|data_out [8] & !\Processor|datapath|PC|data_out[7]~32 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[7]~32 ),
	.combout(\Processor|datapath|PC|data_out[8]~33_combout ),
	.cout(\Processor|datapath|PC|data_out[8]~34 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[8]~33 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \Processor|datapath|PC|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[8]~33_combout ),
	.asdata(\Processor|datapath|BUS|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[8] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneive_lcell_comb \Processor|datapath|PC|data_out[9]~35 (
// Equation(s):
// \Processor|datapath|PC|data_out[9]~35_combout  = (\Processor|datapath|PC|data_out [9] & (!\Processor|datapath|PC|data_out[8]~34 )) # (!\Processor|datapath|PC|data_out [9] & ((\Processor|datapath|PC|data_out[8]~34 ) # (GND)))
// \Processor|datapath|PC|data_out[9]~36  = CARRY((!\Processor|datapath|PC|data_out[8]~34 ) # (!\Processor|datapath|PC|data_out [9]))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[8]~34 ),
	.combout(\Processor|datapath|PC|data_out[9]~35_combout ),
	.cout(\Processor|datapath|PC|data_out[9]~36 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[9]~35 .lut_mask = 16'h3C3F;
defparam \Processor|datapath|PC|data_out[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \Processor|datapath|AR|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \Processor|datapath|IR|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \Processor|datapath|R|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \Processor|datapath|DR|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Mux6~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux6~2_combout  = (\Processor|control_unit|control_out [0] & (\Processor|control_unit|control_out [1])) # (!\Processor|control_unit|control_out [0] & ((\Processor|control_unit|control_out [1] & 
// (\memory_ip_inst|altsyncram_component|auto_generated|q_a [9])) # (!\Processor|control_unit|control_out [1] & ((\Processor|datapath|DR|data_out [9])))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\Processor|datapath|DR|data_out [9]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux6~2 .lut_mask = 16'hD9C8;
defparam \Processor|datapath|BUS|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Mux6~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux6~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux6~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [9])) # (!\Processor|datapath|BUS|Mux6~2_combout  & 
// ((\Processor|datapath|R|data_out [9]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux6~2_combout ))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\memory_ip_data|altsyncram_component|auto_generated|q_a [9]),
	.datac(\Processor|datapath|R|data_out [9]),
	.datad(\Processor|datapath|BUS|Mux6~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux6~3 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Mux6~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux6~4_combout  = (\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|BUS|Mux15~5_combout  & (\Processor|datapath|IR|data_out [9]))) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// (((\Processor|datapath|BUS|Mux6~3_combout )) # (!\Processor|datapath|BUS|Mux15~5_combout )))

	.dataa(\Processor|datapath|BUS|Mux15~6_combout ),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|IR|data_out [9]),
	.datad(\Processor|datapath|BUS|Mux6~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux6~4 .lut_mask = 16'hD591;
defparam \Processor|datapath|BUS|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Mux6~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux6~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux6~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux6~4_combout  & 
// ((\Processor|datapath|AR|data_out [9]))) # (!\Processor|datapath|BUS|Mux6~4_combout  & (\Processor|datapath|PC|data_out [9]))))

	.dataa(\Processor|datapath|PC|data_out [9]),
	.datab(\Processor|datapath|BUS|Mux15~2_combout ),
	.datac(\Processor|datapath|AR|data_out [9]),
	.datad(\Processor|datapath|BUS|Mux6~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux6~5 .lut_mask = 16'hFC22;
defparam \Processor|datapath|BUS|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Mux6~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux6~6_combout  = (\Processor|datapath|BUS|Mux6~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux6~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux6~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \Processor|datapath|PC|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[9]~35_combout ),
	.asdata(\Processor|datapath|BUS|Mux6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[9] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cycloneive_lcell_comb \Processor|datapath|PC|data_out[10]~37 (
// Equation(s):
// \Processor|datapath|PC|data_out[10]~37_combout  = (\Processor|datapath|PC|data_out [10] & (\Processor|datapath|PC|data_out[9]~36  $ (GND))) # (!\Processor|datapath|PC|data_out [10] & (!\Processor|datapath|PC|data_out[9]~36  & VCC))
// \Processor|datapath|PC|data_out[10]~38  = CARRY((\Processor|datapath|PC|data_out [10] & !\Processor|datapath|PC|data_out[9]~36 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[9]~36 ),
	.combout(\Processor|datapath|PC|data_out[10]~37_combout ),
	.cout(\Processor|datapath|PC|data_out[10]~38 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[10]~37 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \Processor|datapath|PC|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[10]~37_combout ),
	.asdata(\Processor|datapath|BUS|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \Processor|datapath|AR|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \Processor|datapath|R|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \Processor|datapath|DR|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Mux5~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux5~2_combout  = (\Processor|control_unit|control_out [1] & (\Processor|control_unit|control_out [0])) # (!\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0] & (\Processor|datapath|R|data_out 
// [10])) # (!\Processor|control_unit|control_out [0] & ((\Processor|datapath|DR|data_out [10])))))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [10]),
	.datad(\Processor|datapath|DR|data_out [10]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux5~2 .lut_mask = 16'hD9C8;
defparam \Processor|datapath|BUS|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux5~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux5~3_combout  = (\Processor|datapath|BUS|Mux5~2_combout  & (((\memory_ip_data|altsyncram_component|auto_generated|q_a [10])) # (!\Processor|control_unit|control_out [1]))) # (!\Processor|datapath|BUS|Mux5~2_combout  & 
// (\Processor|control_unit|control_out [1] & (\memory_ip_inst|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\Processor|datapath|BUS|Mux5~2_combout ),
	.datab(\Processor|control_unit|control_out [1]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux5~3 .lut_mask = 16'hEA62;
defparam \Processor|datapath|BUS|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Mux5~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux5~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [10])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux5~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (((!\Processor|datapath|BUS|Mux15~6_combout ))))

	.dataa(\Processor|datapath|IR|data_out [10]),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|BUS|Mux5~3_combout ),
	.datad(\Processor|datapath|BUS|Mux15~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux5~4 .lut_mask = 16'h88F3;
defparam \Processor|datapath|BUS|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \Processor|datapath|BUS|Mux5~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux5~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux5~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux5~4_combout  & 
// ((\Processor|datapath|AR|data_out [10]))) # (!\Processor|datapath|BUS|Mux5~4_combout  & (\Processor|datapath|PC|data_out [10]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [10]),
	.datac(\Processor|datapath|AR|data_out [10]),
	.datad(\Processor|datapath|BUS|Mux5~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux5~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Mux5~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux5~6_combout  = (\Processor|datapath|BUS|Mux5~5_combout  & ((\Processor|control_unit|control_out [0]) # ((\Processor|control_unit|control_out [2]) # (\Processor|control_unit|control_out [3]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [3]),
	.datad(\Processor|datapath|BUS|Mux5~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux5~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \Processor|datapath|IR|data_out[10]~feeder (
// Equation(s):
// \Processor|datapath|IR|data_out[10]~feeder_combout  = \Processor|datapath|BUS|Mux5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Mux5~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|IR|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|IR|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \Processor|datapath|IR|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|IR|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[10] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \Processor|datapath|PC|data_out[11]~39 (
// Equation(s):
// \Processor|datapath|PC|data_out[11]~39_combout  = (\Processor|datapath|PC|data_out [11] & (!\Processor|datapath|PC|data_out[10]~38 )) # (!\Processor|datapath|PC|data_out [11] & ((\Processor|datapath|PC|data_out[10]~38 ) # (GND)))
// \Processor|datapath|PC|data_out[11]~40  = CARRY((!\Processor|datapath|PC|data_out[10]~38 ) # (!\Processor|datapath|PC|data_out [11]))

	.dataa(\Processor|datapath|PC|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[10]~38 ),
	.combout(\Processor|datapath|PC|data_out[11]~39_combout ),
	.cout(\Processor|datapath|PC|data_out[11]~40 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[11]~39 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \Processor|datapath|PC|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[11]~39_combout ),
	.asdata(\Processor|datapath|BUS|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \Processor|datapath|AR|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \Processor|datapath|R|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \Processor|datapath|DR|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Mux4~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux4~2_combout  = (\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0]) # ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\Processor|control_unit|control_out [1] & 
// (!\Processor|control_unit|control_out [0] & ((\Processor|datapath|DR|data_out [11]))))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\Processor|datapath|DR|data_out [11]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux4~2 .lut_mask = 16'hB9A8;
defparam \Processor|datapath|BUS|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Mux4~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux4~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux4~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [11])) # (!\Processor|datapath|BUS|Mux4~2_combout  & 
// ((\Processor|datapath|R|data_out [11]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux4~2_combout ))))

	.dataa(\memory_ip_data|altsyncram_component|auto_generated|q_a [11]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [11]),
	.datad(\Processor|datapath|BUS|Mux4~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux4~3 .lut_mask = 16'hBBC0;
defparam \Processor|datapath|BUS|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \Processor|datapath|BUS|Mux4~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux4~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [11])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux4~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (((!\Processor|datapath|BUS|Mux15~6_combout ))))

	.dataa(\Processor|datapath|IR|data_out [11]),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|BUS|Mux15~6_combout ),
	.datad(\Processor|datapath|BUS|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux4~4 .lut_mask = 16'h8F83;
defparam \Processor|datapath|BUS|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux4~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux4~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux4~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux4~4_combout  & 
// ((\Processor|datapath|AR|data_out [11]))) # (!\Processor|datapath|BUS|Mux4~4_combout  & (\Processor|datapath|PC|data_out [11]))))

	.dataa(\Processor|datapath|PC|data_out [11]),
	.datab(\Processor|datapath|BUS|Mux15~2_combout ),
	.datac(\Processor|datapath|AR|data_out [11]),
	.datad(\Processor|datapath|BUS|Mux4~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux4~5 .lut_mask = 16'hFC22;
defparam \Processor|datapath|BUS|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux4~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux4~6_combout  = (\Processor|datapath|BUS|Mux4~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [0]) # (\Processor|control_unit|control_out [3]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|control_unit|control_out [3]),
	.datad(\Processor|datapath|BUS|Mux4~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux4~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \Processor|datapath|IR|data_out[11]~feeder (
// Equation(s):
// \Processor|datapath|IR|data_out[11]~feeder_combout  = \Processor|datapath|BUS|Mux4~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|BUS|Mux4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|IR|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[11]~feeder .lut_mask = 16'hF0F0;
defparam \Processor|datapath|IR|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \Processor|datapath|IR|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|IR|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[11] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \state_machine|state[3]~18 (
// Equation(s):
// \state_machine|state[3]~18_combout  = (\Processor|datapath|IR|data_out [10] & \Processor|datapath|IR|data_out [11])

	.dataa(gnd),
	.datab(\Processor|datapath|IR|data_out [10]),
	.datac(gnd),
	.datad(\Processor|datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\state_machine|state[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~18 .lut_mask = 16'hCC00;
defparam \state_machine|state[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cycloneive_lcell_comb \Processor|datapath|PC|data_out[12]~41 (
// Equation(s):
// \Processor|datapath|PC|data_out[12]~41_combout  = (\Processor|datapath|PC|data_out [12] & (\Processor|datapath|PC|data_out[11]~40  $ (GND))) # (!\Processor|datapath|PC|data_out [12] & (!\Processor|datapath|PC|data_out[11]~40  & VCC))
// \Processor|datapath|PC|data_out[12]~42  = CARRY((\Processor|datapath|PC|data_out [12] & !\Processor|datapath|PC|data_out[11]~40 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[11]~40 ),
	.combout(\Processor|datapath|PC|data_out[12]~41_combout ),
	.cout(\Processor|datapath|PC|data_out[12]~42 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[12]~41 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \Processor|datapath|PC|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[12]~41_combout ),
	.asdata(\Processor|datapath|BUS|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \Processor|datapath|AR|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \Processor|datapath|DR|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \Processor|datapath|R|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Mux3~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux3~2_combout  = (\Processor|control_unit|control_out [1] & (((\Processor|control_unit|control_out [0])))) # (!\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0] & ((\Processor|datapath|R|data_out 
// [12]))) # (!\Processor|control_unit|control_out [0] & (\Processor|datapath|DR|data_out [12]))))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|datapath|DR|data_out [12]),
	.datac(\Processor|datapath|R|data_out [12]),
	.datad(\Processor|control_unit|control_out [0]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux3~2 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Mux3~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux3~3_combout  = (\Processor|datapath|BUS|Mux3~2_combout  & ((\memory_ip_data|altsyncram_component|auto_generated|q_a [12]) # ((!\Processor|control_unit|control_out [1])))) # (!\Processor|datapath|BUS|Mux3~2_combout  & 
// (((\Processor|control_unit|control_out [1] & \memory_ip_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\memory_ip_data|altsyncram_component|auto_generated|q_a [12]),
	.datab(\Processor|datapath|BUS|Mux3~2_combout ),
	.datac(\Processor|control_unit|control_out [1]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux3~3 .lut_mask = 16'hBC8C;
defparam \Processor|datapath|BUS|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Mux3~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux3~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [12])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux3~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (((!\Processor|datapath|BUS|Mux15~6_combout ))))

	.dataa(\Processor|datapath|IR|data_out [12]),
	.datab(\Processor|datapath|BUS|Mux15~5_combout ),
	.datac(\Processor|datapath|BUS|Mux15~6_combout ),
	.datad(\Processor|datapath|BUS|Mux3~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux3~4 .lut_mask = 16'h8F83;
defparam \Processor|datapath|BUS|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \Processor|datapath|BUS|Mux3~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux3~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux3~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux3~4_combout  & 
// ((\Processor|datapath|AR|data_out [12]))) # (!\Processor|datapath|BUS|Mux3~4_combout  & (\Processor|datapath|PC|data_out [12]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [12]),
	.datac(\Processor|datapath|AR|data_out [12]),
	.datad(\Processor|datapath|BUS|Mux3~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux3~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \Processor|datapath|BUS|Mux3~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux3~6_combout  = (\Processor|datapath|BUS|Mux3~5_combout  & ((\Processor|control_unit|control_out [3]) # ((\Processor|control_unit|control_out [2]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [3]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux3~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux3~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \Processor|datapath|IR|data_out[12]~feeder (
// Equation(s):
// \Processor|datapath|IR|data_out[12]~feeder_combout  = \Processor|datapath|BUS|Mux3~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|datapath|BUS|Mux3~6_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|IR|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \Processor|datapath|IR|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \Processor|datapath|IR|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|IR|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[12] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \state_machine|always0~1 (
// Equation(s):
// \state_machine|always0~1_combout  = (\state_machine|state [1] & (\state_machine|Equal0~1_combout  & (\start~input_o  & \state_machine|state [0])))

	.dataa(\state_machine|state [1]),
	.datab(\state_machine|Equal0~1_combout ),
	.datac(\start~input_o ),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~1 .lut_mask = 16'h8000;
defparam \state_machine|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \state_machine|state[1]~1 (
// Equation(s):
// \state_machine|state[1]~1_combout  = (((!\state_machine|state [0] & !\state_machine|state [1])) # (!\state_machine|Equal0~1_combout )) # (!\start~input_o )

	.dataa(\state_machine|state [0]),
	.datab(\start~input_o ),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~1 .lut_mask = 16'h37FF;
defparam \state_machine|state[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \state_machine|state~5 (
// Equation(s):
// \state_machine|state~5_combout  = (\state_machine|Equal0~2_combout ) # ((!\state_machine|always0~3_combout  & (!\state_machine|always0~5_combout  & \state_machine|state[1]~1_combout )))

	.dataa(\state_machine|always0~3_combout ),
	.datab(\state_machine|always0~5_combout ),
	.datac(\state_machine|Equal0~2_combout ),
	.datad(\state_machine|state[1]~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state~5 .lut_mask = 16'hF1F0;
defparam \state_machine|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \state_machine|state[3]~19 (
// Equation(s):
// \state_machine|state[3]~19_combout  = (\state_machine|always0~1_combout  & (!\state_machine|state~5_combout  & (\state_machine|state[3]~18_combout  $ (\Processor|datapath|IR|data_out [12]))))

	.dataa(\state_machine|state[3]~18_combout ),
	.datab(\Processor|datapath|IR|data_out [12]),
	.datac(\state_machine|always0~1_combout ),
	.datad(\state_machine|state~5_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~19 .lut_mask = 16'h0060;
defparam \state_machine|state[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \state_machine|state[3]~20 (
// Equation(s):
// \state_machine|state[3]~20_combout  = (\state_machine|state[3]~19_combout ) # ((\state_machine|Add0~6_combout  & !\state_machine|state[1]~4_combout ))

	.dataa(\state_machine|Add0~6_combout ),
	.datab(gnd),
	.datac(\state_machine|state[1]~4_combout ),
	.datad(\state_machine|state[3]~19_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~20 .lut_mask = 16'hFF0A;
defparam \state_machine|state[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \state_machine|state[3]~21 (
// Equation(s):
// \state_machine|state[3]~21_combout  = (\start~input_o  & (!\state_machine|state[1]~3_combout  & ((\state_machine|state[3]~20_combout )))) # (!\start~input_o  & ((\state_machine|state [3]) # ((!\state_machine|state[1]~3_combout  & 
// \state_machine|state[3]~20_combout ))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[1]~3_combout ),
	.datac(\state_machine|state [3]),
	.datad(\state_machine|state[3]~20_combout ),
	.cin(gnd),
	.combout(\state_machine|state[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[3]~21 .lut_mask = 16'h7350;
defparam \state_machine|state[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \state_machine|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[3] .is_wysiwyg = "true";
defparam \state_machine|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \state_machine|always0~2 (
// Equation(s):
// \state_machine|always0~2_combout  = (!\state_machine|state [0] & (!\state_machine|state [1] & (\state_machine|state [3] $ (\state_machine|state [4]))))

	.dataa(\state_machine|state [0]),
	.datab(\state_machine|state [3]),
	.datac(\state_machine|state [4]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~2 .lut_mask = 16'h0014;
defparam \state_machine|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \state_machine|always0~3 (
// Equation(s):
// \state_machine|always0~3_combout  = (\state_machine|always0~2_combout  & (\start~input_o  & (!\state_machine|state [2] & !\state_machine|state [5])))

	.dataa(\state_machine|always0~2_combout ),
	.datab(\start~input_o ),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state [5]),
	.cin(gnd),
	.combout(\state_machine|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~3 .lut_mask = 16'h0008;
defparam \state_machine|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \state_machine|state[1]~4 (
// Equation(s):
// \state_machine|state[1]~4_combout  = (\state_machine|always0~3_combout ) # ((\state_machine|always0~5_combout ) # ((\state_machine|Equal0~2_combout ) # (!\state_machine|state[1]~1_combout )))

	.dataa(\state_machine|always0~3_combout ),
	.datab(\state_machine|always0~5_combout ),
	.datac(\state_machine|Equal0~2_combout ),
	.datad(\state_machine|state[1]~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~4 .lut_mask = 16'hFEFF;
defparam \state_machine|state[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \state_machine|state[1]~10 (
// Equation(s):
// \state_machine|state[1]~10_combout  = ((\state_machine|state [1] $ (!\state_machine|state [0])) # (!\start~input_o )) # (!\state_machine|Equal0~1_combout )

	.dataa(\state_machine|state [1]),
	.datab(\state_machine|Equal0~1_combout ),
	.datac(\start~input_o ),
	.datad(\state_machine|state [0]),
	.cin(gnd),
	.combout(\state_machine|state[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~10 .lut_mask = 16'hBF7F;
defparam \state_machine|state[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \state_machine|state[1]~9 (
// Equation(s):
// \state_machine|state[1]~9_combout  = (\Processor|datapath|IR|data_out [12] & (\Processor|datapath|IR|data_out [11] $ (\Processor|datapath|IR|data_out [10])))

	.dataa(\Processor|datapath|IR|data_out [11]),
	.datab(\Processor|datapath|IR|data_out [10]),
	.datac(gnd),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~9 .lut_mask = 16'h6600;
defparam \state_machine|state[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \state_machine|state[1]~11 (
// Equation(s):
// \state_machine|state[1]~11_combout  = ((\state_machine|always0~1_combout  & \state_machine|state[1]~9_combout )) # (!\state_machine|state[1]~10_combout )

	.dataa(\state_machine|state[1]~10_combout ),
	.datab(gnd),
	.datac(\state_machine|always0~1_combout ),
	.datad(\state_machine|state[1]~9_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~11 .lut_mask = 16'hF555;
defparam \state_machine|state[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \state_machine|Add0~0 (
// Equation(s):
// \state_machine|Add0~0_combout  = \state_machine|state [0] $ (VCC)
// \state_machine|Add0~1  = CARRY(\state_machine|state [0])

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\state_machine|Add0~0_combout ),
	.cout(\state_machine|Add0~1 ));
// synopsys translate_off
defparam \state_machine|Add0~0 .lut_mask = 16'h55AA;
defparam \state_machine|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \state_machine|Add0~2 (
// Equation(s):
// \state_machine|Add0~2_combout  = (\state_machine|state [1] & (!\state_machine|Add0~1 )) # (!\state_machine|state [1] & ((\state_machine|Add0~1 ) # (GND)))
// \state_machine|Add0~3  = CARRY((!\state_machine|Add0~1 ) # (!\state_machine|state [1]))

	.dataa(gnd),
	.datab(\state_machine|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_machine|Add0~1 ),
	.combout(\state_machine|Add0~2_combout ),
	.cout(\state_machine|Add0~3 ));
// synopsys translate_off
defparam \state_machine|Add0~2 .lut_mask = 16'h3C3F;
defparam \state_machine|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \state_machine|state[1]~12 (
// Equation(s):
// \state_machine|state[1]~12_combout  = (\state_machine|state[1]~4_combout  & (!\state_machine|state~5_combout  & (\state_machine|state[1]~11_combout ))) # (!\state_machine|state[1]~4_combout  & ((\state_machine|Add0~2_combout ) # 
// ((!\state_machine|state~5_combout  & \state_machine|state[1]~11_combout ))))

	.dataa(\state_machine|state[1]~4_combout ),
	.datab(\state_machine|state~5_combout ),
	.datac(\state_machine|state[1]~11_combout ),
	.datad(\state_machine|Add0~2_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~12 .lut_mask = 16'h7530;
defparam \state_machine|state[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \state_machine|state[1]~13 (
// Equation(s):
// \state_machine|state[1]~13_combout  = (\state_machine|state[1]~3_combout  & (\state_machine|state [1])) # (!\state_machine|state[1]~3_combout  & ((\state_machine|state[1]~12_combout )))

	.dataa(gnd),
	.datab(\state_machine|state[1]~3_combout ),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state[1]~12_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~13 .lut_mask = 16'hF3C0;
defparam \state_machine|state[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \state_machine|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[1] .is_wysiwyg = "true";
defparam \state_machine|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \state_machine|state[2]~6 (
// Equation(s):
// \state_machine|state[2]~6_combout  = (\state_machine|always0~1_combout  & ((\Processor|datapath|IR|data_out [11] & (!\Processor|datapath|IR|data_out [10])) # (!\Processor|datapath|IR|data_out [11] & ((\Processor|datapath|IR|data_out [10]) # 
// (\Processor|datapath|IR|data_out [12])))))

	.dataa(\Processor|datapath|IR|data_out [11]),
	.datab(\Processor|datapath|IR|data_out [10]),
	.datac(\state_machine|always0~1_combout ),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~6 .lut_mask = 16'h7060;
defparam \state_machine|state[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \state_machine|state[2]~7 (
// Equation(s):
// \state_machine|state[2]~7_combout  = (\state_machine|Add0~4_combout  & (((!\state_machine|state~5_combout  & \state_machine|state[2]~6_combout )) # (!\state_machine|state[1]~4_combout ))) # (!\state_machine|Add0~4_combout  & 
// (!\state_machine|state~5_combout  & ((\state_machine|state[2]~6_combout ))))

	.dataa(\state_machine|Add0~4_combout ),
	.datab(\state_machine|state~5_combout ),
	.datac(\state_machine|state[1]~4_combout ),
	.datad(\state_machine|state[2]~6_combout ),
	.cin(gnd),
	.combout(\state_machine|state[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~7 .lut_mask = 16'h3B0A;
defparam \state_machine|state[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \state_machine|state[2]~8 (
// Equation(s):
// \state_machine|state[2]~8_combout  = (\start~input_o  & (\state_machine|state[2]~7_combout  & ((!\state_machine|state[1]~3_combout )))) # (!\start~input_o  & ((\state_machine|state [2]) # ((\state_machine|state[2]~7_combout  & 
// !\state_machine|state[1]~3_combout ))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[2]~7_combout ),
	.datac(\state_machine|state [2]),
	.datad(\state_machine|state[1]~3_combout ),
	.cin(gnd),
	.combout(\state_machine|state[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[2]~8 .lut_mask = 16'h50DC;
defparam \state_machine|state[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \state_machine|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[2] .is_wysiwyg = "true";
defparam \state_machine|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \state_machine|always0~4 (
// Equation(s):
// \state_machine|always0~4_combout  = (\start~input_o  & ((\state_machine|state [3]) # ((!\state_machine|state [0] & !\state_machine|state [1]))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state [3]),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~4 .lut_mask = 16'h888A;
defparam \state_machine|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \state_machine|always0~5 (
// Equation(s):
// \state_machine|always0~5_combout  = (\state_machine|state [2] & (\state_machine|always0~4_combout  & (!\state_machine|state [4] & !\state_machine|state [5])))

	.dataa(\state_machine|state [2]),
	.datab(\state_machine|always0~4_combout ),
	.datac(\state_machine|state [4]),
	.datad(\state_machine|state [5]),
	.cin(gnd),
	.combout(\state_machine|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~5 .lut_mask = 16'h0008;
defparam \state_machine|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \state_machine|state[1]~2 (
// Equation(s):
// \state_machine|state[1]~2_combout  = (!\state_machine|always0~5_combout  & (\state_machine|state[1]~1_combout  & !\state_machine|always0~3_combout ))

	.dataa(gnd),
	.datab(\state_machine|always0~5_combout ),
	.datac(\state_machine|state[1]~1_combout ),
	.datad(\state_machine|always0~3_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~2 .lut_mask = 16'h0030;
defparam \state_machine|state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cycloneive_lcell_comb \Processor|datapath|PC|data_out[13]~43 (
// Equation(s):
// \Processor|datapath|PC|data_out[13]~43_combout  = (\Processor|datapath|PC|data_out [13] & (!\Processor|datapath|PC|data_out[12]~42 )) # (!\Processor|datapath|PC|data_out [13] & ((\Processor|datapath|PC|data_out[12]~42 ) # (GND)))
// \Processor|datapath|PC|data_out[13]~44  = CARRY((!\Processor|datapath|PC|data_out[12]~42 ) # (!\Processor|datapath|PC|data_out [13]))

	.dataa(\Processor|datapath|PC|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[12]~42 ),
	.combout(\Processor|datapath|PC|data_out[13]~43_combout ),
	.cout(\Processor|datapath|PC|data_out[13]~44 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[13]~43 .lut_mask = 16'h5A5F;
defparam \Processor|datapath|PC|data_out[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \Processor|datapath|PC|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[13]~43_combout ),
	.asdata(\Processor|datapath|BUS|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \Processor|datapath|AR|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \Processor|datapath|R|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \Processor|datapath|DR|data_out[13]~feeder (
// Equation(s):
// \Processor|datapath|DR|data_out[13]~feeder_combout  = \Processor|datapath|BUS|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Processor|datapath|BUS|Mux2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Processor|datapath|DR|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[13]~feeder .lut_mask = 16'hF0F0;
defparam \Processor|datapath|DR|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \Processor|datapath|DR|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|DR|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \Processor|datapath|BUS|Mux2~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux2~2_combout  = (\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0]) # ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [13])))) # (!\Processor|control_unit|control_out [1] & 
// (!\Processor|control_unit|control_out [0] & (\Processor|datapath|DR|data_out [13])))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|DR|data_out [13]),
	.datad(\memory_ip_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux2~2 .lut_mask = 16'hBA98;
defparam \Processor|datapath|BUS|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \Processor|datapath|BUS|Mux2~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux2~3_combout  = (\Processor|control_unit|control_out [0] & ((\Processor|datapath|BUS|Mux2~2_combout  & (\memory_ip_data|altsyncram_component|auto_generated|q_a [13])) # (!\Processor|datapath|BUS|Mux2~2_combout  & 
// ((\Processor|datapath|R|data_out [13]))))) # (!\Processor|control_unit|control_out [0] & (((\Processor|datapath|BUS|Mux2~2_combout ))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\memory_ip_data|altsyncram_component|auto_generated|q_a [13]),
	.datac(\Processor|datapath|R|data_out [13]),
	.datad(\Processor|datapath|BUS|Mux2~2_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux2~3 .lut_mask = 16'hDDA0;
defparam \Processor|datapath|BUS|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \Processor|datapath|BUS|Mux2~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux2~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [13])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux2~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [13]),
	.datad(\Processor|datapath|BUS|Mux2~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux2~4 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Mux2~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux2~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux2~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux2~4_combout  & 
// ((\Processor|datapath|AR|data_out [13]))) # (!\Processor|datapath|BUS|Mux2~4_combout  & (\Processor|datapath|PC|data_out [13]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [13]),
	.datac(\Processor|datapath|AR|data_out [13]),
	.datad(\Processor|datapath|BUS|Mux2~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux2~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Mux2~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux2~6_combout  = (\Processor|datapath|BUS|Mux2~5_combout  & ((\Processor|control_unit|control_out [2]) # ((\Processor|control_unit|control_out [3]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [2]),
	.datab(\Processor|control_unit|control_out [3]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux2~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux2~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \Processor|datapath|IR|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[13] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneive_lcell_comb \Processor|datapath|PC|data_out[14]~45 (
// Equation(s):
// \Processor|datapath|PC|data_out[14]~45_combout  = (\Processor|datapath|PC|data_out [14] & (\Processor|datapath|PC|data_out[13]~44  $ (GND))) # (!\Processor|datapath|PC|data_out [14] & (!\Processor|datapath|PC|data_out[13]~44  & VCC))
// \Processor|datapath|PC|data_out[14]~46  = CARRY((\Processor|datapath|PC|data_out [14] & !\Processor|datapath|PC|data_out[13]~44 ))

	.dataa(gnd),
	.datab(\Processor|datapath|PC|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Processor|datapath|PC|data_out[13]~44 ),
	.combout(\Processor|datapath|PC|data_out[14]~45_combout ),
	.cout(\Processor|datapath|PC|data_out[14]~46 ));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[14]~45 .lut_mask = 16'hC30C;
defparam \Processor|datapath|PC|data_out[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \Processor|datapath|PC|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[14]~45_combout ),
	.asdata(\Processor|datapath|BUS|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \Processor|datapath|AR|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \Processor|datapath|DR|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \Processor|datapath|R|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \Processor|datapath|BUS|Mux1~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux1~2_combout  = (\Processor|control_unit|control_out [0] & (((\Processor|datapath|R|data_out [14]) # (\Processor|control_unit|control_out [1])))) # (!\Processor|control_unit|control_out [0] & (\Processor|datapath|DR|data_out [14] 
// & ((!\Processor|control_unit|control_out [1]))))

	.dataa(\Processor|datapath|DR|data_out [14]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [14]),
	.datad(\Processor|control_unit|control_out [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux1~2 .lut_mask = 16'hCCE2;
defparam \Processor|datapath|BUS|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Mux1~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux1~3_combout  = (\Processor|datapath|BUS|Mux1~2_combout  & (((\memory_ip_data|altsyncram_component|auto_generated|q_a [14]) # (!\Processor|control_unit|control_out [1])))) # (!\Processor|datapath|BUS|Mux1~2_combout  & 
// (\memory_ip_inst|altsyncram_component|auto_generated|q_a [14] & ((\Processor|control_unit|control_out [1]))))

	.dataa(\memory_ip_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\Processor|datapath|BUS|Mux1~2_combout ),
	.datac(\memory_ip_data|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Processor|control_unit|control_out [1]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux1~3 .lut_mask = 16'hE2CC;
defparam \Processor|datapath|BUS|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \Processor|datapath|BUS|Mux1~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux1~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [14])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux1~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [14]),
	.datad(\Processor|datapath|BUS|Mux1~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux1~4 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \Processor|datapath|BUS|Mux1~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux1~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux1~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux1~4_combout  & 
// ((\Processor|datapath|AR|data_out [14]))) # (!\Processor|datapath|BUS|Mux1~4_combout  & (\Processor|datapath|PC|data_out [14]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [14]),
	.datac(\Processor|datapath|AR|data_out [14]),
	.datad(\Processor|datapath|BUS|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux1~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \Processor|datapath|BUS|Mux1~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux1~6_combout  = (\Processor|datapath|BUS|Mux1~5_combout  & ((\Processor|control_unit|control_out [0]) # ((\Processor|control_unit|control_out [2]) # (\Processor|control_unit|control_out [3]))))

	.dataa(\Processor|control_unit|control_out [0]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [3]),
	.datad(\Processor|datapath|BUS|Mux1~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux1~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \Processor|datapath|IR|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[14] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneive_lcell_comb \Processor|datapath|PC|data_out[15]~47 (
// Equation(s):
// \Processor|datapath|PC|data_out[15]~47_combout  = \Processor|datapath|PC|data_out [15] $ (\Processor|datapath|PC|data_out[14]~46 )

	.dataa(\Processor|datapath|PC|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Processor|datapath|PC|data_out[14]~46 ),
	.combout(\Processor|datapath|PC|data_out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[15]~47 .lut_mask = 16'h5A5A;
defparam \Processor|datapath|PC|data_out[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \Processor|datapath|PC|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|PC|data_out[15]~47_combout ),
	.asdata(\Processor|datapath|BUS|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processor|control_unit|control_out [8]),
	.ena(\Processor|datapath|PC|data_out[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|PC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|PC|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|PC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \Processor|datapath|AR|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|AR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|AR|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|AR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \Processor|datapath|DR|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|datapath|BUS|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|DR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|DR|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|DR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \Processor|datapath|BUS|Mux0~2 (
// Equation(s):
// \Processor|datapath|BUS|Mux0~2_combout  = (\Processor|control_unit|control_out [1] & ((\Processor|control_unit|control_out [0]) # ((\memory_ip_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\Processor|control_unit|control_out [1] & 
// (!\Processor|control_unit|control_out [0] & ((\Processor|datapath|DR|data_out [15]))))

	.dataa(\Processor|control_unit|control_out [1]),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\memory_ip_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\Processor|datapath|DR|data_out [15]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux0~2 .lut_mask = 16'hB9A8;
defparam \Processor|datapath|BUS|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \Processor|datapath|R|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|R|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|R|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|R|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Mux0~3 (
// Equation(s):
// \Processor|datapath|BUS|Mux0~3_combout  = (\Processor|datapath|BUS|Mux0~2_combout  & (((\memory_ip_data|altsyncram_component|auto_generated|q_a [15])) # (!\Processor|control_unit|control_out [0]))) # (!\Processor|datapath|BUS|Mux0~2_combout  & 
// (\Processor|control_unit|control_out [0] & (\Processor|datapath|R|data_out [15])))

	.dataa(\Processor|datapath|BUS|Mux0~2_combout ),
	.datab(\Processor|control_unit|control_out [0]),
	.datac(\Processor|datapath|R|data_out [15]),
	.datad(\memory_ip_data|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux0~3 .lut_mask = 16'hEA62;
defparam \Processor|datapath|BUS|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \Processor|datapath|BUS|Mux0~4 (
// Equation(s):
// \Processor|datapath|BUS|Mux0~4_combout  = (\Processor|datapath|BUS|Mux15~5_combout  & ((\Processor|datapath|BUS|Mux15~6_combout  & (\Processor|datapath|IR|data_out [15])) # (!\Processor|datapath|BUS|Mux15~6_combout  & 
// ((\Processor|datapath|BUS|Mux0~3_combout ))))) # (!\Processor|datapath|BUS|Mux15~5_combout  & (!\Processor|datapath|BUS|Mux15~6_combout ))

	.dataa(\Processor|datapath|BUS|Mux15~5_combout ),
	.datab(\Processor|datapath|BUS|Mux15~6_combout ),
	.datac(\Processor|datapath|IR|data_out [15]),
	.datad(\Processor|datapath|BUS|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux0~4 .lut_mask = 16'hB391;
defparam \Processor|datapath|BUS|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \Processor|datapath|BUS|Mux0~5 (
// Equation(s):
// \Processor|datapath|BUS|Mux0~5_combout  = (\Processor|datapath|BUS|Mux15~2_combout  & (((\Processor|datapath|BUS|Mux0~4_combout )))) # (!\Processor|datapath|BUS|Mux15~2_combout  & ((\Processor|datapath|BUS|Mux0~4_combout  & 
// ((\Processor|datapath|AR|data_out [15]))) # (!\Processor|datapath|BUS|Mux0~4_combout  & (\Processor|datapath|PC|data_out [15]))))

	.dataa(\Processor|datapath|BUS|Mux15~2_combout ),
	.datab(\Processor|datapath|PC|data_out [15]),
	.datac(\Processor|datapath|AR|data_out [15]),
	.datad(\Processor|datapath|BUS|Mux0~4_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux0~5 .lut_mask = 16'hFA44;
defparam \Processor|datapath|BUS|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \Processor|datapath|BUS|Mux0~6 (
// Equation(s):
// \Processor|datapath|BUS|Mux0~6_combout  = (\Processor|datapath|BUS|Mux0~5_combout  & ((\Processor|control_unit|control_out [3]) # ((\Processor|control_unit|control_out [2]) # (\Processor|control_unit|control_out [0]))))

	.dataa(\Processor|control_unit|control_out [3]),
	.datab(\Processor|control_unit|control_out [2]),
	.datac(\Processor|control_unit|control_out [0]),
	.datad(\Processor|datapath|BUS|Mux0~5_combout ),
	.cin(gnd),
	.combout(\Processor|datapath|BUS|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|datapath|BUS|Mux0~6 .lut_mask = 16'hFE00;
defparam \Processor|datapath|BUS|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \Processor|datapath|IR|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Processor|datapath|BUS|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processor|control_unit|control_out [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|datapath|IR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|datapath|IR|data_out[15] .is_wysiwyg = "true";
defparam \Processor|datapath|IR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \state_machine|state[1]~0 (
// Equation(s):
// \state_machine|state[1]~0_combout  = (\state_machine|always0~1_combout  & ((\Processor|datapath|IR|data_out [13]) # ((\Processor|datapath|IR|data_out [14]) # (\Processor|datapath|IR|data_out [15]))))

	.dataa(\Processor|datapath|IR|data_out [13]),
	.datab(\Processor|datapath|IR|data_out [14]),
	.datac(\Processor|datapath|IR|data_out [15]),
	.datad(\state_machine|always0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~0 .lut_mask = 16'hFE00;
defparam \state_machine|state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \state_machine|state[1]~3 (
// Equation(s):
// \state_machine|state[1]~3_combout  = (\state_machine|state[1]~0_combout ) # ((!\start~input_o  & (\state_machine|state[1]~2_combout  & !\state_machine|Equal0~2_combout )))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[1]~2_combout ),
	.datac(\state_machine|Equal0~2_combout ),
	.datad(\state_machine|state[1]~0_combout ),
	.cin(gnd),
	.combout(\state_machine|state[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[1]~3 .lut_mask = 16'hFF04;
defparam \state_machine|state[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \state_machine|state[4]~22 (
// Equation(s):
// \state_machine|state[4]~22_combout  = (\state_machine|state[3]~18_combout  & (\Processor|datapath|IR|data_out [12] & (\state_machine|always0~1_combout  & !\state_machine|state~5_combout )))

	.dataa(\state_machine|state[3]~18_combout ),
	.datab(\Processor|datapath|IR|data_out [12]),
	.datac(\state_machine|always0~1_combout ),
	.datad(\state_machine|state~5_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~22 .lut_mask = 16'h0080;
defparam \state_machine|state[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \state_machine|state[4]~23 (
// Equation(s):
// \state_machine|state[4]~23_combout  = (\state_machine|state[4]~22_combout ) # ((\state_machine|Add0~8_combout  & !\state_machine|state[1]~4_combout ))

	.dataa(\state_machine|Add0~8_combout ),
	.datab(gnd),
	.datac(\state_machine|state[1]~4_combout ),
	.datad(\state_machine|state[4]~22_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~23 .lut_mask = 16'hFF0A;
defparam \state_machine|state[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \state_machine|state[4]~24 (
// Equation(s):
// \state_machine|state[4]~24_combout  = (\start~input_o  & (!\state_machine|state[1]~3_combout  & ((\state_machine|state[4]~23_combout )))) # (!\start~input_o  & ((\state_machine|state [4]) # ((!\state_machine|state[1]~3_combout  & 
// \state_machine|state[4]~23_combout ))))

	.dataa(\start~input_o ),
	.datab(\state_machine|state[1]~3_combout ),
	.datac(\state_machine|state [4]),
	.datad(\state_machine|state[4]~23_combout ),
	.cin(gnd),
	.combout(\state_machine|state[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[4]~24 .lut_mask = 16'h7350;
defparam \state_machine|state[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \state_machine|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[4] .is_wysiwyg = "true";
defparam \state_machine|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \state_machine|Equal0~1 (
// Equation(s):
// \state_machine|Equal0~1_combout  = (!\state_machine|state [4] & (!\state_machine|state [2] & (!\state_machine|state [5] & !\state_machine|state [3])))

	.dataa(\state_machine|state [4]),
	.datab(\state_machine|state [2]),
	.datac(\state_machine|state [5]),
	.datad(\state_machine|state [3]),
	.cin(gnd),
	.combout(\state_machine|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Equal0~1 .lut_mask = 16'h0001;
defparam \state_machine|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \state_machine|Equal0~2 (
// Equation(s):
// \state_machine|Equal0~2_combout  = (\state_machine|Equal0~1_combout  & (!\state_machine|state [0] & !\state_machine|state [1]))

	.dataa(gnd),
	.datab(\state_machine|Equal0~1_combout ),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state [1]),
	.cin(gnd),
	.combout(\state_machine|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|Equal0~2 .lut_mask = 16'h000C;
defparam \state_machine|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \state_machine|state[0]~16 (
// Equation(s):
// \state_machine|state[0]~16_combout  = (\state_machine|Equal0~2_combout  & ((\start~input_o ) # ((!\state_machine|state[1]~4_combout  & \state_machine|Add0~0_combout )))) # (!\state_machine|Equal0~2_combout  & (!\state_machine|state[1]~4_combout  & 
// (\state_machine|Add0~0_combout )))

	.dataa(\state_machine|Equal0~2_combout ),
	.datab(\state_machine|state[1]~4_combout ),
	.datac(\state_machine|Add0~0_combout ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\state_machine|state[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~16 .lut_mask = 16'hBA30;
defparam \state_machine|state[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \state_machine|always0~6 (
// Equation(s):
// \state_machine|always0~6_combout  = (!\state_machine|state [0] & (\start~input_o  & (\state_machine|state [1] & \state_machine|Equal0~1_combout )))

	.dataa(\state_machine|state [0]),
	.datab(\start~input_o ),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_machine|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|always0~6 .lut_mask = 16'h4000;
defparam \state_machine|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \state_machine|state[0]~14 (
// Equation(s):
// \state_machine|state[0]~14_combout  = (\Processor|datapath|IR|data_out [12] & ((!\Processor|datapath|IR|data_out [10]))) # (!\Processor|datapath|IR|data_out [12] & (\Processor|datapath|IR|data_out [11]))

	.dataa(\Processor|datapath|IR|data_out [11]),
	.datab(\Processor|datapath|IR|data_out [10]),
	.datac(gnd),
	.datad(\Processor|datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\state_machine|state[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~14 .lut_mask = 16'h33AA;
defparam \state_machine|state[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \state_machine|state[0]~15 (
// Equation(s):
// \state_machine|state[0]~15_combout  = (!\state_machine|state~5_combout  & ((\state_machine|always0~6_combout ) # ((\state_machine|state[0]~14_combout  & \state_machine|always0~1_combout ))))

	.dataa(\state_machine|always0~6_combout ),
	.datab(\state_machine|state[0]~14_combout ),
	.datac(\state_machine|always0~1_combout ),
	.datad(\state_machine|state~5_combout ),
	.cin(gnd),
	.combout(\state_machine|state[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~15 .lut_mask = 16'h00EA;
defparam \state_machine|state[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \state_machine|state[0]~17 (
// Equation(s):
// \state_machine|state[0]~17_combout  = (\state_machine|state[1]~3_combout  & (((\state_machine|state [0])))) # (!\state_machine|state[1]~3_combout  & ((\state_machine|state[0]~16_combout ) # ((\state_machine|state[0]~15_combout ))))

	.dataa(\state_machine|state[0]~16_combout ),
	.datab(\state_machine|state[0]~15_combout ),
	.datac(\state_machine|state [0]),
	.datad(\state_machine|state[1]~3_combout ),
	.cin(gnd),
	.combout(\state_machine|state[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \state_machine|state[0]~17 .lut_mask = 16'hF0EE;
defparam \state_machine|state[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \state_machine|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_machine|state[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state[0] .is_wysiwyg = "true";
defparam \state_machine|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \Processor|control_unit|Mux1~0 (
// Equation(s):
// \Processor|control_unit|Mux1~0_combout  = (\state_machine|state [0] & (\state_machine|state [1] & !\state_machine|state [2])) # (!\state_machine|state [0] & (!\state_machine|state [1] & \state_machine|state [2]))

	.dataa(\state_machine|state [0]),
	.datab(gnd),
	.datac(\state_machine|state [1]),
	.datad(\state_machine|state [2]),
	.cin(gnd),
	.combout(\Processor|control_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Processor|control_unit|Mux1~0 .lut_mask = 16'h05A0;
defparam \Processor|control_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \Processor|control_unit|control_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Processor|control_unit|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_machine|state [3]),
	.sload(gnd),
	.ena(\Processor|control_unit|control_out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processor|control_unit|control_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Processor|control_unit|control_out[14] .is_wysiwyg = "true";
defparam \Processor|control_unit|control_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \mem_write_data_proc~feeder (
// Equation(s):
// \mem_write_data_proc~feeder_combout  = \Processor|control_unit|control_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Processor|control_unit|control_out [14]),
	.cin(gnd),
	.combout(\mem_write_data_proc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_write_data_proc~feeder .lut_mask = 16'hFF00;
defparam \mem_write_data_proc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas mem_write_data_proc(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_write_data_proc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_write_data_proc~q ),
	.prn(vcc));
// synopsys translate_off
defparam mem_write_data_proc.is_wysiwyg = "true";
defparam mem_write_data_proc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \data_out~0 (
// Equation(s):
// \data_out~0_combout  = (\data_in_ext[0]~input_o  & (\mem_write_data_ext~input_o  & !\mem_write_data_proc~q ))

	.dataa(\data_in_ext[0]~input_o ),
	.datab(gnd),
	.datac(\mem_write_data_ext~input_o ),
	.datad(\mem_write_data_proc~q ),
	.cin(gnd),
	.combout(\data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~0 .lut_mask = 16'h00A0;
defparam \data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \data_out[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out[0]~reg0 .is_wysiwyg = "true";
defparam \data_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \addr_ext[9]~input (
	.i(addr_ext[9]),
	.ibar(gnd),
	.o(\addr_ext[9]~input_o ));
// synopsys translate_off
defparam \addr_ext[9]~input .bus_hold = "false";
defparam \addr_ext[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N1
cycloneive_io_ibuf \addr_ext[10]~input (
	.i(addr_ext[10]),
	.ibar(gnd),
	.o(\addr_ext[10]~input_o ));
// synopsys translate_off
defparam \addr_ext[10]~input .bus_hold = "false";
defparam \addr_ext[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneive_io_ibuf \addr_ext[11]~input (
	.i(addr_ext[11]),
	.ibar(gnd),
	.o(\addr_ext[11]~input_o ));
// synopsys translate_off
defparam \addr_ext[11]~input .bus_hold = "false";
defparam \addr_ext[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \addr_ext[12]~input (
	.i(addr_ext[12]),
	.ibar(gnd),
	.o(\addr_ext[12]~input_o ));
// synopsys translate_off
defparam \addr_ext[12]~input .bus_hold = "false";
defparam \addr_ext[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \addr_ext[13]~input (
	.i(addr_ext[13]),
	.ibar(gnd),
	.o(\addr_ext[13]~input_o ));
// synopsys translate_off
defparam \addr_ext[13]~input .bus_hold = "false";
defparam \addr_ext[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \addr_ext[14]~input (
	.i(addr_ext[14]),
	.ibar(gnd),
	.o(\addr_ext[14]~input_o ));
// synopsys translate_off
defparam \addr_ext[14]~input .bus_hold = "false";
defparam \addr_ext[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N15
cycloneive_io_ibuf \addr_ext[15]~input (
	.i(addr_ext[15]),
	.ibar(gnd),
	.o(\addr_ext[15]~input_o ));
// synopsys translate_off
defparam \addr_ext[15]~input .bus_hold = "false";
defparam \addr_ext[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign dram_in[0] = \dram_in[0]~output_o ;

assign dram_in[1] = \dram_in[1]~output_o ;

assign dram_in[2] = \dram_in[2]~output_o ;

assign dram_in[3] = \dram_in[3]~output_o ;

assign dram_in[4] = \dram_in[4]~output_o ;

assign dram_in[5] = \dram_in[5]~output_o ;

assign dram_in[6] = \dram_in[6]~output_o ;

assign dram_in[7] = \dram_in[7]~output_o ;

assign dram_in[8] = \dram_in[8]~output_o ;

assign dram_in[9] = \dram_in[9]~output_o ;

assign dram_in[10] = \dram_in[10]~output_o ;

assign dram_in[11] = \dram_in[11]~output_o ;

assign dram_in[12] = \dram_in[12]~output_o ;

assign dram_in[13] = \dram_in[13]~output_o ;

assign dram_in[14] = \dram_in[14]~output_o ;

assign dram_in[15] = \dram_in[15]~output_o ;

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

assign data_out[8] = \data_out[8]~output_o ;

assign data_out[9] = \data_out[9]~output_o ;

assign data_out[10] = \data_out[10]~output_o ;

assign data_out[11] = \data_out[11]~output_o ;

assign data_out[12] = \data_out[12]~output_o ;

assign data_out[13] = \data_out[13]~output_o ;

assign data_out[14] = \data_out[14]~output_o ;

assign data_out[15] = \data_out[15]~output_o ;

assign iram_in[0] = \iram_in[0]~output_o ;

assign iram_in[1] = \iram_in[1]~output_o ;

assign iram_in[2] = \iram_in[2]~output_o ;

assign iram_in[3] = \iram_in[3]~output_o ;

assign iram_in[4] = \iram_in[4]~output_o ;

assign iram_in[5] = \iram_in[5]~output_o ;

assign iram_in[6] = \iram_in[6]~output_o ;

assign iram_in[7] = \iram_in[7]~output_o ;

assign iram_in[8] = \iram_in[8]~output_o ;

assign iram_in[9] = \iram_in[9]~output_o ;

assign iram_in[10] = \iram_in[10]~output_o ;

assign iram_in[11] = \iram_in[11]~output_o ;

assign iram_in[12] = \iram_in[12]~output_o ;

assign iram_in[13] = \iram_in[13]~output_o ;

assign iram_in[14] = \iram_in[14]~output_o ;

assign iram_in[15] = \iram_in[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
