INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/lastPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lastPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/DataLatepos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataLatepos
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/ALUSrcAsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSrcAsel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/PCAddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Extend.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Extend.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/DataSelect_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/DataLate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataLate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
