# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nhan_BCD.srcs/sources_1/new/Nhan_BCD.vhd" \
"../../../../Nhan_BCD.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
