Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 10 19:57:10 2022
| Host         : DESKTOP-1TCF4DO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 260 register/latch pins with no clock driven by root clock pin: counter_reg[10]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: counter_reg[15]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: draw_0/counter_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: draw_0/ready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_0/fifo_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_1/fifo_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_2/fifo_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shake_3/fifo_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.814        0.000                      0                   22        0.229        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.814        0.000                      0                   22        0.229        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.833ns (43.273%)  route 2.403ns (56.727%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.328 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    counter_reg[8]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.651 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.651    counter_reg[12]_i_1_n_6
    SLICE_X50Y48         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.825ns (43.166%)  route 2.403ns (56.834%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.328 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    counter_reg[8]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.643 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.643    counter_reg[12]_i_1_n_4
    SLICE_X50Y48         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.749ns (42.126%)  route 2.403ns (57.874%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.328 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    counter_reg[8]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.567 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.567    counter_reg[12]_i_1_n_5
    SLICE_X50Y48         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.729ns (41.845%)  route 2.403ns (58.155%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.328 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    counter_reg[8]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.547 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.547    counter_reg[12]_i_1_n_7
    SLICE_X50Y48         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.716ns (41.662%)  route 2.403ns (58.338%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.534 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.534    counter_reg[8]_i_1_n_6
    SLICE_X50Y47         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.708ns (41.548%)  route 2.403ns (58.452%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.526 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.526    counter_reg[8]_i_1_n_4
    SLICE_X50Y47         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.632ns (40.447%)  route 2.403ns (59.553%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.450 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.450    counter_reg[8]_i_1_n_5
    SLICE_X50Y47         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.612ns (40.151%)  route 2.403ns (59.849%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.211 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    counter_reg[4]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.430 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.430    counter_reg[8]_i_1_n_7
    SLICE_X50Y47         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.480    14.963    clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.599ns (39.956%)  route 2.403ns (60.044%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.417 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.417    counter_reg[4]_i_1_n_6
    SLICE_X50Y46         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.479    14.962    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    15.464    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.591ns (39.836%)  route 2.403ns (60.164%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.653     5.415    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.591     6.524    clk_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.625 r  clk_vga_BUFG_inst/O
                         net (fo=63, routed)          1.812     8.437    clk_vga_BUFG
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.094 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.094    counter_reg[0]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.409 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.409    counter_reg[4]_i_1_n_4
    SLICE_X50Y46         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.479    14.962    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  counter_reg[7]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    15.464    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 draw_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_0/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.989%)  route 0.135ns (42.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.507    draw_0/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  draw_0/counter_reg[1]/Q
                         net (fo=5, routed)           0.135     1.783    draw_0/counter_reg_n_0_[1]
    SLICE_X49Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  draw_0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    draw_0/p_0_in[5]
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     2.022    draw_0/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[5]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.092     1.599    draw_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 draw_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.507    draw_0/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  draw_0/counter_reg[1]/Q
                         net (fo=5, routed)           0.169     1.817    draw_0/counter_reg_n_0_[1]
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.043     1.860 r  draw_0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    draw_0/p_0_in[4]
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     2.022    draw_0/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.107     1.614    draw_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.504    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.782    counter_reg_n_0_[14]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    counter_reg[12]_i_1_n_5
    SLICE_X50Y48         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     2.018    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[14]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.638    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.503    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.781    counter_reg_n_0_[6]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    counter_reg[4]_i_1_n_5
    SLICE_X50Y46         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     2.017    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.637    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 draw_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.507    draw_0/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  draw_0/counter_reg[1]/Q
                         net (fo=5, routed)           0.169     1.817    draw_0/counter_reg_n_0_[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.862 r  draw_0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.862    draw_0/p_0_in[3]
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     2.022    draw_0/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  draw_0/counter_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.092     1.599    draw_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.504    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.782    counter_reg_n_0_[14]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.928 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    counter_reg[12]_i_1_n_4
    SLICE_X50Y48         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     2.018    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.638    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.503    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.781    counter_reg_n_0_[6]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.927 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_reg[4]_i_1_n_4
    SLICE_X50Y46         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     2.017    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.637    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.503    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     1.667 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.830    counter_reg_n_0_[0]
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.875    counter[0]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    counter_reg[0]_i_1_n_7
    SLICE_X50Y45         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     2.017    clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y45         FDCE (Hold_fdce_C_D)         0.134     1.637    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.504    clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.173     1.840    counter_reg_n_0_[11]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.949 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    counter_reg[8]_i_1_n_4
    SLICE_X50Y47         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     2.018    clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.134     1.638    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.504    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.838    counter_reg_n_0_[12]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    counter_reg[12]_i_1_n_7
    SLICE_X50Y48         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     2.018    clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.638    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y45   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y48   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y48   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y48   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y48   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y45   counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y45   counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   counter_reg[3]/C



