// Seed: 1539097027
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd19,
    parameter id_4 = 32'd84
) (
    input logic _id_2,
    input logic _id_3
);
  assign id_2 = 1'b0;
  assign id_2 = 1'b0 ? 1 : id_3;
  type_7(
      1, 1, 1
  );
  assign id_2[1] = 1 ? id_1 : 1;
  logic _id_4;
  always @(id_1[id_2#(.id_4(1),
      .id_3(id_3),
      .id_2((1-1&&id_1)),
      .id_2(id_1-id_1),
      .id_2(1),
      .id_4(id_2),
      .id_4(id_4-id_1),
      .id_4((1&&id_1<<{0, id_3, 1, 1'd0})),
      .id_2(1),
      .id_2(id_2[(1)]),
      .id_1(id_1),
      .id_1(1),
      .id_3(~{id_2{id_2[id_2&1 : id_3]}}),
      .id_1(id_3),
      .id_4(1'b0),
      .id_1(1)
  ) [id_2]] or posedge 1)
  begin
    id_3 <= 1;
  end
endmodule
