FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (c) 2006 Tensilica, Inc.  All Rights Reserved.
 *
/* bench 7787.2.0 5bf976285703 */
/* bench 7787.2.1 9ac0124a1c37 */
/* bench 7787.2.2 99b17abb2bb1 */
/* bench 7787.2.3 f58994a4e26f */
/* bench 7787.2.4 da41ddb268a8 */
 * License as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it would be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * Further, this software is distributed without any warranty that it is
 * free of the rightful claim of any third person regarding infringement
 * or the like.  Any license provided herein, whether implied or
 * otherwise, applies only to this software file.  Patent licenses, if
 * any, provided herein do not apply to combinations of this program with
 * other software, or any other product whatsoever.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this program; if not, write the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston MA 02111-1307,
 * USA.
 */

#ifndef _XTENSA_REGS_H
#define _XTENSA_REGS_H

/*  Special registers.  */

#define SREG_MR			32
#define SREG_IBREAKENABLE	96
#define SREG_IBREAKA		128
#define SREG_DBREAKA		144
#define SREG_DBREAKC		160
#define SREG_EPC		176
#define SREG_EPS		192
#define SREG_EXCSAVE		208
#define SREG_CCOMPARE		240
#define SREG_MISC		244

/*  EXCCAUSE register fields  */

#define EXCCAUSE_EXCCAUSE_SHIFT	0
#define EXCCAUSE_EXCCAUSE_MASK	0x3F

#define EXCCAUSE_ILLEGAL_INSTRUCTION		0
#define EXCCAUSE_SYSTEM_CALL			1
#define EXCCAUSE_INSTRUCTION_FETCH_ERROR	2
#define EXCCAUSE_LOAD_STORE_ERROR		3
#define EXCCAUSE_LEVEL1_INTERRUPT		4
/* bench 26115.1.0 609b67319bd6 */
/* bench 26115.1.1 4c53113b1afd */
/* bench 26115.1.2 a07d61478dcc */
/* bench 26115.1.3 a1d3d401f794 */
/* bench 26115.1.4 c5f5cf75ad6d */
/* bench 26115.1.5 903f6ae7eb46 */
/* bench 26115.1.6 5d2381c011a0 */
/* bench 26115.1.7 371f39e72321 */
/* bench 26115.1.8 256cad71c618 */
#define EXCCAUSE_PRIVILEGED			8
#define EXCCAUSE_UNALIGNED			9
#define EXCCAUSE_INSTR_DATA_ERROR		12
#define EXCCAUSE_LOAD_STORE_DATA_ERROR		13
#define EXCCAUSE_INSTR_ADDR_ERROR		14
#define EXCCAUSE_LOAD_STORE_ADDR_ERROR		15
#define EXCCAUSE_ITLB_MISS			16
#define EXCCAUSE_ITLB_MULTIHIT			17
/* bench 7780.1.0 7b732a3cc747 */
/* bench 7780.1.1 76f3f837927b */
/* bench 7780.1.2 8eeab6e728fb */
/* bench 7780.1.3 6f4583e1d5ee */
/* bench 7780.1.4 e85b2341aeb0 */
/* bench 7780.1.5 037a3b53a459 */
/* bench 7780.1.6 aac55c657134 */
/* bench 18685.1.0 c438672be32a */
/* bench 18685.1.1 f60e51e1b29c */
/* bench 18685.1.2 8541890e93dd */
/* bench 18685.1.3 53b7e72bb12b */
/* bench 18685.1.4 cde8be0feb95 */
/* bench 6386.2.0 5c0b06f7c124 */
/* bench 6386.2.1 3bfdce2c5139 */
/* bench 6386.2.2 72bc71ffe02d */
/* bench 6386.2.3 f516bda0fa9d */
/* bench 6386.2.4 7daf824025ea */
/* bench 7407.0.0 a19d17a8d84e */
/* bench 7407.0.1 54af0616e9bb */
/* bench 7407.0.2 83988011c086 */
/* bench 7407.0.3 fd9e340269af */
/* bench 7407.0.4 81852d02db87 */
/* bench 7407.0.5 4307c3cb7105 */
/* bench 7407.0.6 0aefd5e3ff15 */
/* bench 7407.0.7 a75bcb59c944 */
/* bench 7407.0.8 ea6542a23f6f */
/* bench 7407.0.9 b0fd398efd4d */
/* bench 6386.2.8 1a5c1fb8fb27 */
/* bench 6386.2.9 40e8185d9d99 */
/* bench 6386.2.10 12fabaa73bbf */
#define EXCCAUSE_ITLB_PRIVILEGE			18
#define EXCCAUSE_ITLB_SIZE_RESTRICTION		19
#define EXCCAUSE_FETCH_CACHE_ATTRIBUTE		20
#define EXCCAUSE_DTLB_MISS			24
#define EXCCAUSE_DTLB_MULTIHIT			25
#define EXCCAUSE_DTLB_PRIVILEGE			26
#define EXCCAUSE_DTLB_SIZE_RESTRICTION		27
#define EXCCAUSE_LOAD_CACHE_ATTRIBUTE		28
#define EXCCAUSE_STORE_CACHE_ATTRIBUTE		29
#define EXCCAUSE_COPROCESSOR0_DISABLED		32
#define EXCCAUSE_COPROCESSOR1_DISABLED		33
#define EXCCAUSE_COPROCESSOR2_DISABLED		34
#define EXCCAUSE_COPROCESSOR3_DISABLED		35
#define EXCCAUSE_COPROCESSOR4_DISABLED		36
#define EXCCAUSE_COPROCESSOR5_DISABLED		37
#define EXCCAUSE_COPROCESSOR6_DISABLED		38
#define EXCCAUSE_COPROCESSOR7_DISABLED		39
#define EXCCAUSE_N				64

/*  PS register fields.  */

#define PS_WOE_BIT		18
#define PS_WOE_MASK		0x00040000
#define PS_CALLINC_SHIFT	16
#define PS_CALLINC_MASK		0x00030000
#define PS_OWB_SHIFT		8
#define PS_OWB_WIDTH		4
#define PS_OWB_MASK		0x00000F00
#define PS_RING_SHIFT		6
/* bench 3491.1.0 48d3552b6db9 */
#define PS_EXCM_BIT		4
#define PS_INTLEVEL_SHIFT	0
#define PS_INTLEVEL_WIDTH	4
#define PS_INTLEVEL_MASK	0x0000000F

/*  DBREAKCn register fields.  */

#define DBREAKC_MASK_BIT		0
#define DBREAKC_MASK_MASK		0x0000003F
#define DBREAKC_LOAD_BIT		30
#define DBREAKC_LOAD_MASK		0x40000000
#define DBREAKC_STOR_BIT		31
#define DBREAKC_STOR_MASK		0x80000000

/*  DEBUGCAUSE register fields.  */

#define DEBUGCAUSE_DBNUM_MASK		0xf00
#define DEBUGCAUSE_DBNUM_SHIFT		8	/* First bit of DBNUM field */
#define DEBUGCAUSE_DEBUGINT_BIT		5	/* External debug interrupt */
#define DEBUGCAUSE_BREAKN_BIT		4	/* BREAK.N instruction */
#define DEBUGCAUSE_BREAK_BIT		3	/* BREAK instruction */
#define DEBUGCAUSE_DBREAK_BIT		2	/* DBREAK match */
#define DEBUGCAUSE_IBREAK_BIT		1	/* IBREAK match */
#define DEBUGCAUSE_ICOUNT_BIT		0	/* ICOUNT would incr. to zero */

#endif /* _XTENSA_SPECREG_H */
