$comment
	File created using the following command:
		vcd file EqCmpDemo.msim.vcd -direction
$end
$date
	Sat Dec 04 22:32:38 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module eqcmpdemo_vhd_vec_tst $end
$var wire 1 ! cmpPort $end
$var wire 1 " inPort0 [3] $end
$var wire 1 # inPort0 [2] $end
$var wire 1 $ inPort0 [1] $end
$var wire 1 % inPort0 [0] $end
$var wire 1 & inPort1 [3] $end
$var wire 1 ' inPort1 [2] $end
$var wire 1 ( inPort1 [1] $end
$var wire 1 ) inPort1 [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_cmpPort $end
$var wire 1 4 ww_inPort0 [3] $end
$var wire 1 5 ww_inPort0 [2] $end
$var wire 1 6 ww_inPort0 [1] $end
$var wire 1 7 ww_inPort0 [0] $end
$var wire 1 8 ww_inPort1 [3] $end
$var wire 1 9 ww_inPort1 [2] $end
$var wire 1 : ww_inPort1 [1] $end
$var wire 1 ; ww_inPort1 [0] $end
$var wire 1 < \cmpPort~output_o\ $end
$var wire 1 = \inPort0[0]~input_o\ $end
$var wire 1 > \inPort0[1]~input_o\ $end
$var wire 1 ? \inPort1[1]~input_o\ $end
$var wire 1 @ \inPort1[0]~input_o\ $end
$var wire 1 A \eq_cmp_4_inst|and_1~0_combout\ $end
$var wire 1 B \inPort0[2]~input_o\ $end
$var wire 1 C \inPort0[3]~input_o\ $end
$var wire 1 D \inPort1[3]~input_o\ $end
$var wire 1 E \inPort1[2]~input_o\ $end
$var wire 1 F \eq_cmp_4_inst|and_1~1_combout\ $end
$var wire 1 G \eq_cmp_4_inst|and_1~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0*
1+
x,
1-
1.
1/
10
11
12
13
1<
0=
0>
0?
0@
1A
0B
0C
0D
0E
1F
1G
0"
0#
0$
0%
0&
0'
0(
0)
04
05
06
07
08
09
0:
0;
$end
#1000000
