#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat Sep 26 16:07:01 2015
# Process ID: 31809
# Log file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.log
# Journal file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '../../../configs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/dls_sw/apps/FPGA/Xilinx/Vivado/2015.1/data/ip'.
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
Adding component instance block -- xilinx.com:ip:cdn_axi_bfm:5.0 - hp1
Adding component instance block -- xilinx.com:ip:processing_system7_bfm:2.0 - ps
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_ps> from BD file </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 26 16:07:44 2015...
