part={PART}

[hls]
clock={CLK}
clock_uncertainty={CLK_UC}
flow_target=vivado
syn.file={OUTDIR}/firmware/{FILE_NAME_DM}.cpp
syn.file={OUTDIR}/firmware/{FILE_NAME_AXIS}.cpp
syn.file={OUTDIR}/firmware/{FILE_NAME_BASE}.cpp
syn.file_cflags={OUTDIR}/firmware/{FILE_NAME_DM}.cpp,-std=c++0x
syn.file_cflags={OUTDIR}/firmware/{FILE_NAME_AXIS}.cpp,-std=c++0x
syn.file_cflags={OUTDIR}/firmware/{FILE_NAME_BASE}.cpp,-std=c++0x
syn.top={TOP_NAME}
tb.file={OUTDIR}/{PRJ_NAME}_test.cpp
tb.file={OUTDIR}/firmware/weights
tb.file={OUTDIR}/tb_data
tb.file_cflags={OUTDIR}/{PRJ_NAME}_test.cpp,-std=c++0x
tb.file_cflags={OUTDIR}/{PRJ_NAME}_test.cpp,-DRTL_SIM
package.ip.version=1.0.0
package.output.format=ip_catalog
syn.compile.name_max_length=80
syn.schedule.enable_dsp_full_reg=0
package.output.syn=false