---
ASIZE: 65536
BASEADDRPORT: 1
COUNT: 2
DESCRIPTION: MUD CN Adapter CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: Qsys FIFO 0 memory uncorrectable error.
      NAME: qsys_fifo_0_ucerr
      WIDTH: 1
    - DESCRIPTION: MID buffer memory uncorrectable error.
      NAME: mid_buf_ucerr
      WIDTH: 1
    - DESCRIPTION: MID free buffer memory uncorrectable error.
      NAME: mid_fb_ucerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Qsys FIFO 0 memory correctable error.
      NAME: qsys_fifo_0_cerr
      WIDTH: 1
    - DESCRIPTION: MID buffer memory correctable error.
      NAME: mid_buf_cerr
      WIDTH: 1
    - DESCRIPTION: MID free buffer memory correctable error.
      NAME: mid_fb_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: MUD_CNA_AN
PARENTNAME: MUD_1_AN_MUD_SOC_CLK_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: mud_cna_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: mud_cna_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: mud_cna_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Qsys FIFO 0 memory uncorrectable error.
        NAME: qsys_fifo_0_ucerr
        WIDTH: 1
      - &2
        DESCRIPTION: MID buffer memory uncorrectable error.
        NAME: mid_buf_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: MID free buffer memory uncorrectable error.
        NAME: mid_fb_ucerr
        WIDTH: 1
    NAME: mud_cna_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
    NAME: mud_cna_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
    NAME: mud_cna_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
    NAME: mud_cna_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
    NAME: mud_cna_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &4
        DESCRIPTION: Qsys FIFO 0 memory correctable error.
        NAME: qsys_fifo_0_cerr
        WIDTH: 1
      - &5
        DESCRIPTION: MID buffer memory correctable error.
        NAME: mid_buf_cerr
        WIDTH: 1
      - &6
        DESCRIPTION: MID free buffer memory correctable error.
        NAME: mid_fb_cerr
        WIDTH: 1
    NAME: mud_cna_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *4
      - *5
      - *6
    NAME: mud_cna_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *4
      - *5
      - *6
    NAME: mud_cna_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *4
      - *5
      - *6
    NAME: mud_cna_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *4
      - *5
      - *6
    NAME: mud_cna_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for MU_CFG Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: mud_cna_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: mud_cna_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: mud_cna_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU CNA configuration regsiter.
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: DDR interleave disable.
        NAME: ddr_id
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: DDR DIMM occupy a single slot.
        NAME: ddr_ss
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DDR DIMM slot number when ddr_ss is 1.
        NAME: ddr_sn
        WIDTH: 1
      - DEFAULT: 38
        DESCRIPTION: Fungible address bit used to select DIMM slot for DDR when ddr_ss is 0.
        NAME: ddr_dimmslot_sel
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: Enable CNA MID distribution.
        NAME: mid_en
        WIDTH: 1
    NAME: mud_cna_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 1.
    FLDLST:
      - DEFAULT: 520
        DESCRIPTION: 'Queue number bit 1, QN1, mask'
        NAME: qn_1_mask
        WIDTH: 32
      - DEFAULT: 1092
        DESCRIPTION: 'Queue number bit 2, QN2, mask'
        NAME: qn_2_mask
        WIDTH: 32
    NAME: mud_cna_hash_cfg_1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 2.
    FLDLST:
      - DEFAULT: 162
        DESCRIPTION: 'Queue number bit 3, QN3, mask'
        NAME: qn_3_mask
        WIDTH: 32
      - DEFAULT: 273
        DESCRIPTION: 'Queue number bit 4, QN4, mask'
        NAME: qn_4_mask
        WIDTH: 32
    NAME: mud_cna_hash_cfg_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 3.
    FLDLST:
      - DEFAULT: 4294967296
        DESCRIPTION: 'Queue number bit 5, QN5, mask'
        NAME: qn_5_mask
        WIDTH: 33
    NAME: mud_cna_hash_cfg_3
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU DIMM slot 0 configuration.
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Physical rank address bit enable.
        NAME: phy_rank_en
        WIDTH: 1
      - DEFAULT: 32
        DESCRIPTION: Physical rank address bit in the address hash.
        NAME: phy_rank_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 3 address bit enable.
        NAME: bank_3_en
        WIDTH: 1
      - DEFAULT: 8
        DESCRIPTION: Bank 3 address bit in the address hash.
        NAME: bank_3_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 2 address bit enable.
        NAME: bank_2_en
        WIDTH: 1
      - DEFAULT: 7
        DESCRIPTION: Bank 2 address bit in the address hash.
        NAME: bank_2_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 1 address bit enable.
        NAME: bank_1_en
        WIDTH: 1
      - DEFAULT: 10
        DESCRIPTION: Bank 1 address bit in the address hash.
        NAME: bank_1_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 0 address bit enable.
        NAME: bank_0_en
        WIDTH: 1
      - DEFAULT: 9
        DESCRIPTION: Bank 0 address bit in the address hash.
        NAME: bank_0_sel
        WIDTH: 6
    NAME: mud_cna_dimm_0_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU DIMM slot 0 configuration.
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Physical rank address bit enable.
        NAME: phy_rank_en
        WIDTH: 1
      - DEFAULT: 32
        DESCRIPTION: Physical rank address bit in the address hash.
        NAME: phy_rank_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 3 address bit enable.
        NAME: bank_3_en
        WIDTH: 1
      - DEFAULT: 8
        DESCRIPTION: Bank 3 address bit in the address hash.
        NAME: bank_3_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 2 address bit enable.
        NAME: bank_2_en
        WIDTH: 1
      - DEFAULT: 7
        DESCRIPTION: Bank 2 address bit in the address hash.
        NAME: bank_2_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 1 address bit enable.
        NAME: bank_1_en
        WIDTH: 1
      - DEFAULT: 10
        DESCRIPTION: Bank 1 address bit in the address hash.
        NAME: bank_1_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Bank 0 address bit enable.
        NAME: bank_0_en
        WIDTH: 1
      - DEFAULT: 9
        DESCRIPTION: Bank 0 address bit in the address hash.
        NAME: bank_0_sel
        WIDTH: 6
    NAME: mud_cna_dimm_1_cfg
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: MU CNA read requests counter.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of read requests received.
        NAME: count
        WIDTH: 64
    NAME: mud_cna_rd_rq_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: MU CNA write requests counter.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of write requests received.
        NAME: count
        WIDTH: 64
    NAME: mud_cna_wr_rq_cntr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU CNA memory error inject valid
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID buffer memory
        NAME: mid_buf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID free buffer memory
        NAME: mid_fb
        WIDTH: 1
    NAME: mud_cna_err_inj_valid
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU CNA memory error inject valid
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID buffer memory
        NAME: mid_buf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID free buffer memory
        NAME: mid_fb
        WIDTH: 1
    NAME: mud_cna_err_inj_type
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [5]"qsys_fifo_0_cerr",
                                            [4]"mid_buf_cerr",
                                            [3]"mid_fb_cerr",
                                            [2]"qsys_fifo_0_ucerr",
                                            [1]"mid_buf_ucerr",
                                            [0]"mid_fb_ucerr",
                                           
        NAME: val
        WIDTH: 6
    NAME: mud_cna_log_err
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: mud_cna_log_syn
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 7
    NAME: mud_cna_log_addr
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU CNA FLA slave module_id
    FLDLST:
      - DEFAULT: 10
        DESCRIPTION: Module_id
        NAME: data
        WIDTH: 8
    NAME: mud_cna_fla_slave_module_id_cfg
XASIZE: 65536
