entity reg is	
	generic
		(
		n	:	integer
		);
	port	(

		clk,clr,en	:	in bit;

		d,q			:	out bit_vector(7 downto 0)
			
		);
end reg;
architecture top of reg is
begin

	reg0	:	work.reg
		generic map (n => 8)
		port map (
		clk	=> key(0),
		clr	=> key(1),
		en		=> sw(9),
		d		=> sw(7 downto 0),
		q		=> LEDR(7 downto 0));
end top;