/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [19:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_4z[1] ? celloutsig_1_3z[7] : celloutsig_1_0z[8];
  assign celloutsig_0_35z = !(celloutsig_0_26z[8] ? celloutsig_0_29z[4] : celloutsig_0_17z[4]);
  assign celloutsig_1_6z = !(celloutsig_1_3z[1] ? celloutsig_1_3z[8] : in_data[137]);
  assign celloutsig_0_6z = !(celloutsig_0_1z[0] ? celloutsig_0_2z[5] : celloutsig_0_4z);
  assign celloutsig_0_28z = !(celloutsig_0_2z[5] ? celloutsig_0_20z : celloutsig_0_11z[2]);
  assign celloutsig_1_13z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_0_20z = ~(celloutsig_0_2z[4] | celloutsig_0_12z);
  assign celloutsig_0_30z = ~(celloutsig_0_6z | celloutsig_0_16z[3]);
  assign celloutsig_1_3z = { in_data[107:105], celloutsig_1_2z } + { in_data[100:96], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[170:168], celloutsig_1_6z } + celloutsig_1_3z[3:0];
  assign celloutsig_1_11z = { celloutsig_1_3z[13:10], celloutsig_1_9z, celloutsig_1_1z } + { celloutsig_1_3z[3:0], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_14z[16:13], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_11z } + { celloutsig_0_14z[13:4], _00_[2:0] };
  reg [5:0] _13_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 6'h00;
    else _13_ <= in_data[50:45];
  assign out_data[5:0] = _13_;
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_5z;
  assign _00_[2:0] = _14_;
  assign celloutsig_1_1z = in_data[167:152] == { in_data[128:122], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_1z == { in_data[6:5], celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_19z[3:0] > celloutsig_0_7z;
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_18z } && celloutsig_1_3z[13:3];
  assign celloutsig_0_12z = ! { celloutsig_0_10z[2:1], celloutsig_0_1z };
  assign celloutsig_0_21z = ! { in_data[38:35], celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[52:49] || in_data[60:57];
  assign celloutsig_0_33z = celloutsig_0_25z[13:8] || { celloutsig_0_15z[4:0], celloutsig_0_28z };
  assign celloutsig_0_4z = { in_data[50:49], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } || celloutsig_0_2z[5:1];
  assign celloutsig_1_9z = { celloutsig_1_7z[2:0], celloutsig_1_6z } || { celloutsig_1_2z[5:3], celloutsig_1_6z };
  assign celloutsig_1_14z = celloutsig_1_11z || { celloutsig_1_10z[9:7], celloutsig_1_8z };
  assign celloutsig_0_18z = celloutsig_0_1z || celloutsig_0_11z;
  assign celloutsig_0_23z = { celloutsig_0_16z[4:3], celloutsig_0_6z, celloutsig_0_10z[5:1], celloutsig_0_0z, celloutsig_0_6z } || in_data[83:74];
  assign celloutsig_0_37z = { celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_1z } % { 1'h1, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_2z[4:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z } % { 1'h1, celloutsig_0_16z[3:0], celloutsig_0_16z };
  assign celloutsig_0_24z = { in_data[23], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_0z } % { 1'h1, celloutsig_0_17z[11:7] };
  assign celloutsig_0_43z = { celloutsig_0_17z[2:0], celloutsig_0_31z } * { celloutsig_0_37z[10], celloutsig_0_17z };
  assign celloutsig_1_8z = celloutsig_1_3z[10:8] * { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[47:45] * in_data[61:59];
  assign celloutsig_0_14z = { celloutsig_0_2z[4:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z[5:1], celloutsig_0_0z } * { celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_53z = celloutsig_0_16z[1] ? celloutsig_0_43z[8:0] : in_data[74:66];
  assign celloutsig_1_0z = in_data[106] ? in_data[122:114] : in_data[183:175];
  assign celloutsig_1_10z = celloutsig_1_2z[3] ? { in_data[104], celloutsig_1_2z[10:4], 1'h1, celloutsig_1_2z[2:0] } : { celloutsig_1_2z[8:4], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_12z = in_data[97] ? celloutsig_1_0z[7:5] : celloutsig_1_2z[4:2];
  assign celloutsig_0_10z[5:1] = celloutsig_0_2z[4] ? { celloutsig_0_2z[5], 1'h1, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z } : { celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[18] ? in_data[59:54] : { in_data[84:83], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = ~ in_data[191:181];
  assign celloutsig_1_18z = { celloutsig_1_2z[10:8], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z } | { celloutsig_1_7z[2:1], celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_7z = { celloutsig_0_2z[5:3], celloutsig_0_4z } | { celloutsig_0_2z[1], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_5z[2:1], celloutsig_0_4z } | _00_[2:0];
  assign celloutsig_1_4z = celloutsig_1_2z[4:1] >> celloutsig_1_2z[9:6];
  assign celloutsig_0_15z = { celloutsig_0_10z[5:1], celloutsig_0_11z } >> { celloutsig_0_13z[6:0], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_2z[5:2], celloutsig_0_6z } >> { celloutsig_0_15z[6:3], celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_24z[4:2], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_5z } <<< { in_data[29:20], celloutsig_0_3z, celloutsig_0_4z, _00_[2:0] };
  assign celloutsig_0_5z = celloutsig_0_2z[5:3] ~^ { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_13z[9:4], celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_11z } ~^ { celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_0_13z = { in_data[94:83], celloutsig_0_9z } ^ { celloutsig_0_2z[5:3], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_10z[3:1], celloutsig_0_10z[5:1], celloutsig_0_0z } ^ { celloutsig_0_13z[12:10], _00_[2:0], _00_[2:0] };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[4] & celloutsig_0_0z) | celloutsig_0_2z[1]);
  assign { celloutsig_0_25z[6:1], celloutsig_0_25z[13], celloutsig_0_25z[14], celloutsig_0_25z[10], celloutsig_0_25z[12], celloutsig_0_25z[15], celloutsig_0_25z[11], celloutsig_0_25z[0], celloutsig_0_25z[9:8], celloutsig_0_25z[16] } = ~ { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign _00_[12:3] = celloutsig_0_14z[13:4];
  assign celloutsig_0_10z[0] = celloutsig_0_0z;
  assign celloutsig_0_25z[7] = celloutsig_0_25z[16];
  assign { out_data[133:128], out_data[96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
