`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 16 2023 20:15:44 CST (May 16 2023 12:15:44 UTC)

module dut_OrReduction_14U_1U_4(in1, out1);
  input [13:0] in1;
  output out1;
  wire [13:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3;
  OR4X1 g31(.A (in1[1]), .B (n_2), .C (in1[0]), .D (n_3), .Y (out1));
  NAND2XL g32(.A (n_1), .B (n_0), .Y (n_3));
  OR4X1 g33(.A (in1[5]), .B (in1[4]), .C (in1[3]), .D (in1[2]), .Y
       (n_2));
  NOR4X1 g35(.A (in1[13]), .B (in1[12]), .C (in1[11]), .D (in1[10]), .Y
       (n_1));
  NOR4X1 g34(.A (in1[9]), .B (in1[8]), .C (in1[7]), .D (in1[6]), .Y
       (n_0));
endmodule


