stratixiii_io_ibuf;3;1;i,ibar,dynamicterminationcontrol;o;bus_hold,simulate_z_as;
stratixiii_io_obuf;6;2;i,oe,dynamicterminationcontrol,seriesterminationcontrol,parallelterminationcontrol,devoe;o,obar;bus_hold,open_drain_output,shift_series_termination_control;
stratixiii_lcell_comb;9;4;dataa,datab,datac,datad,datae,dataf,datag,cin,sharein;combout,sumout,cout,shareout;extended_lut,lut_mask,shared_arith;
dffeas;11;1;clk,d,asdata,clrn,aload,sclr,sload,ena,devclrn,devpor,prn;q;is_wysiwyg,power_up;
stratixiii_ram_block;22;4;portawe,portare,portaaddrstall,portbwe,portbre,portbaddrstall,clk0,clk1,ena0,ena1,ena2,ena3,clr0,clr1,portadatain,portaaddr,portabyteenamasks,portbdatain,portbaddr,portbbyteenamasks,devclrn,devpor;portadataout,portbdataout,eccstatus,dftout;clk0_core_clock_enable,clk0_input_clock_enable,clk0_output_clock_enable,clock_duty_cycle_dependence,data_interleave_offset_in_bits,data_interleave_width_in_bits,logical_ram_name,mixed_port_feed_through_mode,operation_mode,port_a_address_clear,port_a_address_width,port_a_byte_enable_clock,port_a_data_out_clear,port_a_data_out_clock,port_a_data_width,port_a_first_address,port_a_first_bit_number,port_a_last_address,port_a_logical_ram_depth,port_a_logical_ram_width,port_a_read_during_write_mode,port_b_address_clear,port_b_address_clock,port_b_address_width,port_b_data_out_clear,port_b_data_out_clock,port_b_data_width,port_b_first_address,port_b_first_bit_number,port_b_last_address,port_b_logical_ram_depth,port_b_logical_ram_width,port_b_read_during_write_mode,port_b_read_enable_clock,ram_block_type;
stratixiii_mac_mult;9;2;signa,signb,dataa,datab,clk,aclr,ena,devclrn,devpor;dataout,scanouta;dataa_clear,dataa_clock,dataa_width,datab_clear,datab_clock,datab_width,scanouta_clear,scanouta_clock,signa_clear,signa_clock,signa_internally_grounded,signb_clear,signb_clock,signb_internally_grounded;
stratixiii_mac_out;23;3;signa,signb,zeroacc,zerochainout,zeroloopback,rotate,shiftright,round,roundchainout,saturate,saturatechainout,dataa,datab,datac,datad,chainin,clk,aclr,ena,devclrn,devpor,overflow,saturatechainoutoverflow;dataout,scanouta;acc_adder_operation,dataa_width,datab_width,first_adder0_clear,first_adder0_clock,first_adder0_mode,first_adder1_clear,first_adder1_clock,first_adder1_mode,multa_signa_internally_grounded,multa_signb_internally_grounded,multb_signa_internally_grounded,multb_signb_internally_grounded,multc_signa_internally_grounded,multc_signb_internally_grounded,multd_signa_internally_grounded,multd_signb_internally_grounded,operation_mode,output_clear,output_clock,rotate_clear,rotate_clock,rotate_output_clear,rotate_output_clock,rotate_pipeline_clear,rotate_pipeline_clock,round_chain_out_mode,round_chain_out_width,round_clear,round_clock,round_mode,round_pipeline_clear,round_pipeline_clock,round_width,roundchainout_clear,roundchainout_clock,roundchainout_output_clear,roundchainout_output_clock,roundchainout_pipeline_clear,roundchainout_pipeline_clock,saturate_chain_out_mode,saturate_chain_out_width,saturate_clear,saturate_clock,saturate_mode,saturate_pipeline_clear,saturate_pipeline_clock,saturate_width,saturatechainout_clear,saturatechainout_clock,saturatechainout_output_clear,saturatechainout_output_clock,saturatechainout_pipeline_clear,saturatechainout_pipeline_clock,second_adder_clear,second_adder_clock,shiftright_clear,shiftright_clock,shiftright_output_clear,shiftright_output_clock,shiftright_pipeline_clear,shiftright_pipeline_clock,signa_clear,signa_clock,signa_pipeline_clear,signa_pipeline_clock,signb_clear,signb_clock,signb_pipeline_clear,signb_pipeline_clock,zeroacc_clear,zeroacc_clock,zeroacc_pipeline_clear,zeroacc_pipeline_clock,zerochainout_output_clear,zerochainout_output_clock,zeroloopback_clear,zeroloopback_clock,zeroloopback_output_clear,zeroloopback_output_clock,zeroloopback_pipeline_clear,zeroloopback_pipeline_clock;
stratixiii_clkena;4;2;inclk,ena,devclrn,devpor;outclk,enaout;clock_type,ena_register_mode;
stratixiii_mlab_cell;6;1;clk0,ena0,portadatain,portaaddr,portabyteenamasks,portbaddr;portbdataout;address_width,data_width,first_address,first_bit_number,last_address,logical_ram_depth,logical_ram_name,logical_ram_width,mixed_port_feed_through_mode;