// Seed: 108526496
module module_0;
  assign id_1 = 1;
  module_2();
  uwire id_2 = 1, id_3;
  assign id_1 = 1;
  assign id_1 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
program module_2 ();
  logic [7:0] id_1;
  id_2(
      .id_0(1), .id_1(1), .id_2(id_1[1]), .id_3((1)), .id_4(id_1)
  ); module_3();
  wire id_3;
endprogram
module module_3;
  wire id_1;
endmodule
module module_4;
  wire id_1;
  module_3();
endmodule
