{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 14:28:09 2017 " "Info: Processing started: Fri Nov 10 14:28:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jp-jp " "Info: Found design unit 1: jp-jp" {  } { { "jp.vhd" "" { Text "G:/最终的vhdl/game/jp.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jp " "Info: Found entity 1: jp" {  } { { "jp.vhd" "" { Text "G:/最终的vhdl/game/jp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-lcd " "Info: Found design unit 1: lcd-lcd" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dianzheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dianzheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dianzheng-dianzheng " "Info: Found design unit 1: dianzheng-dianzheng" {  } { { "dianzheng.vhd" "" { Text "G:/最终的vhdl/game/dianzheng.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dianzheng " "Info: Found entity 1: dianzheng" {  } { { "dianzheng.vhd" "" { Text "G:/最终的vhdl/game/dianzheng.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fmq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmq-fmq " "Info: Found design unit 1: fmq-fmq" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fmq " "Info: Found entity 1: fmq" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sjs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sjs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sjs-sjs " "Info: Found design unit 1: sjs-sjs" {  } { { "sjs.vhd" "" { Text "G:/最终的vhdl/game/sjs.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sjs " "Info: Found entity 1: sjs" {  } { { "sjs.vhd" "" { Text "G:/最终的vhdl/game/sjs.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invariable_number.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file invariable_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invariable_number-example " "Info: Found design unit 1: invariable_number-example" {  } { { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 invariable_number " "Info: Found entity 1: invariable_number" {  } { { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control " "Info: Found design unit 1: control-control" {  } { { "control.vhd" "" { Text "G:/最终的vhdl/game/control.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "G:/最终的vhdl/game/control.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-behavior " "Info: Found design unit 1: game-behavior" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exchange.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exchange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exchange-behavior " "Info: Found design unit 1: exchange-behavior" {  } { { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exchange " "Info: Found entity 1: exchange" {  } { { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Info: Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jp jp:u1 " "Info: Elaborating entity \"jp\" for hierarchy \"jp:u1\"" {  } { { "game.vhd" "u1" { Text "G:/最终的vhdl/game/game.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:u2 " "Info: Elaborating entity \"lcd\" for hierarchy \"lcd:u2\"" {  } { { "game.vhd" "u2" { Text "G:/最终的vhdl/game/game.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd.vhd(52) " "Warning (10037): Verilog HDL or VHDL warning at lcd.vhd(52): conditional expression evaluates to a constant" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 52 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jqs lcd.vhd(75) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(75): signal \"jqs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jqs lcd.vhd(76) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(76): signal \"jqs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jqs lcd.vhd(77) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(77): signal \"jqs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jqs lcd.vhd(78) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(78): signal \"jqs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jqs lcd.vhd(79) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(79): signal \"jqs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jqs lcd.vhd(80) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(80): signal \"jqs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step lcd.vhd(90) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(90): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yhs lcd.vhd(94) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(94): signal \"yhs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yhs lcd.vhd(95) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(95): signal \"yhs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yhs lcd.vhd(96) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(96): signal \"yhs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yhs lcd.vhd(97) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(97): signal \"yhs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yhs lcd.vhd(98) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(98): signal \"yhs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yhs lcd.vhd(99) " "Warning (10492): VHDL Process Statement warning at lcd.vhd(99): signal \"yhs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dianzheng dianzheng:u3 " "Info: Elaborating entity \"dianzheng\" for hierarchy \"dianzheng:u3\"" {  } { { "game.vhd" "u3" { Text "G:/最终的vhdl/game/game.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u4 " "Info: Elaborating entity \"control\" for hierarchy \"control:u4\"" {  } { { "game.vhd" "u4" { Text "G:/最终的vhdl/game/game.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k control.vhd(43) " "Warning (10036): Verilog HDL or VHDL warning at control.vhd(43): object \"k\" assigned a value but never read" {  } { { "control.vhd" "" { Text "G:/最终的vhdl/game/control.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmq fmq:u5 " "Info: Elaborating entity \"fmq\" for hierarchy \"fmq:u5\"" {  } { { "game.vhd" "u5" { Text "G:/最终的vhdl/game/game.vhd" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L_1 fmq.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(23): object \"L_1\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L_3 fmq.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(25): object \"L_3\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L_4 fmq.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(26): object \"L_4\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L_6 fmq.vhd(28) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(28): object \"L_6\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L_7 fmq.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(29): object \"L_7\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_2 fmq.vhd(38) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(38): object \"H_2\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_3 fmq.vhd(39) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(39): object \"H_3\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_4 fmq.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(40): object \"H_4\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_5 fmq.vhd(41) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(41): object \"H_5\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_6 fmq.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(42): object \"H_6\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_7 fmq.vhd(43) " "Warning (10036): Verilog HDL or VHDL warning at fmq.vhd(43): object \"H_7\" assigned a value but never read" {  } { { "fmq.vhd" "" { Text "G:/最终的vhdl/game/fmq.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sjs sjs:u6 " "Info: Elaborating entity \"sjs\" for hierarchy \"sjs:u6\"" {  } { { "game.vhd" "u6" { Text "G:/最终的vhdl/game/game.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invariable_number invariable_number:u7 " "Info: Elaborating entity \"invariable_number\" for hierarchy \"invariable_number:u7\"" {  } { { "game.vhd" "u7" { Text "G:/最终的vhdl/game/game.vhd" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exchange exchange:u8 " "Info: Elaborating entity \"exchange\" for hierarchy \"exchange:u8\"" {  } { { "game.vhd" "u8" { Text "G:/最终的vhdl/game/game.vhd" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "RW GND " "Warning (13410): Pin \"RW\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[0\] GND " "Warning (13410): Pin \"RG\[0\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[1\] GND " "Warning (13410): Pin \"RG\[1\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[2\] GND " "Warning (13410): Pin \"RG\[2\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[3\] GND " "Warning (13410): Pin \"RG\[3\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[4\] GND " "Warning (13410): Pin \"RG\[4\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[5\] GND " "Warning (13410): Pin \"RG\[5\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[6\] GND " "Warning (13410): Pin \"RG\[6\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RG\[7\] GND " "Warning (13410): Pin \"RG\[7\]\" is stuck at GND" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1395 " "Info: Implemented 1395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1334 " "Info: Implemented 1334 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 14:28:17 2017 " "Info: Processing ended: Fri Nov 10 14:28:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 14:28:18 2017 " "Info: Processing started: Fri Nov 10 14:28:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "game EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"game\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 18 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 18" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcd:u2\|cp Global clock " "Info: Automatically promoted some destinations of signal \"lcd:u2\|cp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "EN " "Info: Destination \"EN\" may be non-global or may not use global clock" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd:u2\|cp " "Info: Destination \"lcd:u2\|cp\" may be non-global or may not use global clock" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 38 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "invariable_number:u7\|clk_out Global clock " "Info: Automatically promoted signal \"invariable_number:u7\|clk_out\" to use Global clock" {  } { { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 18 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.087 ns register pin " "Info: Estimated most critical path is register to pin delay of 14.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:u2\|cnt\[4\] 1 REG LAB_X15_Y5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y5; Fanout = 42; REG Node = 'lcd:u2\|cnt\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:u2|cnt[4] } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.511 ns) 1.759 ns lcd:u2\|Mux104~14 2 COMB LAB_X16_Y5 1 " "Info: 2: + IC(1.248 ns) + CELL(0.511 ns) = 1.759 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~14'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { lcd:u2|cnt[4] lcd:u2|Mux104~14 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 2.942 ns lcd:u2\|Mux104~15 3 COMB LAB_X16_Y5 1 " "Info: 3: + IC(0.672 ns) + CELL(0.511 ns) = 2.942 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~15'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~14 lcd:u2|Mux104~15 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 4.125 ns lcd:u2\|Mux104~16 4 COMB LAB_X16_Y5 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 4.125 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~16'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~15 lcd:u2|Mux104~16 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 5.308 ns lcd:u2\|Mux104~17 5 COMB LAB_X16_Y5 1 " "Info: 5: + IC(0.443 ns) + CELL(0.740 ns) = 5.308 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~17'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~16 lcd:u2|Mux104~17 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 6.491 ns lcd:u2\|Mux104~19 6 COMB LAB_X16_Y5 1 " "Info: 6: + IC(0.672 ns) + CELL(0.511 ns) = 6.491 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~19'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~17 lcd:u2|Mux104~19 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 7.674 ns lcd:u2\|Mux104~23 7 COMB LAB_X16_Y5 1 " "Info: 7: + IC(0.672 ns) + CELL(0.511 ns) = 7.674 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~23'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~19 lcd:u2|Mux104~23 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 8.857 ns lcd:u2\|Mux104~20 8 COMB LAB_X16_Y5 1 " "Info: 8: + IC(0.443 ns) + CELL(0.740 ns) = 8.857 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104~20'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~23 lcd:u2|Mux104~20 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 10.040 ns lcd:u2\|Mux104 9 COMB LAB_X16_Y5 1 " "Info: 9: + IC(0.983 ns) + CELL(0.200 ns) = 10.040 ns; Loc. = LAB_X16_Y5; Fanout = 1; COMB Node = 'lcd:u2\|Mux104'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lcd:u2|Mux104~20 lcd:u2|Mux104 } "NODE_NAME" } } { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(2.322 ns) 14.087 ns Qdata\[0\] 10 PIN PIN_101 0 " "Info: 10: + IC(1.725 ns) + CELL(2.322 ns) = 14.087 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'Qdata\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { lcd:u2|Mux104 Qdata[0] } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.960 ns ( 49.41 % ) " "Info: Total cell delay = 6.960 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.127 ns ( 50.59 % ) " "Info: Total interconnect delay = 7.127 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.087 ns" { lcd:u2|cnt[4] lcd:u2|Mux104~14 lcd:u2|Mux104~15 lcd:u2|Mux104~16 lcd:u2|Mux104~17 lcd:u2|Mux104~19 lcd:u2|Mux104~23 lcd:u2|Mux104~20 lcd:u2|Mux104 Qdata[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Info: Average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 40% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/最终的vhdl/game/game.fit.smsg " "Info: Generated suppressed messages file G:/最终的vhdl/game/game.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 14:28:24 2017 " "Info: Processing ended: Fri Nov 10 14:28:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 14:28:25 2017 " "Info: Processing started: Fri Nov 10 14:28:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 14:28:26 2017 " "Info: Processing ended: Fri Nov 10 14:28:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 14:28:27 2017 " "Info: Processing started: Fri Nov 10 14:28:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "invariable_number:u7\|clk_out " "Info: Detected ripple clock \"invariable_number:u7\|clk_out\" as buffer" {  } { { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 18 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "invariable_number:u7\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd:u2\|cp " "Info: Detected ripple clock \"lcd:u2\|cp\" as buffer" {  } { { "lcd.vhd" "" { Text "G:/最终的vhdl/game/lcd.vhd" 38 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:u2\|cp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register control:u4\|temporary1\[6\] register exchange:u8\|outdata\[18\] 60.08 MHz 16.645 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 60.08 MHz between source register \"control:u4\|temporary1\[6\]\" and destination register \"exchange:u8\|outdata\[18\]\" (period= 16.645 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.936 ns + Longest register register " "Info: + Longest register to register delay is 15.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:u4\|temporary1\[6\] 1 REG LC_X13_Y8_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y8_N7; Fanout = 9; REG Node = 'control:u4\|temporary1\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:u4|temporary1[6] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/最终的vhdl/game/control.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.200 ns) 2.395 ns exchange:u8\|Equal0~1 2 COMB LC_X13_Y8_N6 1 " "Info: 2: + IC(2.195 ns) + CELL(0.200 ns) = 2.395 ns; Loc. = LC_X13_Y8_N6; Fanout = 1; COMB Node = 'exchange:u8\|Equal0~1'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { control:u4|temporary1[6] exchange:u8|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/eda/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.914 ns) 4.413 ns exchange:u8\|Equal0~4 3 COMB LC_X12_Y8_N2 2 " "Info: 3: + IC(1.104 ns) + CELL(0.914 ns) = 4.413 ns; Loc. = LC_X12_Y8_N2; Fanout = 2; COMB Node = 'exchange:u8\|Equal0~4'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { exchange:u8|Equal0~1 exchange:u8|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/eda/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.200 ns) 6.436 ns exchange:u8\|Add0~1 4 COMB LC_X13_Y10_N3 16 " "Info: 4: + IC(1.823 ns) + CELL(0.200 ns) = 6.436 ns; Loc. = LC_X13_Y10_N3; Fanout = 16; COMB Node = 'exchange:u8\|Add0~1'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { exchange:u8|Equal0~4 exchange:u8|Add0~1 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.200 ns) 7.437 ns exchange:u8\|Add0~2 5 COMB LC_X13_Y10_N8 17 " "Info: 5: + IC(0.801 ns) + CELL(0.200 ns) = 7.437 ns; Loc. = LC_X13_Y10_N8; Fanout = 17; COMB Node = 'exchange:u8\|Add0~2'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { exchange:u8|Add0~1 exchange:u8|Add0~2 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.740 ns) 10.148 ns exchange:u8\|outdata\[16\]~40 6 COMB LC_X10_Y10_N4 2 " "Info: 6: + IC(1.971 ns) + CELL(0.740 ns) = 10.148 ns; Loc. = LC_X10_Y10_N4; Fanout = 2; COMB Node = 'exchange:u8\|outdata\[16\]~40'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { exchange:u8|Add0~2 exchange:u8|outdata[16]~40 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.511 ns) 11.458 ns exchange:u8\|outdata\[16\]~43 7 COMB LC_X10_Y10_N5 6 " "Info: 7: + IC(0.799 ns) + CELL(0.511 ns) = 11.458 ns; Loc. = LC_X10_Y10_N5; Fanout = 6; COMB Node = 'exchange:u8\|outdata\[16\]~43'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { exchange:u8|outdata[16]~40 exchange:u8|outdata[16]~43 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.740 ns) 14.811 ns exchange:u8\|outdata~52 8 COMB LC_X9_Y8_N4 1 " "Info: 8: + IC(2.613 ns) + CELL(0.740 ns) = 14.811 ns; Loc. = LC_X9_Y8_N4; Fanout = 1; COMB Node = 'exchange:u8\|outdata~52'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { exchange:u8|outdata[16]~43 exchange:u8|outdata~52 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 15.936 ns exchange:u8\|outdata\[18\] 9 REG LC_X9_Y8_N5 7 " "Info: 9: + IC(0.534 ns) + CELL(0.591 ns) = 15.936 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; REG Node = 'exchange:u8\|outdata\[18\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { exchange:u8|outdata~52 exchange:u8|outdata[18] } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.096 ns ( 25.70 % ) " "Info: Total cell delay = 4.096 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.840 ns ( 74.30 % ) " "Info: Total interconnect delay = 11.840 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.936 ns" { control:u4|temporary1[6] exchange:u8|Equal0~1 exchange:u8|Equal0~4 exchange:u8|Add0~1 exchange:u8|Add0~2 exchange:u8|outdata[16]~40 exchange:u8|outdata[16]~43 exchange:u8|outdata~52 exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.936 ns" { control:u4|temporary1[6] {} exchange:u8|Equal0~1 {} exchange:u8|Equal0~4 {} exchange:u8|Add0~1 {} exchange:u8|Add0~2 {} exchange:u8|outdata[16]~40 {} exchange:u8|outdata[16]~43 {} exchange:u8|outdata~52 {} exchange:u8|outdata[18] {} } { 0.000ns 2.195ns 1.104ns 1.823ns 0.801ns 1.971ns 0.799ns 2.613ns 0.534ns } { 0.000ns 0.200ns 0.914ns 0.200ns 0.200ns 0.740ns 0.511ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns exchange:u8\|outdata\[18\] 2 REG LC_X9_Y8_N5 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; REG Node = 'exchange:u8\|outdata\[18\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns control:u4\|temporary1\[6\] 2 REG LC_X13_Y8_N7 9 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y8_N7; Fanout = 9; REG Node = 'control:u4\|temporary1\[6\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK control:u4|temporary1[6] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/最终的vhdl/game/control.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK control:u4|temporary1[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} control:u4|temporary1[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK control:u4|temporary1[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} control:u4|temporary1[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "G:/最终的vhdl/game/control.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.936 ns" { control:u4|temporary1[6] exchange:u8|Equal0~1 exchange:u8|Equal0~4 exchange:u8|Add0~1 exchange:u8|Add0~2 exchange:u8|outdata[16]~40 exchange:u8|outdata[16]~43 exchange:u8|outdata~52 exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "15.936 ns" { control:u4|temporary1[6] {} exchange:u8|Equal0~1 {} exchange:u8|Equal0~4 {} exchange:u8|Add0~1 {} exchange:u8|Add0~2 {} exchange:u8|outdata[16]~40 {} exchange:u8|outdata[16]~43 {} exchange:u8|outdata~52 {} exchange:u8|outdata[18] {} } { 0.000ns 2.195ns 1.104ns 1.823ns 0.801ns 1.971ns 0.799ns 2.613ns 0.534ns } { 0.000ns 0.200ns 0.914ns 0.200ns 0.200ns 0.740ns 0.511ns 0.740ns 0.591ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK control:u4|temporary1[6] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} control:u4|temporary1[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "exchange:u8\|outdata\[18\] mode CLK 6.756 ns register " "Info: tsu for register \"exchange:u8\|outdata\[18\]\" (data pin = \"mode\", clock pin = \"CLK\") is 6.756 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.242 ns + Longest pin register " "Info: + Longest pin to register delay is 10.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 PIN PIN_134 39 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 39; PIN Node = 'mode'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.782 ns) + CELL(0.914 ns) 4.828 ns exchange:u8\|outdata\[16\]~41 2 COMB LC_X10_Y10_N1 2 " "Info: 2: + IC(2.782 ns) + CELL(0.914 ns) = 4.828 ns; Loc. = LC_X10_Y10_N1; Fanout = 2; COMB Node = 'exchange:u8\|outdata\[16\]~41'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.696 ns" { mode exchange:u8|outdata[16]~41 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.200 ns) 5.764 ns exchange:u8\|outdata\[16\]~43 3 COMB LC_X10_Y10_N5 6 " "Info: 3: + IC(0.736 ns) + CELL(0.200 ns) = 5.764 ns; Loc. = LC_X10_Y10_N5; Fanout = 6; COMB Node = 'exchange:u8\|outdata\[16\]~43'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { exchange:u8|outdata[16]~41 exchange:u8|outdata[16]~43 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.740 ns) 9.117 ns exchange:u8\|outdata~52 4 COMB LC_X9_Y8_N4 1 " "Info: 4: + IC(2.613 ns) + CELL(0.740 ns) = 9.117 ns; Loc. = LC_X9_Y8_N4; Fanout = 1; COMB Node = 'exchange:u8\|outdata~52'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { exchange:u8|outdata[16]~43 exchange:u8|outdata~52 } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 10.242 ns exchange:u8\|outdata\[18\] 5 REG LC_X9_Y8_N5 7 " "Info: 5: + IC(0.534 ns) + CELL(0.591 ns) = 10.242 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; REG Node = 'exchange:u8\|outdata\[18\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { exchange:u8|outdata~52 exchange:u8|outdata[18] } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 34.92 % ) " "Info: Total cell delay = 3.577 ns ( 34.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.665 ns ( 65.08 % ) " "Info: Total interconnect delay = 6.665 ns ( 65.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { mode exchange:u8|outdata[16]~41 exchange:u8|outdata[16]~43 exchange:u8|outdata~52 exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { mode {} mode~combout {} exchange:u8|outdata[16]~41 {} exchange:u8|outdata[16]~43 {} exchange:u8|outdata~52 {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 2.782ns 0.736ns 2.613ns 0.534ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns exchange:u8\|outdata\[18\] 2 REG LC_X9_Y8_N5 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; REG Node = 'exchange:u8\|outdata\[18\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "exchange.vhd" "" { Text "G:/最终的vhdl/game/exchange.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { mode exchange:u8|outdata[16]~41 exchange:u8|outdata[16]~43 exchange:u8|outdata~52 exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { mode {} mode~combout {} exchange:u8|outdata[16]~41 {} exchange:u8|outdata[16]~43 {} exchange:u8|outdata~52 {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 2.782ns 0.736ns 2.613ns 0.534ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.740ns 0.591ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK exchange:u8|outdata[18] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} exchange:u8|outdata[18] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK cout\[5\] invariable_number:u7\|num\[1\] 22.464 ns register " "Info: tco from clock \"CLK\" to destination pin \"cout\[5\]\" through register \"invariable_number:u7\|num\[1\]\" is 22.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.991 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns invariable_number:u7\|clk_out 2 REG LC_X4_Y10_N7 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N7; Fanout = 4; REG Node = 'invariable_number:u7\|clk_out'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK invariable_number:u7|clk_out } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.878 ns) + CELL(0.918 ns) 10.991 ns invariable_number:u7\|num\[1\] 3 REG LC_X8_Y5_N7 28 " "Info: 3: + IC(5.878 ns) + CELL(0.918 ns) = 10.991 ns; Loc. = LC_X8_Y5_N7; Fanout = 28; REG Node = 'invariable_number:u7\|num\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.796 ns" { invariable_number:u7|clk_out invariable_number:u7|num[1] } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 438 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 30.71 % ) " "Info: Total cell delay = 3.375 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.616 ns ( 69.29 % ) " "Info: Total interconnect delay = 7.616 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.991 ns" { CLK invariable_number:u7|clk_out invariable_number:u7|num[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.991 ns" { CLK {} CLK~combout {} invariable_number:u7|clk_out {} invariable_number:u7|num[1] {} } { 0.000ns 0.000ns 1.738ns 5.878ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 438 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.097 ns + Longest register pin " "Info: + Longest register to pin delay is 11.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns invariable_number:u7\|num\[1\] 1 REG LC_X8_Y5_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N7; Fanout = 28; REG Node = 'invariable_number:u7\|num\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { invariable_number:u7|num[1] } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 438 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.740 ns) 2.266 ns invariable_number:u7\|Mux49~2 2 COMB LC_X9_Y5_N9 4 " "Info: 2: + IC(1.526 ns) + CELL(0.740 ns) = 2.266 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'invariable_number:u7\|Mux49~2'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { invariable_number:u7|num[1] invariable_number:u7|Mux49~2 } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 450 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.511 ns) 4.531 ns invariable_number:u7\|Mux49~5 3 COMB LC_X10_Y5_N7 1 " "Info: 3: + IC(1.754 ns) + CELL(0.511 ns) = 4.531 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'invariable_number:u7\|Mux49~5'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { invariable_number:u7|Mux49~2 invariable_number:u7|Mux49~5 } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 450 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.036 ns invariable_number:u7\|Mux49~6 4 COMB LC_X10_Y5_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.036 ns; Loc. = LC_X10_Y5_N8; Fanout = 1; COMB Node = 'invariable_number:u7\|Mux49~6'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { invariable_number:u7|Mux49~5 invariable_number:u7|Mux49~6 } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 450 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.200 ns) 7.082 ns invariable_number:u7\|Mux49~7 5 COMB LC_X9_Y4_N0 1 " "Info: 5: + IC(1.846 ns) + CELL(0.200 ns) = 7.082 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'invariable_number:u7\|Mux49~7'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { invariable_number:u7|Mux49~6 invariable_number:u7|Mux49~7 } "NODE_NAME" } } { "invariable_number.vhd" "" { Text "G:/最终的vhdl/game/invariable_number.vhd" 450 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(2.322 ns) 11.097 ns cout\[5\] 6 PIN PIN_59 0 " "Info: 6: + IC(1.693 ns) + CELL(2.322 ns) = 11.097 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'cout\[5\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { invariable_number:u7|Mux49~7 cout[5] } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 35.80 % ) " "Info: Total cell delay = 3.973 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.124 ns ( 64.20 % ) " "Info: Total interconnect delay = 7.124 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { invariable_number:u7|num[1] invariable_number:u7|Mux49~2 invariable_number:u7|Mux49~5 invariable_number:u7|Mux49~6 invariable_number:u7|Mux49~7 cout[5] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { invariable_number:u7|num[1] {} invariable_number:u7|Mux49~2 {} invariable_number:u7|Mux49~5 {} invariable_number:u7|Mux49~6 {} invariable_number:u7|Mux49~7 {} cout[5] {} } { 0.000ns 1.526ns 1.754ns 0.305ns 1.846ns 1.693ns } { 0.000ns 0.740ns 0.511ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.991 ns" { CLK invariable_number:u7|clk_out invariable_number:u7|num[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "10.991 ns" { CLK {} CLK~combout {} invariable_number:u7|clk_out {} invariable_number:u7|num[1] {} } { 0.000ns 0.000ns 1.738ns 5.878ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { invariable_number:u7|num[1] invariable_number:u7|Mux49~2 invariable_number:u7|Mux49~5 invariable_number:u7|Mux49~6 invariable_number:u7|Mux49~7 cout[5] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { invariable_number:u7|num[1] {} invariable_number:u7|Mux49~2 {} invariable_number:u7|Mux49~5 {} invariable_number:u7|Mux49~6 {} invariable_number:u7|Mux49~7 {} cout[5] {} } { 0.000ns 1.526ns 1.754ns 0.305ns 1.846ns 1.693ns } { 0.000ns 0.740ns 0.511ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "jp:u1\|lastrow\[1\] JPRow\[1\] CLK -1.254 ns register " "Info: th for register \"jp:u1\|lastrow\[1\]\" (data pin = \"JPRow\[1\]\", clock pin = \"CLK\") is -1.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns jp:u1\|lastrow\[1\] 2 REG LC_X14_Y7_N1 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y7_N1; Fanout = 1; REG Node = 'jp:u1\|lastrow\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK jp:u1|lastrow[1] } "NODE_NAME" } } { "jp.vhd" "" { Text "G:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|lastrow[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|lastrow[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "jp.vhd" "" { Text "G:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.294 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns JPRow\[1\] 1 PIN PIN_112 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 7; PIN Node = 'JPRow\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JPRow[1] } "NODE_NAME" } } { "game.vhd" "" { Text "G:/最终的vhdl/game/game.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.882 ns) + CELL(0.280 ns) 5.294 ns jp:u1\|lastrow\[1\] 2 REG LC_X14_Y7_N1 1 " "Info: 2: + IC(3.882 ns) + CELL(0.280 ns) = 5.294 ns; Loc. = LC_X14_Y7_N1; Fanout = 1; REG Node = 'jp:u1\|lastrow\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.162 ns" { JPRow[1] jp:u1|lastrow[1] } "NODE_NAME" } } { "jp.vhd" "" { Text "G:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.67 % ) " "Info: Total cell delay = 1.412 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.882 ns ( 73.33 % ) " "Info: Total interconnect delay = 3.882 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { JPRow[1] jp:u1|lastrow[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { JPRow[1] {} JPRow[1]~combout {} jp:u1|lastrow[1] {} } { 0.000ns 0.000ns 3.882ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|lastrow[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|lastrow[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { JPRow[1] jp:u1|lastrow[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { JPRow[1] {} JPRow[1]~combout {} jp:u1|lastrow[1] {} } { 0.000ns 0.000ns 3.882ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 14:28:30 2017 " "Info: Processing ended: Fri Nov 10 14:28:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Info: Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
