// Seed: 281422478
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    output wand id_5,
    input wire id_6,
    input wire id_7,
    output uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output wire id_11,
    output supply1 id_12
);
  wire id_14;
  wire id_15 = 1;
  logic [-1 : -1] id_16;
  ;
  assign id_5 = 1;
  wire id_17;
  genvar id_18;
  wire id_19;
  parameter id_20 = 1;
  assign module_1.id_0 = 0;
  assign id_18 = id_16;
  logic id_21;
  wire  id_22;
  assign id_18 = -1'd0;
  logic [1 'b0 : -1] id_23 = id_0, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32;
  logic id_33, id_34;
endmodule
module module_1 #(
    parameter id_13 = 32'd81,
    parameter id_4  = 32'd60,
    parameter id_9  = 32'd88
) (
    input  tri1 id_0,
    output tri1 id_1,
    input  wand id_2,
    output tri0 id_3,
    input  wand _id_4,
    input  wor  id_5,
    output wand id_6,
    input  tri  id_7
    , _id_13,
    input  wor  id_8,
    input  tri0 _id_9,
    input  tri0 id_10,
    input  wand id_11
);
  logic [1 : -1] id_14;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_0,
      id_8,
      id_6,
      id_1,
      id_10,
      id_7,
      id_3,
      id_10,
      id_1,
      id_3,
      id_6
  );
  logic [-1 : -1] id_15[-1  -  id_9 : 1];
  wire id_16;
  wire id_17;
  wire [id_4  #  (  .  id_4  (  1  )  ) : -1  -  1 'b0 ==  id_13] id_18;
  localparam id_19 = 1'd0;
endmodule
