file "db/GBCPStat_XV.template" { pattern
{SYS,	SUBSYS,		DEV,	SUBDEV }
###EBx-CPStat
{SCL31,	-CDL01:,	EBx01,	-XV7301:}
{SCL31,	-CDL01:,	EBx01,	-XV7302:}
{SCL31,	-CDL01:,	EBx01,	-XV7401:}
{SCL31,	-CDL01:,	EBx01,	-XV7501:}
{SCL31,	-CDL01:,	EBx01,	-XV7502:}

###VBx-CPStat
{SCL32,	-BL02:,		CM01,	-XV8501:}
{SCL32,	-BL02:,		CM02,	-XV8501:}
{SCL32,	-BL02:,		CM03,	-XV8501:}
{SCL32,	-BL02:,		CM04,	-XV8501:}
{SCL32,	-BL02:,		CM05,	-XV8501:}
{SCL32,	-BL02:,		CM06,	-XV8501:}
{SCL32,	-BL02:,		CM07,	-XV8501:}
{SCL32,	-BL02:,		CM08,	-XV8501:}
{SCL32,	-BL02:,		CM09,	-XV8501:}
{SCL32,	-BL02:,		CM10,	-XV8501:}
{SCL32,	-BL02:,		CM11,	-XV8501:}
{SCL32,	-BL02:,		CM12,	-XV8501:}
{SCL32,	-BL02:,		CM13,	-XV8501:}

{SCL32,	-BL03:,		CM01,	-XV8501:}
{SCL32,	-BL03:,		CM02,	-XV8501:}
{SCL32,	-BL03:,		CM03,	-XV8501:}
{SCL32,	-BL03:,		CM04,	-XV8501:}
{SCL32,	-BL03:,		CM05,	-XV8501:}
{SCL32,	-BL03:,		CM06,	-XV8501:}
{SCL32,	-BL03:,		CM07,	-XV8501:}
{SCL32,	-BL03:,		CM08,	-XV8501:}
{SCL32,	-BL03:,		CM09,	-XV8501:}
{SCL32,	-BL03:,		CM10,	-XV8501:}
{SCL32,	-BL03:,		CM11,	-XV8501:}
{SCL32,	-BL03:,		CM12,	-XV8501:}
{SCL32,	-BL03:,		CM13,	-XV8501:}
{SCL32,	-BL03:,		CM14,	-XV8501:}
{SCL32,	-BL03:,		CM15,	-XV8501:}
{SCL32,	-BL03:,		CM16,	-XV8501:}
{SCL32,	-BL03:,		CM17,	-XV8501:}
{SCL32,	-BL03:,		CM18,	-XV8501:}
{SCL32,	-BL03:,		CM19,	-XV8501:}

{SCL32,	-BL02:,		CM03,	-XV8201:}
{SCL32,	-BL02:,		CM08,	-XV8201:}
{SCL32,	-BL02:,		CM12,	-XV8201:}
{SCL32,	-BL03:,		CM03,	-XV8201:}
{SCL32,	-BL03:,		CM08,	-XV8201:}
{SCL32,	-BL03:,		CM13,	-XV8201:}
{SCL32,	-BL03:,		CM17,	-XV8201:}

{SCL31,	-BL01:,		CM01,	-XV8101:}
{SCL31,	-BL01:,		CM01,	-XV8102:}
{SCL31,	-BL01:,		CM02,	-XV8101:}
{SCL31,	-BL01:,		CM02,	-XV8102:}
{SCL31,	-BL01:,		CM01,	-XV8103:}
{SCL31,	-BL01:,		CM02,	-XV8103:}
{SCL31,	-BL01:,		CM01,	-XV8111:}
{SCL31,	-BL01:,		CM01,	-XV8112:}
{SCL31,	-BL01:,		CM02,	-XV8113:}
{SCL31,	-BL01:,		CM02,	-XV8114:}
{SCL31,	-BL01:,		CM03,	-XV8101:}
{SCL31,	-BL01:,		CM03,	-XV8102:}
{SCL31,	-BL01:,		CM04,	-XV8101:}
{SCL31,	-BL01:,		CM04,	-XV8102:}
{SCL31,	-BL01:,		CM03,	-XV8103:}
{SCL31,	-BL01:,		CM04,	-XV8103:}
{SCL31,	-BL01:,		CM03,	-XV8111:}
{SCL31,	-BL01:,		CM03,	-XV8112:}
{SCL31,	-BL01:,		CM04,	-XV8113:}
{SCL31,	-BL01:,		CM04,	-XV8114:}
{SCL31,	-BL01:,		CM05,	-XV8101:}
{SCL31,	-BL01:,		CM05,	-XV8102:}
{SCL31,	-BL01:,		CM06,	-XV8101:}
{SCL31,	-BL01:,		CM06,	-XV8102:}
{SCL31,	-BL01:,		CM05,	-XV8103:}
{SCL31,	-BL01:,		CM06,	-XV8103:}
{SCL31,	-BL01:,		CM05,	-XV8111:}
{SCL31,	-BL01:,		CM05,	-XV8112:}
{SCL31,	-BL01:,		CM06,	-XV8113:}
{SCL31,	-BL01:,		CM06,	-XV8114:}
{SCL31,	-BL01:,		CM07,	-XV8101:}
{SCL31,	-BL01:,		CM07,	-XV8102:}
{SCL31,	-BL01:,		CM08,	-XV8101:}
{SCL31,	-BL01:,		CM08,	-XV8102:}
{SCL31,	-BL01:,		CM07,	-XV8103:}
{SCL31,	-BL01:,		CM08,	-XV8103:}
{SCL31,	-BL01:,		CM07,	-XV8111:}
{SCL31,	-BL01:,		CM07,	-XV8112:}
{SCL31,	-BL01:,		CM08,	-XV8113:}
{SCL31,	-BL01:,		CM08,	-XV8114:}
{SCL31,	-BL01:,		CM09,	-XV8101:}
{SCL31,	-BL01:,		CM09,	-XV8102:}
{SCL31,	-BL01:,		CM10,	-XV8101:}
{SCL31,	-BL01:,		CM10,	-XV8102:}
{SCL31,	-BL01:,		CM09,	-XV8103:}
{SCL31,	-BL01:,		CM10,	-XV8103:}
{SCL31,	-BL01:,		CM09,	-XV8111:}
{SCL31,	-BL01:,		CM09,	-XV8112:}
{SCL31,	-BL01:,		CM10,	-XV8113:}
{SCL31,	-BL01:,		CM10,	-XV8114:}
{SCL31,	-BL01:,		CM11,	-XV8101:}
{SCL31,	-BL01:,		CM11,	-XV8102:}
{SCL31,	-BL01:,		CM12,	-XV8101:}
{SCL31,	-BL01:,		CM12,	-XV8102:}
{SCL31,	-BL01:,		CM11,	-XV8103:}
{SCL31,	-BL01:,		CM12,	-XV8103:}
{SCL31,	-BL01:,		CM11,	-XV8111:}
{SCL31,	-BL01:,		CM11,	-XV8112:}
{SCL31,	-BL01:,		CM12,	-XV8113:}
{SCL31,	-BL01:,		CM12,	-XV8114:}
{SCL31,	-BL01:,		CM13,	-XV8101:}
{SCL31,	-BL01:,		CM13,	-XV8102:}
{SCL31,	-BL01:,		CM14,	-XV8101:}
{SCL31,	-BL01:,		CM14,	-XV8102:}
{SCL31,	-BL01:,		CM13,	-XV8103:}
{SCL31,	-BL01:,		CM14,	-XV8103:}
{SCL31,	-BL01:,		CM13,	-XV8111:}
{SCL31,	-BL01:,		CM13,	-XV8112:}
{SCL31,	-BL01:,		CM14,	-XV8113:}
{SCL31,	-BL01:,		CM14,	-XV8114:}
{SCL31,	-BL01:,		CM15,	-XV8101:}
{SCL31,	-BL01:,		CM15,	-XV8102:}
{SCL31,	-BL01:,		CM16,	-XV8101:}
{SCL31,	-BL01:,		CM16,	-XV8102:}
{SCL31,	-BL01:,		CM15,	-XV8103:}
{SCL31,	-BL01:,		CM16,	-XV8103:}
{SCL31,	-BL01:,		CM15,	-XV8111:}
{SCL31,	-BL01:,		CM15,	-XV8112:}
{SCL31,	-BL01:,		CM16,	-XV8113:}
{SCL31,	-BL01:,		CM16,	-XV8114:}
{SCL31,	-BL01:,		CM17,	-XV8101:}
{SCL31,	-BL01:,		CM17,	-XV8102:}
{SCL31,	-BL01:,		CM18,	-XV8101:}
{SCL31,	-BL01:,		CM18,	-XV8102:}
{SCL31,	-BL01:,		CM17,	-XV8103:}
{SCL31,	-BL01:,		CM18,	-XV8103:}
{SCL31,	-BL01:,		CM17,	-XV8111:}
{SCL31,	-BL01:,		CM17,	-XV8112:}
{SCL31,	-BL01:,		CM18,	-XV8113:}
{SCL31,	-BL01:,		CM18,	-XV8114:}
{SCL31,	-BL01:,		CM19,	-XV8101:}
{SCL31,	-BL01:,		CM19,	-XV8102:}
{SCL31,	-BL01:,		CM20,	-XV8101:}
{SCL31,	-BL01:,		CM20,	-XV8102:}
{SCL31,	-BL01:,		CM19,	-XV8103:}
{SCL31,	-BL01:,		CM20,	-XV8103:}
{SCL31,	-BL01:,		CM19,	-XV8111:}
{SCL31,	-BL01:,		CM19,	-XV8112:}
{SCL31,	-BL01:,		CM20,	-XV8113:}
{SCL31,	-BL01:,		CM20,	-XV8114:}
{SCL31,	-BL01:,		CM21,	-XV8101:}
{SCL31,	-BL01:,		CM21,	-XV8102:}
{SCL31,	-BL01:,		CM22,	-XV8101:}
{SCL31,	-BL01:,		CM22,	-XV8102:}
{SCL31,	-BL01:,		CM21,	-XV8103:}
{SCL31,	-BL01:,		CM22,	-XV8103:}
{SCL31,	-BL01:,		CM21,	-XV8111:}
{SCL31,	-BL01:,		CM21,	-XV8112:}
{SCL31,	-BL01:,		CM22,	-XV8113:}
{SCL31,	-BL01:,		CM22,	-XV8114:}
{SCL32,	-BL02:,		CM01,	-XV8101:}
{SCL32,	-BL02:,		CM01,	-XV8102:}
{SCL32,	-BL02:,		CM01,	-XV8103:}
{SCL32,	-BL02:,		CM01,	-XV8111:}
{SCL32,	-BL02:,		CM01,	-XV8112:}
{SCL32,	-BL02:,		CM01,	-XV8113:}
{SCL32,	-BL02:,		CM01,	-XV8114:}
{SCL32,	-BL02:,		CM02,	-XV8101:}
{SCL32,	-BL02:,		CM02,	-XV8102:}
{SCL32,	-BL02:,		CM02,	-XV8103:}
{SCL32,	-BL02:,		CM02,	-XV8111:}
{SCL32,	-BL02:,		CM02,	-XV8112:}
{SCL32,	-BL02:,		CM02,	-XV8113:}
{SCL32,	-BL02:,		CM02,	-XV8114:}
{SCL32,	-BL02:,		CM03,	-XV8101:}
{SCL32,	-BL02:,		CM03,	-XV8102:}
{SCL32,	-BL02:,		CM03,	-XV8103:}
{SCL32,	-BL02:,		CM03,	-XV8111:}
{SCL32,	-BL02:,		CM03,	-XV8112:}
{SCL32,	-BL02:,		CM03,	-XV8113:}
{SCL32,	-BL02:,		CM03,	-XV8114:}
{SCL32,	-BL02:,		CM04,	-XV8101:}
{SCL32,	-BL02:,		CM04,	-XV8102:}
{SCL32,	-BL02:,		CM04,	-XV8103:}
{SCL32,	-BL02:,		CM04,	-XV8111:}
{SCL32,	-BL02:,		CM04,	-XV8112:}
{SCL32,	-BL02:,		CM04,	-XV8113:}
{SCL32,	-BL02:,		CM04,	-XV8114:}
{SCL32,	-BL02:,		CM05,	-XV8101:}
{SCL32,	-BL02:,		CM05,	-XV8102:}
{SCL32,	-BL02:,		CM05,	-XV8103:}
{SCL32,	-BL02:,		CM05,	-XV8111:}
{SCL32,	-BL02:,		CM05,	-XV8112:}
{SCL32,	-BL02:,		CM05,	-XV8113:}
{SCL32,	-BL02:,		CM05,	-XV8114:}
{SCL32,	-BL02:,		CM06,	-XV8101:}
{SCL32,	-BL02:,		CM06,	-XV8102:}
{SCL32,	-BL02:,		CM06,	-XV8103:}
{SCL32,	-BL02:,		CM06,	-XV8111:}
{SCL32,	-BL02:,		CM06,	-XV8112:}
{SCL32,	-BL02:,		CM06,	-XV8113:}
{SCL32,	-BL02:,		CM06,	-XV8114:}
{SCL32,	-BL02:,		CM07,	-XV8101:}
{SCL32,	-BL02:,		CM07,	-XV8102:}
{SCL32,	-BL02:,		CM07,	-XV8103:}
{SCL32,	-BL02:,		CM07,	-XV8111:}
{SCL32,	-BL02:,		CM07,	-XV8112:}
{SCL32,	-BL02:,		CM07,	-XV8113:}
{SCL32,	-BL02:,		CM07,	-XV8114:}
{SCL32,	-BL02:,		CM08,	-XV8101:}
{SCL32,	-BL02:,		CM08,	-XV8102:}
{SCL32,	-BL02:,		CM08,	-XV8103:}
{SCL32,	-BL02:,		CM08,	-XV8111:}
{SCL32,	-BL02:,		CM08,	-XV8112:}
{SCL32,	-BL02:,		CM08,	-XV8113:}
{SCL32,	-BL02:,		CM08,	-XV8114:}
{SCL32,	-BL02:,		CM09,	-XV8101:}
{SCL32,	-BL02:,		CM09,	-XV8102:}
{SCL32,	-BL02:,		CM09,	-XV8103:}
{SCL32,	-BL02:,		CM09,	-XV8111:}
{SCL32,	-BL02:,		CM09,	-XV8112:}
{SCL32,	-BL02:,		CM09,	-XV8113:}
{SCL32,	-BL02:,		CM09,	-XV8114:}
{SCL32,	-BL02:,		CM10,	-XV8101:}
{SCL32,	-BL02:,		CM10,	-XV8102:}
{SCL32,	-BL02:,		CM10,	-XV8103:}
{SCL32,	-BL02:,		CM10,	-XV8111:}
{SCL32,	-BL02:,		CM10,	-XV8112:}
{SCL32,	-BL02:,		CM10,	-XV8113:}
{SCL32,	-BL02:,		CM10,	-XV8114:}
{SCL32,	-BL02:,		CM11,	-XV8101:}
{SCL32,	-BL02:,		CM11,	-XV8102:}
{SCL32,	-BL02:,		CM11,	-XV8103:}
{SCL32,	-BL02:,		CM11,	-XV8111:}
{SCL32,	-BL02:,		CM11,	-XV8112:}
{SCL32,	-BL02:,		CM11,	-XV8113:}
{SCL32,	-BL02:,		CM11,	-XV8114:}
{SCL32,	-BL02:,		CM12,	-XV8101:}
{SCL32,	-BL02:,		CM12,	-XV8102:}
{SCL32,	-BL02:,		CM12,	-XV8103:}
{SCL32,	-BL02:,		CM12,	-XV8111:}
{SCL32,	-BL02:,		CM12,	-XV8112:}
{SCL32,	-BL02:,		CM12,	-XV8113:}
{SCL32,	-BL02:,		CM12,	-XV8114:}
{SCL32,	-BL02:,		CM13,	-XV8101:}
{SCL32,	-BL02:,		CM13,	-XV8102:}
{SCL32,	-BL02:,		CM13,	-XV8103:}
{SCL32,	-BL02:,		CM13,	-XV8111:}
{SCL32,	-BL02:,		CM13,	-XV8112:}
{SCL32,	-BL02:,		CM13,	-XV8113:}
{SCL32,	-BL02:,		CM13,	-XV8114:}
{SCL32,	-BL03:,		CM01,	-XV8101:}
{SCL32,	-BL03:,		CM01,	-XV8102:}
{SCL32,	-BL03:,		CM01,	-XV8103:}
{SCL32,	-BL03:,		CM01,	-XV8111:}
{SCL32,	-BL03:,		CM01,	-XV8112:}
{SCL32,	-BL03:,		CM01,	-XV8113:}
{SCL32,	-BL03:,		CM01,	-XV8114:}
{SCL32,	-BL03:,		CM02,	-XV8101:}
{SCL32,	-BL03:,		CM02,	-XV8102:}
{SCL32,	-BL03:,		CM02,	-XV8103:}
{SCL32,	-BL03:,		CM02,	-XV8111:}
{SCL32,	-BL03:,		CM02,	-XV8112:}
{SCL32,	-BL03:,		CM02,	-XV8113:}
{SCL32,	-BL03:,		CM02,	-XV8114:}
{SCL32,	-BL03:,		CM03,	-XV8101:}
{SCL32,	-BL03:,		CM03,	-XV8102:}
{SCL32,	-BL03:,		CM03,	-XV8103:}
{SCL32,	-BL03:,		CM03,	-XV8111:}
{SCL32,	-BL03:,		CM03,	-XV8112:}
{SCL32,	-BL03:,		CM03,	-XV8113:}
{SCL32,	-BL03:,		CM03,	-XV8114:}
{SCL32,	-BL03:,		CM04,	-XV8101:}
{SCL32,	-BL03:,		CM04,	-XV8102:}
{SCL32,	-BL03:,		CM04,	-XV8103:}
{SCL32,	-BL03:,		CM04,	-XV8111:}
{SCL32,	-BL03:,		CM04,	-XV8112:}
{SCL32,	-BL03:,		CM04,	-XV8113:}
{SCL32,	-BL03:,		CM04,	-XV8114:}
{SCL32,	-BL03:,		CM05,	-XV8101:}
{SCL32,	-BL03:,		CM05,	-XV8102:}
{SCL32,	-BL03:,		CM05,	-XV8103:}
{SCL32,	-BL03:,		CM05,	-XV8111:}
{SCL32,	-BL03:,		CM05,	-XV8112:}
{SCL32,	-BL03:,		CM05,	-XV8113:}
{SCL32,	-BL03:,		CM05,	-XV8114:}
{SCL32,	-BL03:,		CM06,	-XV8101:}
{SCL32,	-BL03:,		CM06,	-XV8102:}
{SCL32,	-BL03:,		CM06,	-XV8103:}
{SCL32,	-BL03:,		CM06,	-XV8111:}
{SCL32,	-BL03:,		CM06,	-XV8112:}
{SCL32,	-BL03:,		CM06,	-XV8113:}
{SCL32,	-BL03:,		CM06,	-XV8114:}
{SCL32,	-BL03:,		CM07,	-XV8101:}
{SCL32,	-BL03:,		CM07,	-XV8102:}
{SCL32,	-BL03:,		CM07,	-XV8103:}
{SCL32,	-BL03:,		CM07,	-XV8111:}
{SCL32,	-BL03:,		CM07,	-XV8112:}
{SCL32,	-BL03:,		CM07,	-XV8113:}
{SCL32,	-BL03:,		CM07,	-XV8114:}
{SCL32,	-BL03:,		CM08,	-XV8101:}
{SCL32,	-BL03:,		CM08,	-XV8102:}
{SCL32,	-BL03:,		CM08,	-XV8103:}
{SCL32,	-BL03:,		CM08,	-XV8111:}
{SCL32,	-BL03:,		CM08,	-XV8112:}
{SCL32,	-BL03:,		CM08,	-XV8113:}
{SCL32,	-BL03:,		CM08,	-XV8114:}
{SCL32,	-BL03:,		CM09,	-XV8101:}
{SCL32,	-BL03:,		CM09,	-XV8102:}
{SCL32,	-BL03:,		CM09,	-XV8103:}
{SCL32,	-BL03:,		CM09,	-XV8111:}
{SCL32,	-BL03:,		CM09,	-XV8112:}
{SCL32,	-BL03:,		CM09,	-XV8113:}
{SCL32,	-BL03:,		CM09,	-XV8114:}
{SCL32,	-BL03:,		CM10,	-XV8101:}
{SCL32,	-BL03:,		CM10,	-XV8102:}
{SCL32,	-BL03:,		CM10,	-XV8103:}
{SCL32,	-BL03:,		CM10,	-XV8111:}
{SCL32,	-BL03:,		CM10,	-XV8112:}
{SCL32,	-BL03:,		CM10,	-XV8113:}
{SCL32,	-BL03:,		CM10,	-XV8114:}
{SCL32,	-BL03:,		CM11,	-XV8101:}
{SCL32,	-BL03:,		CM11,	-XV8102:}
{SCL32,	-BL03:,		CM11,	-XV8103:}
{SCL32,	-BL03:,		CM11,	-XV8111:}
{SCL32,	-BL03:,		CM11,	-XV8112:}
{SCL32,	-BL03:,		CM11,	-XV8113:}
{SCL32,	-BL03:,		CM11,	-XV8114:}
{SCL32,	-BL03:,		CM12,	-XV8101:}
{SCL32,	-BL03:,		CM12,	-XV8102:}
{SCL32,	-BL03:,		CM12,	-XV8103:}
{SCL32,	-BL03:,		CM12,	-XV8111:}
{SCL32,	-BL03:,		CM12,	-XV8112:}
{SCL32,	-BL03:,		CM12,	-XV8113:}
{SCL32,	-BL03:,		CM12,	-XV8114:}
{SCL32,	-BL03:,		CM13,	-XV8101:}
{SCL32,	-BL03:,		CM13,	-XV8102:}
{SCL32,	-BL03:,		CM13,	-XV8103:}
{SCL32,	-BL03:,		CM13,	-XV8111:}
{SCL32,	-BL03:,		CM13,	-XV8112:}
{SCL32,	-BL03:,		CM13,	-XV8113:}
{SCL32,	-BL03:,		CM13,	-XV8114:}
{SCL32,	-BL03:,		CM14,	-XV8101:}
{SCL32,	-BL03:,		CM14,	-XV8102:}
{SCL32,	-BL03:,		CM14,	-XV8103:}
{SCL32,	-BL03:,		CM14,	-XV8111:}
{SCL32,	-BL03:,		CM14,	-XV8112:}
{SCL32,	-BL03:,		CM14,	-XV8113:}
{SCL32,	-BL03:,		CM14,	-XV8114:}
{SCL32,	-BL03:,		CM15,	-XV8101:}
{SCL32,	-BL03:,		CM15,	-XV8102:}
{SCL32,	-BL03:,		CM15,	-XV8103:}
{SCL32,	-BL03:,		CM15,	-XV8111:}
{SCL32,	-BL03:,		CM15,	-XV8112:}
{SCL32,	-BL03:,		CM15,	-XV8113:}
{SCL32,	-BL03:,		CM15,	-XV8114:}
{SCL32,	-BL03:,		CM16,	-XV8101:}
{SCL32,	-BL03:,		CM16,	-XV8102:}
{SCL32,	-BL03:,		CM16,	-XV8103:}
{SCL32,	-BL03:,		CM16,	-XV8111:}
{SCL32,	-BL03:,		CM16,	-XV8112:}
{SCL32,	-BL03:,		CM16,	-XV8113:}
{SCL32,	-BL03:,		CM16,	-XV8114:}
{SCL32,	-BL03:,		CM17,	-XV8101:}
{SCL32,	-BL03:,		CM17,	-XV8102:}
{SCL32,	-BL03:,		CM17,	-XV8103:}
{SCL32,	-BL03:,		CM17,	-XV8111:}
{SCL32,	-BL03:,		CM17,	-XV8112:}
{SCL32,	-BL03:,		CM17,	-XV8113:}
{SCL32,	-BL03:,		CM17,	-XV8114:}
{SCL32,	-BL03:,		CM18,	-XV8101:}
{SCL32,	-BL03:,		CM18,	-XV8102:}
{SCL32,	-BL03:,		CM18,	-XV8103:}
{SCL32,	-BL03:,		CM18,	-XV8111:}
{SCL32,	-BL03:,		CM18,	-XV8112:}
{SCL32,	-BL03:,		CM18,	-XV8113:}
{SCL32,	-BL03:,		CM18,	-XV8114:}
{SCL32,	-BL03:,		CM19,	-XV8101:}
{SCL32,	-BL03:,		CM19,	-XV8102:}
{SCL32,	-BL03:,		CM19,	-XV8103:}
{SCL32,	-BL03:,		CM19,	-XV8111:}
{SCL32,	-BL03:,		CM19,	-XV8112:}
{SCL32,	-BL03:,		CM19,	-XV8113:}
{SCL32,	-BL03:,		CM19,	-XV8114:}
{P2DT,	-BL04:,		CM01,	-XV8101:}
{P2DT,	-BL04:,		CM01,	-XV8102:}
{P2DT,	-BL04:,		CM01,	-XV8103:}
{P2DT,	-BL04:,		CM01,	-XV8111:}
{P2DT,	-BL04:,		CM01,	-XV8112:}
{P2DT,	-BL04:,		CM01,	-XV8113:}
{P2DT,	-BL04:,		CM01,	-XV8114:}
{P2DT,	-BL04:,		CM01,	-XV8501:}
{SCL31,	-CDL01:,	VBx02,	-XV7501:}
{SCL31,	-CDL01:,	VBx02,	-XV7502:}
{SCL31,	-CDL01:,	VBx02,	-XV7301:}
{SCL31,	-CDL01:,	VBx02,	-XV0004:}
{SCL31,	-CDL01:,	VBx02,	-XV0005:}
{SCL31,	-CDL01:,	VBx02,	-XV0006:}
{SCL31,	-CDL01:,	VBx04,	-XV7501:}
{SCL31,	-CDL01:,	VBx04,	-XV7502:}
{SCL31,	-CDL01:,	VBx04,	-XV7301:}
{SCL31,	-CDL01:,	VBx04,	-XV0004:}
{SCL31,	-CDL01:,	VBx04,	-XV0005:}
{SCL31,	-CDL01:,	VBx04,	-XV0006:}
{SCL31,	-CDL01:,	VBx06,	-XV7501:}
{SCL31,	-CDL01:,	VBx06,	-XV7502:}
{SCL31,	-CDL01:,	VBx06,	-XV7301:}
{SCL31,	-CDL01:,	VBx06,	-XV0004:}
{SCL31,	-CDL01:,	VBx06,	-XV0005:}
{SCL31,	-CDL01:,	VBx06,	-XV0006:}
{SCL31,	-CDL01:,	VBx08,	-XV7501:}
{SCL31,	-CDL01:,	VBx08,	-XV7502:}
{SCL31,	-CDL01:,	VBx08,	-XV7301:}
{SCL31,	-CDL01:,	VBx08,	-XV0004:}
{SCL31,	-CDL01:,	VBx08,	-XV0005:}
{SCL31,	-CDL01:,	VBx08,	-XV0006:}
{SCL31,	-CDL01:,	VBx10,	-XV7501:}
{SCL31,	-CDL01:,	VBx10,	-XV7502:}
{SCL31,	-CDL01:,	VBx10,	-XV7301:}
{SCL31,	-CDL01:,	VBx10,	-XV0004:}
{SCL31,	-CDL01:,	VBx10,	-XV0005:}
{SCL31,	-CDL01:,	VBx10,	-XV0006:}
{SCL31,	-CDL01:,	VBx12,	-XV7501:}
{SCL31,	-CDL01:,	VBx12,	-XV7502:}
{SCL31,	-CDL01:,	VBx12,	-XV7301:}
{SCL31,	-CDL01:,	VBx12,	-XV0004:}
{SCL31,	-CDL01:,	VBx12,	-XV0005:}
{SCL31,	-CDL01:,	VBx12,	-XV0006:}
{SCL31,	-CDL01:,	VBx14,	-XV7501:}
{SCL31,	-CDL01:,	VBx14,	-XV7502:}
{SCL31,	-CDL01:,	VBx14,	-XV7301:}
{SCL31,	-CDL01:,	VBx14,	-XV0004:}
{SCL31,	-CDL01:,	VBx14,	-XV0005:}
{SCL31,	-CDL01:,	VBx14,	-XV0006:}
{SCL31,	-CDL01:,	VBx16,	-XV7501:}
{SCL31,	-CDL01:,	VBx16,	-XV7502:}
{SCL31,	-CDL01:,	VBx16,	-XV7301:}
{SCL31,	-CDL01:,	VBx16,	-XV0004:}
{SCL31,	-CDL01:,	VBx16,	-XV0005:}
{SCL31,	-CDL01:,	VBx16,	-XV0006:}
{SCL31,	-CDL01:,	VBx18,	-XV7501:}
{SCL31,	-CDL01:,	VBx18,	-XV7502:}
{SCL31,	-CDL01:,	VBx18,	-XV7301:}
{SCL31,	-CDL01:,	VBx18,	-XV0004:}
{SCL31,	-CDL01:,	VBx18,	-XV0005:}
{SCL31,	-CDL01:,	VBx18,	-XV0006:}
{SCL31,	-CDL01:,	VBx20,	-XV7501:}
{SCL31,	-CDL01:,	VBx20,	-XV7502:}
{SCL31,	-CDL01:,	VBx20,	-XV7301:}
{SCL31,	-CDL01:,	VBx20,	-XV0004:}
{SCL31,	-CDL01:,	VBx20,	-XV0005:}
{SCL31,	-CDL01:,	VBx20,	-XV0006:}
{SCL31,	-CDL01:,	VBx22,	-XV7501:}
{SCL31,	-CDL01:,	VBx22,	-XV7502:}
{SCL31,	-CDL01:,	VBx22,	-XV7301:}
{SCL31,	-CDL01:,	VBx22,	-XV0004:}
{SCL31,	-CDL01:,	VBx22,	-XV0005:}
{SCL31,	-CDL01:,	VBx22,	-XV0006:}
{SCL32,	-CDL02:,	VBx01,	-XV7501:}
{SCL32,	-CDL02:,	VBx01,	-XV7502:}
{SCL32,	-CDL02:,	VBx01,	-XV7201:}
{SCL32,	-CDL02:,	VBx01,	-XV7301:}
{SCL32,	-CDL02:,	VBx01,	-XV0005:}
{SCL32,	-CDL02:,	VBx01,	-XV0006:}
{SCL32,	-CDL02:,	VBx02,	-XV7501:}
{SCL32,	-CDL02:,	VBx02,	-XV7502:}
{SCL32,	-CDL02:,	VBx02,	-XV7201:}
{SCL32,	-CDL02:,	VBx02,	-XV7301:}
{SCL32,	-CDL02:,	VBx02,	-XV0005:}
{SCL32,	-CDL02:,	VBx02,	-XV0006:}
{SCL32,	-CDL02:,	VBx03,	-XV7501:}
{SCL32,	-CDL02:,	VBx03,	-XV7502:}
{SCL32,	-CDL02:,	VBx03,	-XV7201:}
{SCL32,	-CDL02:,	VBx03,	-XV7301:}
{SCL32,	-CDL02:,	VBx03,	-XV0005:}
{SCL32,	-CDL02:,	VBx03,	-XV0006:}
{SCL32,	-CDL02:,	VBx04,	-XV7501:}
{SCL32,	-CDL02:,	VBx04,	-XV7502:}
{SCL32,	-CDL02:,	VBx04,	-XV7201:}
{SCL32,	-CDL02:,	VBx04,	-XV7301:}
{SCL32,	-CDL02:,	VBx04,	-XV0005:}
{SCL32,	-CDL02:,	VBx04,	-XV0006:}
{SCL32,	-CDL02:,	VBx05,	-XV7501:}
{SCL32,	-CDL02:,	VBx05,	-XV7502:}
{SCL32,	-CDL02:,	VBx05,	-XV7201:}
{SCL32,	-CDL02:,	VBx05,	-XV7301:}
{SCL32,	-CDL02:,	VBx05,	-XV0005:}
{SCL32,	-CDL02:,	VBx05,	-XV0006:}
{SCL32,	-CDL02:,	VBx06,	-XV7501:}
{SCL32,	-CDL02:,	VBx06,	-XV7502:}
{SCL32,	-CDL02:,	VBx06,	-XV7201:}
{SCL32,	-CDL02:,	VBx06,	-XV7301:}
{SCL32,	-CDL02:,	VBx06,	-XV0005:}
{SCL32,	-CDL02:,	VBx06,	-XV0006:}
{SCL32,	-CDL02:,	VBx07,	-XV7501:}
{SCL32,	-CDL02:,	VBx07,	-XV7502:}
{SCL32,	-CDL02:,	VBx07,	-XV7201:}
{SCL32,	-CDL02:,	VBx07,	-XV7301:}
{SCL32,	-CDL02:,	VBx07,	-XV0005:}
{SCL32,	-CDL02:,	VBx07,	-XV0006:}
{SCL32,	-CDL02:,	VBx08,	-XV7501:}
{SCL32,	-CDL02:,	VBx08,	-XV7502:}
{SCL32,	-CDL02:,	VBx08,	-XV7201:}
{SCL32,	-CDL02:,	VBx08,	-XV7301:}
{SCL32,	-CDL02:,	VBx08,	-XV0005:}
{SCL32,	-CDL02:,	VBx08,	-XV0006:}
{SCL32,	-CDL02:,	VBx09,	-XV7501:}
{SCL32,	-CDL02:,	VBx09,	-XV7502:}
{SCL32,	-CDL02:,	VBx09,	-XV7201:}
{SCL32,	-CDL02:,	VBx09,	-XV7301:}
{SCL32,	-CDL02:,	VBx09,	-XV0005:}
{SCL32,	-CDL02:,	VBx09,	-XV0006:}
{SCL32,	-CDL02:,	VBx10,	-XV7501:}
{SCL32,	-CDL02:,	VBx10,	-XV7502:}
{SCL32,	-CDL02:,	VBx10,	-XV7201:}
{SCL32,	-CDL02:,	VBx10,	-XV7301:}
{SCL32,	-CDL02:,	VBx10,	-XV0005:}
{SCL32,	-CDL02:,	VBx10,	-XV0006:}
{SCL32,	-CDL02:,	VBx11,	-XV7501:}
{SCL32,	-CDL02:,	VBx11,	-XV7502:}
{SCL32,	-CDL02:,	VBx11,	-XV7201:}
{SCL32,	-CDL02:,	VBx11,	-XV7301:}
{SCL32,	-CDL02:,	VBx11,	-XV0005:}
{SCL32,	-CDL02:,	VBx11,	-XV0006:}
{SCL32,	-CDL02:,	VBx12,	-XV7501:}
{SCL32,	-CDL02:,	VBx12,	-XV7502:}
{SCL32,	-CDL02:,	VBx12,	-XV7201:}
{SCL32,	-CDL02:,	VBx12,	-XV7301:}
{SCL32,	-CDL02:,	VBx12,	-XV0005:}
{SCL32,	-CDL02:,	VBx12,	-XV0006:}
{SCL32,	-CDL02:,	VBx13,	-XV7501:}
{SCL32,	-CDL02:,	VBx13,	-XV7502:}
{SCL32,	-CDL02:,	VBx13,	-XV7201:}
{SCL32,	-CDL02:,	VBx13,	-XV7301:}
{SCL32,	-CDL02:,	VBx13,	-XV0005:}
{SCL32,	-CDL02:,	VBx13,	-XV0006:}
{SCL32,	-CDL03:,	VBx01,	-XV7501:}
{SCL32,	-CDL03:,	VBx01,	-XV7502:}
{SCL32,	-CDL03:,	VBx01,	-XV7201:}
{SCL32,	-CDL03:,	VBx01,	-XV7301:}
{SCL32,	-CDL03:,	VBx01,	-XV0005:}
{SCL32,	-CDL03:,	VBx01,	-XV0006:}
{SCL32,	-CDL03:,	VBx02,	-XV7501:}
{SCL32,	-CDL03:,	VBx02,	-XV7502:}
{SCL32,	-CDL03:,	VBx02,	-XV7201:}
{SCL32,	-CDL03:,	VBx02,	-XV7301:}
{SCL32,	-CDL03:,	VBx02,	-XV0005:}
{SCL32,	-CDL03:,	VBx02,	-XV0006:}
{SCL32,	-CDL03:,	VBx03,	-XV7501:}
{SCL32,	-CDL03:,	VBx03,	-XV7502:}
{SCL32,	-CDL03:,	VBx03,	-XV7201:}
{SCL32,	-CDL03:,	VBx03,	-XV7301:}
{SCL32,	-CDL03:,	VBx03,	-XV0005:}
{SCL32,	-CDL03:,	VBx03,	-XV0006:}
{SCL32,	-CDL03:,	VBx04,	-XV7501:}
{SCL32,	-CDL03:,	VBx04,	-XV7502:}
{SCL32,	-CDL03:,	VBx04,	-XV7201:}
{SCL32,	-CDL03:,	VBx04,	-XV7301:}
{SCL32,	-CDL03:,	VBx04,	-XV0005:}
{SCL32,	-CDL03:,	VBx04,	-XV0006:}
{SCL32,	-CDL03:,	VBx05,	-XV7501:}
{SCL32,	-CDL03:,	VBx05,	-XV7502:}
{SCL32,	-CDL03:,	VBx05,	-XV7201:}
{SCL32,	-CDL03:,	VBx05,	-XV7301:}
{SCL32,	-CDL03:,	VBx05,	-XV0005:}
{SCL32,	-CDL03:,	VBx05,	-XV0006:}
{SCL32,	-CDL03:,	VBx06,	-XV7501:}
{SCL32,	-CDL03:,	VBx06,	-XV7502:}
{SCL32,	-CDL03:,	VBx06,	-XV7201:}
{SCL32,	-CDL03:,	VBx06,	-XV7301:}
{SCL32,	-CDL03:,	VBx06,	-XV0005:}
{SCL32,	-CDL03:,	VBx06,	-XV0006:}
{SCL32,	-CDL03:,	VBx07,	-XV7501:}
{SCL32,	-CDL03:,	VBx07,	-XV7502:}
{SCL32,	-CDL03:,	VBx07,	-XV7201:}
{SCL32,	-CDL03:,	VBx07,	-XV7301:}
{SCL32,	-CDL03:,	VBx07,	-XV0005:}
{SCL32,	-CDL03:,	VBx07,	-XV0006:}
{SCL32,	-CDL03:,	VBx08,	-XV7501:}
{SCL32,	-CDL03:,	VBx08,	-XV7502:}
{SCL32,	-CDL03:,	VBx08,	-XV7201:}
{SCL32,	-CDL03:,	VBx08,	-XV7301:}
{SCL32,	-CDL03:,	VBx08,	-XV0005:}
{SCL32,	-CDL03:,	VBx08,	-XV0006:}
{SCL32,	-CDL03:,	VBx09,	-XV7501:}
{SCL32,	-CDL03:,	VBx09,	-XV7502:}
{SCL32,	-CDL03:,	VBx09,	-XV7201:}
{SCL32,	-CDL03:,	VBx09,	-XV7301:}
{SCL32,	-CDL03:,	VBx09,	-XV0005:}
{SCL32,	-CDL03:,	VBx09,	-XV0006:}
{SCL32,	-CDL03:,	VBx10,	-XV7501:}
{SCL32,	-CDL03:,	VBx10,	-XV7502:}
{SCL32,	-CDL03:,	VBx10,	-XV7201:}
{SCL32,	-CDL03:,	VBx10,	-XV7301:}
{SCL32,	-CDL03:,	VBx10,	-XV0005:}
{SCL32,	-CDL03:,	VBx10,	-XV0006:}
{SCL32,	-CDL03:,	VBx11,	-XV7501:}
{SCL32,	-CDL03:,	VBx11,	-XV7502:}
{SCL32,	-CDL03:,	VBx11,	-XV7201:}
{SCL32,	-CDL03:,	VBx11,	-XV7301:}
{SCL32,	-CDL03:,	VBx11,	-XV0005:}
{SCL32,	-CDL03:,	VBx11,	-XV0006:}
{SCL32,	-CDL03:,	VBx12,	-XV7501:}
{SCL32,	-CDL03:,	VBx12,	-XV7502:}
{SCL32,	-CDL03:,	VBx12,	-XV7201:}
{SCL32,	-CDL03:,	VBx12,	-XV7301:}
{SCL32,	-CDL03:,	VBx12,	-XV0005:}
{SCL32,	-CDL03:,	VBx12,	-XV0006:}
{SCL32,	-CDL03:,	VBx13,	-XV7501:}
{SCL32,	-CDL03:,	VBx13,	-XV7502:}
{SCL32,	-CDL03:,	VBx13,	-XV7201:}
{SCL32,	-CDL03:,	VBx13,	-XV7301:}
{SCL32,	-CDL03:,	VBx13,	-XV0005:}
{SCL32,	-CDL03:,	VBx13,	-XV0006:}
{SCL32,	-CDL03:,	VBx14,	-XV7501:}
{SCL32,	-CDL03:,	VBx14,	-XV7502:}
{SCL32,	-CDL03:,	VBx14,	-XV7201:}
{SCL32,	-CDL03:,	VBx14,	-XV7301:}
{SCL32,	-CDL03:,	VBx14,	-XV0005:}
{SCL32,	-CDL03:,	VBx14,	-XV0006:}
{SCL32,	-CDL03:,	VBx15,	-XV7501:}
{SCL32,	-CDL03:,	VBx15,	-XV7502:}
{SCL32,	-CDL03:,	VBx15,	-XV7201:}
{SCL32,	-CDL03:,	VBx15,	-XV7301:}
{SCL32,	-CDL03:,	VBx15,	-XV0005:}
{SCL32,	-CDL03:,	VBx15,	-XV0006:}
{SCL32,	-CDL03:,	VBx16,	-XV7501:}
{SCL32,	-CDL03:,	VBx16,	-XV7502:}
{SCL32,	-CDL03:,	VBx16,	-XV7201:}
{SCL32,	-CDL03:,	VBx16,	-XV7301:}
{SCL32,	-CDL03:,	VBx16,	-XV0005:}
{SCL32,	-CDL03:,	VBx16,	-XV0006:}
{SCL32,	-CDL03:,	VBx17,	-XV7501:}
{SCL32,	-CDL03:,	VBx17,	-XV7502:}
{SCL32,	-CDL03:,	VBx17,	-XV7201:}
{SCL32,	-CDL03:,	VBx17,	-XV7301:}
{SCL32,	-CDL03:,	VBx17,	-XV0005:}
{SCL32,	-CDL03:,	VBx17,	-XV0006:}
{SCL32,	-CDL03:,	VBx18,	-XV7501:}
{SCL32,	-CDL03:,	VBx18,	-XV7502:}
{SCL32,	-CDL03:,	VBx18,	-XV7201:}
{SCL32,	-CDL03:,	VBx18,	-XV7301:}
{SCL32,	-CDL03:,	VBx18,	-XV0005:}
{SCL32,	-CDL03:,	VBx18,	-XV0006:}
{SCL32,	-CDL03:,	VBx19,	-XV7501:}
{SCL32,	-CDL03:,	VBx19,	-XV7502:}
{SCL32,	-CDL03:,	VBx19,	-XV7201:}
{SCL32,	-CDL03:,	VBx19,	-XV7301:}
{SCL32,	-CDL03:,	VBx19,	-XV0005:}
{SCL32,	-CDL03:,	VBx19,	-XV0006:}
{P2DT,	-CDL04:,	VBx01,	-XV7501:}
{P2DT,	-CDL04:,	VBx01,	-XV7502:}
{P2DT,	-CDL04:,	VBx01,	-XV7201:}
{P2DT,	-CDL04:,	VBx01,	-XV7301:}
{P2DT,	-CDL04:,	VBx01,	-XV0005:}
{P2DT,	-CDL04:,	VBx01,	-XV0006:}
}

file "db/GBCPStat_CV.template" { pattern
{SYS,	SUBSYS,		DEV,	SUBDEV}
{SCL31,	-CDL01:,	EBx01,	-CV7501:}
{SCL31,	-CDL01:,	EBx01,	-CV7502:}
{SCL31,	-CDL01:,	EBx01,	-CV7503:}
{SCL31,	-CDL01:,	EBx01,	-CV7401:}
{SCL31,	-CDL01:,	EBx01,	-CV7402:}
{SCL31,	-BL01:,		CM01,	-CV8402:}
{SCL31,	-BL01:,		CM01,	-CV8401:}
{SCL31,	-BL01:,		CM02,	-CV8402:}
{SCL31,	-BL01:,		CM02,	-CV8401:}
{SCL31,	-BL01:,		CM03,	-CV8402:}
{SCL31,	-BL01:,		CM03,	-CV8401:}
{SCL31,	-BL01:,		CM04,	-CV8402:}
{SCL31,	-BL01:,		CM04,	-CV8401:}
{SCL31,	-BL01:,		CM05,	-CV8402:}
{SCL31,	-BL01:,		CM05,	-CV8401:}
{SCL31,	-BL01:,		CM06,	-CV8402:}
{SCL31,	-BL01:,		CM06,	-CV8401:}
{SCL31,	-BL01:,		CM07,	-CV8402:}
{SCL31,	-BL01:,		CM07,	-CV8401:}
{SCL31,	-BL01:,		CM08,	-CV8402:}
{SCL31,	-BL01:,		CM08,	-CV8401:}
{SCL31,	-BL01:,		CM09,	-CV8402:}
{SCL31,	-BL01:,		CM09,	-CV8401:}
{SCL31,	-BL01:,		CM10,	-CV8402:}
{SCL31,	-BL01:,		CM10,	-CV8401:}
{SCL31,	-BL01:,		CM11,	-CV8402:}
{SCL31,	-BL01:,		CM11,	-CV8401:}
{SCL31,	-BL01:,		CM12,	-CV8402:}
{SCL31,	-BL01:,		CM12,	-CV8401:}
{SCL31,	-BL01:,		CM13,	-CV8402:}
{SCL31,	-BL01:,		CM13,	-CV8401:}
{SCL31,	-BL01:,		CM14,	-CV8402:}
{SCL31,	-BL01:,		CM14,	-CV8401:}
{SCL31,	-BL01:,		CM15,	-CV8402:}
{SCL31,	-BL01:,		CM15,	-CV8401:}
{SCL31,	-BL01:,		CM16,	-CV8402:}
{SCL31,	-BL01:,		CM16,	-CV8401:}
{SCL31,	-BL01:,		CM17,	-CV8402:}
{SCL31,	-BL01:,		CM17,	-CV8401:}
{SCL31,	-BL01:,		CM18,	-CV8402:}
{SCL31,	-BL01:,		CM18,	-CV8401:}
{SCL31,	-BL01:,		CM19,	-CV8402:}
{SCL31,	-BL01:,		CM19,	-CV8401:}
{SCL31,	-BL01:,		CM20,	-CV8402:}
{SCL31,	-BL01:,		CM20,	-CV8401:}
{SCL31,	-BL01:,		CM21,	-CV8402:}
{SCL31,	-BL01:,		CM21,	-CV8401:}
{SCL31,	-BL01:,		CM22,	-CV8402:}
{SCL31,	-BL01:,		CM22,	-CV8401:}
{SCL32,	-BL02:,		CM01,	-CV8403:}
{SCL32,	-BL02:,		CM01,	-CV8401:}
{SCL32,	-BL02:,		CM01,	-CV8402:}
{SCL32,	-BL02:,		CM02,	-CV8403:}
{SCL32,	-BL02:,		CM02,	-CV8401:}
{SCL32,	-BL02:,		CM02,	-CV8402:}
{SCL32,	-BL02:,		CM03,	-CV8403:}
{SCL32,	-BL02:,		CM03,	-CV8401:}
{SCL32,	-BL02:,		CM03,	-CV8402:}
{SCL32,	-BL02:,		CM04,	-CV8403:}
{SCL32,	-BL02:,		CM04,	-CV8401:}
{SCL32,	-BL02:,		CM04,	-CV8402:}
{SCL32,	-BL02:,		CM05,	-CV8403:}
{SCL32,	-BL02:,		CM05,	-CV8401:}
{SCL32,	-BL02:,		CM05,	-CV8402:}
{SCL32,	-BL02:,		CM06,	-CV8403:}
{SCL32,	-BL02:,		CM06,	-CV8401:}
{SCL32,	-BL02:,		CM06,	-CV8402:}
{SCL32,	-BL02:,		CM07,	-CV8403:}
{SCL32,	-BL02:,		CM07,	-CV8401:}
{SCL32,	-BL02:,		CM07,	-CV8402:}
{SCL32,	-BL02:,		CM08,	-CV8403:}
{SCL32,	-BL02:,		CM08,	-CV8401:}
{SCL32,	-BL02:,		CM08,	-CV8402:}
{SCL32,	-BL02:,		CM09,	-CV8403:}
{SCL32,	-BL02:,		CM09,	-CV8401:}
{SCL32,	-BL02:,		CM09,	-CV8402:}
{SCL32,	-BL02:,		CM10,	-CV8403:}
{SCL32,	-BL02:,		CM10,	-CV8401:}
{SCL32,	-BL02:,		CM10,	-CV8402:}
{SCL32,	-BL02:,		CM11,	-CV8403:}
{SCL32,	-BL02:,		CM11,	-CV8401:}
{SCL32,	-BL02:,		CM11,	-CV8402:}
{SCL32,	-BL02:,		CM12,	-CV8403:}
{SCL32,	-BL02:,		CM12,	-CV8401:}
{SCL32,	-BL02:,		CM12,	-CV8402:}
{SCL32,	-BL02:,		CM13,	-CV8403:}
{SCL32,	-BL02:,		CM13,	-CV8401:}
{SCL32,	-BL02:,		CM13,	-CV8402:}
{SCL32,	-BL03:,		CM01,	-CV8403:}
{SCL32,	-BL03:,		CM01,	-CV8401:}
{SCL32,	-BL03:,		CM01,	-CV8402:}
{SCL32,	-BL03:,		CM02,	-CV8403:}
{SCL32,	-BL03:,		CM02,	-CV8401:}
{SCL32,	-BL03:,		CM02,	-CV8402:}
{SCL32,	-BL03:,		CM03,	-CV8403:}
{SCL32,	-BL03:,		CM03,	-CV8401:}
{SCL32,	-BL03:,		CM03,	-CV8402:}
{SCL32,	-BL03:,		CM04,	-CV8403:}
{SCL32,	-BL03:,		CM04,	-CV8401:}
{SCL32,	-BL03:,		CM04,	-CV8402:}
{SCL32,	-BL03:,		CM05,	-CV8403:}
{SCL32,	-BL03:,		CM05,	-CV8401:}
{SCL32,	-BL03:,		CM05,	-CV8402:}
{SCL32,	-BL03:,		CM06,	-CV8403:}
{SCL32,	-BL03:,		CM06,	-CV8401:}
{SCL32,	-BL03:,		CM06,	-CV8402:}
{SCL32,	-BL03:,		CM07,	-CV8403:}
{SCL32,	-BL03:,		CM07,	-CV8401:}
{SCL32,	-BL03:,		CM07,	-CV8402:}
{SCL32,	-BL03:,		CM08,	-CV8403:}
{SCL32,	-BL03:,		CM08,	-CV8401:}
{SCL32,	-BL03:,		CM08,	-CV8402:}
{SCL32,	-BL03:,		CM09,	-CV8403:}
{SCL32,	-BL03:,		CM09,	-CV8401:}
{SCL32,	-BL03:,		CM09,	-CV8402:}
{SCL32,	-BL03:,		CM10,	-CV8403:}
{SCL32,	-BL03:,		CM10,	-CV8401:}
{SCL32,	-BL03:,		CM10,	-CV8402:}
{SCL32,	-BL03:,		CM11,	-CV8403:}
{SCL32,	-BL03:,		CM11,	-CV8401:}
{SCL32,	-BL03:,		CM11,	-CV8402:}
{SCL32,	-BL03:,		CM12,	-CV8403:}
{SCL32,	-BL03:,		CM12,	-CV8401:}
{SCL32,	-BL03:,		CM12,	-CV8402:}
{SCL32,	-BL03:,		CM13,	-CV8403:}
{SCL32,	-BL03:,		CM13,	-CV8401:}
{SCL32,	-BL03:,		CM13,	-CV8402:}
{SCL32,	-BL03:,		CM14,	-CV8403:}
{SCL32,	-BL03:,		CM14,	-CV8401:}
{SCL32,	-BL03:,		CM14,	-CV8402:}
{SCL32,	-BL03:,		CM15,	-CV8403:}
{SCL32,	-BL03:,		CM15,	-CV8401:}
{SCL32,	-BL03:,		CM15,	-CV8402:}
{SCL32,	-BL03:,		CM16,	-CV8403:}
{SCL32,	-BL03:,		CM16,	-CV8401:}
{SCL32,	-BL03:,		CM16,	-CV8402:}
{SCL32,	-BL03:,		CM17,	-CV8403:}
{SCL32,	-BL03:,		CM17,	-CV8401:}
{SCL32,	-BL03:,		CM17,	-CV8402:}
{SCL32,	-BL03:,		CM18,	-CV8403:}
{SCL32,	-BL03:,		CM18,	-CV8401:}
{SCL32,	-BL03:,		CM18,	-CV8402:}
{SCL32,	-BL03:,		CM19,	-CV8403:}
{SCL32,	-BL03:,		CM19,	-CV8401:}
{SCL32,	-BL03:,		CM19,	-CV8402:}
{P2DT,	-BL04:,		CM01,	-CV8403:}
{P2DT,	-BL04:,		CM01,	-CV8401:}
{P2DT,	-BL04:,		CM01,	-CV8402:}
{SCL31,	-CDL01:		VBx02,	-CV7501:}
{SCL31,	-CDL01:		VBx02,	-CV7502:}
{SCL31,	-CDL01:		VBx02,	-CV7503:}
{SCL31,	-CDL01:		VBx02,	-CV7504:}
{SCL31,	-CDL01:		VBx02,	-CV7505:}
{SCL31,	-CDL01:		VBx02,	-CV7401:}
{SCL31,	-CDL01:		VBx02,	-CV7301:}
{SCL31,	-CDL01:		VBx04,	-CV7501:}
{SCL31,	-CDL01:		VBx04,	-CV7502:}
{SCL31,	-CDL01:		VBx04,	-CV7503:}
{SCL31,	-CDL01:		VBx04,	-CV7504:}
{SCL31,	-CDL01:		VBx04,	-CV7505:}
{SCL31,	-CDL01:		VBx04,	-CV7401:}
{SCL31,	-CDL01:		VBx04,	-CV7301:}
{SCL31,	-CDL01:		VBx06,	-CV7501:}
{SCL31,	-CDL01:		VBx06,	-CV7502:}
{SCL31,	-CDL01:		VBx06,	-CV7503:}
{SCL31,	-CDL01:		VBx06,	-CV7504:}
{SCL31,	-CDL01:		VBx06,	-CV7505:}
{SCL31,	-CDL01:		VBx06,	-CV7401:}
{SCL31,	-CDL01:		VBx06,	-CV7301:}
{SCL31,	-CDL01:		VBx08,	-CV7501:}
{SCL31,	-CDL01:		VBx08,	-CV7502:}
{SCL31,	-CDL01:		VBx08,	-CV7503:}
{SCL31,	-CDL01:		VBx08,	-CV7504:}
{SCL31,	-CDL01:		VBx08,	-CV7505:}
{SCL31,	-CDL01:		VBx08,	-CV7401:}
{SCL31,	-CDL01:		VBx08,	-CV7301:}
{SCL31,	-CDL01:		VBx10,	-CV7501:}
{SCL31,	-CDL01:		VBx10,	-CV7502:}
{SCL31,	-CDL01:		VBx10,	-CV7503:}
{SCL31,	-CDL01:		VBx10,	-CV7504:}
{SCL31,	-CDL01:		VBx10,	-CV7505:}
{SCL31,	-CDL01:		VBx10,	-CV7401:}
{SCL31,	-CDL01:		VBx10,	-CV7301:}
{SCL31,	-CDL01:		VBx12,	-CV7501:}
{SCL31,	-CDL01:		VBx12,	-CV7502:}
{SCL31,	-CDL01:		VBx12,	-CV7503:}
{SCL31,	-CDL01:		VBx12,	-CV7504:}
{SCL31,	-CDL01:		VBx12,	-CV7505:}
{SCL31,	-CDL01:		VBx12,	-CV7401:}
{SCL31,	-CDL01:		VBx12,	-CV7301:}
{SCL31,	-CDL01:		VBx14,	-CV7501:}
{SCL31,	-CDL01:		VBx14,	-CV7502:}
{SCL31,	-CDL01:		VBx14,	-CV7503:}
{SCL31,	-CDL01:		VBx14,	-CV7504:}
{SCL31,	-CDL01:		VBx14,	-CV7505:}
{SCL31,	-CDL01:		VBx14,	-CV7401:}
{SCL31,	-CDL01:		VBx14,	-CV7301:}
{SCL31,	-CDL01:		VBx16,	-CV7501:}
{SCL31,	-CDL01:		VBx16,	-CV7502:}
{SCL31,	-CDL01:		VBx16,	-CV7503:}
{SCL31,	-CDL01:		VBx16,	-CV7504:}
{SCL31,	-CDL01:		VBx16,	-CV7505:}
{SCL31,	-CDL01:		VBx16,	-CV7401:}
{SCL31,	-CDL01:		VBx16,	-CV7301:}
{SCL31,	-CDL01:		VBx18,	-CV7501:}
{SCL31,	-CDL01:		VBx18,	-CV7502:}
{SCL31,	-CDL01:		VBx18,	-CV7503:}
{SCL31,	-CDL01:		VBx18,	-CV7504:}
{SCL31,	-CDL01:		VBx18,	-CV7505:}
{SCL31,	-CDL01:		VBx18,	-CV7401:}
{SCL31,	-CDL01:		VBx18,	-CV7301:}
{SCL31,	-CDL01:		VBx20,	-CV7501:}
{SCL31,	-CDL01:		VBx20,	-CV7502:}
{SCL31,	-CDL01:		VBx20,	-CV7503:}
{SCL31,	-CDL01:		VBx20,	-CV7504:}
{SCL31,	-CDL01:		VBx20,	-CV7505:}
{SCL31,	-CDL01:		VBx20,	-CV7401:}
{SCL31,	-CDL01:		VBx20,	-CV7301:}
{SCL31,	-CDL01:		VBx22,	-CV7501:}
{SCL31,	-CDL01:		VBx22,	-CV7502:}
{SCL31,	-CDL01:		VBx22,	-CV7503:}
{SCL31,	-CDL01:		VBx22,	-CV7504:}
{SCL31,	-CDL01:		VBx22,	-CV7505:}
{SCL31,	-CDL01:		VBx22,	-CV7401:}
{SCL31,	-CDL01:		VBx22,	-CV7301:}
{SCL32,	-CDL02:		VBx01,	-CV7501:}
{SCL32,	-CDL02:		VBx01,	-CV7502:}
{SCL32,	-CDL02:		VBx01,	-CV7503:}
{SCL32,	-CDL02:		VBx01,	-CV7401:}
{SCL32,	-CDL02:		VBx01,	-CV7301:}
{SCL32,	-CDL02:		VBx01,	-CV7201:}
{SCL32,	-CDL02:		VBx01,	-CV7302:}
{SCL32,	-CDL02:		VBx02,	-CV7501:}
{SCL32,	-CDL02:		VBx02,	-CV7502:}
{SCL32,	-CDL02:		VBx02,	-CV7503:}
{SCL32,	-CDL02:		VBx02,	-CV7401:}
{SCL32,	-CDL02:		VBx02,	-CV7301:}
{SCL32,	-CDL02:		VBx02,	-CV7201:}
{SCL32,	-CDL02:		VBx02,	-CV7302:}
{SCL32,	-CDL02:		VBx03,	-CV7501:}
{SCL32,	-CDL02:		VBx03,	-CV7502:}
{SCL32,	-CDL02:		VBx03,	-CV7503:}
{SCL32,	-CDL02:		VBx03,	-CV7401:}
{SCL32,	-CDL02:		VBx03,	-CV7301:}
{SCL32,	-CDL02:		VBx03,	-CV7201:}
{SCL32,	-CDL02:		VBx03,	-CV7302:}
{SCL32,	-CDL02:		VBx04,	-CV7501:}
{SCL32,	-CDL02:		VBx04,	-CV7502:}
{SCL32,	-CDL02:		VBx04,	-CV7503:}
{SCL32,	-CDL02:		VBx04,	-CV7401:}
{SCL32,	-CDL02:		VBx04,	-CV7301:}
{SCL32,	-CDL02:		VBx04,	-CV7201:}
{SCL32,	-CDL02:		VBx04,	-CV7302:}
{SCL32,	-CDL02:		VBx05,	-CV7501:}
{SCL32,	-CDL02:		VBx05,	-CV7502:}
{SCL32,	-CDL02:		VBx05,	-CV7503:}
{SCL32,	-CDL02:		VBx05,	-CV7401:}
{SCL32,	-CDL02:		VBx05,	-CV7301:}
{SCL32,	-CDL02:		VBx05,	-CV7201:}
{SCL32,	-CDL02:		VBx05,	-CV7302:}
{SCL32,	-CDL02:		VBx06,	-CV7501:}
{SCL32,	-CDL02:		VBx06,	-CV7502:}
{SCL32,	-CDL02:		VBx06,	-CV7503:}
{SCL32,	-CDL02:		VBx06,	-CV7401:}
{SCL32,	-CDL02:		VBx06,	-CV7301:}
{SCL32,	-CDL02:		VBx06,	-CV7201:}
{SCL32,	-CDL02:		VBx06,	-CV7302:}
{SCL32,	-CDL02:		VBx07,	-CV7501:}
{SCL32,	-CDL02:		VBx07,	-CV7502:}
{SCL32,	-CDL02:		VBx07,	-CV7503:}
{SCL32,	-CDL02:		VBx07,	-CV7401:}
{SCL32,	-CDL02:		VBx07,	-CV7301:}
{SCL32,	-CDL02:		VBx07,	-CV7201:}
{SCL32,	-CDL02:		VBx07,	-CV7302:}
{SCL32,	-CDL02:		VBx08,	-CV7501:}
{SCL32,	-CDL02:		VBx08,	-CV7502:}
{SCL32,	-CDL02:		VBx08,	-CV7503:}
{SCL32,	-CDL02:		VBx08,	-CV7401:}
{SCL32,	-CDL02:		VBx08,	-CV7301:}
{SCL32,	-CDL02:		VBx08,	-CV7201:}
{SCL32,	-CDL02:		VBx08,	-CV7302:}
{SCL32,	-CDL02:		VBx09,	-CV7501:}
{SCL32,	-CDL02:		VBx09,	-CV7502:}
{SCL32,	-CDL02:		VBx09,	-CV7503:}
{SCL32,	-CDL02:		VBx09,	-CV7401:}
{SCL32,	-CDL02:		VBx09,	-CV7301:}
{SCL32,	-CDL02:		VBx09,	-CV7201:}
{SCL32,	-CDL02:		VBx09,	-CV7302:}
{SCL32,	-CDL02:		VBx10,	-CV7501:}
{SCL32,	-CDL02:		VBx10,	-CV7502:}
{SCL32,	-CDL02:		VBx10,	-CV7503:}
{SCL32,	-CDL02:		VBx10,	-CV7401:}
{SCL32,	-CDL02:		VBx10,	-CV7301:}
{SCL32,	-CDL02:		VBx10,	-CV7201:}
{SCL32,	-CDL02:		VBx10,	-CV7302:}
{SCL32,	-CDL02:		VBx11,	-CV7501:}
{SCL32,	-CDL02:		VBx11,	-CV7502:}
{SCL32,	-CDL02:		VBx11,	-CV7503:}
{SCL32,	-CDL02:		VBx11,	-CV7401:}
{SCL32,	-CDL02:		VBx11,	-CV7301:}
{SCL32,	-CDL02:		VBx11,	-CV7201:}
{SCL32,	-CDL02:		VBx11,	-CV7302:}
{SCL32,	-CDL02:		VBx12,	-CV7501:}
{SCL32,	-CDL02:		VBx12,	-CV7502:}
{SCL32,	-CDL02:		VBx12,	-CV7503:}
{SCL32,	-CDL02:		VBx12,	-CV7401:}
{SCL32,	-CDL02:		VBx12,	-CV7301:}
{SCL32,	-CDL02:		VBx12,	-CV7201:}
{SCL32,	-CDL02:		VBx12,	-CV7302:}
{SCL32,	-CDL02:		VBx13,	-CV7501:}
{SCL32,	-CDL02:		VBx13,	-CV7502:}
{SCL32,	-CDL02:		VBx13,	-CV7503:}
{SCL32,	-CDL02:		VBx13,	-CV7401:}
{SCL32,	-CDL02:		VBx13,	-CV7301:}
{SCL32,	-CDL02:		VBx13,	-CV7201:}
{SCL32,	-CDL02:		VBx13,	-CV7302:}
{SCL32,	-CDL03:		VBx01,	-CV7501:}
{SCL32,	-CDL03:		VBx01,	-CV7502:}
{SCL32,	-CDL03:		VBx01,	-CV7503:}
{SCL32,	-CDL03:		VBx01,	-CV7401:}
{SCL32,	-CDL03:		VBx01,	-CV7301:}
{SCL32,	-CDL03:		VBx01,	-CV7201:}
{SCL32,	-CDL03:		VBx01,	-CV7302:}
{SCL32,	-CDL03:		VBx02,	-CV7501:}
{SCL32,	-CDL03:		VBx02,	-CV7502:}
{SCL32,	-CDL03:		VBx02,	-CV7503:}
{SCL32,	-CDL03:		VBx02,	-CV7401:}
{SCL32,	-CDL03:		VBx02,	-CV7301:}
{SCL32,	-CDL03:		VBx02,	-CV7201:}
{SCL32,	-CDL03:		VBx02,	-CV7302:}
{SCL32,	-CDL03:		VBx03,	-CV7501:}
{SCL32,	-CDL03:		VBx03,	-CV7502:}
{SCL32,	-CDL03:		VBx03,	-CV7503:}
{SCL32,	-CDL03:		VBx03,	-CV7401:}
{SCL32,	-CDL03:		VBx03,	-CV7301:}
{SCL32,	-CDL03:		VBx03,	-CV7201:}
{SCL32,	-CDL03:		VBx03,	-CV7302:}
{SCL32,	-CDL03:		VBx04,	-CV7501:}
{SCL32,	-CDL03:		VBx04,	-CV7502:}
{SCL32,	-CDL03:		VBx04,	-CV7503:}
{SCL32,	-CDL03:		VBx04,	-CV7401:}
{SCL32,	-CDL03:		VBx04,	-CV7301:}
{SCL32,	-CDL03:		VBx04,	-CV7201:}
{SCL32,	-CDL03:		VBx04,	-CV7302:}
{SCL32,	-CDL03:		VBx05,	-CV7501:}
{SCL32,	-CDL03:		VBx05,	-CV7502:}
{SCL32,	-CDL03:		VBx05,	-CV7503:}
{SCL32,	-CDL03:		VBx05,	-CV7401:}
{SCL32,	-CDL03:		VBx05,	-CV7301:}
{SCL32,	-CDL03:		VBx05,	-CV7201:}
{SCL32,	-CDL03:		VBx05,	-CV7302:}
{SCL32,	-CDL03:		VBx06,	-CV7501:}
{SCL32,	-CDL03:		VBx06,	-CV7502:}
{SCL32,	-CDL03:		VBx06,	-CV7503:}
{SCL32,	-CDL03:		VBx06,	-CV7401:}
{SCL32,	-CDL03:		VBx06,	-CV7301:}
{SCL32,	-CDL03:		VBx06,	-CV7201:}
{SCL32,	-CDL03:		VBx06,	-CV7302:}
{SCL32,	-CDL03:		VBx07,	-CV7501:}
{SCL32,	-CDL03:		VBx07,	-CV7502:}
{SCL32,	-CDL03:		VBx07,	-CV7503:}
{SCL32,	-CDL03:		VBx07,	-CV7401:}
{SCL32,	-CDL03:		VBx07,	-CV7301:}
{SCL32,	-CDL03:		VBx07,	-CV7201:}
{SCL32,	-CDL03:		VBx07,	-CV7302:}
{SCL32,	-CDL03:		VBx08,	-CV7501:}
{SCL32,	-CDL03:		VBx08,	-CV7502:}
{SCL32,	-CDL03:		VBx08,	-CV7503:}
{SCL32,	-CDL03:		VBx08,	-CV7401:}
{SCL32,	-CDL03:		VBx08,	-CV7301:}
{SCL32,	-CDL03:		VBx08,	-CV7201:}
{SCL32,	-CDL03:		VBx08,	-CV7302:}
{SCL32,	-CDL03:		VBx09,	-CV7501:}
{SCL32,	-CDL03:		VBx09,	-CV7502:}
{SCL32,	-CDL03:		VBx09,	-CV7503:}
{SCL32,	-CDL03:		VBx09,	-CV7401:}
{SCL32,	-CDL03:		VBx09,	-CV7301:}
{SCL32,	-CDL03:		VBx09,	-CV7201:}
{SCL32,	-CDL03:		VBx09,	-CV7302:}
{SCL32,	-CDL03:		VBx10,	-CV7501:}
{SCL32,	-CDL03:		VBx10,	-CV7502:}
{SCL32,	-CDL03:		VBx10,	-CV7503:}
{SCL32,	-CDL03:		VBx10,	-CV7401:}
{SCL32,	-CDL03:		VBx10,	-CV7301:}
{SCL32,	-CDL03:		VBx10,	-CV7201:}
{SCL32,	-CDL03:		VBx10,	-CV7302:}
{SCL32,	-CDL03:		VBx11,	-CV7501:}
{SCL32,	-CDL03:		VBx11,	-CV7502:}
{SCL32,	-CDL03:		VBx11,	-CV7503:}
{SCL32,	-CDL03:		VBx11,	-CV7401:}
{SCL32,	-CDL03:		VBx11,	-CV7301:}
{SCL32,	-CDL03:		VBx11,	-CV7201:}
{SCL32,	-CDL03:		VBx11,	-CV7302:}
{SCL32,	-CDL03:		VBx12,	-CV7501:}
{SCL32,	-CDL03:		VBx12,	-CV7502:}
{SCL32,	-CDL03:		VBx12,	-CV7503:}
{SCL32,	-CDL03:		VBx12,	-CV7401:}
{SCL32,	-CDL03:		VBx12,	-CV7301:}
{SCL32,	-CDL03:		VBx12,	-CV7201:}
{SCL32,	-CDL03:		VBx12,	-CV7302:}
{SCL32,	-CDL03:		VBx13,	-CV7501:}
{SCL32,	-CDL03:		VBx13,	-CV7502:}
{SCL32,	-CDL03:		VBx13,	-CV7503:}
{SCL32,	-CDL03:		VBx13,	-CV7401:}
{SCL32,	-CDL03:		VBx13,	-CV7301:}
{SCL32,	-CDL03:		VBx13,	-CV7201:}
{SCL32,	-CDL03:		VBx13,	-CV7302:}
{SCL32,	-CDL03:		VBx14,	-CV7501:}
{SCL32,	-CDL03:		VBx14,	-CV7502:}
{SCL32,	-CDL03:		VBx14,	-CV7503:}
{SCL32,	-CDL03:		VBx14,	-CV7401:}
{SCL32,	-CDL03:		VBx14,	-CV7301:}
{SCL32,	-CDL03:		VBx14,	-CV7201:}
{SCL32,	-CDL03:		VBx14,	-CV7302:}
{SCL32,	-CDL03:		VBx15,	-CV7501:}
{SCL32,	-CDL03:		VBx15,	-CV7502:}
{SCL32,	-CDL03:		VBx15,	-CV7503:}
{SCL32,	-CDL03:		VBx15,	-CV7401:}
{SCL32,	-CDL03:		VBx15,	-CV7301:}
{SCL32,	-CDL03:		VBx15,	-CV7201:}
{SCL32,	-CDL03:		VBx15,	-CV7302:}
{SCL32,	-CDL03:		VBx16,	-CV7501:}
{SCL32,	-CDL03:		VBx16,	-CV7502:}
{SCL32,	-CDL03:		VBx16,	-CV7503:}
{SCL32,	-CDL03:		VBx16,	-CV7401:}
{SCL32,	-CDL03:		VBx16,	-CV7301:}
{SCL32,	-CDL03:		VBx16,	-CV7201:}
{SCL32,	-CDL03:		VBx16,	-CV7302:}
{SCL32,	-CDL03:		VBx17,	-CV7501:}
{SCL32,	-CDL03:		VBx17,	-CV7502:}
{SCL32,	-CDL03:		VBx17,	-CV7503:}
{SCL32,	-CDL03:		VBx17,	-CV7401:}
{SCL32,	-CDL03:		VBx17,	-CV7301:}
{SCL32,	-CDL03:		VBx17,	-CV7201:}
{SCL32,	-CDL03:		VBx17,	-CV7302:}
{SCL32,	-CDL03:		VBx18,	-CV7501:}
{SCL32,	-CDL03:		VBx18,	-CV7502:}
{SCL32,	-CDL03:		VBx18,	-CV7503:}
{SCL32,	-CDL03:		VBx18,	-CV7401:}
{SCL32,	-CDL03:		VBx18,	-CV7301:}
{SCL32,	-CDL03:		VBx18,	-CV7201:}
{SCL32,	-CDL03:		VBx18,	-CV7302:}
{SCL32,	-CDL03:		VBx19,	-CV7501:}
{SCL32,	-CDL03:		VBx19,	-CV7502:}
{SCL32,	-CDL03:		VBx19,	-CV7503:}
{SCL32,	-CDL03:		VBx19,	-CV7401:}
{SCL32,	-CDL03:		VBx19,	-CV7301:}
{SCL32,	-CDL03:		VBx19,	-CV7201:}
{SCL32,	-CDL03:		VBx19,	-CV7302:}
{P2DT,	-CDL04:		VBx01,	-CV7501:}
{P2DT,	-CDL04:		VBx01,	-CV7502:}
{P2DT,	-CDL04:		VBx01,	-CV7503:}
{P2DT,	-CDL04:		VBx01,	-CV7401:}
{P2DT,	-CDL04:		VBx01,	-CV7301:}
{P2DT,	-CDL04:		VBx01,	-CV7201:}
{P2DT,	-CDL04:		VBx01,	-CV7302:}
}

file "db/GBCPStat_EV.template" { pattern
{SYS,	SUBSYS,		DEV,	SUBDEV }
{SCL31,	-BL01:,		CM01,	-EV8301:}
{SCL31,	-BL01:,		CM02,	-EV8301:}
{SCL31,	-BL01:,		CM03,	-EV8301:}
{SCL31,	-BL01:,		CM04,	-EV8301:}
{SCL31,	-BL01:,		CM05,	-EV8301:}
{SCL31,	-BL01:,		CM06,	-EV8301:}
{SCL31,	-BL01:,		CM07,	-EV8301:}
{SCL31,	-BL01:,		CM08,	-EV8301:}
{SCL31,	-BL01:,		CM09,	-EV8301:}
{SCL31,	-BL01:,		CM10,	-EV8301:}
{SCL31,	-BL01:,		CM11,	-EV8301:}
{SCL31,	-BL01:,		CM12,	-EV8301:}
{SCL31,	-BL01:,		CM13,	-EV8301:}
{SCL31,	-BL01:,		CM14,	-EV8301:}
{SCL31,	-BL01:,		CM15,	-EV8301:}
{SCL31,	-BL01:,		CM16,	-EV8301:}
{SCL31,	-BL01:,		CM17,	-EV8301:}
{SCL31,	-BL01:,		CM18,	-EV8301:}
{SCL31,	-BL01:,		CM19,	-EV8301:}
{SCL31,	-BL01:,		CM20,	-EV8301:}
{SCL31,	-BL01:,		CM21,	-EV8301:}
{SCL31,	-BL01:,		CM22,	-EV8301:}
{SCL32,	-BL02:,		CM01,	-EV8301:}
{SCL32,	-BL02:,		CM02,	-EV8301:}
{SCL32,	-BL02:,		CM03,	-EV8301:}
{SCL32,	-BL02:,		CM04,	-EV8301:}
{SCL32,	-BL02:,		CM05,	-EV8301:}
{SCL32,	-BL02:,		CM06,	-EV8301:}
{SCL32,	-BL02:,		CM07,	-EV8301:}
{SCL32,	-BL02:,		CM08,	-EV8301:}
{SCL32,	-BL02:,		CM09,	-EV8301:}
{SCL32,	-BL02:,		CM10,	-EV8301:}
{SCL32,	-BL02:,		CM11,	-EV8301:}
{SCL32,	-BL02:,		CM12,	-EV8301:}
{SCL32,	-BL02:,		CM13,	-EV8301:}
{SCL32,	-BL03:,		CM01,	-EV8301:}
{SCL32,	-BL03:,		CM02,	-EV8301:}
{SCL32,	-BL03:,		CM03,	-EV8301:}
{SCL32,	-BL03:,		CM04,	-EV8301:}
{SCL32,	-BL03:,		CM05,	-EV8301:}
{SCL32,	-BL03:,		CM06,	-EV8301:}
{SCL32,	-BL03:,		CM07,	-EV8301:}
{SCL32,	-BL03:,		CM08,	-EV8301:}
{SCL32,	-BL03:,		CM09,	-EV8301:}
{SCL32,	-BL03:,		CM10,	-EV8301:}
{SCL32,	-BL03:,		CM11,	-EV8301:}
{SCL32,	-BL03:,		CM12,	-EV8301:}
{SCL32,	-BL03:,		CM13,	-EV8301:}
{SCL32,	-BL03:,		CM14,	-EV8301:}
{SCL32,	-BL03:,		CM15,	-EV8301:}
{SCL32,	-BL03:,		CM16,	-EV8301:}
{SCL32,	-BL03:,		CM17,	-EV8301:}
{SCL32,	-BL03:,		CM18,	-EV8301:}
{SCL32,	-BL03:,		CM19,	-EV8301:}
{P2DT,	-BL04:,		CM01,	-EV8301:}
}

file "db/GBCPStat_TPDPIPEH.template" { pattern
{SYS,	SUBSYS,		DEV,	SUBDEV,		INP		}
##DBs01
{SCL32,	-BL02:,		CM01,	-DBs01:,	SCL32-BL02:CM01-DBs01:OutStat	}
{SCL32,	-BL02:,		CM02,	-DBs01:,	SCL32-BL02:CM02-DBs01:OutStat	}
{SCL32,	-BL02:,		CM03,	-DBs01:,	SCL32-BL02:CM03-DBs01:OutStat	}
{SCL32,	-BL02:,		CM04,	-DBs01:,	SCL32-BL02:CM04-DBs01:OutStat	}
{SCL32,	-BL02:,		CM05,	-DBs01:,	SCL32-BL02:CM05-DBs01:OutStat	}
{SCL32,	-BL02:,		CM06,	-DBs01:,	SCL32-BL02:CM06-DBs01:OutStat	}
{SCL32,	-BL02:,		CM07,	-DBs01:,	SCL32-BL02:CM07-DBs01:OutStat	}
{SCL32,	-BL02:,		CM08,	-DBs01:,	SCL32-BL02:CM08-DBs01:OutStat	}
{SCL32,	-BL02:,		CM09,	-DBs01:,	SCL32-BL02:CM09-DBs01:OutStat	}
{SCL32,	-BL02:,		CM10,	-DBs01:,	SCL32-BL02:CM10-DBs01:OutStat	}
{SCL32,	-BL02:,		CM11,	-DBs01:,	SCL32-BL02:CM11-DBs01:OutStat	}
{SCL32,	-BL02:,		CM12,	-DBs01:,	SCL32-BL02:CM12-DBs01:OutStat	}
{SCL32,	-BL02:,		CM13,	-DBs01:,	SCL32-BL02:CM13-DBs01:OutStat	}
{SCL32,	-BL03:,		CM01,	-DBs01:,	SCL32-BL03:CM01-DBs01:OutStat	}
{SCL32,	-BL03:,		CM02,	-DBs01:,	SCL32-BL03:CM02-DBs01:OutStat	}
{SCL32,	-BL03:,		CM03,	-DBs01:,	SCL32-BL03:CM03-DBs01:OutStat	}
{SCL32,	-BL03:,		CM04,	-DBs01:,	SCL32-BL03:CM04-DBs01:OutStat	}
{SCL32,	-BL03:,		CM05,	-DBs01:,	SCL32-BL03:CM05-DBs01:OutStat	}
{SCL32,	-BL03:,		CM06,	-DBs01:,	SCL32-BL03:CM06-DBs01:OutStat	}
{SCL32,	-BL03:,		CM07,	-DBs01:,	SCL32-BL03:CM07-DBs01:OutStat	}
{SCL32,	-BL03:,		CM08,	-DBs01:,	SCL32-BL03:CM08-DBs01:OutStat	}
{SCL32,	-BL03:,		CM09,	-DBs01:,	SCL32-BL03:CM09-DBs01:OutStat	}
{SCL32,	-BL03:,		CM10,	-DBs01:,	SCL32-BL03:CM10-DBs01:OutStat	}
{SCL32,	-BL03:,		CM11,	-DBs01:,	SCL32-BL03:CM11-DBs01:OutStat	}
{SCL32,	-BL03:,		CM12,	-DBs01:,	SCL32-BL03:CM12-DBs01:OutStat	}
{SCL32,	-BL03:,		CM13,	-DBs01:,	SCL32-BL03:CM13-DBs01:OutStat	}
{SCL32,	-BL03:,		CM14,	-DBs01:,	SCL32-BL03:CM14-DBs01:OutStat	}
{SCL32,	-BL03:,		CM15,	-DBs01:,	SCL32-BL03:CM15-DBs01:OutStat	}
{SCL32,	-BL03:,		CM16,	-DBs01:,	SCL32-BL03:CM16-DBs01:OutStat	}
{SCL32,	-BL03:,		CM17,	-DBs01:,	SCL32-BL03:CM17-DBs01:OutStat	}
{SCL32,	-BL03:,		CM18,	-DBs01:,	SCL32-BL03:CM18-DBs01:OutStat	}
{SCL32,	-BL03:,		CM19,	-DBs01:,	SCL32-BL03:CM19-DBs01:OutStat	}
{P2DT,	-BL04:,		CM01,	-DBs01:,	P2DT-BL04:CM01-DBs01:OutStat	}

##DBs02
{SCL32,	-BL02:,		CM01,	-DBs02:,	SCL32-BL02:CM01-DBs02:OutStat	}
{SCL32,	-BL02:,		CM02,	-DBs02:,	SCL32-BL02:CM02-DBs02:OutStat	}
{SCL32,	-BL02:,		CM03,	-DBs02:,	SCL32-BL02:CM03-DBs02:OutStat	}
{SCL32,	-BL02:,		CM04,	-DBs02:,	SCL32-BL02:CM04-DBs02:OutStat	}
{SCL32,	-BL02:,		CM05,	-DBs02:,	SCL32-BL02:CM05-DBs02:OutStat	}
{SCL32,	-BL02:,		CM06,	-DBs02:,	SCL32-BL02:CM06-DBs02:OutStat	}
{SCL32,	-BL02:,		CM07,	-DBs02:,	SCL32-BL02:CM07-DBs02:OutStat	}
{SCL32,	-BL02:,		CM08,	-DBs02:,	SCL32-BL02:CM08-DBs02:OutStat	}
{SCL32,	-BL02:,		CM09,	-DBs02:,	SCL32-BL02:CM09-DBs02:OutStat	}
{SCL32,	-BL02:,		CM10,	-DBs02:,	SCL32-BL02:CM10-DBs02:OutStat	}
{SCL32,	-BL02:,		CM11,	-DBs02:,	SCL32-BL02:CM11-DBs02:OutStat	}
{SCL32,	-BL02:,		CM12,	-DBs02:,	SCL32-BL02:CM12-DBs02:OutStat	}
{SCL32,	-BL02:,		CM13,	-DBs02:,	SCL32-BL02:CM13-DBs02:OutStat	}
{SCL32,	-BL03:,		CM01,	-DBs02:,	SCL32-BL03:CM01-DBs02:OutStat	}
{SCL32,	-BL03:,		CM02,	-DBs02:,	SCL32-BL03:CM02-DBs02:OutStat	}
{SCL32,	-BL03:,		CM03,	-DBs02:,	SCL32-BL03:CM03-DBs02:OutStat	}
{SCL32,	-BL03:,		CM04,	-DBs02:,	SCL32-BL03:CM04-DBs02:OutStat	}
{SCL32,	-BL03:,		CM05,	-DBs02:,	SCL32-BL03:CM05-DBs02:OutStat	}
{SCL32,	-BL03:,		CM06,	-DBs02:,	SCL32-BL03:CM06-DBs02:OutStat	}
{SCL32,	-BL03:,		CM07,	-DBs02:,	SCL32-BL03:CM07-DBs02:OutStat	}
{SCL32,	-BL03:,		CM08,	-DBs02:,	SCL32-BL03:CM08-DBs02:OutStat	}
{SCL32,	-BL03:,		CM09,	-DBs02:,	SCL32-BL03:CM09-DBs02:OutStat	}
{SCL32,	-BL03:,		CM10,	-DBs02:,	SCL32-BL03:CM10-DBs02:OutStat	}
{SCL32,	-BL03:,		CM11,	-DBs02:,	SCL32-BL03:CM11-DBs02:OutStat	}
{SCL32,	-BL03:,		CM12,	-DBs02:,	SCL32-BL03:CM12-DBs02:OutStat	}
{SCL32,	-BL03:,		CM13,	-DBs02:,	SCL32-BL03:CM13-DBs02:OutStat	}
{SCL32,	-BL03:,		CM14,	-DBs02:,	SCL32-BL03:CM14-DBs02:OutStat	}
{SCL32,	-BL03:,		CM15,	-DBs02:,	SCL32-BL03:CM15-DBs02:OutStat	}
{SCL32,	-BL03:,		CM16,	-DBs02:,	SCL32-BL03:CM16-DBs02:OutStat	}
{SCL32,	-BL03:,		CM17,	-DBs02:,	SCL32-BL03:CM17-DBs02:OutStat	}
{SCL32,	-BL03:,		CM18,	-DBs02:,	SCL32-BL03:CM18-DBs02:OutStat	}
{SCL32,	-BL03:,		CM19,	-DBs02:,	SCL32-BL03:CM19-DBs02:OutStat	}
{P2DT,	-BL04:,		CM01,	-DBs02:,	P2DT-BL04:CM01-DBs02:OutStat	}

{SCL32,	-BL03:,		CM01,	-DBs03:,	SCL32-BL03:CM01-DBs03:OutStat	}
{SCL32,	-BL03:,		CM02,	-DBs03:,	SCL32-BL03:CM02-DBs03:OutStat	}
{SCL32,	-BL03:,		CM03,	-DBs03:,	SCL32-BL03:CM03-DBs03:OutStat	}
{SCL32,	-BL03:,		CM04,	-DBs03:,	SCL32-BL03:CM04-DBs03:OutStat	}
{SCL32,	-BL03:,		CM05,	-DBs03:,	SCL32-BL03:CM05-DBs03:OutStat	}
{SCL32,	-BL03:,		CM06,	-DBs03:,	SCL32-BL03:CM06-DBs03:OutStat	}
{SCL32,	-BL03:,		CM07,	-DBs03:,	SCL32-BL03:CM07-DBs03:OutStat	}
{SCL32,	-BL03:,		CM08,	-DBs03:,	SCL32-BL03:CM08-DBs03:OutStat	}
{SCL32,	-BL03:,		CM09,	-DBs03:,	SCL32-BL03:CM09-DBs03:OutStat	}
{SCL32,	-BL03:,		CM10,	-DBs03:,	SCL32-BL03:CM10-DBs03:OutStat	}
{SCL32,	-BL03:,		CM11,	-DBs03:,	SCL32-BL03:CM11-DBs03:OutStat	}
{SCL32,	-BL03:,		CM12,	-DBs03:,	SCL32-BL03:CM12-DBs03:OutStat	}
{SCL32,	-BL03:,		CM13,	-DBs03:,	SCL32-BL03:CM13-DBs03:OutStat	}
{SCL32,	-BL03:,		CM14,	-DBs03:,	SCL32-BL03:CM14-DBs03:OutStat	}
{SCL32,	-BL03:,		CM15,	-DBs03:,	SCL32-BL03:CM15-DBs03:OutStat	}
{SCL32,	-BL03:,		CM16,	-DBs03:,	SCL32-BL03:CM16-DBs03:OutStat	}
{SCL32,	-BL03:,		CM17,	-DBs03:,	SCL32-BL03:CM17-DBs03:OutStat	}
{SCL32,	-BL03:,		CM18,	-DBs03:,	SCL32-BL03:CM18-DBs03:OutStat	}
{SCL32,	-BL03:,		CM19,	-DBs03:,	SCL32-BL03:CM19-DBs03:OutStat	}
{P2DT,	-BL04:,		CM01,	-DBs03:,	P2DT-BL04:CM01-DBs03:OutStat	}

{SCL32,	-BL03:,		CM01,	-DBs04:,	SCL32-BL03:CM01-DBs04:OutStat	}
{SCL32,	-BL03:,		CM02,	-DBs04:,	SCL32-BL03:CM02-DBs04:OutStat	}
{SCL32,	-BL03:,		CM03,	-DBs04:,	SCL32-BL03:CM03-DBs04:OutStat	}
{SCL32,	-BL03:,		CM04,	-DBs04:,	SCL32-BL03:CM04-DBs04:OutStat	}
{SCL32,	-BL03:,		CM05,	-DBs04:,	SCL32-BL03:CM05-DBs04:OutStat	}
{SCL32,	-BL03:,		CM06,	-DBs04:,	SCL32-BL03:CM06-DBs04:OutStat	}
{SCL32,	-BL03:,		CM07,	-DBs04:,	SCL32-BL03:CM07-DBs04:OutStat	}
{SCL32,	-BL03:,		CM08,	-DBs04:,	SCL32-BL03:CM08-DBs04:OutStat	}
{SCL32,	-BL03:,		CM09,	-DBs04:,	SCL32-BL03:CM09-DBs04:OutStat	}
{SCL32,	-BL03:,		CM10,	-DBs04:,	SCL32-BL03:CM10-DBs04:OutStat	}
{SCL32,	-BL03:,		CM11,	-DBs04:,	SCL32-BL03:CM11-DBs04:OutStat	}
{SCL32,	-BL03:,		CM12,	-DBs04:,	SCL32-BL03:CM12-DBs04:OutStat	}
{SCL32,	-BL03:,		CM13,	-DBs04:,	SCL32-BL03:CM13-DBs04:OutStat	}
{SCL32,	-BL03:,		CM14,	-DBs04:,	SCL32-BL03:CM14-DBs04:OutStat	}
{SCL32,	-BL03:,		CM15,	-DBs04:,	SCL32-BL03:CM15-DBs04:OutStat	}
{SCL32,	-BL03:,		CM16,	-DBs04:,	SCL32-BL03:CM16-DBs04:OutStat	}
{SCL32,	-BL03:,		CM17,	-DBs04:,	SCL32-BL03:CM17-DBs04:OutStat	}
{SCL32,	-BL03:,		CM18,	-DBs04:,	SCL32-BL03:CM18-DBs04:OutStat	}
{SCL32,	-BL03:,		CM19,	-DBs04:,	SCL32-BL03:CM19-DBs04:OutStat	}
{P2DT,	-BL04:,		CM01,	-DBs04:,	P2DT-BL04:CM01-DBs04:OutStat	}

##TP8101
{SCL31,	-BL01:,		CM03,	-TP8101:,	SCL31-BL01:CM03-TP8101:NormalStat           }
{SCL31,	-BL01:,		CM09,	-TP8101:,	SCL31-BL01:CM09-TP8101:NormalStat           }
{SCL31,	-BL01:,		CM15,	-TP8101:,	SCL31-BL01:CM15-TP8101:NormalStat           }
{SCL31,	-BL01:,		CM19,	-TP8101:,	SCL31-BL01:CM19-TP8101:NormalStat           }

{SCL32,	-BL02:,		CM03,	-TP8101:,	SCL32-BL02:CM03-TP8101:NormalStat           }
{SCL32,	-BL02:,		CM08,	-TP8101:,	SCL32-BL02:CM08-TP8101:NormalStat           }
{SCL32,	-BL02:,		CM12,	-TP8101:,	SCL32-BL02:CM12-TP8101:NormalStat           }

{SCL32,	-BL03:,		CM03,	-TP8101:,	SCL32-BL03:CM03-TP8101:NormalStat           }
{SCL32,	-BL03:,		CM08,	-TP8101:,	SCL32-BL03:CM08-TP8101:NormalStat           }
{SCL32,	-BL03:,		CM13,	-TP8101:,	SCL32-BL03:CM13-TP8101:NormalStat           }
{SCL32,	-BL03:,		CM17,	-TP8101:,	SCL32-BL03:CM17-TP8101:NormalStat           }
{P2DT,	-BL04:,		CM01,	-TP8101:,	P2DT-BL04:CM01-TP8101:NormalStat            }

##TP8102
{SCL31,	-BL01:,		CM04,	-TP8102:,	SCL31-BL01:CM04-TP8102:NormalStat           }
{SCL31,	-BL01:,		CM10,	-TP8102:,	SCL31-BL01:CM10-TP8102:NormalStat           }
{SCL31,	-BL01:,		CM16,	-TP8102:,	SCL31-BL01:CM16-TP8102:NormalStat           }
{SCL31,	-BL01:,		CM20,	-TP8102:,	SCL31-BL01:CM20-TP8102:NormalStat           }

{SCL32,	-BL02:,		CM03,	-TP8102:,	SCL32-BL02:CM03-TP8102:NormalStat           }
{SCL32,	-BL02:,		CM08,	-TP8102:,	SCL32-BL02:CM08-TP8102:NormalStat           }
{SCL32,	-BL02:,		CM12,	-TP8102:,	SCL32-BL02:CM12-TP8102:NormalStat           }

{SCL32,	-BL03:,		CM03,	-TP8102:,	SCL32-BL03:CM03-TP8102:NormalStat           }
{SCL32,	-BL03:,		CM08,	-TP8102:,	SCL32-BL03:CM08-TP8102:NormalStat           }
{SCL32,	-BL03:,		CM13,	-TP8102:,	SCL32-BL03:CM13-TP8102:NormalStat           }
{SCL32,	-BL03:,		CM17,	-TP8102:,	SCL32-BL03:CM17-TP8102:NormalStat           }
{P2DT,	-BL04:,		CM01,	-TP8102:,	P2DT-BL04:CM01-TP8102:NormalStat	        }

##DP8101
{SCL31,	-BL01:,		CM03,	-DP8101:,	SCL31-BL01:CM03-DP8101:StartStat            }
{SCL31,	-BL01:,		CM09,	-DP8101:,	SCL31-BL01:CM09-DP8101:StartStat            }
{SCL31,	-BL01:,		CM15,	-DP8101:,	SCL31-BL01:CM15-DP8101:StartStat            }
{SCL31,	-BL01:,		CM19,	-DP8101:,	SCL31-BL01:CM19-DP8101:StartStat            }

{SCL32,	-BL02:,		CM03,	-DP8101:,	SCL32-BL02:CM03-DP8101:StartStat            }
{SCL32,	-BL02:,		CM08,	-DP8101:,	SCL32-BL02:CM08-DP8101:StartStat            }
{SCL32,	-BL02:,		CM12,	-DP8101:,	SCL32-BL02:CM12-DP8101:StartStat            }

{SCL32,	-BL03:,		CM03,	-DP8101:,	SCL32-BL03:CM03-DP8101:StartStat            }
{SCL32,	-BL03:,		CM08,	-DP8101:,	SCL32-BL03:CM08-DP8101:StartStat            }
{SCL32,	-BL03:,		CM13,	-DP8101:,	SCL32-BL03:CM13-DP8101:StartStat            }
{SCL32,	-BL03:,		CM17,	-DP8101:,	SCL32-BL03:CM17-DP8101:StartStat            }
{P2DT,	-BL04:,		CM01,	-DP8101:,	P2DT-BL04:CM01-DP8101:StartStat            }

##DP8102
{SCL31,	-BL01:,		CM04,	-DP8102:,	SCL31-BL01:CM04-DP8102:StartStat            }
{SCL31,	-BL01:,		CM10,	-DP8102:,	SCL31-BL01:CM10-DP8102:StartStat            }
{SCL31,	-BL01:,		CM16,	-DP8102:,	SCL31-BL01:CM16-DP8102:StartStat            }
{SCL31,	-BL01:,		CM20,	-DP8102:,	SCL31-BL01:CM20-DP8102:StartStat            }

{SCL32,	-BL02:,		CM03,	-DP8102:,	SCL32-BL02:CM03-DP8102:StartStat            }
{SCL32,	-BL02:,		CM08,	-DP8102:,	SCL32-BL02:CM08-DP8102:StartStat            }
{SCL32,	-BL02:,		CM12,	-DP8102:,	SCL32-BL02:CM12-DP8102:StartStat            }

{SCL32,	-BL03:,		CM03,	-DP8102:,	SCL32-BL03:CM03-DP8102:StartStat            }
{SCL32,	-BL03:,		CM08,	-DP8102:,	SCL32-BL03:CM08-DP8102:StartStat            }
{SCL32,	-BL03:,		CM13,	-DP8102:,	SCL32-BL03:CM13-DP8102:StartStat            }
{SCL32,	-BL03:,		CM17,	-DP8102:,	SCL32-BL03:CM17-DP8102:StartStat            }
{P2DT,	-BL04:,		CM01,	-DP8102:,	P2DT-BL04:CM01-DP8102:StartStat             }

{SCL31,	-BL01:,		CM01,	-IP8101:,	SCL31-BL01:CM01-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM02,	-IP8101:,	SCL31-BL01:CM02-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM03,	-IP8101:,	SCL31-BL01:CM03-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM04,	-IP8101:,	SCL31-BL01:CM04-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM05,	-IP8101:,	SCL31-BL01:CM05-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM06,	-IP8101:,	SCL31-BL01:CM06-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM07,	-IP8101:,	SCL31-BL01:CM07-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM08,	-IP8101:,	SCL31-BL01:CM08-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM09,	-IP8101:,	SCL31-BL01:CM09-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM10,	-IP8101:,	SCL31-BL01:CM10-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM11,	-IP8101:,	SCL31-BL01:CM11-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM12,	-IP8101:,	SCL31-BL01:CM12-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM13,	-IP8101:,	SCL31-BL01:CM13-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM14,	-IP8101:,	SCL31-BL01:CM14-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM15,	-IP8101:,	SCL31-BL01:CM15-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM16,	-IP8101:,	SCL31-BL01:CM16-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM17,	-IP8101:,	SCL31-BL01:CM17-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM18,	-IP8101:,	SCL31-BL01:CM18-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM19,	-IP8101:,	SCL31-BL01:CM19-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM20,	-IP8101:,	SCL31-BL01:CM20-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM21,	-IP8101:,	SCL31-BL01:CM21-IP8101:HIVOENStat           }
{SCL31,	-BL01:,		CM22,	-IP8101:,	SCL31-BL01:CM22-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM01,	-IP8101:,	SCL32-BL02:CM01-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM02,	-IP8101:,	SCL32-BL02:CM02-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM03,	-IP8101:,	SCL32-BL02:CM03-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM04,	-IP8101:,	SCL32-BL02:CM04-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM05,	-IP8101:,	SCL32-BL02:CM05-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM06,	-IP8101:,	SCL32-BL02:CM06-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM07,	-IP8101:,	SCL32-BL02:CM07-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM08,	-IP8101:,	SCL32-BL02:CM08-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM09,	-IP8101:,	SCL32-BL02:CM09-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM10,	-IP8101:,	SCL32-BL02:CM10-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM11,	-IP8101:,	SCL32-BL02:CM11-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM12,	-IP8101:,	SCL32-BL02:CM12-IP8101:HIVOENStat           }
{SCL32,	-BL02:,		CM13,	-IP8101:,	SCL32-BL02:CM13-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM01,	-IP8101:,	SCL32-BL03:CM01-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM02,	-IP8101:,	SCL32-BL03:CM02-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM03,	-IP8101:,	SCL32-BL03:CM03-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM04,	-IP8101:,	SCL32-BL03:CM04-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM05,	-IP8101:,	SCL32-BL03:CM05-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM06,	-IP8101:,	SCL32-BL03:CM06-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM07,	-IP8101:,	SCL32-BL03:CM07-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM08,	-IP8101:,	SCL32-BL03:CM08-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM09,	-IP8101:,	SCL32-BL03:CM09-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM10,	-IP8101:,	SCL32-BL03:CM10-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM11,	-IP8101:,	SCL32-BL03:CM11-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM12,	-IP8101:,	SCL32-BL03:CM12-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM13,	-IP8101:,	SCL32-BL03:CM13-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM14,	-IP8101:,	SCL32-BL03:CM14-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM15,	-IP8101:,	SCL32-BL03:CM15-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM16,	-IP8101:,	SCL32-BL03:CM16-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM17,	-IP8101:,	SCL32-BL03:CM17-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM18,	-IP8101:,	SCL32-BL03:CM18-IP8101:HIVOENStat           }
{SCL32,	-BL03:,		CM19,	-IP8101:,	SCL32-BL03:CM19-IP8101:HIVOENStat           }
{P2DT,	-BL04:,		CM01,	-IP8101:,	P2DT-BL04:CM01-IP8101:HIVOENStat            }
{SCL31,	-BL01:,		CM01,	-IP8103:,	SCL31-BL01:CM01-IP8103:PSStatus             }
{SCL31,	-BL01:,		CM03,	-IP8103:,	SCL31-BL01:CM03-IP8103:PSStatus             }
{SCL32,	-BL02:,		CM02,	-IP8103:,	SCL32-BL02:CM02-IP8103:PSStatus             }
{SCL32,	-BL02:,		CM03,	-IP8103:,	SCL32-BL02:CM03-IP8103:PSStatus             }
{SCL32,	-BL02:,		CM04,	-IP8103:,	SCL32-BL02:CM04-IP8103:PSStatus             }
{SCL32,	-BL02:,		CM05,	-IP8103:,	SCL32-BL02:CM05-IP8103:PSStatus             }
{SCL32,	-BL02:,		CM06,	-IP8103:,	SCL32-BL02:CM06-IP8103:PSStatus             }
{SCL32,	-BL03:,		CM03,	-IP8103:,	SCL32-BL03:CM03-IP8103:PSStatus             }
{SCL32,	-BL03:,		CM04,	-IP8103:,	SCL32-BL03:CM04-IP8103:PSStatus             }
{SCL32,	-BL03:,		CM05,	-IP8103:,	SCL32-BL03:CM05-IP8103:PSStatus             }
{SCL32,	-BL03:,		CM06,	-IP8103:,	SCL32-BL03:CM06-IP8103:PSStatus             }
{SCL31,	-BL01:,		CM02,	-IP8104:,	SCL31-BL01:CM02-IP8104:PSStatus             }
{SCL31,	-BL01:,		CM04,	-IP8104:,	SCL31-BL01:CM04-IP8104:PSStatus             }

#####EBx-EH7401A/7401B-:CURStat
{SCL31,	-CDL01:,	EBx01,	-EH7401A:,	SCL31-CDL01:EBx01-EH7401A:OutOnStat}
{SCL31,	-CDL01:,	EBx01,	-EH7401B:,	SCL31-CDL01:EBx01-EH7401B:OutOnStat}
#####EH8401/8402-:CURStat
{SCL31,	-BL01:,		CM01,	-EH8401:,	SCL31-BL01:CM01-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM02,	-EH8401:,	SCL31-BL01:CM02-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM03,	-EH8401:,	SCL31-BL01:CM03-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM04,	-EH8401:,	SCL31-BL01:CM04-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM05,	-EH8401:,	SCL31-BL01:CM05-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM06,	-EH8401:,	SCL31-BL01:CM06-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM07,	-EH8401:,	SCL31-BL01:CM07-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM08,	-EH8401:,	SCL31-BL01:CM08-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM09,	-EH8401:,	SCL31-BL01:CM09-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM10,	-EH8401:,	SCL31-BL01:CM10-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM11,	-EH8401:,	SCL31-BL01:CM11-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM12,	-EH8401:,	SCL31-BL01:CM12-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM13,	-EH8401:,	SCL31-BL01:CM13-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM14,	-EH8401:,	SCL31-BL01:CM14-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM15,	-EH8401:,	SCL31-BL01:CM15-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM16,	-EH8401:,	SCL31-BL01:CM16-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM17,	-EH8401:,	SCL31-BL01:CM17-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM18,	-EH8401:,	SCL31-BL01:CM18-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM19,	-EH8401:,	SCL31-BL01:CM19-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM20,	-EH8401:,	SCL31-BL01:CM20-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM21,	-EH8401:,	SCL31-BL01:CM21-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM22,	-EH8401:,	SCL31-BL01:CM22-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM01,	-EH8401:,	SCL32-BL02:CM01-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM02,	-EH8401:,	SCL32-BL02:CM02-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM03,	-EH8401:,	SCL32-BL02:CM03-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM04,	-EH8401:,	SCL32-BL02:CM04-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM05,	-EH8401:,	SCL32-BL02:CM05-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM06,	-EH8401:,	SCL32-BL02:CM06-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM07,	-EH8401:,	SCL32-BL02:CM07-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM08,	-EH8401:,	SCL32-BL02:CM08-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM09,	-EH8401:,	SCL32-BL02:CM09-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM10,	-EH8401:,	SCL32-BL02:CM10-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM11,	-EH8401:,	SCL32-BL02:CM11-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM12,	-EH8401:,	SCL32-BL02:CM12-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM13,	-EH8401:,	SCL32-BL02:CM13-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM01,	-EH8401:,	SCL32-BL03:CM01-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM02,	-EH8401:,	SCL32-BL03:CM02-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM03,	-EH8401:,	SCL32-BL03:CM03-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM04,	-EH8401:,	SCL32-BL03:CM04-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM05,	-EH8401:,	SCL32-BL03:CM05-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM06,	-EH8401:,	SCL32-BL03:CM06-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM07,	-EH8401:,	SCL32-BL03:CM07-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM08,	-EH8401:,	SCL32-BL03:CM08-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM09,	-EH8401:,	SCL32-BL03:CM09-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM10,	-EH8401:,	SCL32-BL03:CM10-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM11,	-EH8401:,	SCL32-BL03:CM11-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM12,	-EH8401:,	SCL32-BL03:CM12-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM13,	-EH8401:,	SCL32-BL03:CM13-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM14,	-EH8401:,	SCL32-BL03:CM14-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM15,	-EH8401:,	SCL32-BL03:CM15-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM16,	-EH8401:,	SCL32-BL03:CM16-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM17,	-EH8401:,	SCL32-BL03:CM17-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM18,	-EH8401:,	SCL32-BL03:CM18-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM19,	-EH8401:,	SCL32-BL03:CM19-EH8401:OutOnStat}
{P2DT,	-BL04:,		CM01,	-EH8401:,	P2DT-BL04:CM01-EH8401:OutOnStat}
{SCL31,	-BL01:,		CM01,	-EH8402:,	SCL31-BL01:CM01-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM02,	-EH8402:,	SCL31-BL01:CM02-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM03,	-EH8402:,	SCL31-BL01:CM03-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM04,	-EH8402:,	SCL31-BL01:CM04-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM05,	-EH8402:,	SCL31-BL01:CM05-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM06,	-EH8402:,	SCL31-BL01:CM06-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM07,	-EH8402:,	SCL31-BL01:CM07-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM08,	-EH8402:,	SCL31-BL01:CM08-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM09,	-EH8402:,	SCL31-BL01:CM09-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM10,	-EH8402:,	SCL31-BL01:CM10-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM11,	-EH8402:,	SCL31-BL01:CM11-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM12,	-EH8402:,	SCL31-BL01:CM12-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM13,	-EH8402:,	SCL31-BL01:CM13-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM14,	-EH8402:,	SCL31-BL01:CM14-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM15,	-EH8402:,	SCL31-BL01:CM15-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM16,	-EH8402:,	SCL31-BL01:CM16-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM17,	-EH8402:,	SCL31-BL01:CM17-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM18,	-EH8402:,	SCL31-BL01:CM18-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM19,	-EH8402:,	SCL31-BL01:CM19-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM20,	-EH8402:,	SCL31-BL01:CM20-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM21,	-EH8402:,	SCL31-BL01:CM21-EH8402:OutOnStat}
{SCL31,	-BL01:,		CM22,	-EH8402:,	SCL31-BL01:CM22-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM01,	-EH8402:,	SCL32-BL02:CM01-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM02,	-EH8402:,	SCL32-BL02:CM02-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM03,	-EH8402:,	SCL32-BL02:CM03-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM04,	-EH8402:,	SCL32-BL02:CM04-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM05,	-EH8402:,	SCL32-BL02:CM05-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM06,	-EH8402:,	SCL32-BL02:CM06-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM07,	-EH8402:,	SCL32-BL02:CM07-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM08,	-EH8402:,	SCL32-BL02:CM08-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM09,	-EH8402:,	SCL32-BL02:CM09-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM10,	-EH8402:,	SCL32-BL02:CM10-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM11,	-EH8402:,	SCL32-BL02:CM11-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM12,	-EH8402:,	SCL32-BL02:CM12-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM13,	-EH8402:,	SCL32-BL02:CM13-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM01,	-EH8402:,	SCL32-BL03:CM01-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM02,	-EH8402:,	SCL32-BL03:CM02-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM03,	-EH8402:,	SCL32-BL03:CM03-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM04,	-EH8402:,	SCL32-BL03:CM04-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM05,	-EH8402:,	SCL32-BL03:CM05-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM06,	-EH8402:,	SCL32-BL03:CM06-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM07,	-EH8402:,	SCL32-BL03:CM07-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM08,	-EH8402:,	SCL32-BL03:CM08-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM09,	-EH8402:,	SCL32-BL03:CM09-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM10,	-EH8402:,	SCL32-BL03:CM10-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM11,	-EH8402:,	SCL32-BL03:CM11-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM12,	-EH8402:,	SCL32-BL03:CM12-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM13,	-EH8402:,	SCL32-BL03:CM13-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM14,	-EH8402:,	SCL32-BL03:CM14-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM15,	-EH8402:,	SCL32-BL03:CM15-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM16,	-EH8402:,	SCL32-BL03:CM16-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM17,	-EH8402:,	SCL32-BL03:CM17-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM18,	-EH8402:,	SCL32-BL03:CM18-EH8402:OutOnStat}
{SCL32,	-BL03:,		CM19,	-EH8402:,	SCL32-BL03:CM19-EH8402:OutOnStat}
{P2DT,	-BL04:,		CM01,	-EH8402:,	P2DT-BL04:CM01-EH8402:OutOnStat}
{SCL32,	-BL02:,		CM01,	-EH8201:,	SCL32-BL02:CM01-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM02,	-EH8201:,	SCL32-BL02:CM02-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM03,	-EH8201:,	SCL32-BL02:CM03-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM04,	-EH8201:,	SCL32-BL02:CM04-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM05,	-EH8201:,	SCL32-BL02:CM05-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM06,	-EH8201:,	SCL32-BL02:CM06-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM07,	-EH8201:,	SCL32-BL02:CM07-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM08,	-EH8201:,	SCL32-BL02:CM08-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM09,	-EH8201:,	SCL32-BL02:CM09-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM10,	-EH8201:,	SCL32-BL02:CM10-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM11,	-EH8201:,	SCL32-BL02:CM11-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM12,	-EH8201:,	SCL32-BL02:CM12-EH8401:OutOnStat}
{SCL32,	-BL02:,		CM13,	-EH8201:,	SCL32-BL02:CM13-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM01,	-EH8201:,	SCL32-BL03:CM01-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM02,	-EH8201:,	SCL32-BL03:CM02-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM03,	-EH8201:,	SCL32-BL03:CM03-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM04,	-EH8201:,	SCL32-BL03:CM04-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM05,	-EH8201:,	SCL32-BL03:CM05-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM06,	-EH8201:,	SCL32-BL03:CM06-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM07,	-EH8201:,	SCL32-BL03:CM07-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM08,	-EH8201:,	SCL32-BL03:CM08-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM09,	-EH8201:,	SCL32-BL03:CM09-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM10,	-EH8201:,	SCL32-BL03:CM10-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM11,	-EH8201:,	SCL32-BL03:CM11-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM12,	-EH8201:,	SCL32-BL03:CM12-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM13,	-EH8201:,	SCL32-BL03:CM13-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM14,	-EH8201:,	SCL32-BL03:CM14-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM15,	-EH8201:,	SCL32-BL03:CM15-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM16,	-EH8201:,	SCL32-BL03:CM16-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM17,	-EH8201:,	SCL32-BL03:CM17-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM18,	-EH8201:,	SCL32-BL03:CM18-EH8401:OutOnStat}
{SCL32,	-BL03:,		CM19,	-EH8201:,	SCL32-BL03:CM19-EH8401:OutOnStat}
{P2DT,	-BL04:,		CM01,	-EH8201:,	P2DT-BL04:CM01-EH8401:OutOnStat}
##Leesi
}

