
---------- Begin Simulation Statistics ----------
host_inst_rate                                 306099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 311344                       # Number of bytes of host memory used
host_seconds                                    65.34                       # Real time elapsed on the host
host_tick_rate                              525539899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034338                       # Number of seconds simulated
sim_ticks                                 34338108500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5464936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36585.429853                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31602.194398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5011804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16578029000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               453132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            127439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10292613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325693                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 64754.071867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 63738.864189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1255313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14174990102                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.148489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              218905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            79623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8877676482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139282                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51361.484203                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.575163                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15066                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    773812121                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6939154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 45760.901709                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41228.646663                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6267117                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     30753019102                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096847                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                672037                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             207062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19170289982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996327                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002370                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.238636                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.427098                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6939154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 45760.901709                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41228.646663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6267117                       # number of overall hits
system.cpu.dcache.overall_miss_latency    30753019102                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096847                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               672037                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            207062                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19170289982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384463                       # number of replacements
system.cpu.dcache.sampled_refs                 385487                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.025231                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6389510                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501889825000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145154                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13256318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14375.637476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11426.171054                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13215140                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      591960000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41178                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1213                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    456635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39964                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 330.667834                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13256318                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14375.637476                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11426.171054                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13215140                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       591960000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003106                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41178                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1213                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    456635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39964                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435657                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.056286                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13256318                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14375.637476                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11426.171054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13215140                       # number of overall hits
system.cpu.icache.overall_miss_latency      591960000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003106                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41178                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1213                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    456635500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39734                       # number of replacements
system.cpu.icache.sampled_refs                  39965                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.056286                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13215140                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 127370.680653                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      8144463433                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 63943                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     62978.457031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 47343.219845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         3868                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3782864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.939500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      60066                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2843670500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.939484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 60065                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       63736.688814                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  47953.409062                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         241863                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7626413500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.330979                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       119655                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5737002000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.330930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  119637                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81602                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62382.570280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 46685.369231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5090542500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81602                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3809619500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81602                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145154                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145154                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.842708                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425452                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        63483.274075                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   47749.454653                       # average overall mshr miss latency
system.l2.demand_hits                          245731                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11409277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.422424                       # miss rate for demand accesses
system.l2.demand_misses                        179721                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8580672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.422379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   179702                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.437785                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.251267                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7172.668220                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4116.765704                       # Average occupied blocks per context
system.l2.overall_accesses                     425452                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       63483.274075                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  68645.512664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         245731                       # number of overall hits
system.l2.overall_miss_latency            11409277500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.422424                       # miss rate for overall accesses
system.l2.overall_misses                       179721                       # number of overall misses
system.l2.overall_mshr_hits                        18                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       16725135933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.572673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  243645                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.342227                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         21883                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2363                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        66355                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            63943                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           49                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         184764                       # number of replacements
system.l2.sampled_refs                         196177                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11289.433924                       # Cycle average of tags in use
system.l2.total_refs                           361497                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            67712                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 45062630                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2374732                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3221904                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       286162                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3243765                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3829562                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         178567                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       330264                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17102759                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.622180                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.531375                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12927275     75.59%     75.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2016255     11.79%     87.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       793719      4.64%     92.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       398130      2.33%     94.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       280806      1.64%     95.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       140487      0.82%     96.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       135628      0.79%     97.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        80195      0.47%     98.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       330264      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17102759                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       285962                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13324596                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.361358                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.361358                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4694503                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          205                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       398123                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28404520                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7156033                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5161696                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1997820                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          646                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        90526                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4666453                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4506956                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159497                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3761393                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3606635                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154758                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        905060                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            900321                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4739                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3829562                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3203714                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8660624                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29628353                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        532271                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.162176                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3203714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2553299                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.254716                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19100579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.551176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.773955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13643733     71.43%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         473050      2.48%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         273003      1.43%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         421353      2.21%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1297745      6.79%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         253593      1.33%     85.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         256382      1.34%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         505759      2.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1975961     10.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19100579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4513007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2007214                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1519539                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.649547                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4667438                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           905060                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13027715                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14724974                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.730750                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9519997                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.623581                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14949573                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       331141                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2898149                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5765438                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       425585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1844729                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24755452                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3762378                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       397553                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15338131                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       124076                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6527                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1997820                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       164653                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       245522                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       110807                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          812                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        15517                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3406201                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1083395                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15517                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        60811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       270330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.423485                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.423485                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10333753     65.67%     65.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        50285      0.32%     65.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       232585      1.48%     67.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7211      0.05%     67.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       207553      1.32%     68.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19601      0.12%     68.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65304      0.42%     69.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3889374     24.72%     94.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       930019      5.91%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15735685                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149531                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009503                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        25264     16.90%     16.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            7      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           19      0.01%     16.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74529     49.84%     66.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        43875     29.34%     96.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5837      3.90%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19100579                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.823833                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.359767                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12003569     62.84%     62.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2973064     15.57%     78.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1683454      8.81%     87.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1120265      5.87%     93.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       809160      4.24%     97.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       305748      1.60%     98.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       177587      0.93%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        17840      0.09%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         9892      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19100579                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.666383                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23235913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15735685                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13072719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        31292                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11514765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3203778                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3203714                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2427575                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       765082                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5765438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1844729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23613586                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3903640                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       342408                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7476367                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       416336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        11624                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35360546                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27404302                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20386706                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4927357                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1997820                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       795394                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12382099                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2005556                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 95198                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
