<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SEU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SEU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SEU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Muxx_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Seu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxx.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="muxx.xst"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524433709" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1524433709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524434470" xil_pn:in_ck="-1484331812161259665" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1524434470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tes_Sumador.vhd"/>
      <outfile xil_pn:name="Test_InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Test_Muxx.vhd"/>
      <outfile xil_pn:name="Test_Seu.vhd"/>
      <outfile xil_pn:name="Test_UnidadControl.vhd"/>
      <outfile xil_pn:name="Test_aLu.vhd"/>
      <outfile xil_pn:name="Test_nPc.vhd"/>
      <outfile xil_pn:name="Test_rF.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
      <outfile xil_pn:name="muxx.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524434176" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5503620070147230384" xil_pn:start_ts="1524434176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1524434176" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6320592949231355058" xil_pn:start_ts="1524434176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1524433711" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2515372559859751494" xil_pn:start_ts="1524433711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
