library ieee;
use ieee.std_logic_1164.all;

entity  Z_Register is
port(
	a : in std_logic;
	clk : in std_logic;
	Z : out std_logic);
end Z_Register;

architecture str of Z_Register is
	component trigger is
	port(
		D, EN, C : in std_logic;
		Q : out std_logic);
	end component;
	begin
		FA1	: trigger
		port map (a, '1', clk, Z);
end str;