@W: BN287 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":98:2:98:3|Register cState[0:5] with reset has an initial value of 1. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":24:16:24:22|Removing sequential instance data_io[2] because it is equivalent to instance addr_i[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":24:16:24:22|Removing sequential instance data_io[0] because it is equivalent to instance addr_i[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT531 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":112:2:112:5|Found signal identified as System clock which controls 6 sequential elements including wb_manager0.nState[0:5].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\workingdir\fpga\pico_dev_test\heartbeat.vhd":30:1:30:2|Found inferred clock top_module|sys_clk_inferred_clock which controls 30 sequential elements including HeartBeatInst0.iCounter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
