                    â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â”â”â”€â”€â”€â”€ â€¢ â”€â”€â”€â”€â”â”â”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—

                                Simple RISC Verilog Processor

                    â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â”â”â”â”€â”€â”€â”€ â€¢ â”€â”€â”€â”€â”â”â”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

---

# Simple RISC Verilog Processor ğŸ’»

Second project in the computer architicture course (ENCS4370) at [Birzeit University](https://www.birzeit.edu/)

A Simple multi-cycle RISC Verilog processor with architecture similar to MIPS

## Partners

```
ğŸ‘· Ibraheem Alyan  1201180
ğŸ‘· Mohammad Mualla 1180546
ğŸ‘· Feras Sandouka  1200779
```

---

## [Project Paper ( Requirements )](./Project_Paper.pdf)

---

## Naming Convention

- `sig_{snack_case_name}` for signals
- `{snack_case_name}` for internal components ( registers / wires )
- `{camel_case_name}` for modules
- `{pascal_case_name}` for input/output ports ( excluding signals )

## Modules

### Register file

- [register_file.v](./processor_modules/RiscProcessor/processor/src/register_file/register_file.v)
  a 32 bit register file with 32 registers
- [register_file_tb.v](./processor_modules/RiscProcessor/processor/src/register_file/register_file_testbench.v)
  test bench for the register file module
- waveform
  ![register file waveform](./assets/register_file_tb_waveform.png)
