Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Mon Nov  2 18:52:31 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file rs485_top_timing_summary_routed.rpt -pb rs485_top_timing_summary_routed.pb -rpx rs485_top_timing_summary_routed.rpx -warn_on_violation
| Design            : rs485_top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.433        0.000                      0                  674        0.019        0.000                      0                  674       19.457        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            37.433        0.000                      0                  674        0.019        0.000                      0                  674       19.457        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.433ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.650ns (27.231%)  route 1.737ns (72.769%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 42.581 - 40.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.865ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.786ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.776     3.294    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y98          FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.389 f  rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.206     3.595    rs485_m1/uart_rx_inst/cycle_cnt[8]
    SLICE_X11Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.711 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0/O
                         net (fo=6, routed)           0.413     4.124    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0_n_0
    SLICE_X10Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.239 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2/O
                         net (fo=2, routed)           0.193     4.432    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2_n_0
    SLICE_X9Y100         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.579 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2/O
                         net (fo=17, routed)          0.183     4.762    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2_n_0
    SLICE_X9Y100         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.939 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.742     5.681    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.555    42.581    rs485_m1/uart_rx_inst/CLK
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.611    43.191    
                         clock uncertainty           -0.035    43.156    
    SLICE_X8Y99          FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.114    rs485_m1/uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         43.114    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 37.433    

Slack (MET) :             37.433ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.650ns (27.242%)  route 1.736ns (72.758%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 42.581 - 40.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.865ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.786ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.776     3.294    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y98          FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.389 f  rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.206     3.595    rs485_m1/uart_rx_inst/cycle_cnt[8]
    SLICE_X11Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.711 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0/O
                         net (fo=6, routed)           0.413     4.124    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0_n_0
    SLICE_X10Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.239 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2/O
                         net (fo=2, routed)           0.193     4.432    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2_n_0
    SLICE_X9Y100         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.579 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2/O
                         net (fo=17, routed)          0.183     4.762    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2_n_0
    SLICE_X9Y100         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.939 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.741     5.680    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X7Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.555    42.581    rs485_m1/uart_rx_inst/CLK
    SLICE_X7Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.611    43.191    
                         clock uncertainty           -0.035    43.156    
    SLICE_X7Y99          FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    43.113    rs485_m1/uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         43.113    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                 37.433    

Slack (MET) :             37.433ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.650ns (27.231%)  route 1.737ns (72.769%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 42.581 - 40.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.865ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.786ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.776     3.294    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y98          FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.389 f  rs485_m1/uart_rx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.206     3.595    rs485_m1/uart_rx_inst/cycle_cnt[8]
    SLICE_X11Y98         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     3.711 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0/O
                         net (fo=6, routed)           0.413     4.124    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0_n_0
    SLICE_X10Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.239 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2/O
                         net (fo=2, routed)           0.193     4.432    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2_n_0
    SLICE_X9Y100         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.579 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2/O
                         net (fo=17, routed)          0.183     4.762    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2_n_0
    SLICE_X9Y100         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.939 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.742     5.681    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.555    42.581    rs485_m1/uart_rx_inst/CLK
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism              0.611    43.191    
                         clock uncertainty           -0.035    43.156    
    SLICE_X8Y99          FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    43.114    rs485_m1/uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         43.114    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 37.433    

Slack (MET) :             37.600ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.710ns (31.570%)  route 1.539ns (68.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 42.585 - 40.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.865ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.786ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.750     3.268    rs485_m1/uart_rx_inst/CLK
    SLICE_X11Y98         FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.365 f  rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/Q
                         net (fo=3, routed)           0.126     3.491    rs485_m1/uart_rx_inst/cycle_cnt[11]
    SLICE_X11Y98         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     3.665 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0/O
                         net (fo=6, routed)           0.413     4.078    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0_n_0
    SLICE_X10Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.193 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2/O
                         net (fo=2, routed)           0.193     4.386    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2_n_0
    SLICE_X9Y100         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.533 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2/O
                         net (fo=17, routed)          0.183     4.716    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2_n_0
    SLICE_X9Y100         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.893 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.624     5.517    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X9Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.559    42.585    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.611    43.195    
                         clock uncertainty           -0.035    43.160    
    SLICE_X9Y99          FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    43.117    rs485_m1/uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         43.117    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                 37.600    

Slack (MET) :             37.603ns  (required time - arrival time)
  Source:                 rs485_m1/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.930ns (40.505%)  route 1.366ns (59.495%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.865ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.786ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.748     3.266    rs485_m1/CLK
    SLICE_X7Y97          FDCE                                         r  rs485_m1/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.362 r  rs485_m1/data_count_reg[0]/Q
                         net (fo=7, routed)           0.301     3.663    rs485_m1/data_count_reg_n_0_[0]
    SLICE_X9Y97          LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.859 f  rs485_m1/state0_carry_i_11__0/O
                         net (fo=1, routed)           0.320     4.179    rs485_m1/state0_carry_i_11__0_n_0
    SLICE_X8Y97          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     4.294 r  rs485_m1/state0_carry_i_7__0/O
                         net (fo=1, routed)           0.010     4.304    rs485_m1/state0_carry_i_7__0_n_0
    SLICE_X8Y97          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.537 r  rs485_m1/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     4.565    rs485_m1/state0_carry_n_0
    SLICE_X8Y98          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     4.638 r  rs485_m1/state0_carry__0/CO[2]
                         net (fo=11, routed)          0.187     4.825    rs485_m1/uart_rx_inst/CO[0]
    SLICE_X7Y99          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     5.003 r  rs485_m1/uart_rx_inst/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.228     5.231    rs485_m1/uart_tx_inst/FSM_sequential_state_reg[0]_3
    SLICE_X5Y98          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     5.270 r  rs485_m1/uart_tx_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.292     5.562    rs485_m1/uart_tx_inst_n_2
    SLICE_X7Y98          FDCE                                         r  rs485_m1/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.545    42.571    rs485_m1/CLK
    SLICE_X7Y98          FDCE                                         r  rs485_m1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.672    43.243    
                         clock uncertainty           -0.035    43.208    
    SLICE_X7Y98          FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    43.166    rs485_m1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 37.603    

Slack (MET) :             37.604ns  (required time - arrival time)
  Source:                 rs485_m1/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.930ns (40.523%)  route 1.365ns (59.477%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.865ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.786ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.748     3.266    rs485_m1/CLK
    SLICE_X7Y97          FDCE                                         r  rs485_m1/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.362 r  rs485_m1/data_count_reg[0]/Q
                         net (fo=7, routed)           0.301     3.663    rs485_m1/data_count_reg_n_0_[0]
    SLICE_X9Y97          LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.859 f  rs485_m1/state0_carry_i_11__0/O
                         net (fo=1, routed)           0.320     4.179    rs485_m1/state0_carry_i_11__0_n_0
    SLICE_X8Y97          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     4.294 r  rs485_m1/state0_carry_i_7__0/O
                         net (fo=1, routed)           0.010     4.304    rs485_m1/state0_carry_i_7__0_n_0
    SLICE_X8Y97          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.537 r  rs485_m1/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     4.565    rs485_m1/state0_carry_n_0
    SLICE_X8Y98          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     4.638 r  rs485_m1/state0_carry__0/CO[2]
                         net (fo=11, routed)          0.187     4.825    rs485_m1/uart_rx_inst/CO[0]
    SLICE_X7Y99          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     5.003 r  rs485_m1/uart_rx_inst/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.228     5.231    rs485_m1/uart_tx_inst/FSM_sequential_state_reg[0]_3
    SLICE_X5Y98          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     5.270 r  rs485_m1/uart_tx_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.291     5.561    rs485_m1/uart_tx_inst_n_2
    SLICE_X7Y98          FDCE                                         r  rs485_m1/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.545    42.571    rs485_m1/CLK
    SLICE_X7Y98          FDCE                                         r  rs485_m1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.672    43.243    
                         clock uncertainty           -0.035    43.208    
    SLICE_X7Y98          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    43.166    rs485_m1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 37.604    

Slack (MET) :             37.663ns  (required time - arrival time)
  Source:                 rs485_m1/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.930ns (42.837%)  route 1.241ns (57.163%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 42.569 - 40.000 ) 
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.865ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.786ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.748     3.266    rs485_m1/CLK
    SLICE_X7Y97          FDCE                                         r  rs485_m1/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.362 r  rs485_m1/data_count_reg[0]/Q
                         net (fo=7, routed)           0.301     3.663    rs485_m1/data_count_reg_n_0_[0]
    SLICE_X9Y97          LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.859 f  rs485_m1/state0_carry_i_11__0/O
                         net (fo=1, routed)           0.320     4.179    rs485_m1/state0_carry_i_11__0_n_0
    SLICE_X8Y97          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     4.294 r  rs485_m1/state0_carry_i_7__0/O
                         net (fo=1, routed)           0.010     4.304    rs485_m1/state0_carry_i_7__0_n_0
    SLICE_X8Y97          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.537 r  rs485_m1/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     4.565    rs485_m1/state0_carry_n_0
    SLICE_X8Y98          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     4.638 r  rs485_m1/state0_carry__0/CO[2]
                         net (fo=11, routed)          0.187     4.825    rs485_m1/uart_rx_inst/CO[0]
    SLICE_X7Y99          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     5.003 r  rs485_m1/uart_rx_inst/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.228     5.231    rs485_m1/uart_tx_inst/FSM_sequential_state_reg[0]_3
    SLICE_X5Y98          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     5.270 r  rs485_m1/uart_tx_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=3, routed)           0.167     5.437    rs485_m1/uart_tx_inst_n_2
    SLICE_X5Y98          FDCE                                         r  rs485_m1/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.543    42.569    rs485_m1/CLK
    SLICE_X5Y98          FDCE                                         r  rs485_m1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.611    43.179    
                         clock uncertainty           -0.035    43.144    
    SLICE_X5Y98          FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    43.100    rs485_m1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         43.100    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 37.663    

Slack (MET) :             37.665ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.710ns (32.569%)  route 1.470ns (67.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.865ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.786ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.750     3.268    rs485_m1/uart_rx_inst/CLK
    SLICE_X11Y98         FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.365 f  rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/Q
                         net (fo=3, routed)           0.126     3.491    rs485_m1/uart_rx_inst/cycle_cnt[11]
    SLICE_X11Y98         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     3.665 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0/O
                         net (fo=6, routed)           0.413     4.078    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0_n_0
    SLICE_X10Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.193 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2/O
                         net (fo=2, routed)           0.193     4.386    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2_n_0
    SLICE_X9Y100         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.533 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2/O
                         net (fo=17, routed)          0.183     4.716    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2_n_0
    SLICE_X9Y100         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.893 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.555     5.448    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X10Y100        FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.554    42.580    rs485_m1/uart_rx_inst/CLK
    SLICE_X10Y100        FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.611    43.190    
                         clock uncertainty           -0.035    43.155    
    SLICE_X10Y100        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.113    rs485_m1/uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         43.113    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                 37.665    

Slack (MET) :             37.665ns  (required time - arrival time)
  Source:                 rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.710ns (32.569%)  route 1.470ns (67.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 42.580 - 40.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.865ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.786ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.750     3.268    rs485_m1/uart_rx_inst/CLK
    SLICE_X11Y98         FDCE                                         r  rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.365 f  rs485_m1/uart_rx_inst/cycle_cnt_reg[11]/Q
                         net (fo=3, routed)           0.126     3.491    rs485_m1/uart_rx_inst/cycle_cnt[11]
    SLICE_X11Y98         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     3.665 f  rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0/O
                         net (fo=6, routed)           0.413     4.078    rs485_m1/uart_rx_inst/FSM_onehot_state[4]_i_5__0_n_0
    SLICE_X10Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.115     4.193 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2/O
                         net (fo=2, routed)           0.193     4.386    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_10__2_n_0
    SLICE_X9Y100         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.533 r  rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2/O
                         net (fo=17, routed)          0.183     4.716    rs485_m1/uart_rx_inst/cycle_cnt[15]_i_4__2_n_0
    SLICE_X9Y100         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.893 r  rs485_m1/uart_rx_inst/rx_data[7]_i_1__0/O
                         net (fo=8, routed)           0.555     5.448    rs485_m1/uart_rx_inst/rx_data_valid01_out
    SLICE_X10Y100        FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.554    42.580    rs485_m1/uart_rx_inst/CLK
    SLICE_X10Y100        FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism              0.611    43.190    
                         clock uncertainty           -0.035    43.155    
    SLICE_X10Y100        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    43.113    rs485_m1/uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         43.113    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                 37.665    

Slack (MET) :             37.668ns  (required time - arrival time)
  Source:                 rs485_m0/rx_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m0/rs485_de_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.928ns (42.903%)  route 1.235ns (57.097%))
  Logic Levels:           5  (CARRY8=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 42.594 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.865ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.786ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.777     3.295    rs485_m0/CLK
    SLICE_X10Y106        FDCE                                         r  rs485_m0/rx_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.393 r  rs485_m0/rx_cnt_reg[3]/Q
                         net (fo=5, routed)           0.376     3.769    rs485_m0/rx_cnt_reg[3]
    SLICE_X12Y106        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.948 f  rs485_m0/state0_carry_i_11/O
                         net (fo=1, routed)           0.116     4.064    rs485_m0/state0_carry_i_11_n_0
    SLICE_X11Y106        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     4.241 r  rs485_m0/state0_carry_i_7/O
                         net (fo=1, routed)           0.010     4.251    rs485_m0/state0_carry_i_7_n_0
    SLICE_X11Y106        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.484 r  rs485_m0/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     4.512    rs485_m0/state0_carry_n_0
    SLICE_X11Y107        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     4.585 r  rs485_m0/state0_carry__0/CO[2]
                         net (fo=11, routed)          0.280     4.865    rs485_m0/uart_rx_inst/CO[0]
    SLICE_X12Y108        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     5.033 r  rs485_m0/uart_rx_inst/rs485_de_i_1/O
                         net (fo=1, routed)           0.425     5.458    rs485_m0/uart_rx_inst_n_2
    SLICE_X12Y108        FDCE                                         r  rs485_m0/rs485_de_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.568    42.594    rs485_m0/CLK
    SLICE_X12Y108        FDCE                                         r  rs485_m0/rs485_de_reg/C
                         clock pessimism              0.610    43.204    
                         clock uncertainty           -0.035    43.169    
    SLICE_X12Y108        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    43.127    rs485_m0/rs485_de_reg
  -------------------------------------------------------------------
                         required time                         43.127    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                 37.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rs485_m1/uart_rx_inst/rx_bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      0.897ns (routing 0.438ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.487ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.897     1.803    rs485_m1/uart_rx_inst/CLK
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.842 r  rs485_m1/uart_rx_inst/rx_bits_reg[0]/Q
                         net (fo=1, routed)           0.033     1.875    rs485_m1/uart_rx_inst/rx_bits_reg_n_0_[0]
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.016     2.189    rs485_m1/uart_rx_inst/CLK
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism             -0.381     1.809    
    SLICE_X8Y99          FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.856    rs485_m1/uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.069ns (39.429%)  route 0.106ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Net Delay (Source):      1.541ns (routing 0.786ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.865ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.541     2.567    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y103         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.636 r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.106     2.742    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X3Y103         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.757     3.275    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y103         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.611     2.665    
    SLICE_X3Y103         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.720    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rs485_m1/uart_rx_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/fifo_wdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.072ns (41.379%)  route 0.102ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Net Delay (Source):      1.555ns (routing 0.786ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.865ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.555     2.581    rs485_m1/uart_rx_inst/CLK
    SLICE_X8Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     2.653 r  rs485_m1/uart_rx_inst/rx_data_reg[2]/Q
                         net (fo=4, routed)           0.102     2.755    rs485_m1/rx_data[2]
    SLICE_X6Y99          FDCE                                         r  rs485_m1/fifo_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.770     3.288    rs485_m1/CLK
    SLICE_X6Y99          FDCE                                         r  rs485_m1/fifo_wdata_reg[2]/C
                         clock pessimism             -0.611     2.678    
    SLICE_X6Y99          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.731    rs485_m1/fifo_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rs485_m1/uart_rx_inst/rx_bits_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      0.891ns (routing 0.438ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.487ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.891     1.797    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y101         FDCE                                         r  rs485_m1/uart_rx_inst/rx_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.836 r  rs485_m1/uart_rx_inst/rx_bits_reg[6]/Q
                         net (fo=1, routed)           0.038     1.874    rs485_m1/uart_rx_inst/rx_bits_reg_n_0_[6]
    SLICE_X9Y101         FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.009     2.182    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y101         FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism             -0.380     1.803    
    SLICE_X9Y101         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.850    rs485_m1/uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rs485_m1/uart_rx_inst/rx_bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/uart_rx_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      0.897ns (routing 0.438ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.487ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.897     1.803    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.842 r  rs485_m1/uart_rx_inst/rx_bits_reg[3]/Q
                         net (fo=1, routed)           0.038     1.880    rs485_m1/uart_rx_inst/rx_bits_reg_n_0_[3]
    SLICE_X9Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.017     2.190    rs485_m1/uart_rx_inst/CLK
    SLICE_X9Y99          FDCE                                         r  rs485_m1/uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism             -0.382     1.809    
    SLICE_X9Y99          FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.856    rs485_m1/uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rs485_m0/uart_rx_inst/rx_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m0/uart_rx_inst/rx_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      0.890ns (routing 0.438ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.487ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.890     1.796    rs485_m0/uart_rx_inst/CLK
    SLICE_X8Y107         FDCE                                         r  rs485_m0/uart_rx_inst/rx_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.835 r  rs485_m0/uart_rx_inst/rx_d0_reg/Q
                         net (fo=5, routed)           0.044     1.879    rs485_m0/uart_rx_inst/rx_d0
    SLICE_X8Y107         FDCE                                         r  rs485_m0/uart_rx_inst/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.007     2.180    rs485_m0/uart_rx_inst/CLK
    SLICE_X8Y107         FDCE                                         r  rs485_m0/uart_rx_inst/rx_d1_reg/C
                         clock pessimism             -0.379     1.802    
    SLICE_X8Y107         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.848    rs485_m0/uart_rx_inst/rx_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      0.889ns (routing 0.438ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.487ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.889     1.795    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y102         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.834 r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.045     1.879    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X3Y102         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.007     2.180    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y102         FDRE                                         r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.380     1.801    
    SLICE_X3Y102         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.848    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rs485_m1/fifo_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.069ns (31.944%)  route 0.147ns (68.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      1.548ns (routing 0.786ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.865ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.548     2.574    rs485_m1/CLK
    SLICE_X6Y99          FDCE                                         r  rs485_m1/fifo_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.643 r  rs485_m1/fifo_wdata_reg[2]/Q
                         net (fo=1, routed)           0.147     2.790    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y40         RAMB18E2                                     r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.879     3.397    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y40         RAMB18E2                                     r  rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.613     2.784    
    RAMB18_X0Y40         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[8])
                                                     -0.029     2.755    rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      0.900ns (routing 0.438ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.487ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.900     1.806    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y112        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.847 r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.063     1.910    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[4]
    SLICE_X13Y113        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.022     2.195    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y113        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.367     1.828    
    SLICE_X13Y113        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.875    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      0.900ns (routing 0.438ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.487ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         0.900     1.806    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y113        FDSE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.847 r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.063     1.910    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X13Y112        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=342, routed)         1.021     2.194    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y112        FDRE                                         r  rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.367     1.827    
    SLICE_X13Y112        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.874    rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         40.000      38.450     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         40.000      38.450     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         40.000      38.450     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         40.000      38.450     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         40.000      39.450     SLICE_X12Y108     rs485_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         40.000      39.450     SLICE_X12Y108     rs485_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         40.000      39.450     SLICE_X12Y108     rs485_m0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         40.000      39.450     SLICE_X11Y109     rs485_m0/data_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         40.000      39.450     SLICE_X11Y107     rs485_m0/data_count_reg[1]/C
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         20.000      19.725     SLICE_X12Y108     rs485_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         20.000      19.725     SLICE_X11Y109     rs485_m0/data_count_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X1Y44      rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         20.000      19.457     RAMB18_X0Y40      rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    FDCE/C              n/a            0.275         20.000      19.725     SLICE_X10Y109     rs485_m0/tx_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         20.000      19.725     SLICE_X10Y109     rs485_m0/tx_cnt_reg[7]/C



