<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3618pt" height="638pt"
 viewBox="0.00 0.00 3618.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 3614,-634 3614,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3590,-8 3590,-8 3596,-8 3602,-14 3602,-20 3602,-20 3602,-610 3602,-610 3602,-616 3596,-622 3590,-622 3590,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1805" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1805" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3582,-16 3582,-16 3588,-16 3594,-22 3594,-28 3594,-28 3594,-564 3594,-564 3594,-570 3588,-576 3582,-576 3582,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1805" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1805" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu0.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 850,-24 850,-24 856,-24 862,-30 862,-36 862,-36 862,-334 862,-334 862,-340 856,-346 850,-346 850,-346 36,-346 36,-346 30,-346 24,-340 24,-334 24,-334 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="443" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="443" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;dtb_walker=system.cpu0.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;itb_walker=system.cpu0.mmu.itb_walker&#10;&#13;elease_se=system.cpu0.isa.release_se&#10;stage2_dtb=system.cpu0.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu0.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu0.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu0.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M248,-155C248,-155 842,-155 842,-155 848,-155 854,-161 854,-167 854,-167 854,-288 854,-288 854,-294 848,-300 842,-300 842,-300 248,-300 248,-300 242,-300 236,-294 236,-288 236,-288 236,-167 236,-167 236,-161 242,-155 248,-155"/>
<text text-anchor="middle" x="545" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="545" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M735,-163C735,-163 834,-163 834,-163 840,-163 846,-169 846,-175 846,-175 846,-242 846,-242 846,-248 840,-254 834,-254 834,-254 735,-254 735,-254 729,-254 723,-248 723,-242 723,-242 723,-175 723,-175 723,-169 729,-163 735,-163"/>
<text text-anchor="middle" x="784.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="784.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M604,-163C604,-163 703,-163 703,-163 709,-163 715,-169 715,-175 715,-175 715,-242 715,-242 715,-248 709,-254 703,-254 703,-254 604,-254 604,-254 598,-254 592,-248 592,-242 592,-242 592,-175 592,-175 592,-169 598,-163 604,-163"/>
<text text-anchor="middle" x="653.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="653.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_cpu0_mmu_stage2_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M430,-163C430,-163 572,-163 572,-163 578,-163 584,-169 584,-175 584,-175 584,-242 584,-242 584,-248 578,-254 572,-254 572,-254 430,-254 430,-254 424,-254 418,-248 418,-242 418,-242 418,-175 418,-175 418,-169 424,-163 430,-163"/>
<text text-anchor="middle" x="501" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="501" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu0_mmu_stage2_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M256,-163C256,-163 398,-163 398,-163 404,-163 410,-169 410,-175 410,-175 410,-242 410,-242 410,-248 404,-254 398,-254 398,-254 256,-254 256,-254 250,-254 244,-248 244,-242 244,-242 244,-175 244,-175 244,-169 250,-163 256,-163"/>
<text text-anchor="middle" x="327" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="327" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust25"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M265,-32C265,-32 427,-32 427,-32 433,-32 439,-38 439,-44 439,-44 439,-111 439,-111 439,-117 433,-123 427,-123 427,-123 265,-123 265,-123 259,-123 253,-117 253,-111 253,-111 253,-44 253,-44 253,-38 259,-32 265,-32"/>
<text text-anchor="middle" x="346" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="346" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust31"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M569,-32C569,-32 731,-32 731,-32 737,-32 743,-38 743,-44 743,-44 743,-111 743,-111 743,-117 737,-123 731,-123 731,-123 569,-123 569,-123 563,-123 557,-117 557,-111 557,-111 557,-44 557,-44 557,-38 563,-32 569,-32"/>
<text text-anchor="middle" x="650" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="650" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust38" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust38"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decoder=system.cpu1.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M906,-24C906,-24 1720,-24 1720,-24 1726,-24 1732,-30 1732,-36 1732,-36 1732,-334 1732,-334 1732,-340 1726,-346 1720,-346 1720,-346 906,-346 906,-346 900,-346 894,-340 894,-334 894,-334 894,-36 894,-36 894,-30 900,-24 906,-24"/>
<text text-anchor="middle" x="1313" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1313" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust39" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust39"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;dtb_walker=system.cpu1.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;itb_walker=system.cpu1.mmu.itb_walker&#10;&#13;elease_se=system.cpu1.isa.release_se&#10;stage2_dtb=system.cpu1.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu1.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu1.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu1.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M1118,-155C1118,-155 1712,-155 1712,-155 1718,-155 1724,-161 1724,-167 1724,-167 1724,-288 1724,-288 1724,-294 1718,-300 1712,-300 1712,-300 1118,-300 1118,-300 1112,-300 1106,-294 1106,-288 1106,-288 1106,-167 1106,-167 1106,-161 1112,-155 1118,-155"/>
<text text-anchor="middle" x="1415" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1415" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust45"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1605,-163C1605,-163 1704,-163 1704,-163 1710,-163 1716,-169 1716,-175 1716,-175 1716,-242 1716,-242 1716,-248 1710,-254 1704,-254 1704,-254 1605,-254 1605,-254 1599,-254 1593,-248 1593,-242 1593,-242 1593,-175 1593,-175 1593,-169 1599,-163 1605,-163"/>
<text text-anchor="middle" x="1654.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1654.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust47"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1474,-163C1474,-163 1573,-163 1573,-163 1579,-163 1585,-169 1585,-175 1585,-175 1585,-242 1585,-242 1585,-248 1579,-254 1573,-254 1573,-254 1474,-254 1474,-254 1468,-254 1462,-248 1462,-242 1462,-242 1462,-175 1462,-175 1462,-169 1468,-163 1474,-163"/>
<text text-anchor="middle" x="1523.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1523.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_system_cpu1_mmu_stage2_itb_walker</title>
<g id="a_clust49"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1300,-163C1300,-163 1442,-163 1442,-163 1448,-163 1454,-169 1454,-175 1454,-175 1454,-242 1454,-242 1454,-248 1448,-254 1442,-254 1442,-254 1300,-254 1300,-254 1294,-254 1288,-248 1288,-242 1288,-242 1288,-175 1288,-175 1288,-169 1294,-163 1300,-163"/>
<text text-anchor="middle" x="1371" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="1371" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust51" class="cluster">
<title>cluster_system_cpu1_mmu_stage2_dtb_walker</title>
<g id="a_clust51"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1126,-163C1126,-163 1268,-163 1268,-163 1274,-163 1280,-169 1280,-175 1280,-175 1280,-242 1280,-242 1280,-248 1274,-254 1268,-254 1268,-254 1126,-254 1126,-254 1120,-254 1114,-248 1114,-242 1114,-242 1114,-175 1114,-175 1114,-169 1120,-163 1126,-163"/>
<text text-anchor="middle" x="1197" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="1197" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust58" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust58"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1135,-32C1135,-32 1297,-32 1297,-32 1303,-32 1309,-38 1309,-44 1309,-44 1309,-111 1309,-111 1309,-117 1303,-123 1297,-123 1297,-123 1135,-123 1135,-123 1129,-123 1123,-117 1123,-111 1123,-111 1123,-44 1123,-44 1123,-38 1129,-32 1135,-32"/>
<text text-anchor="middle" x="1216" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1216" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust64" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust64"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1439,-32C1439,-32 1601,-32 1601,-32 1607,-32 1613,-38 1613,-44 1613,-44 1613,-111 1613,-111 1613,-117 1607,-123 1601,-123 1601,-123 1439,-123 1439,-123 1433,-123 1427,-117 1427,-111 1427,-111 1427,-44 1427,-44 1427,-38 1433,-32 1439,-32"/>
<text text-anchor="middle" x="1520" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1520" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust71" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust71"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;decoder=system.cpu2.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1776,-24C1776,-24 2590,-24 2590,-24 2596,-24 2602,-30 2602,-36 2602,-36 2602,-334 2602,-334 2602,-340 2596,-346 2590,-346 2590,-346 1776,-346 1776,-346 1770,-346 1764,-340 1764,-334 1764,-334 1764,-36 1764,-36 1764,-30 1770,-24 1776,-24"/>
<text text-anchor="middle" x="2183" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2183" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust72" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust72"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;dtb_walker=system.cpu2.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb&#10;itb_walker=system.cpu2.mmu.itb_walker&#10;&#13;elease_se=system.cpu2.isa.release_se&#10;stage2_dtb=system.cpu2.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu2.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu2.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu2.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M1988,-155C1988,-155 2582,-155 2582,-155 2588,-155 2594,-161 2594,-167 2594,-167 2594,-288 2594,-288 2594,-294 2588,-300 2582,-300 2582,-300 1988,-300 1988,-300 1982,-300 1976,-294 1976,-288 1976,-288 1976,-167 1976,-167 1976,-161 1982,-155 1988,-155"/>
<text text-anchor="middle" x="2285" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2285" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust78" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust78"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2475,-163C2475,-163 2574,-163 2574,-163 2580,-163 2586,-169 2586,-175 2586,-175 2586,-242 2586,-242 2586,-248 2580,-254 2574,-254 2574,-254 2475,-254 2475,-254 2469,-254 2463,-248 2463,-242 2463,-242 2463,-175 2463,-175 2463,-169 2469,-163 2475,-163"/>
<text text-anchor="middle" x="2524.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="2524.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust80" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust80"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2344,-163C2344,-163 2443,-163 2443,-163 2449,-163 2455,-169 2455,-175 2455,-175 2455,-242 2455,-242 2455,-248 2449,-254 2443,-254 2443,-254 2344,-254 2344,-254 2338,-254 2332,-248 2332,-242 2332,-242 2332,-175 2332,-175 2332,-169 2338,-163 2344,-163"/>
<text text-anchor="middle" x="2393.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="2393.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust82" class="cluster">
<title>cluster_system_cpu2_mmu_stage2_itb_walker</title>
<g id="a_clust82"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2170,-163C2170,-163 2312,-163 2312,-163 2318,-163 2324,-169 2324,-175 2324,-175 2324,-242 2324,-242 2324,-248 2318,-254 2312,-254 2312,-254 2170,-254 2170,-254 2164,-254 2158,-248 2158,-242 2158,-242 2158,-175 2158,-175 2158,-169 2164,-163 2170,-163"/>
<text text-anchor="middle" x="2241" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="2241" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_cpu2_mmu_stage2_dtb_walker</title>
<g id="a_clust84"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1996,-163C1996,-163 2138,-163 2138,-163 2144,-163 2150,-169 2150,-175 2150,-175 2150,-242 2150,-242 2150,-248 2144,-254 2138,-254 2138,-254 1996,-254 1996,-254 1990,-254 1984,-248 1984,-242 1984,-242 1984,-175 1984,-175 1984,-169 1990,-163 1996,-163"/>
<text text-anchor="middle" x="2067" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="2067" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2005,-32C2005,-32 2167,-32 2167,-32 2173,-32 2179,-38 2179,-44 2179,-44 2179,-111 2179,-111 2179,-117 2173,-123 2167,-123 2167,-123 2005,-123 2005,-123 1999,-123 1993,-117 1993,-111 1993,-111 1993,-44 1993,-44 1993,-38 1999,-32 2005,-32"/>
<text text-anchor="middle" x="2086" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2086" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2309,-32C2309,-32 2471,-32 2471,-32 2477,-32 2483,-38 2483,-44 2483,-44 2483,-111 2483,-111 2483,-117 2477,-123 2471,-123 2471,-123 2309,-123 2309,-123 2303,-123 2297,-117 2297,-111 2297,-111 2297,-44 2297,-44 2297,-38 2303,-32 2309,-32"/>
<text text-anchor="middle" x="2390" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2390" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust104"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;decoder=system.cpu3.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2646,-24C2646,-24 3460,-24 3460,-24 3466,-24 3472,-30 3472,-36 3472,-36 3472,-334 3472,-334 3472,-340 3466,-346 3460,-346 3460,-346 2646,-346 2646,-346 2640,-346 2634,-340 2634,-334 2634,-334 2634,-36 2634,-36 2634,-30 2640,-24 2646,-24"/>
<text text-anchor="middle" x="3053" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="3053" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust105"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;dtb_walker=system.cpu3.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb&#10;itb_walker=system.cpu3.mmu.itb_walker&#10;&#13;elease_se=system.cpu3.isa.release_se&#10;stage2_dtb=system.cpu3.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu3.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu3.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu3.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M2858,-155C2858,-155 3452,-155 3452,-155 3458,-155 3464,-161 3464,-167 3464,-167 3464,-288 3464,-288 3464,-294 3458,-300 3452,-300 3452,-300 2858,-300 2858,-300 2852,-300 2846,-294 2846,-288 2846,-288 2846,-167 2846,-167 2846,-161 2852,-155 2858,-155"/>
<text text-anchor="middle" x="3155" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3155" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust111" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust111"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3345,-163C3345,-163 3444,-163 3444,-163 3450,-163 3456,-169 3456,-175 3456,-175 3456,-242 3456,-242 3456,-248 3450,-254 3444,-254 3444,-254 3345,-254 3345,-254 3339,-254 3333,-248 3333,-242 3333,-242 3333,-175 3333,-175 3333,-169 3339,-163 3345,-163"/>
<text text-anchor="middle" x="3394.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3394.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust113"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3214,-163C3214,-163 3313,-163 3313,-163 3319,-163 3325,-169 3325,-175 3325,-175 3325,-242 3325,-242 3325,-248 3319,-254 3313,-254 3313,-254 3214,-254 3214,-254 3208,-254 3202,-248 3202,-242 3202,-242 3202,-175 3202,-175 3202,-169 3208,-163 3214,-163"/>
<text text-anchor="middle" x="3263.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3263.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu3_mmu_stage2_itb_walker</title>
<g id="a_clust115"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3040,-163C3040,-163 3182,-163 3182,-163 3188,-163 3194,-169 3194,-175 3194,-175 3194,-242 3194,-242 3194,-248 3188,-254 3182,-254 3182,-254 3040,-254 3040,-254 3034,-254 3028,-248 3028,-242 3028,-242 3028,-175 3028,-175 3028,-169 3034,-163 3040,-163"/>
<text text-anchor="middle" x="3111" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="3111" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_system_cpu3_mmu_stage2_dtb_walker</title>
<g id="a_clust117"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2866,-163C2866,-163 3008,-163 3008,-163 3014,-163 3020,-169 3020,-175 3020,-175 3020,-242 3020,-242 3020,-248 3014,-254 3008,-254 3008,-254 2866,-254 2866,-254 2860,-254 2854,-248 2854,-242 2854,-242 2854,-175 2854,-175 2854,-169 2860,-163 2866,-163"/>
<text text-anchor="middle" x="2937" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="2937" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust124"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2875,-32C2875,-32 3037,-32 3037,-32 3043,-32 3049,-38 3049,-44 3049,-44 3049,-111 3049,-111 3049,-117 3043,-123 3037,-123 3037,-123 2875,-123 2875,-123 2869,-123 2863,-117 2863,-111 2863,-111 2863,-44 2863,-44 2863,-38 2869,-32 2875,-32"/>
<text text-anchor="middle" x="2956" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2956" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3179,-32C3179,-32 3341,-32 3341,-32 3347,-32 3353,-38 3353,-44 3353,-44 3353,-111 3353,-111 3353,-117 3347,-123 3341,-123 3341,-123 3179,-123 3179,-123 3173,-123 3167,-117 3167,-111 3167,-111 3167,-44 3167,-44 3167,-38 3173,-32 3179,-32"/>
<text text-anchor="middle" x="3260" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3260" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust141"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M2017,-354C2017,-354 2253,-354 2253,-354 2259,-354 2265,-360 2265,-366 2265,-366 2265,-433 2265,-433 2265,-439 2259,-445 2253,-445 2253,-445 2017,-445 2017,-445 2011,-445 2005,-439 2005,-433 2005,-433 2005,-366 2005,-366 2005,-360 2011,-354 2017,-354"/>
<text text-anchor="middle" x="2135" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2135" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust144" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust144"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3514,-163C3514,-163 3574,-163 3574,-163 3580,-163 3586,-169 3586,-175 3586,-175 3586,-242 3586,-242 3586,-248 3580,-254 3574,-254 3574,-254 3514,-254 3514,-254 3508,-254 3502,-248 3502,-242 3502,-242 3502,-175 3502,-175 3502,-169 3508,-163 3514,-163"/>
<text text-anchor="middle" x="3544" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3544" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2033.5,-493.5C2033.5,-493.5 2100.5,-493.5 2100.5,-493.5 2106.5,-493.5 2112.5,-499.5 2112.5,-505.5 2112.5,-505.5 2112.5,-517.5 2112.5,-517.5 2112.5,-523.5 2106.5,-529.5 2100.5,-529.5 2100.5,-529.5 2033.5,-529.5 2033.5,-529.5 2027.5,-529.5 2021.5,-523.5 2021.5,-517.5 2021.5,-517.5 2021.5,-505.5 2021.5,-505.5 2021.5,-499.5 2027.5,-493.5 2033.5,-493.5"/>
<text text-anchor="middle" x="2067" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node42" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2025,-362.5C2025,-362.5 2109,-362.5 2109,-362.5 2115,-362.5 2121,-368.5 2121,-374.5 2121,-374.5 2121,-386.5 2121,-386.5 2121,-392.5 2115,-398.5 2109,-398.5 2109,-398.5 2025,-398.5 2025,-398.5 2019,-398.5 2013,-392.5 2013,-386.5 2013,-386.5 2013,-374.5 2013,-374.5 2013,-368.5 2019,-362.5 2025,-362.5"/>
<text text-anchor="middle" x="2067" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2067,-493.37C2067,-471.78 2067,-434.41 2067,-408.85"/>
<polygon fill="black" stroke="black" points="2070.5,-408.7 2067,-398.7 2063.5,-408.7 2070.5,-408.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 106,-171.5 106,-171.5 112,-171.5 118,-177.5 118,-183.5 118,-183.5 118,-195.5 118,-195.5 118,-201.5 112,-207.5 106,-207.5 106,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="75" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M273.5,-40.5C273.5,-40.5 320.5,-40.5 320.5,-40.5 326.5,-40.5 332.5,-46.5 332.5,-52.5 332.5,-52.5 332.5,-64.5 332.5,-64.5 332.5,-70.5 326.5,-76.5 320.5,-76.5 320.5,-76.5 273.5,-76.5 273.5,-76.5 267.5,-76.5 261.5,-70.5 261.5,-64.5 261.5,-64.5 261.5,-52.5 261.5,-52.5 261.5,-46.5 267.5,-40.5 273.5,-40.5"/>
<text text-anchor="middle" x="297" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M101.53,-171.37C109.94,-166.04 119.31,-160.2 128,-155 171.54,-128.96 222.32,-100.52 256.76,-81.51"/>
<polygon fill="black" stroke="black" points="258.52,-84.54 265.59,-76.64 255.14,-78.4 258.52,-84.54"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M148.5,-171.5C148.5,-171.5 215.5,-171.5 215.5,-171.5 221.5,-171.5 227.5,-177.5 227.5,-183.5 227.5,-183.5 227.5,-195.5 227.5,-195.5 227.5,-201.5 221.5,-207.5 215.5,-207.5 215.5,-207.5 148.5,-207.5 148.5,-207.5 142.5,-207.5 136.5,-201.5 136.5,-195.5 136.5,-195.5 136.5,-183.5 136.5,-183.5 136.5,-177.5 142.5,-171.5 148.5,-171.5"/>
<text text-anchor="middle" x="182" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M577.5,-40.5C577.5,-40.5 624.5,-40.5 624.5,-40.5 630.5,-40.5 636.5,-46.5 636.5,-52.5 636.5,-52.5 636.5,-64.5 636.5,-64.5 636.5,-70.5 630.5,-76.5 624.5,-76.5 624.5,-76.5 577.5,-76.5 577.5,-76.5 571.5,-76.5 565.5,-70.5 565.5,-64.5 565.5,-64.5 565.5,-52.5 565.5,-52.5 565.5,-46.5 571.5,-40.5 577.5,-40.5"/>
<text text-anchor="middle" x="601" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M207,-171.36C216.89,-165.32 228.6,-159.03 240,-155 326.11,-124.54 354.95,-147.3 443,-123 482.26,-112.17 525.01,-94.61 556.14,-80.7"/>
<polygon fill="black" stroke="black" points="557.73,-83.81 565.41,-76.51 554.85,-77.44 557.73,-83.81"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M796,-171.5C796,-171.5 826,-171.5 826,-171.5 832,-171.5 838,-177.5 838,-183.5 838,-183.5 838,-195.5 838,-195.5 838,-201.5 832,-207.5 826,-207.5 826,-207.5 796,-207.5 796,-207.5 790,-207.5 784,-201.5 784,-195.5 784,-195.5 784,-183.5 784,-183.5 784,-177.5 790,-171.5 796,-171.5"/>
<text text-anchor="middle" x="811" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M665,-171.5C665,-171.5 695,-171.5 695,-171.5 701,-171.5 707,-177.5 707,-183.5 707,-183.5 707,-195.5 707,-195.5 707,-201.5 701,-207.5 695,-207.5 695,-207.5 665,-207.5 665,-207.5 659,-207.5 653,-201.5 653,-195.5 653,-195.5 653,-183.5 653,-183.5 653,-177.5 659,-171.5 665,-171.5"/>
<text text-anchor="middle" x="680" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu0_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M534,-171.5C534,-171.5 564,-171.5 564,-171.5 570,-171.5 576,-177.5 576,-183.5 576,-183.5 576,-195.5 576,-195.5 576,-201.5 570,-207.5 564,-207.5 564,-207.5 534,-207.5 534,-207.5 528,-207.5 522,-201.5 522,-195.5 522,-195.5 522,-183.5 522,-183.5 522,-177.5 528,-171.5 534,-171.5"/>
<text text-anchor="middle" x="549" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu0_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M360,-171.5C360,-171.5 390,-171.5 390,-171.5 396,-171.5 402,-177.5 402,-183.5 402,-183.5 402,-195.5 402,-195.5 402,-201.5 396,-207.5 390,-207.5 390,-207.5 360,-207.5 360,-207.5 354,-207.5 348,-201.5 348,-195.5 348,-195.5 348,-183.5 348,-183.5 348,-177.5 354,-171.5 360,-171.5"/>
<text text-anchor="middle" x="375" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M363,-40.5C363,-40.5 419,-40.5 419,-40.5 425,-40.5 431,-46.5 431,-52.5 431,-52.5 431,-64.5 431,-64.5 431,-70.5 425,-76.5 419,-76.5 419,-76.5 363,-76.5 363,-76.5 357,-76.5 351,-70.5 351,-64.5 351,-64.5 351,-52.5 351,-52.5 351,-46.5 357,-40.5 363,-40.5"/>
<text text-anchor="middle" x="391" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M667,-40.5C667,-40.5 723,-40.5 723,-40.5 729,-40.5 735,-46.5 735,-52.5 735,-52.5 735,-64.5 735,-64.5 735,-70.5 729,-76.5 723,-76.5 723,-76.5 667,-76.5 667,-76.5 661,-76.5 655,-70.5 655,-64.5 655,-64.5 655,-52.5 655,-52.5 655,-46.5 661,-40.5 667,-40.5"/>
<text text-anchor="middle" x="695" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node12" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M914,-171.5C914,-171.5 976,-171.5 976,-171.5 982,-171.5 988,-177.5 988,-183.5 988,-183.5 988,-195.5 988,-195.5 988,-201.5 982,-207.5 976,-207.5 976,-207.5 914,-207.5 914,-207.5 908,-207.5 902,-201.5 902,-195.5 902,-195.5 902,-183.5 902,-183.5 902,-177.5 908,-171.5 914,-171.5"/>
<text text-anchor="middle" x="945" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1143.5,-40.5C1143.5,-40.5 1190.5,-40.5 1190.5,-40.5 1196.5,-40.5 1202.5,-46.5 1202.5,-52.5 1202.5,-52.5 1202.5,-64.5 1202.5,-64.5 1202.5,-70.5 1196.5,-76.5 1190.5,-76.5 1190.5,-76.5 1143.5,-76.5 1143.5,-76.5 1137.5,-76.5 1131.5,-70.5 1131.5,-64.5 1131.5,-64.5 1131.5,-52.5 1131.5,-52.5 1131.5,-46.5 1137.5,-40.5 1143.5,-40.5"/>
<text text-anchor="middle" x="1167" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M971.53,-171.37C979.94,-166.04 989.31,-160.2 998,-155 1041.54,-128.96 1092.32,-100.52 1126.76,-81.51"/>
<polygon fill="black" stroke="black" points="1128.52,-84.54 1135.59,-76.64 1125.14,-78.4 1128.52,-84.54"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node13" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1018.5,-171.5C1018.5,-171.5 1085.5,-171.5 1085.5,-171.5 1091.5,-171.5 1097.5,-177.5 1097.5,-183.5 1097.5,-183.5 1097.5,-195.5 1097.5,-195.5 1097.5,-201.5 1091.5,-207.5 1085.5,-207.5 1085.5,-207.5 1018.5,-207.5 1018.5,-207.5 1012.5,-207.5 1006.5,-201.5 1006.5,-195.5 1006.5,-195.5 1006.5,-183.5 1006.5,-183.5 1006.5,-177.5 1012.5,-171.5 1018.5,-171.5"/>
<text text-anchor="middle" x="1052" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1447.5,-40.5C1447.5,-40.5 1494.5,-40.5 1494.5,-40.5 1500.5,-40.5 1506.5,-46.5 1506.5,-52.5 1506.5,-52.5 1506.5,-64.5 1506.5,-64.5 1506.5,-70.5 1500.5,-76.5 1494.5,-76.5 1494.5,-76.5 1447.5,-76.5 1447.5,-76.5 1441.5,-76.5 1435.5,-70.5 1435.5,-64.5 1435.5,-64.5 1435.5,-52.5 1435.5,-52.5 1435.5,-46.5 1441.5,-40.5 1447.5,-40.5"/>
<text text-anchor="middle" x="1471" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1077,-171.36C1086.89,-165.32 1098.6,-159.03 1110,-155 1196.11,-124.54 1224.95,-147.3 1313,-123 1352.26,-112.17 1395.01,-94.61 1426.14,-80.7"/>
<polygon fill="black" stroke="black" points="1427.73,-83.81 1435.41,-76.51 1424.85,-77.44 1427.73,-83.81"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node14" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1666,-171.5C1666,-171.5 1696,-171.5 1696,-171.5 1702,-171.5 1708,-177.5 1708,-183.5 1708,-183.5 1708,-195.5 1708,-195.5 1708,-201.5 1702,-207.5 1696,-207.5 1696,-207.5 1666,-207.5 1666,-207.5 1660,-207.5 1654,-201.5 1654,-195.5 1654,-195.5 1654,-183.5 1654,-183.5 1654,-177.5 1660,-171.5 1666,-171.5"/>
<text text-anchor="middle" x="1681" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node15" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1535,-171.5C1535,-171.5 1565,-171.5 1565,-171.5 1571,-171.5 1577,-177.5 1577,-183.5 1577,-183.5 1577,-195.5 1577,-195.5 1577,-201.5 1571,-207.5 1565,-207.5 1565,-207.5 1535,-207.5 1535,-207.5 1529,-207.5 1523,-201.5 1523,-195.5 1523,-195.5 1523,-183.5 1523,-183.5 1523,-177.5 1529,-171.5 1535,-171.5"/>
<text text-anchor="middle" x="1550" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_stage2_itb_walker_port -->
<g id="node16" class="node">
<title>system_cpu1_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1404,-171.5C1404,-171.5 1434,-171.5 1434,-171.5 1440,-171.5 1446,-177.5 1446,-183.5 1446,-183.5 1446,-195.5 1446,-195.5 1446,-201.5 1440,-207.5 1434,-207.5 1434,-207.5 1404,-207.5 1404,-207.5 1398,-207.5 1392,-201.5 1392,-195.5 1392,-195.5 1392,-183.5 1392,-183.5 1392,-177.5 1398,-171.5 1404,-171.5"/>
<text text-anchor="middle" x="1419" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_stage2_dtb_walker_port -->
<g id="node17" class="node">
<title>system_cpu1_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1230,-171.5C1230,-171.5 1260,-171.5 1260,-171.5 1266,-171.5 1272,-177.5 1272,-183.5 1272,-183.5 1272,-195.5 1272,-195.5 1272,-201.5 1266,-207.5 1260,-207.5 1260,-207.5 1230,-207.5 1230,-207.5 1224,-207.5 1218,-201.5 1218,-195.5 1218,-195.5 1218,-183.5 1218,-183.5 1218,-177.5 1224,-171.5 1230,-171.5"/>
<text text-anchor="middle" x="1245" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node19" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1233,-40.5C1233,-40.5 1289,-40.5 1289,-40.5 1295,-40.5 1301,-46.5 1301,-52.5 1301,-52.5 1301,-64.5 1301,-64.5 1301,-70.5 1295,-76.5 1289,-76.5 1289,-76.5 1233,-76.5 1233,-76.5 1227,-76.5 1221,-70.5 1221,-64.5 1221,-64.5 1221,-52.5 1221,-52.5 1221,-46.5 1227,-40.5 1233,-40.5"/>
<text text-anchor="middle" x="1261" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node21" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1537,-40.5C1537,-40.5 1593,-40.5 1593,-40.5 1599,-40.5 1605,-46.5 1605,-52.5 1605,-52.5 1605,-64.5 1605,-64.5 1605,-70.5 1599,-76.5 1593,-76.5 1593,-76.5 1537,-76.5 1537,-76.5 1531,-76.5 1525,-70.5 1525,-64.5 1525,-64.5 1525,-52.5 1525,-52.5 1525,-46.5 1531,-40.5 1537,-40.5"/>
<text text-anchor="middle" x="1565" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node22" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1784,-171.5C1784,-171.5 1846,-171.5 1846,-171.5 1852,-171.5 1858,-177.5 1858,-183.5 1858,-183.5 1858,-195.5 1858,-195.5 1858,-201.5 1852,-207.5 1846,-207.5 1846,-207.5 1784,-207.5 1784,-207.5 1778,-207.5 1772,-201.5 1772,-195.5 1772,-195.5 1772,-183.5 1772,-183.5 1772,-177.5 1778,-171.5 1784,-171.5"/>
<text text-anchor="middle" x="1815" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2013.5,-40.5C2013.5,-40.5 2060.5,-40.5 2060.5,-40.5 2066.5,-40.5 2072.5,-46.5 2072.5,-52.5 2072.5,-52.5 2072.5,-64.5 2072.5,-64.5 2072.5,-70.5 2066.5,-76.5 2060.5,-76.5 2060.5,-76.5 2013.5,-76.5 2013.5,-76.5 2007.5,-76.5 2001.5,-70.5 2001.5,-64.5 2001.5,-64.5 2001.5,-52.5 2001.5,-52.5 2001.5,-46.5 2007.5,-40.5 2013.5,-40.5"/>
<text text-anchor="middle" x="2037" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1841.53,-171.37C1849.94,-166.04 1859.31,-160.2 1868,-155 1911.54,-128.96 1962.32,-100.52 1996.76,-81.51"/>
<polygon fill="black" stroke="black" points="1998.52,-84.54 2005.59,-76.64 1995.14,-78.4 1998.52,-84.54"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node23" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1888.5,-171.5C1888.5,-171.5 1955.5,-171.5 1955.5,-171.5 1961.5,-171.5 1967.5,-177.5 1967.5,-183.5 1967.5,-183.5 1967.5,-195.5 1967.5,-195.5 1967.5,-201.5 1961.5,-207.5 1955.5,-207.5 1955.5,-207.5 1888.5,-207.5 1888.5,-207.5 1882.5,-207.5 1876.5,-201.5 1876.5,-195.5 1876.5,-195.5 1876.5,-183.5 1876.5,-183.5 1876.5,-177.5 1882.5,-171.5 1888.5,-171.5"/>
<text text-anchor="middle" x="1922" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node30" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2317.5,-40.5C2317.5,-40.5 2364.5,-40.5 2364.5,-40.5 2370.5,-40.5 2376.5,-46.5 2376.5,-52.5 2376.5,-52.5 2376.5,-64.5 2376.5,-64.5 2376.5,-70.5 2370.5,-76.5 2364.5,-76.5 2364.5,-76.5 2317.5,-76.5 2317.5,-76.5 2311.5,-76.5 2305.5,-70.5 2305.5,-64.5 2305.5,-64.5 2305.5,-52.5 2305.5,-52.5 2305.5,-46.5 2311.5,-40.5 2317.5,-40.5"/>
<text text-anchor="middle" x="2341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1947,-171.36C1956.89,-165.32 1968.6,-159.03 1980,-155 2066.11,-124.54 2094.95,-147.3 2183,-123 2222.26,-112.17 2265.01,-94.61 2296.14,-80.7"/>
<polygon fill="black" stroke="black" points="2297.73,-83.81 2305.41,-76.51 2294.85,-77.44 2297.73,-83.81"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node24" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2483,-171.5C2483,-171.5 2513,-171.5 2513,-171.5 2519,-171.5 2525,-177.5 2525,-183.5 2525,-183.5 2525,-195.5 2525,-195.5 2525,-201.5 2519,-207.5 2513,-207.5 2513,-207.5 2483,-207.5 2483,-207.5 2477,-207.5 2471,-201.5 2471,-195.5 2471,-195.5 2471,-183.5 2471,-183.5 2471,-177.5 2477,-171.5 2483,-171.5"/>
<text text-anchor="middle" x="2498" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node25" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2352,-171.5C2352,-171.5 2382,-171.5 2382,-171.5 2388,-171.5 2394,-177.5 2394,-183.5 2394,-183.5 2394,-195.5 2394,-195.5 2394,-201.5 2388,-207.5 2382,-207.5 2382,-207.5 2352,-207.5 2352,-207.5 2346,-207.5 2340,-201.5 2340,-195.5 2340,-195.5 2340,-183.5 2340,-183.5 2340,-177.5 2346,-171.5 2352,-171.5"/>
<text text-anchor="middle" x="2367" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_stage2_itb_walker_port -->
<g id="node26" class="node">
<title>system_cpu2_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2178,-171.5C2178,-171.5 2208,-171.5 2208,-171.5 2214,-171.5 2220,-177.5 2220,-183.5 2220,-183.5 2220,-195.5 2220,-195.5 2220,-201.5 2214,-207.5 2208,-207.5 2208,-207.5 2178,-207.5 2178,-207.5 2172,-207.5 2166,-201.5 2166,-195.5 2166,-195.5 2166,-183.5 2166,-183.5 2166,-177.5 2172,-171.5 2178,-171.5"/>
<text text-anchor="middle" x="2193" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_stage2_dtb_walker_port -->
<g id="node27" class="node">
<title>system_cpu2_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2052,-171.5C2052,-171.5 2082,-171.5 2082,-171.5 2088,-171.5 2094,-177.5 2094,-183.5 2094,-183.5 2094,-195.5 2094,-195.5 2094,-201.5 2088,-207.5 2082,-207.5 2082,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node29" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2103,-40.5C2103,-40.5 2159,-40.5 2159,-40.5 2165,-40.5 2171,-46.5 2171,-52.5 2171,-52.5 2171,-64.5 2171,-64.5 2171,-70.5 2165,-76.5 2159,-76.5 2159,-76.5 2103,-76.5 2103,-76.5 2097,-76.5 2091,-70.5 2091,-64.5 2091,-64.5 2091,-52.5 2091,-52.5 2091,-46.5 2097,-40.5 2103,-40.5"/>
<text text-anchor="middle" x="2131" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node31" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2407,-40.5C2407,-40.5 2463,-40.5 2463,-40.5 2469,-40.5 2475,-46.5 2475,-52.5 2475,-52.5 2475,-64.5 2475,-64.5 2475,-70.5 2469,-76.5 2463,-76.5 2463,-76.5 2407,-76.5 2407,-76.5 2401,-76.5 2395,-70.5 2395,-64.5 2395,-64.5 2395,-52.5 2395,-52.5 2395,-46.5 2401,-40.5 2407,-40.5"/>
<text text-anchor="middle" x="2435" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node32" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2654,-171.5C2654,-171.5 2716,-171.5 2716,-171.5 2722,-171.5 2728,-177.5 2728,-183.5 2728,-183.5 2728,-195.5 2728,-195.5 2728,-201.5 2722,-207.5 2716,-207.5 2716,-207.5 2654,-207.5 2654,-207.5 2648,-207.5 2642,-201.5 2642,-195.5 2642,-195.5 2642,-183.5 2642,-183.5 2642,-177.5 2648,-171.5 2654,-171.5"/>
<text text-anchor="middle" x="2685" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2883.5,-40.5C2883.5,-40.5 2930.5,-40.5 2930.5,-40.5 2936.5,-40.5 2942.5,-46.5 2942.5,-52.5 2942.5,-52.5 2942.5,-64.5 2942.5,-64.5 2942.5,-70.5 2936.5,-76.5 2930.5,-76.5 2930.5,-76.5 2883.5,-76.5 2883.5,-76.5 2877.5,-76.5 2871.5,-70.5 2871.5,-64.5 2871.5,-64.5 2871.5,-52.5 2871.5,-52.5 2871.5,-46.5 2877.5,-40.5 2883.5,-40.5"/>
<text text-anchor="middle" x="2907" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2711.53,-171.37C2719.94,-166.04 2729.31,-160.2 2738,-155 2781.54,-128.96 2832.32,-100.52 2866.76,-81.51"/>
<polygon fill="black" stroke="black" points="2868.52,-84.54 2875.59,-76.64 2865.14,-78.4 2868.52,-84.54"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node33" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2758.5,-171.5C2758.5,-171.5 2825.5,-171.5 2825.5,-171.5 2831.5,-171.5 2837.5,-177.5 2837.5,-183.5 2837.5,-183.5 2837.5,-195.5 2837.5,-195.5 2837.5,-201.5 2831.5,-207.5 2825.5,-207.5 2825.5,-207.5 2758.5,-207.5 2758.5,-207.5 2752.5,-207.5 2746.5,-201.5 2746.5,-195.5 2746.5,-195.5 2746.5,-183.5 2746.5,-183.5 2746.5,-177.5 2752.5,-171.5 2758.5,-171.5"/>
<text text-anchor="middle" x="2792" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3187.5,-40.5C3187.5,-40.5 3234.5,-40.5 3234.5,-40.5 3240.5,-40.5 3246.5,-46.5 3246.5,-52.5 3246.5,-52.5 3246.5,-64.5 3246.5,-64.5 3246.5,-70.5 3240.5,-76.5 3234.5,-76.5 3234.5,-76.5 3187.5,-76.5 3187.5,-76.5 3181.5,-76.5 3175.5,-70.5 3175.5,-64.5 3175.5,-64.5 3175.5,-52.5 3175.5,-52.5 3175.5,-46.5 3181.5,-40.5 3187.5,-40.5"/>
<text text-anchor="middle" x="3211" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2817,-171.36C2826.89,-165.32 2838.6,-159.03 2850,-155 2936.11,-124.54 2964.95,-147.3 3053,-123 3092.26,-112.17 3135.01,-94.61 3166.14,-80.7"/>
<polygon fill="black" stroke="black" points="3167.73,-83.81 3175.41,-76.51 3164.85,-77.44 3167.73,-83.81"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3353,-171.5C3353,-171.5 3383,-171.5 3383,-171.5 3389,-171.5 3395,-177.5 3395,-183.5 3395,-183.5 3395,-195.5 3395,-195.5 3395,-201.5 3389,-207.5 3383,-207.5 3383,-207.5 3353,-207.5 3353,-207.5 3347,-207.5 3341,-201.5 3341,-195.5 3341,-195.5 3341,-183.5 3341,-183.5 3341,-177.5 3347,-171.5 3353,-171.5"/>
<text text-anchor="middle" x="3368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3222,-171.5C3222,-171.5 3252,-171.5 3252,-171.5 3258,-171.5 3264,-177.5 3264,-183.5 3264,-183.5 3264,-195.5 3264,-195.5 3264,-201.5 3258,-207.5 3252,-207.5 3252,-207.5 3222,-207.5 3222,-207.5 3216,-207.5 3210,-201.5 3210,-195.5 3210,-195.5 3210,-183.5 3210,-183.5 3210,-177.5 3216,-171.5 3222,-171.5"/>
<text text-anchor="middle" x="3237" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_stage2_itb_walker_port -->
<g id="node36" class="node">
<title>system_cpu3_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3048,-171.5C3048,-171.5 3078,-171.5 3078,-171.5 3084,-171.5 3090,-177.5 3090,-183.5 3090,-183.5 3090,-195.5 3090,-195.5 3090,-201.5 3084,-207.5 3078,-207.5 3078,-207.5 3048,-207.5 3048,-207.5 3042,-207.5 3036,-201.5 3036,-195.5 3036,-195.5 3036,-183.5 3036,-183.5 3036,-177.5 3042,-171.5 3048,-171.5"/>
<text text-anchor="middle" x="3063" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_stage2_dtb_walker_port -->
<g id="node37" class="node">
<title>system_cpu3_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2874,-171.5C2874,-171.5 2904,-171.5 2904,-171.5 2910,-171.5 2916,-177.5 2916,-183.5 2916,-183.5 2916,-195.5 2916,-195.5 2916,-201.5 2910,-207.5 2904,-207.5 2904,-207.5 2874,-207.5 2874,-207.5 2868,-207.5 2862,-201.5 2862,-195.5 2862,-195.5 2862,-183.5 2862,-183.5 2862,-177.5 2868,-171.5 2874,-171.5"/>
<text text-anchor="middle" x="2889" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node39" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2973,-40.5C2973,-40.5 3029,-40.5 3029,-40.5 3035,-40.5 3041,-46.5 3041,-52.5 3041,-52.5 3041,-64.5 3041,-64.5 3041,-70.5 3035,-76.5 3029,-76.5 3029,-76.5 2973,-76.5 2973,-76.5 2967,-76.5 2961,-70.5 2961,-64.5 2961,-64.5 2961,-52.5 2961,-52.5 2961,-46.5 2967,-40.5 2973,-40.5"/>
<text text-anchor="middle" x="3001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node41" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3277,-40.5C3277,-40.5 3333,-40.5 3333,-40.5 3339,-40.5 3345,-46.5 3345,-52.5 3345,-52.5 3345,-64.5 3345,-64.5 3345,-70.5 3339,-76.5 3333,-76.5 3333,-76.5 3277,-76.5 3277,-76.5 3271,-76.5 3265,-70.5 3265,-64.5 3265,-64.5 3265,-52.5 3265,-52.5 3265,-46.5 3271,-40.5 3277,-40.5"/>
<text text-anchor="middle" x="3305" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2002.57,-379.79C1758.7,-380.6 903.75,-380.96 858,-346 814.53,-312.78 809.95,-240.61 810.29,-207.6"/>
<polygon fill="black" stroke="black" points="2002.71,-383.29 2012.69,-379.75 2002.68,-376.29 2002.71,-383.29"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port -->
<g id="edge13" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2002.56,-378.95C1737.54,-376.56 744.34,-366.28 719,-346 676.84,-312.26 676.18,-240.36 678.34,-207.51"/>
<polygon fill="black" stroke="black" points="2002.76,-382.45 2012.79,-379.04 2002.82,-375.45 2002.76,-382.45"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_itb_walker_port -->
<g id="edge14" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2002.85,-379.1C1722.31,-377.22 616.03,-368.39 588,-346 545.81,-312.31 545.17,-240.38 547.33,-207.52"/>
<polygon fill="black" stroke="black" points="2002.85,-382.6 2012.87,-379.17 2002.89,-375.6 2002.85,-382.6"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_dtb_walker_port -->
<g id="edge15" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2002.37,-379.26C1700.83,-377.98 445.6,-371.17 414,-346 371.77,-312.36 371.15,-240.4 373.32,-207.52"/>
<polygon fill="black" stroke="black" points="2002.67,-382.76 2012.69,-379.3 2002.7,-375.76 2002.67,-382.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2002.42,-378.85C1756.18,-376.2 888.87,-365.53 868,-346 836.88,-316.87 879.94,-185.35 850,-155 803.38,-107.75 617.47,-138.81 553,-123 507.96,-111.96 458.69,-91.33 426.46,-76.58"/>
<polygon fill="black" stroke="black" points="2002.61,-382.35 2012.65,-378.95 2002.68,-375.35 2002.61,-382.35"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2002.8,-378.8C1760.02,-376.02 910.65,-364.94 890,-346 858.51,-317.12 891.79,-190.49 868,-155 837.05,-108.84 776,-82.85 735.33,-70"/>
<polygon fill="black" stroke="black" points="2002.85,-382.3 2012.89,-378.92 2002.93,-375.3 2002.85,-382.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_itb_walker_port -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2002.77,-376.97C1910.38,-372.75 1748.73,-363.03 1728,-346 1685.84,-311.35 1680.56,-240.24 1680.5,-207.58"/>
<polygon fill="black" stroke="black" points="2002.71,-380.47 2012.86,-377.42 2003.02,-373.47 2002.71,-380.47"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_dtb_walker_port -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2002.92,-379.13C1879.9,-377.82 1620.01,-371.99 1589,-346 1547.72,-311.41 1546.56,-240.27 1548.46,-207.59"/>
<polygon fill="black" stroke="black" points="2002.93,-382.63 2012.96,-379.23 2003,-375.63 2002.93,-382.63"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_itb_walker_port -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2002.7,-380.2C1854.67,-381.22 1499.25,-380.04 1458,-346 1416.46,-311.72 1415.44,-240.42 1417.41,-207.65"/>
<polygon fill="black" stroke="black" points="2003.02,-383.7 2013,-380.12 2002.97,-376.7 2003.02,-383.7"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_dtb_walker_port -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2002.73,-378.83C1820.47,-376.65 1311.67,-368.56 1284,-346 1242.26,-311.97 1241.34,-240.54 1243.37,-207.7"/>
<polygon fill="black" stroke="black" points="2002.93,-382.33 2012.97,-378.95 2003.01,-375.33 2002.93,-382.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge16" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2002.49,-377.26C1911.98,-373.48 1756.23,-364.37 1738,-346 1707.97,-315.74 1749.94,-185.35 1720,-155 1673.38,-107.75 1487.47,-138.81 1423,-123 1377.96,-111.96 1328.69,-91.33 1296.46,-76.58"/>
<polygon fill="black" stroke="black" points="2002.52,-380.77 2012.66,-377.68 2002.81,-373.77 2002.52,-380.77"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge17" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2002.91,-376.72C1917.99,-372.4 1776.88,-362.78 1760,-346 1729.7,-315.88 1761.79,-190.49 1738,-155 1707.05,-108.84 1646,-82.85 1605.33,-70"/>
<polygon fill="black" stroke="black" points="2002.81,-380.22 2012.98,-377.22 2003.16,-373.22 2002.81,-380.22"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port -->
<g id="edge24" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2112.52,-358.86C2118.31,-356.9 2124.23,-355.2 2130,-354 2147.9,-350.29 2444.72,-357.42 2459,-346 2501.17,-312.27 2501.82,-240.36 2499.66,-207.51"/>
<polygon fill="black" stroke="black" points="2111.13,-355.64 2102.95,-362.37 2113.54,-362.21 2111.13,-355.64"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port -->
<g id="edge25" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2112.54,-358.95C2118.32,-356.97 2124.24,-355.24 2130,-354 2151.52,-349.36 2310.92,-359.89 2328,-346 2369.78,-312.02 2370.68,-240.57 2368.63,-207.7"/>
<polygon fill="black" stroke="black" points="2111.14,-355.73 2102.97,-362.47 2113.56,-362.3 2111.14,-355.73"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_itb_walker_port -->
<g id="edge26" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2117.78,-358.63C2121.9,-357.03 2126.01,-355.47 2130,-354 2140.55,-350.11 2146.36,-354.25 2154,-346 2190.23,-306.91 2194.08,-239.29 2193.72,-207.69"/>
<polygon fill="black" stroke="black" points="2116.23,-355.48 2108.2,-362.39 2118.79,-361.99 2116.23,-355.48"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_dtb_walker_port -->
<g id="edge27" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2067,-352.16C2067,-312.61 2067,-240.59 2067,-207.7"/>
<polygon fill="black" stroke="black" points="2063.5,-352.39 2067,-362.39 2070.5,-352.39 2063.5,-352.39"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M2112.29,-358.9C2118.15,-356.91 2124.15,-355.19 2130,-354 2142.52,-351.45 2581.04,-355.11 2590,-346 2619.75,-315.73 2618.36,-186.58 2590,-155 2545.65,-105.61 2357.47,-138.81 2293,-123 2247.96,-111.96 2198.69,-91.33 2166.46,-76.58"/>
<polygon fill="black" stroke="black" points="2110.78,-355.72 2102.61,-362.46 2113.2,-362.29 2110.78,-355.72"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge23" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2112.29,-358.89C2118.15,-356.91 2124.15,-355.19 2130,-354 2142.93,-351.37 2595.75,-355.41 2605,-346 2634.76,-315.74 2626.44,-191.63 2605,-155 2577.22,-107.52 2516.21,-81.84 2475.35,-69.41"/>
<polygon fill="black" stroke="black" points="2110.78,-355.72 2102.6,-362.45 2113.2,-362.29 2110.78,-355.72"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_itb_walker_port -->
<g id="edge30" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2112.28,-358.84C2118.14,-356.86 2124.14,-355.16 2130,-354 2146.34,-350.76 3315.9,-356.29 3329,-346 3371.46,-312.64 3371.96,-240.54 3369.72,-207.58"/>
<polygon fill="black" stroke="black" points="2110.78,-355.66 2102.59,-362.39 2113.18,-362.23 2110.78,-355.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_dtb_walker_port -->
<g id="edge31" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2112.28,-358.84C2118.14,-356.86 2124.14,-355.16 2130,-354 2144.55,-351.11 3186.34,-355.17 3198,-346 3240.45,-312.63 3240.96,-240.53 3238.71,-207.57"/>
<polygon fill="black" stroke="black" points="2110.78,-355.66 2102.59,-362.39 2113.19,-362.24 2110.78,-355.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_itb_walker_port -->
<g id="edge32" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2112.28,-358.85C2118.14,-356.87 2124.14,-355.17 2130,-354 2142.18,-351.57 3014.24,-353.68 3024,-346 3066.42,-312.6 3066.95,-240.52 3064.71,-207.57"/>
<polygon fill="black" stroke="black" points="2110.78,-355.67 2102.59,-362.4 2113.19,-362.24 2110.78,-355.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_dtb_walker_port -->
<g id="edge33" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2112.28,-358.86C2118.14,-356.88 2124.14,-355.17 2130,-354 2149.83,-350.03 2842.44,-358.91 2858,-346 2899,-311.99 2895.73,-240.55 2891.69,-207.7"/>
<polygon fill="black" stroke="black" points="2110.78,-355.68 2102.6,-362.41 2113.19,-362.26 2110.78,-355.68"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge28" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M2112.27,-358.83C2118.14,-356.86 2124.14,-355.16 2130,-354 2148.12,-350.42 3446.98,-359.1 3460,-346 3489.92,-315.9 3488.36,-186.58 3460,-155 3415.65,-105.61 3227.47,-138.81 3163,-123 3117.96,-111.96 3068.69,-91.33 3036.46,-76.58"/>
<polygon fill="black" stroke="black" points="2110.78,-355.65 2102.59,-362.38 2113.18,-362.23 2110.78,-355.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge29" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2112.27,-358.83C2118.14,-356.86 2124.14,-355.16 2130,-354 2148.33,-350.38 3461.83,-359.25 3475,-346 3504.92,-315.9 3496.44,-191.63 3475,-155 3447.22,-107.52 3386.21,-81.84 3345.35,-69.41"/>
<polygon fill="black" stroke="black" points="2110.78,-355.65 2102.59,-362.38 2113.18,-362.23 2110.78,-355.65"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node43" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2151,-362.5C2151,-362.5 2245,-362.5 2245,-362.5 2251,-362.5 2257,-368.5 2257,-374.5 2257,-374.5 2257,-386.5 2257,-386.5 2257,-392.5 2251,-398.5 2245,-398.5 2245,-398.5 2151,-398.5 2151,-398.5 2145,-398.5 2139,-392.5 2139,-386.5 2139,-386.5 2139,-374.5 2139,-374.5 2139,-368.5 2145,-362.5 2151,-362.5"/>
<text text-anchor="middle" x="2198" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node44" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3524,-171.5C3524,-171.5 3554,-171.5 3554,-171.5 3560,-171.5 3566,-177.5 3566,-183.5 3566,-183.5 3566,-195.5 3566,-195.5 3566,-201.5 3560,-207.5 3554,-207.5 3554,-207.5 3524,-207.5 3524,-207.5 3518,-207.5 3512,-201.5 3512,-195.5 3512,-195.5 3512,-183.5 3512,-183.5 3512,-177.5 3518,-171.5 3524,-171.5"/>
<text text-anchor="middle" x="3539" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge34" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2257.27,-378.93C2508.45,-376.42 3473.37,-365.49 3498,-346 3536.49,-315.54 3541.45,-253.58 3540.78,-217.75"/>
<polygon fill="black" stroke="black" points="3544.27,-217.4 3540.42,-207.53 3537.28,-217.65 3544.27,-217.4"/>
</g>
</g>
</svg>
