-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fire2_expand1x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    matrix_e1x1_i_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_0_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_0_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_1_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_1_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_2_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_2_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_3_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_3_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_4_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_4_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_5_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_5_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_6_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_6_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_7_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_7_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_8_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_8_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_9_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_9_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_10_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_10_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_10_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_11_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_11_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_11_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_12_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_12_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_12_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_13_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_13_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_13_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_14_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_14_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_14_V_read : OUT STD_LOGIC;
    matrix_e1x1_i_15_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_i_15_V_empty_n : IN STD_LOGIC;
    matrix_e1x1_i_15_V_read : OUT STD_LOGIC;
    kernel_e1x1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    kernel_e1x1_ce0 : OUT STD_LOGIC;
    kernel_e1x1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_0_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_0_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_1_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_1_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_2_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_2_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_3_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_3_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_4_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_4_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_5_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_5_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_6_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_6_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_7_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_7_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_8_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_8_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_9_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_9_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_9_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_10_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_10_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_10_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_11_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_11_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_11_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_12_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_12_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_12_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_13_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_13_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_13_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_14_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_14_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_14_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_15_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_15_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_15_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_16_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_16_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_16_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_17_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_17_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_17_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_18_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_18_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_18_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_19_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_19_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_19_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_20_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_20_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_20_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_21_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_21_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_21_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_22_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_22_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_22_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_23_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_23_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_23_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_24_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_24_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_24_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_25_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_25_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_25_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_26_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_26_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_26_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_27_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_27_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_27_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_28_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_28_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_28_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_29_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_29_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_29_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_30_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_30_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_30_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_31_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_31_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_31_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_32_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_32_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_32_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_33_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_33_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_33_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_34_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_34_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_34_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_35_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_35_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_35_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_36_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_36_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_36_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_37_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_37_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_37_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_38_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_38_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_38_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_39_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_39_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_39_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_40_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_40_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_40_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_41_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_41_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_41_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_42_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_42_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_42_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_43_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_43_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_43_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_44_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_44_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_44_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_45_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_45_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_45_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_46_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_46_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_46_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_47_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_47_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_47_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_48_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_48_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_48_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_49_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_49_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_49_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_50_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_50_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_50_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_51_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_51_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_51_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_52_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_52_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_52_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_53_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_53_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_53_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_54_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_54_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_54_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_55_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_55_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_55_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_56_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_56_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_56_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_57_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_57_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_57_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_58_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_58_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_58_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_59_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_59_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_59_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_60_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_60_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_60_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_61_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_61_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_61_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_62_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_62_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_62_V_write : OUT STD_LOGIC;
    matrix_e1x1_o_63_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    matrix_e1x1_o_63_V_full_n : IN STD_LOGIC;
    matrix_e1x1_o_63_V_write : OUT STD_LOGIC );
end;


architecture behav of fire2_expand1x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st12_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv18_2F440 : STD_LOGIC_VECTOR (17 downto 0) := "101111010001000000";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv12_BD1 : STD_LOGIC_VECTOR (11 downto 0) := "101111010001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_22 : BOOLEAN;
    signal indvar_flatten2_reg_1536 : STD_LOGIC_VECTOR (17 downto 0);
    signal k_reg_1547 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_1559 : STD_LOGIC_VECTOR (11 downto 0);
    signal convVal_1_reg_1570 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond_flatten2_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten2_reg_1812 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_370 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_sig_bdd_423 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal tmp_213_reg_1893 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_bdd_885 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next2_fu_1588_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal exitcond_flatten_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_1606_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_217_reg_1832 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_221_reg_1837 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_222_reg_1842 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_223_reg_1847 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_228_reg_1852 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_229_reg_1857 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_1_fu_1614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_1_reg_1862 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_3_fu_1620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_3_reg_1867 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_1872 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_1872_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_4_fu_1632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_4_reg_1877 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ppstg_tmp_24_4_reg_1877_pp0_it2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_6_fu_1638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_6_reg_1882 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_mid2_fu_1650_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_mid2_reg_1887 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_213_fu_1657_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_213_reg_1893_pp0_it3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_213_reg_1893_pp0_it4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_213_reg_1893_pp0_it5 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_213_reg_1893_pp0_it6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_ppstg_tmp_213_reg_1893_pp0_it7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp211_fu_1665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_reg_1897 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ppstg_tmp211_reg_1897_pp0_it3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_fu_1674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_reg_1902 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ppstg_tmp212_reg_1902_pp0_it3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp215_fu_1683_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp215_reg_1907 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp216_fu_1696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp216_reg_1917 : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_e1x1_load_reg_1922 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_fu_1705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_reg_1927 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_1932 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_assign_fu_1721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_assign_reg_1937 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_231_fu_1726_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_231_reg_1942 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_232_reg_1947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_1004 : BOOLEAN;
    signal k_phi_fu_1551_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal convVal_1_phi_fu_1574_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_1744_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_op_fu_1600_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_2_fu_1644_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_24_s_fu_1661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_2_fu_1670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_5_fu_1679_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp214_fu_1692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp213_fu_1701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal convVal_1_mid_fu_1714_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_1738_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1710_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st12_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_1304 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component fire2_mul_16s_16s_16_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    fire2_mul_16s_16s_16_3_U162 : component fire2_mul_16s_16s_16_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp217_reg_1927,
        din1 => kernel_e1x1_load_reg_1922,
        ce => grp_fu_1710_ce,
        dout => grp_fu_1710_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- convVal_1_reg_1570 assign process. --
    convVal_1_reg_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it8))) then 
                convVal_1_reg_1570 <= val_assign_reg_1937;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004))) then 
                convVal_1_reg_1570 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten2_reg_1536 assign process. --
    indvar_flatten2_reg_1536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0))) then 
                indvar_flatten2_reg_1536 <= indvar_flatten_next2_fu_1588_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004))) then 
                indvar_flatten2_reg_1536 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    -- indvar_flatten_reg_1559 assign process. --
    indvar_flatten_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_1559 <= indvar_flatten_next_fu_1606_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004))) then 
                indvar_flatten_reg_1559 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- k_reg_1547 assign process. --
    k_reg_1547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2))) then 
                k_reg_1547 <= k_mid2_reg_1887;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_1004))) then 
                k_reg_1547 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it1 <= exitcond_flatten2_reg_1812;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it1 <= exitcond_flatten_reg_1821;
                exitcond_flatten2_reg_1812 <= exitcond_flatten2_fu_1582_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))))) then
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it1;
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it3 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2;
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it4 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it3;
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it5 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it4;
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it6 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it5;
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it7 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it6;
                ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it8 <= ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it7;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it1;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it2;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it4 <= ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it3;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it5 <= ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it4;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it6 <= ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it5;
                ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it7 <= ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it6;
                ap_reg_ppstg_tmp211_reg_1897_pp0_it3 <= tmp211_reg_1897;
                ap_reg_ppstg_tmp212_reg_1902_pp0_it3 <= tmp212_reg_1902;
                ap_reg_ppstg_tmp_12_reg_1872_pp0_it2 <= tmp_12_reg_1872;
                ap_reg_ppstg_tmp_213_reg_1893_pp0_it3 <= tmp_213_reg_1893;
                ap_reg_ppstg_tmp_213_reg_1893_pp0_it4 <= ap_reg_ppstg_tmp_213_reg_1893_pp0_it3;
                ap_reg_ppstg_tmp_213_reg_1893_pp0_it5 <= ap_reg_ppstg_tmp_213_reg_1893_pp0_it4;
                ap_reg_ppstg_tmp_213_reg_1893_pp0_it6 <= ap_reg_ppstg_tmp_213_reg_1893_pp0_it5;
                ap_reg_ppstg_tmp_213_reg_1893_pp0_it7 <= ap_reg_ppstg_tmp_213_reg_1893_pp0_it6;
                ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 <= ap_reg_ppstg_tmp_213_reg_1893_pp0_it7;
                ap_reg_ppstg_tmp_24_4_reg_1877_pp0_it2 <= tmp_24_4_reg_1877;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0))) then
                exitcond_flatten_reg_1821 <= exitcond_flatten_fu_1594_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it1))) then
                k_mid2_reg_1887 <= k_mid2_fu_1650_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it3))) then
                kernel_e1x1_load_reg_1922 <= kernel_e1x1_q0;
                tmp217_reg_1927 <= tmp217_fu_1705_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it1))) then
                tmp211_reg_1897 <= tmp211_fu_1665_p2;
                tmp212_reg_1902 <= tmp212_fu_1674_p2;
                tmp215_reg_1907 <= tmp215_fu_1683_p2;
                tmp_213_reg_1893 <= tmp_213_fu_1657_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2))) then
                tmp216_reg_1917 <= tmp216_fu_1696_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then
                tmp_12_reg_1872 <= tmp_12_fu_1626_p2;
                tmp_217_reg_1832 <= matrix_e1x1_i_3_V_dout;
                tmp_221_reg_1837 <= matrix_e1x1_i_6_V_dout;
                tmp_222_reg_1842 <= matrix_e1x1_i_7_V_dout;
                tmp_223_reg_1847 <= matrix_e1x1_i_8_V_dout;
                tmp_228_reg_1852 <= matrix_e1x1_i_13_V_dout;
                tmp_229_reg_1857 <= matrix_e1x1_i_14_V_dout;
                tmp_24_1_reg_1862 <= tmp_24_1_fu_1614_p2;
                tmp_24_3_reg_1867 <= tmp_24_3_fu_1620_p2;
                tmp_24_4_reg_1877 <= tmp_24_4_fu_1632_p2;
                tmp_24_6_reg_1882 <= tmp_24_6_fu_1638_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it6))) then
                tmp_14_reg_1932 <= grp_fu_1710_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it7))) then
                tmp_231_reg_1942 <= tmp_231_fu_1726_p1;
                tmp_232_reg_1947 <= val_assign_fu_1721_p2(15 downto 15);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it7))) then
                val_assign_reg_1937 <= val_assign_fu_1721_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond_flatten2_fu_1582_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9, ap_sig_bdd_1004)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_1004)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not((exitcond_flatten2_fu_1582_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st12_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st12_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st12_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_1004 assign process. --
    ap_sig_bdd_1004_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_1004 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_1304 assign process. --
    ap_sig_bdd_1304_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1304 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_22 assign process. --
    ap_sig_bdd_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_370 assign process. --
    ap_sig_bdd_370_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_370 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_423 assign process. --
    ap_sig_bdd_423_assign_proc : process(matrix_e1x1_i_0_V_empty_n, matrix_e1x1_i_1_V_empty_n, matrix_e1x1_i_2_V_empty_n, matrix_e1x1_i_3_V_empty_n, matrix_e1x1_i_4_V_empty_n, matrix_e1x1_i_5_V_empty_n, matrix_e1x1_i_6_V_empty_n, matrix_e1x1_i_7_V_empty_n, matrix_e1x1_i_8_V_empty_n, matrix_e1x1_i_9_V_empty_n, matrix_e1x1_i_10_V_empty_n, matrix_e1x1_i_11_V_empty_n, matrix_e1x1_i_12_V_empty_n, matrix_e1x1_i_13_V_empty_n, matrix_e1x1_i_14_V_empty_n, matrix_e1x1_i_15_V_empty_n, exitcond_flatten2_reg_1812)
    begin
                ap_sig_bdd_423 <= (((matrix_e1x1_i_0_V_empty_n = ap_const_logic_0) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_1_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_2_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_3_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_4_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_5_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_6_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_7_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_8_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_9_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_10_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_11_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_12_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_13_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_14_V_empty_n = ap_const_logic_0)) or ((exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (matrix_e1x1_i_15_V_empty_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_885 assign process. --
    ap_sig_bdd_885_assign_proc : process(matrix_e1x1_o_0_V_full_n, matrix_e1x1_o_1_V_full_n, matrix_e1x1_o_2_V_full_n, matrix_e1x1_o_3_V_full_n, matrix_e1x1_o_4_V_full_n, matrix_e1x1_o_5_V_full_n, matrix_e1x1_o_6_V_full_n, matrix_e1x1_o_7_V_full_n, matrix_e1x1_o_8_V_full_n, matrix_e1x1_o_9_V_full_n, matrix_e1x1_o_10_V_full_n, matrix_e1x1_o_11_V_full_n, matrix_e1x1_o_12_V_full_n, matrix_e1x1_o_13_V_full_n, matrix_e1x1_o_14_V_full_n, matrix_e1x1_o_15_V_full_n, matrix_e1x1_o_16_V_full_n, matrix_e1x1_o_17_V_full_n, matrix_e1x1_o_18_V_full_n, matrix_e1x1_o_19_V_full_n, matrix_e1x1_o_20_V_full_n, matrix_e1x1_o_21_V_full_n, matrix_e1x1_o_22_V_full_n, matrix_e1x1_o_23_V_full_n, matrix_e1x1_o_24_V_full_n, matrix_e1x1_o_25_V_full_n, matrix_e1x1_o_26_V_full_n, matrix_e1x1_o_27_V_full_n, matrix_e1x1_o_28_V_full_n, matrix_e1x1_o_29_V_full_n, matrix_e1x1_o_30_V_full_n, matrix_e1x1_o_31_V_full_n, matrix_e1x1_o_32_V_full_n, matrix_e1x1_o_33_V_full_n, matrix_e1x1_o_34_V_full_n, matrix_e1x1_o_35_V_full_n, matrix_e1x1_o_36_V_full_n, matrix_e1x1_o_37_V_full_n, matrix_e1x1_o_38_V_full_n, matrix_e1x1_o_39_V_full_n, matrix_e1x1_o_40_V_full_n, matrix_e1x1_o_41_V_full_n, matrix_e1x1_o_42_V_full_n, matrix_e1x1_o_43_V_full_n, matrix_e1x1_o_44_V_full_n, matrix_e1x1_o_45_V_full_n, matrix_e1x1_o_46_V_full_n, matrix_e1x1_o_47_V_full_n, matrix_e1x1_o_48_V_full_n, matrix_e1x1_o_49_V_full_n, matrix_e1x1_o_50_V_full_n, matrix_e1x1_o_51_V_full_n, matrix_e1x1_o_52_V_full_n, matrix_e1x1_o_53_V_full_n, matrix_e1x1_o_54_V_full_n, matrix_e1x1_o_55_V_full_n, matrix_e1x1_o_56_V_full_n, matrix_e1x1_o_57_V_full_n, matrix_e1x1_o_58_V_full_n, matrix_e1x1_o_59_V_full_n, matrix_e1x1_o_60_V_full_n, matrix_e1x1_o_61_V_full_n, matrix_e1x1_o_62_V_full_n, matrix_e1x1_o_63_V_full_n, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8)
    begin
                ap_sig_bdd_885 <= (((matrix_e1x1_o_62_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3E)) or ((matrix_e1x1_o_61_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3D)) or ((matrix_e1x1_o_60_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3C)) or ((matrix_e1x1_o_59_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3B)) or ((matrix_e1x1_o_58_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3A)) or ((matrix_e1x1_o_57_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_39)) or ((matrix_e1x1_o_56_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_38)) or ((matrix_e1x1_o_55_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_37)) or ((matrix_e1x1_o_54_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_36)) or ((matrix_e1x1_o_53_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_35)) or ((matrix_e1x1_o_52_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_34)) or ((matrix_e1x1_o_51_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_33)) or ((matrix_e1x1_o_50_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_32)) or ((matrix_e1x1_o_49_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_31)) or ((matrix_e1x1_o_48_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_30)) or ((matrix_e1x1_o_47_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2F)) or ((matrix_e1x1_o_46_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2E)) or ((matrix_e1x1_o_45_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2D)) or ((matrix_e1x1_o_44_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2C)) or ((matrix_e1x1_o_43_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2B)) or ((matrix_e1x1_o_42_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2A)) or ((matrix_e1x1_o_41_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_29)) or ((matrix_e1x1_o_40_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_28)) or ((matrix_e1x1_o_39_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_27)) or ((matrix_e1x1_o_38_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_26)) or ((matrix_e1x1_o_37_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_25)) or ((matrix_e1x1_o_36_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_24)) or ((matrix_e1x1_o_35_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_23)) or ((matrix_e1x1_o_34_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_22)) or ((matrix_e1x1_o_33_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_21)) or ((matrix_e1x1_o_32_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_20)) or ((matrix_e1x1_o_31_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1F)) or ((matrix_e1x1_o_30_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1E)) or ((matrix_e1x1_o_29_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1D)) or ((matrix_e1x1_o_28_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1C)) or ((matrix_e1x1_o_27_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1B)) or ((matrix_e1x1_o_26_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1A)) or ((matrix_e1x1_o_25_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_19)) or ((matrix_e1x1_o_24_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_18)) or ((matrix_e1x1_o_23_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_17)) or ((matrix_e1x1_o_22_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_16)) or ((matrix_e1x1_o_21_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_15)) or ((matrix_e1x1_o_20_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_14)) or ((matrix_e1x1_o_19_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_13)) or ((matrix_e1x1_o_18_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_12)) or ((matrix_e1x1_o_17_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_11)) or ((matrix_e1x1_o_16_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_10)) or ((matrix_e1x1_o_15_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_F)) or ((matrix_e1x1_o_14_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_E)) or ((matrix_e1x1_o_13_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_D)) or ((matrix_e1x1_o_12_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_C)) or ((matrix_e1x1_o_11_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_B)) or ((matrix_e1x1_o_10_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_A)) or ((matrix_e1x1_o_9_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_9)) or ((matrix_e1x1_o_8_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_8)) or ((matrix_e1x1_o_7_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_7)) or ((matrix_e1x1_o_6_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_6)) or ((matrix_e1x1_o_5_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_5)) or ((matrix_e1x1_o_4_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_4)) or ((matrix_e1x1_o_3_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3)) or ((matrix_e1x1_o_2_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2)) or ((matrix_e1x1_o_1_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1)) or ((matrix_e1x1_o_0_V_full_n = ap_const_logic_0) and (ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_0)) or ((matrix_e1x1_o_63_V_full_n = ap_const_logic_0) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_39)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_38)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_37)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_36)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_35)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_34)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_33)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_32)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_31)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_30)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2F)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_29)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_28)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_27)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_26)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_25)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_24)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_23)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_22)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_21)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_20)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1F)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_19)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_18)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_17)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_16)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_15)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_14)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_13)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_12)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_11)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_10)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_F)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_9)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_8)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_7)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_6)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_5)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_4)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_0))));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_bdd_370)
    begin
        if (ap_sig_bdd_370) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st12_fsm_2 assign process. --
    ap_sig_cseq_ST_st12_fsm_2_assign_proc : process(ap_sig_bdd_1304)
    begin
        if (ap_sig_bdd_1304) then 
            ap_sig_cseq_ST_st12_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_22)
    begin
        if (ap_sig_bdd_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    convVal_1_mid_fu_1714_p3 <= 
        ap_const_lv16_0 when (ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it7(0) = '1') else 
        convVal_1_phi_fu_1574_p4;

    -- convVal_1_phi_fu_1574_p4 assign process. --
    convVal_1_phi_fu_1574_p4_assign_proc : process(convVal_1_reg_1570, ap_reg_ppiten_pp0_it9, ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it8, val_assign_reg_1937)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it8))) then 
            convVal_1_phi_fu_1574_p4 <= val_assign_reg_1937;
        else 
            convVal_1_phi_fu_1574_p4 <= convVal_1_reg_1570;
        end if; 
    end process;

    exitcond_flatten2_fu_1582_p2 <= "1" when (indvar_flatten2_reg_1536 = ap_const_lv18_2F440) else "0";
    exitcond_flatten_fu_1594_p2 <= "1" when (indvar_flatten_reg_1559 = ap_const_lv12_BD1) else "0";

    -- grp_fu_1710_ce assign process. --
    grp_fu_1710_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            grp_fu_1710_ce <= ap_const_logic_1;
        else 
            grp_fu_1710_ce <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next2_fu_1588_p2 <= std_logic_vector(unsigned(indvar_flatten2_reg_1536) + unsigned(ap_const_lv18_1));
    indvar_flatten_next_fu_1606_p3 <= 
        ap_const_lv12_1 when (exitcond_flatten_fu_1594_p2(0) = '1') else 
        indvar_flatten_op_fu_1600_p2;
    indvar_flatten_op_fu_1600_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1559) + unsigned(ap_const_lv12_1));
    k_2_fu_1644_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(k_phi_fu_1551_p4));
    k_mid2_fu_1650_p3 <= 
        k_2_fu_1644_p2 when (ap_reg_ppstg_exitcond_flatten_reg_1821_pp0_it1(0) = '1') else 
        k_phi_fu_1551_p4;

    -- k_phi_fu_1551_p4 assign process. --
    k_phi_fu_1551_p4_assign_proc : process(k_reg_1547, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2, k_mid2_reg_1887)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_1812_pp0_it2))) then 
            k_phi_fu_1551_p4 <= k_mid2_reg_1887;
        else 
            k_phi_fu_1551_p4 <= k_reg_1547;
        end if; 
    end process;

    kernel_e1x1_address0 <= tmp_fu_1688_p1(6 - 1 downto 0);

    -- kernel_e1x1_ce0 assign process. --
    kernel_e1x1_ce0_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            kernel_e1x1_ce0 <= ap_const_logic_1;
        else 
            kernel_e1x1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_0_V_read assign process. --
    matrix_e1x1_i_0_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_0_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_10_V_read assign process. --
    matrix_e1x1_i_10_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_10_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_11_V_read assign process. --
    matrix_e1x1_i_11_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_11_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_12_V_read assign process. --
    matrix_e1x1_i_12_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_12_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_12_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_13_V_read assign process. --
    matrix_e1x1_i_13_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_13_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_13_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_14_V_read assign process. --
    matrix_e1x1_i_14_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_14_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_14_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_15_V_read assign process. --
    matrix_e1x1_i_15_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_15_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_15_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_1_V_read assign process. --
    matrix_e1x1_i_1_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_1_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_2_V_read assign process. --
    matrix_e1x1_i_2_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_2_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_3_V_read assign process. --
    matrix_e1x1_i_3_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_3_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_4_V_read assign process. --
    matrix_e1x1_i_4_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_4_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_5_V_read assign process. --
    matrix_e1x1_i_5_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_5_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_6_V_read assign process. --
    matrix_e1x1_i_6_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_6_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_7_V_read assign process. --
    matrix_e1x1_i_7_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_7_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_8_V_read assign process. --
    matrix_e1x1_i_8_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_8_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- matrix_e1x1_i_9_V_read assign process. --
    matrix_e1x1_i_9_V_read_assign_proc : process(exitcond_flatten2_reg_1812, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond_flatten2_reg_1812 = ap_const_lv1_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_i_9_V_read <= ap_const_logic_1;
        else 
            matrix_e1x1_i_9_V_read <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_0_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_0_V_write assign process. --
    matrix_e1x1_o_0_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_0_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_10_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_10_V_write assign process. --
    matrix_e1x1_o_10_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_A) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_10_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_10_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_11_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_11_V_write assign process. --
    matrix_e1x1_o_11_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_B) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_11_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_11_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_12_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_12_V_write assign process. --
    matrix_e1x1_o_12_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_C) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_12_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_12_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_13_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_13_V_write assign process. --
    matrix_e1x1_o_13_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_D) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_13_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_13_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_14_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_14_V_write assign process. --
    matrix_e1x1_o_14_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_E) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_14_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_14_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_15_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_15_V_write assign process. --
    matrix_e1x1_o_15_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_F) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_15_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_15_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_16_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_16_V_write assign process. --
    matrix_e1x1_o_16_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_10) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_16_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_16_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_17_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_17_V_write assign process. --
    matrix_e1x1_o_17_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_11) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_17_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_17_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_18_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_18_V_write assign process. --
    matrix_e1x1_o_18_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_12) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_18_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_18_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_19_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_19_V_write assign process. --
    matrix_e1x1_o_19_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_13) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_19_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_19_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_1_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_1_V_write assign process. --
    matrix_e1x1_o_1_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_1_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_20_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_20_V_write assign process. --
    matrix_e1x1_o_20_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_14) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_20_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_20_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_21_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_21_V_write assign process. --
    matrix_e1x1_o_21_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_15) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_21_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_21_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_22_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_22_V_write assign process. --
    matrix_e1x1_o_22_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_16) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_22_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_22_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_23_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_23_V_write assign process. --
    matrix_e1x1_o_23_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_23_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_23_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_24_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_24_V_write assign process. --
    matrix_e1x1_o_24_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_18) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_24_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_24_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_25_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_25_V_write assign process. --
    matrix_e1x1_o_25_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_19) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_25_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_25_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_26_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_26_V_write assign process. --
    matrix_e1x1_o_26_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_26_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_26_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_27_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_27_V_write assign process. --
    matrix_e1x1_o_27_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_27_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_27_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_28_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_28_V_write assign process. --
    matrix_e1x1_o_28_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_28_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_28_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_29_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_29_V_write assign process. --
    matrix_e1x1_o_29_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_29_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_29_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_2_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_2_V_write assign process. --
    matrix_e1x1_o_2_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_2_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_30_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_30_V_write assign process. --
    matrix_e1x1_o_30_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_30_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_30_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_31_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_31_V_write assign process. --
    matrix_e1x1_o_31_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1F) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_31_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_31_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_32_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_32_V_write assign process. --
    matrix_e1x1_o_32_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_20) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_32_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_32_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_33_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_33_V_write assign process. --
    matrix_e1x1_o_33_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_21) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_33_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_33_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_34_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_34_V_write assign process. --
    matrix_e1x1_o_34_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_22) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_34_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_34_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_35_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_35_V_write assign process. --
    matrix_e1x1_o_35_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_23) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_35_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_35_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_36_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_36_V_write assign process. --
    matrix_e1x1_o_36_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_24) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_36_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_36_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_37_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_37_V_write assign process. --
    matrix_e1x1_o_37_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_25) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_37_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_37_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_38_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_38_V_write assign process. --
    matrix_e1x1_o_38_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_26) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_38_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_38_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_39_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_39_V_write assign process. --
    matrix_e1x1_o_39_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_27) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_39_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_39_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_3_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_3_V_write assign process. --
    matrix_e1x1_o_3_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_3_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_40_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_40_V_write assign process. --
    matrix_e1x1_o_40_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_28) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_40_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_40_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_41_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_41_V_write assign process. --
    matrix_e1x1_o_41_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_29) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_41_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_41_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_42_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_42_V_write assign process. --
    matrix_e1x1_o_42_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2A) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_42_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_42_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_43_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_43_V_write assign process. --
    matrix_e1x1_o_43_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2B) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_43_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_43_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_44_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_44_V_write assign process. --
    matrix_e1x1_o_44_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2C) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_44_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_44_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_45_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_45_V_write assign process. --
    matrix_e1x1_o_45_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2D) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_45_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_45_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_46_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_46_V_write assign process. --
    matrix_e1x1_o_46_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2E) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_46_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_46_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_47_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_47_V_write assign process. --
    matrix_e1x1_o_47_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2F) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_47_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_47_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_48_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_48_V_write assign process. --
    matrix_e1x1_o_48_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_30) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_48_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_48_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_49_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_49_V_write assign process. --
    matrix_e1x1_o_49_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_31) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_49_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_49_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_4_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_4_V_write assign process. --
    matrix_e1x1_o_4_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_4) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_4_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_4_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_50_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_50_V_write assign process. --
    matrix_e1x1_o_50_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_32) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_50_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_50_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_51_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_51_V_write assign process. --
    matrix_e1x1_o_51_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_33) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_51_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_51_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_52_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_52_V_write assign process. --
    matrix_e1x1_o_52_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_34) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_52_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_52_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_53_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_53_V_write assign process. --
    matrix_e1x1_o_53_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_35) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_53_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_53_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_54_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_54_V_write assign process. --
    matrix_e1x1_o_54_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_36) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_54_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_54_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_55_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_55_V_write assign process. --
    matrix_e1x1_o_55_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_37) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_55_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_55_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_56_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_56_V_write assign process. --
    matrix_e1x1_o_56_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_38) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_56_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_56_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_57_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_57_V_write assign process. --
    matrix_e1x1_o_57_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_39) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_57_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_57_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_58_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_58_V_write assign process. --
    matrix_e1x1_o_58_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3A) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_58_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_58_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_59_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_59_V_write assign process. --
    matrix_e1x1_o_59_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3B) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_59_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_59_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_5_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_5_V_write assign process. --
    matrix_e1x1_o_5_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_5_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_5_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_60_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_60_V_write assign process. --
    matrix_e1x1_o_60_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3C) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_60_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_60_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_61_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_61_V_write assign process. --
    matrix_e1x1_o_61_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3D) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_61_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_61_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_62_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_62_V_write assign process. --
    matrix_e1x1_o_62_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3E) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_62_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_62_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_63_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_63_V_write assign process. --
    matrix_e1x1_o_63_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if ((not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_39)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_38)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_37)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_36)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_35)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_34)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_33)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_32)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_31)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_30)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2F)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_29)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_28)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_27)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_26)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_25)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_24)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_23)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_22)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_21)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_20)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1F)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_19)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_18)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_17)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_16)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_15)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_14)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_13)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_12)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_11)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_10)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_F)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_E)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_D)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_C)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_B)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_A)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_9)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_8)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_7)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_6)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_5)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_4)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_3)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_2)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_1)) and not((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_63_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_63_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_6_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_6_V_write assign process. --
    matrix_e1x1_o_6_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_6_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_6_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_7_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_7_V_write assign process. --
    matrix_e1x1_o_7_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_7) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_7_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_7_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_8_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_8_V_write assign process. --
    matrix_e1x1_o_8_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_8) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_8_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_8_V_write <= ap_const_logic_0;
        end if; 
    end process;

    matrix_e1x1_o_9_V_din <= tmp_13_fu_1744_p1;

    -- matrix_e1x1_o_9_V_write assign process. --
    matrix_e1x1_o_9_V_write_assign_proc : process(ap_sig_bdd_423, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_213_reg_1893_pp0_it8, ap_sig_bdd_885, ap_reg_ppiten_pp0_it9)
    begin
        if (((ap_reg_ppstg_tmp_213_reg_1893_pp0_it8 = ap_const_lv6_9) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_423 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_885 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))))) then 
            matrix_e1x1_o_9_V_write <= ap_const_logic_1;
        else 
            matrix_e1x1_o_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp211_fu_1665_p2 <= std_logic_vector(unsigned(tmp_24_1_reg_1862) + unsigned(tmp_24_s_fu_1661_p2));
    tmp212_fu_1674_p2 <= std_logic_vector(unsigned(tmp_24_3_reg_1867) + unsigned(tmp_24_2_fu_1670_p2));
    tmp213_fu_1701_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp212_reg_1902_pp0_it3) + unsigned(ap_reg_ppstg_tmp211_reg_1897_pp0_it3));
    tmp214_fu_1692_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_24_4_reg_1877_pp0_it2) + unsigned(ap_reg_ppstg_tmp_12_reg_1872_pp0_it2));
    tmp215_fu_1683_p2 <= std_logic_vector(unsigned(tmp_24_6_reg_1882) + unsigned(tmp_24_5_fu_1679_p2));
    tmp216_fu_1696_p2 <= std_logic_vector(unsigned(tmp215_reg_1907) + unsigned(tmp214_fu_1692_p2));
    tmp217_fu_1705_p2 <= std_logic_vector(unsigned(tmp216_reg_1917) + unsigned(tmp213_fu_1701_p2));
    tmp_12_fu_1626_p2 <= std_logic_vector(unsigned(matrix_e1x1_i_0_V_dout) + unsigned(matrix_e1x1_i_2_V_dout));
    tmp_13_fu_1744_p1 <= std_logic_vector(resize(unsigned(tmp_82_fu_1738_p3),16));
    tmp_213_fu_1657_p1 <= k_mid2_fu_1650_p3(6 - 1 downto 0);
    tmp_231_fu_1726_p1 <= val_assign_fu_1721_p2(15 - 1 downto 0);
    tmp_24_1_fu_1614_p2 <= std_logic_vector(unsigned(matrix_e1x1_i_12_V_dout) + unsigned(matrix_e1x1_i_11_V_dout));
    tmp_24_2_fu_1670_p2 <= std_logic_vector(unsigned(tmp_223_reg_1847) + unsigned(tmp_222_reg_1842));
    tmp_24_3_fu_1620_p2 <= std_logic_vector(unsigned(matrix_e1x1_i_10_V_dout) + unsigned(matrix_e1x1_i_9_V_dout));
    tmp_24_4_fu_1632_p2 <= std_logic_vector(unsigned(matrix_e1x1_i_1_V_dout) + unsigned(matrix_e1x1_i_4_V_dout));
    tmp_24_5_fu_1679_p2 <= std_logic_vector(unsigned(tmp_217_reg_1832) + unsigned(tmp_221_reg_1837));
    tmp_24_6_fu_1638_p2 <= std_logic_vector(unsigned(matrix_e1x1_i_5_V_dout) + unsigned(matrix_e1x1_i_15_V_dout));
    tmp_24_s_fu_1661_p2 <= std_logic_vector(unsigned(tmp_228_reg_1852) + unsigned(tmp_229_reg_1857));
    tmp_82_fu_1738_p3 <= 
        ap_const_lv15_0 when (tmp_232_reg_1947(0) = '1') else 
        tmp_231_reg_1942;
    tmp_fu_1688_p1 <= std_logic_vector(resize(unsigned(k_mid2_reg_1887),64));
    val_assign_fu_1721_p2 <= std_logic_vector(unsigned(convVal_1_mid_fu_1714_p3) + unsigned(tmp_14_reg_1932));
end behav;
