/*
 * Declarations for Broadcom PHY core tables,
 * Networking Adapter Device Driver.
 *
 * THIS IS A GENERATED FILE - DO NOT EDIT
 * Generated on Thu Jun  2 02:28:10 PDT 2011
 *
 * Broadcom Proprietary and Confidential. Copyright (C) 2016,
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 * All Rights Reserved.
 *
 * $Id: wlc_phytbl_lcn40.h 606042 2015-12-14 06:21:23Z jqliu $
 */
/* FILE-CSTYLED */

typedef phytbl_info_t dot11lcn40phytbl_info_t;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_info_rev0[];
extern CONST uint32 dot11lcn40phytbl_info_sz_rev0;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_info_rev1[];
extern CONST uint32 dot11lcn40phytbl_info_sz_rev1;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_info_rev3[];
extern CONST uint32 dot11lcn40phytbl_info_sz_rev3;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_info_rev7[];
extern CONST uint32 dot11lcn40phytbl_info_sz_rev7;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_info_rev6[];
extern CONST uint32 dot11lcn40phytbl_info_sz_rev6;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_rx_gain_info_rev0[];
extern CONST uint32 dot11lcn40phytbl_2G_rx_gain_info_sz_rev0;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_ext_lna_rx_gain_info_rev0[];
extern CONST uint32 dot11lcn40phytbl_2G_ext_lna_rx_gain_info_sz_rev0;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_rx_gain_info_rev0[];
extern CONST uint32 dot11lcn40phytbl_5G_rx_gain_info_sz_rev0;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_ext_lna_rx_gain_info_rev0[];
extern CONST uint32 dot11lcn40phytbl_5G_ext_lna_rx_gain_info_sz_rev0;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_rx_gain_info_rev1[];
extern CONST uint32 dot11lcn40phytbl_2G_rx_gain_info_sz_rev1;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_rx_gain_info_rev3[];
extern CONST uint32 dot11lcn40phytbl_2G_rx_gain_info_sz_rev3;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_40mhz_rx_gain_info_rev1[];
extern CONST uint32 dot11lcn40phytbl_2G_40mhz_rx_gain_info_sz_rev1;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_40mhz_rx_gain_info_rev3[];
extern CONST uint32 dot11lcn40phytbl_2G_40mhz_rx_gain_info_sz_rev3;

extern CONST dot11lcn40phytbl_info_t dot11lcn40_gain_tbl_2G_info_rev3[];
extern CONST dot11lcn40phytbl_info_t dot11lcn40_gain_tbl_2G_info_rev3_BT[];
#if defined(WLC_LOWPOWER_BEACON_MODE)
extern CONST dot11lcn40phytbl_info_t dot11lcn40_2G_ext_lna_rx_gain_tbl_lowpower_c1_rev4[];
extern CONST dot11lcn40phytbl_info_t dot11lcn40_2G_ext_lna_rx_gain_tbl_lowpower_c2_rev4[];
extern CONST dot11lcn40phytbl_info_t dot11lcn40_2G_ext_lna_rx_gain_tbl_lowpower_c3_rev4[];
extern CONST dot11lcn40phytbl_info_t dot11lcn40_2G_ext_lna_rx_gain_tbl_lowpower_c4_rev4[];
#endif /* WLC_LOWPOWER_BEACON_MODE */

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_ext_lna_rx_gain_info_rev1[];
extern CONST uint32 dot11lcn40phytbl_2G_ext_lna_rx_gain_info_sz_rev1;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_rx_gain_info_rev1[];
extern CONST uint32 dot11lcn40phytbl_5G_rx_gain_info_sz_rev1;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_ext_lna_rx_gain_info_rev1[];
extern CONST uint32 dot11lcn40phytbl_5G_ext_lna_rx_gain_info_sz_rev1;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_rx_gain_info_rev4[];
extern CONST uint32 dot11lcn40phytbl_2G_rx_gain_info_sz_rev4;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_ext_lna_rx_gain_info_rev4[];
extern CONST uint32 dot11lcn40phytbl_2G_ext_lna_rx_gain_info_sz_rev4;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_rx_gain_info_rev4[];
extern CONST uint32 dot11lcn40phytbl_5G_rx_gain_info_sz_rev4;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_ext_lna_rx_gain_info_rev4[];
extern CONST uint32 dot11lcn40phytbl_5G_ext_lna_rx_gain_info_sz_rev4;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_ext_lna_rx_gain_info_rev5[];

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_rx_gain_info_rev7[];
extern CONST uint32 dot11lcn40phytbl_2G_rx_gain_info_sz_rev7;
extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_rx_gain_info_rev7[];
extern CONST uint32 dot11lcn40phytbl_5G_rx_gain_info_sz_rev7;

extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_40mhz_rx_gain_info_rev7[];
extern CONST uint32 dot11lcn40phytbl_5G_40mhz_rx_gain_info_sz_rev7;
extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_5G_ext_lna_rx_gain_info_rev7[];
extern CONST uint32 dot11lcn40phytbl_5G_ext_lna_rx_gain_info_sz_rev7;


extern CONST dot11lcn40phytbl_info_t dot11lcn40phytbl_2G_rx_gain_info_rev6[];
extern CONST uint32 dot11lcn40phytbl_2G_rx_gain_info_sz_rev6;



extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_2GHz_gaintable_rev0[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_2GHz_gaintable_rev1[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_2GHz_gaintable_rev3[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_2GHz_gaintable_rev7[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_2GHz_gaintable_rev6[];

extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_5GHz_gaintable_rev0[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_5GHz_gaintable_rev1[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_5GHz_gaintable_rev7[];
extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_5GHz_extPA_gaintable_rev7[];

extern CONST phy_tx_gain_tbl_entry dot11lcn40phy_2GHz_extPA_gaintable_rev1[];
